/*
 * ARM Limited (ARM) is supplying this software for use with Cortex-M
 * processor based microcontroller, but can be equally used for other
 * suitable processor architectures. This file can be freely distributed.
 * Modifications to this file shall be clearly marked.
 * 
 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * @file     A31G12x.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     11. December 2019
 * @note     Generated by SVDConv V3.3.18 on Wednesday, 11.12.2019 13:34:02
 *           from File 'A31G12x.svd',
 *           last modified on Wednesday, 11.12.2019 02:52:43
 */




// ---------------------------  Register Item Address: INTC_PBTRIG  -------------------------------
// SVD Line: 117

unsigned int INTC_PBTRIG __AT (0x40001004);



// -----------------------------  Field Item: INTC_PBTRIG_ITRIG11  --------------------------------
// SVD Line: 126

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG11
//    <name> ITRIG11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 11\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.11..11> ITRIG11
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG10  --------------------------------
// SVD Line: 144

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG10
//    <name> ITRIG10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 10\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.10..10> ITRIG10
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG9  ---------------------------------
// SVD Line: 162

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG9
//    <name> ITRIG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 9\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.9..9> ITRIG9
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG8  ---------------------------------
// SVD Line: 180

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG8
//    <name> ITRIG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 8\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.8..8> ITRIG8
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG7  ---------------------------------
// SVD Line: 198

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG7
//    <name> ITRIG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 7\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.7..7> ITRIG7
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG6  ---------------------------------
// SVD Line: 216

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG6
//    <name> ITRIG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 6\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.6..6> ITRIG6
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG5  ---------------------------------
// SVD Line: 234

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG5
//    <name> ITRIG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 5\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.5..5> ITRIG5
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG4  ---------------------------------
// SVD Line: 252

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG4
//    <name> ITRIG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 4\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.4..4> ITRIG4
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG3  ---------------------------------
// SVD Line: 270

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG2  ---------------------------------
// SVD Line: 288

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG1  ---------------------------------
// SVD Line: 306

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG0  ---------------------------------
// SVD Line: 324

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PBTRIG  ----------------------------------
// SVD Line: 117

//  <rtree> SFDITEM_REG__INTC_PBTRIG
//    <name> PBTRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001004) Port B Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PBTRIG >> 0) & 0xFFFFFFFF), ((INTC_PBTRIG = (INTC_PBTRIG & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG11 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG10 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG9 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG8 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG7 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG6 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG5 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG4 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PCTRIG  -------------------------------
// SVD Line: 344

unsigned int INTC_PCTRIG __AT (0x40001008);



// -----------------------------  Field Item: INTC_PCTRIG_ITRIG3  ---------------------------------
// SVD Line: 353

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG2  ---------------------------------
// SVD Line: 371

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG1  ---------------------------------
// SVD Line: 389

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG0  ---------------------------------
// SVD Line: 407

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PCTRIG  ----------------------------------
// SVD Line: 344

//  <rtree> SFDITEM_REG__INTC_PCTRIG
//    <name> PCTRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001008) Port C Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PCTRIG >> 0) & 0xFFFFFFFF), ((INTC_PCTRIG = (INTC_PCTRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PETRIG  -------------------------------
// SVD Line: 427

unsigned int INTC_PETRIG __AT (0x40001010);



// -----------------------------  Field Item: INTC_PETRIG_ITRIG3  ---------------------------------
// SVD Line: 436

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG2  ---------------------------------
// SVD Line: 454

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG1  ---------------------------------
// SVD Line: 472

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG0  ---------------------------------
// SVD Line: 490

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PETRIG  ----------------------------------
// SVD Line: 427

//  <rtree> SFDITEM_REG__INTC_PETRIG
//    <name> PETRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) Port E Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PETRIG >> 0) & 0xFFFFFFFF), ((INTC_PETRIG = (INTC_PETRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PBCR  --------------------------------
// SVD Line: 510

unsigned int INTC_PBCR __AT (0x40001104);



// -----------------------------  Field Item: INTC_PBCR_INTCTL11  ---------------------------------
// SVD Line: 519

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL11
//    <name> INTCTL11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40001104) \nPort B Interrupt Control 11\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.23..22> INTCTL11
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBCR_INTCTL10  ---------------------------------
// SVD Line: 547

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL10
//    <name> INTCTL10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40001104) \nPort B Interrupt Control 10\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.21..20> INTCTL10
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL9  ---------------------------------
// SVD Line: 575

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL9
//    <name> INTCTL9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40001104) \nPort B Interrupt Control 9\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.19..18> INTCTL9
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL8  ---------------------------------
// SVD Line: 603

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL8
//    <name> INTCTL8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40001104) \nPort B Interrupt Control 8\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.17..16> INTCTL8
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL7  ---------------------------------
// SVD Line: 631

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL7
//    <name> INTCTL7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40001104) \nPort B Interrupt Control 7\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.15..14> INTCTL7
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL6  ---------------------------------
// SVD Line: 659

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL6
//    <name> INTCTL6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001104) \nPort B Interrupt Control 6\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.13..12> INTCTL6
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL5  ---------------------------------
// SVD Line: 687

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL5
//    <name> INTCTL5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001104) \nPort B Interrupt Control 5\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.11..10> INTCTL5
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL4  ---------------------------------
// SVD Line: 715

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL4
//    <name> INTCTL4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001104) \nPort B Interrupt Control 4\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.9..8> INTCTL4
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL3  ---------------------------------
// SVD Line: 743

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001104) \nPort B Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL2  ---------------------------------
// SVD Line: 771

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001104) \nPort B Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL1  ---------------------------------
// SVD Line: 799

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001104) \nPort B Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL0  ---------------------------------
// SVD Line: 827

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001104) \nPort B Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PBCR  -----------------------------------
// SVD Line: 510

//  <rtree> SFDITEM_REG__INTC_PBCR
//    <name> PBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001104) Port B Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PBCR >> 0) & 0xFFFFFFFF), ((INTC_PBCR = (INTC_PBCR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL11 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL10 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL9 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL8 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL7 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL6 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL5 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL4 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PCCR  --------------------------------
// SVD Line: 857

unsigned int INTC_PCCR __AT (0x40001108);



// ------------------------------  Field Item: INTC_PCCR_INTCTL3  ---------------------------------
// SVD Line: 866

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001108) \nPort C Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL2  ---------------------------------
// SVD Line: 894

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001108) \nPort C Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL1  ---------------------------------
// SVD Line: 922

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001108) \nPort C Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL0  ---------------------------------
// SVD Line: 950

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001108) \nPort C Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PCCR  -----------------------------------
// SVD Line: 857

//  <rtree> SFDITEM_REG__INTC_PCCR
//    <name> PCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001108) Port C Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PCCR >> 0) & 0xFFFFFFFF), ((INTC_PCCR = (INTC_PCCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PECR  --------------------------------
// SVD Line: 980

unsigned int INTC_PECR __AT (0x40001110);



// ------------------------------  Field Item: INTC_PECR_INTCTL3  ---------------------------------
// SVD Line: 989

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001110) \nPort E Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL2  ---------------------------------
// SVD Line: 1017

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001110) \nPort E Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL1  ---------------------------------
// SVD Line: 1045

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001110) \nPort E Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL0  ---------------------------------
// SVD Line: 1073

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001110) \nPort E Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PECR  -----------------------------------
// SVD Line: 980

//  <rtree> SFDITEM_REG__INTC_PECR
//    <name> PECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001110) Port E Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PECR >> 0) & 0xFFFFFFFF), ((INTC_PECR = (INTC_PECR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PBFLAG  -------------------------------
// SVD Line: 1103

unsigned int INTC_PBFLAG __AT (0x40001204);



// -----------------------------  Field Item: INTC_PBFLAG_FLAG11  ---------------------------------
// SVD Line: 1112

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG11
//    <name> FLAG11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001204) \nPort B Interrupt Flag 11\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.11..11> FLAG11
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBFLAG_FLAG10  ---------------------------------
// SVD Line: 1130

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG10
//    <name> FLAG10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001204) \nPort B Interrupt Flag 10\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.10..10> FLAG10
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG9  ---------------------------------
// SVD Line: 1148

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG9
//    <name> FLAG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001204) \nPort B Interrupt Flag 9\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.9..9> FLAG9
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG8  ---------------------------------
// SVD Line: 1166

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG8
//    <name> FLAG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001204) \nPort B Interrupt Flag 8\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.8..8> FLAG8
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG7  ---------------------------------
// SVD Line: 1184

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG7
//    <name> FLAG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001204) \nPort B Interrupt Flag 7\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.7..7> FLAG7
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG6  ---------------------------------
// SVD Line: 1202

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG6
//    <name> FLAG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001204) \nPort B Interrupt Flag 6\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.6..6> FLAG6
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG5  ---------------------------------
// SVD Line: 1220

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG5
//    <name> FLAG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001204) \nPort B Interrupt Flag 5\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.5..5> FLAG5
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG4  ---------------------------------
// SVD Line: 1238

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG4
//    <name> FLAG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001204) \nPort B Interrupt Flag 4\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.4..4> FLAG4
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG3  ---------------------------------
// SVD Line: 1256

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001204) \nPort B Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG2  ---------------------------------
// SVD Line: 1274

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001204) \nPort B Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG1  ---------------------------------
// SVD Line: 1292

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001204) \nPort B Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG0  ---------------------------------
// SVD Line: 1310

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001204) \nPort B Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PBFLAG  ----------------------------------
// SVD Line: 1103

//  <rtree> SFDITEM_REG__INTC_PBFLAG
//    <name> PBFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001204) Port B Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PBFLAG >> 0) & 0xFFFFFFFF), ((INTC_PBFLAG = (INTC_PBFLAG & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG11 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG10 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG9 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG8 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG7 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG6 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG5 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG4 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PCFLAG  -------------------------------
// SVD Line: 1330

unsigned int INTC_PCFLAG __AT (0x40001208);



// ------------------------------  Field Item: INTC_PCFLAG_FLAG3  ---------------------------------
// SVD Line: 1339

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001208) \nPort C Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG2  ---------------------------------
// SVD Line: 1357

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001208) \nPort C Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG1  ---------------------------------
// SVD Line: 1375

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001208) \nPort C Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG0  ---------------------------------
// SVD Line: 1393

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001208) \nPort C Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PCFLAG  ----------------------------------
// SVD Line: 1330

//  <rtree> SFDITEM_REG__INTC_PCFLAG
//    <name> PCFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001208) Port C Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PCFLAG >> 0) & 0xFFFFFFFF), ((INTC_PCFLAG = (INTC_PCFLAG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PEFLAG  -------------------------------
// SVD Line: 1413

unsigned int INTC_PEFLAG __AT (0x40001210);



// ------------------------------  Field Item: INTC_PEFLAG_FLAG3  ---------------------------------
// SVD Line: 1422

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001210) \nPort E Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG2  ---------------------------------
// SVD Line: 1440

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001210) \nPort E Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG1  ---------------------------------
// SVD Line: 1458

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001210) \nPort E Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG0  ---------------------------------
// SVD Line: 1476

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001210) \nPort E Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PEFLAG  ----------------------------------
// SVD Line: 1413

//  <rtree> SFDITEM_REG__INTC_PEFLAG
//    <name> PEFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001210) Port E Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PEFLAG >> 0) & 0xFFFFFFFF), ((INTC_PEFLAG = (INTC_PEFLAG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT0CONF1  -----------------------------
// SVD Line: 1496

unsigned int INTC_EINT0CONF1 __AT (0x40001300);



// ----------------------------  Field Item: INTC_EINT0CONF1_CONF7  -------------------------------
// SVD Line: 1505

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF6  -------------------------------
// SVD Line: 1543

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF5  -------------------------------
// SVD Line: 1581

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF4  -------------------------------
// SVD Line: 1619

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF3  -------------------------------
// SVD Line: 1657

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF2  -------------------------------
// SVD Line: 1695

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF1  -------------------------------
// SVD Line: 1733

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF0  -------------------------------
// SVD Line: 1771

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT0CONF1  --------------------------------
// SVD Line: 1496

//  <rtree> SFDITEM_REG__INTC_EINT0CONF1
//    <name> EINT0CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001300) External Interrupt 0 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT0CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT0CONF1 = (INTC_EINT0CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT1CONF1  -----------------------------
// SVD Line: 1811

unsigned int INTC_EINT1CONF1 __AT (0x40001304);



// ----------------------------  Field Item: INTC_EINT1CONF1_CONF7  -------------------------------
// SVD Line: 1820

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF6  -------------------------------
// SVD Line: 1858

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF5  -------------------------------
// SVD Line: 1896

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF4  -------------------------------
// SVD Line: 1934

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF3  -------------------------------
// SVD Line: 1972

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF2  -------------------------------
// SVD Line: 2010

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF1  -------------------------------
// SVD Line: 2048

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF0  -------------------------------
// SVD Line: 2086

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT1CONF1  --------------------------------
// SVD Line: 1811

//  <rtree> SFDITEM_REG__INTC_EINT1CONF1
//    <name> EINT1CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001304) External Interrupt 1 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT1CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT1CONF1 = (INTC_EINT1CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT2CONF1  -----------------------------
// SVD Line: 2126

unsigned int INTC_EINT2CONF1 __AT (0x40001308);



// ----------------------------  Field Item: INTC_EINT2CONF1_CONF7  -------------------------------
// SVD Line: 2135

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF6  -------------------------------
// SVD Line: 2173

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF5  -------------------------------
// SVD Line: 2211

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF4  -------------------------------
// SVD Line: 2249

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF3  -------------------------------
// SVD Line: 2287

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF2  -------------------------------
// SVD Line: 2325

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF1  -------------------------------
// SVD Line: 2363

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF0  -------------------------------
// SVD Line: 2401

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT2CONF1  --------------------------------
// SVD Line: 2126

//  <rtree> SFDITEM_REG__INTC_EINT2CONF1
//    <name> EINT2CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001308) External Interrupt 2 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT2CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT2CONF1 = (INTC_EINT2CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT3CONF1  -----------------------------
// SVD Line: 2441

unsigned int INTC_EINT3CONF1 __AT (0x4000130C);



// ----------------------------  Field Item: INTC_EINT3CONF1_CONF7  -------------------------------
// SVD Line: 2450

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF6  -------------------------------
// SVD Line: 2488

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF5  -------------------------------
// SVD Line: 2526

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF4  -------------------------------
// SVD Line: 2564

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF3  -------------------------------
// SVD Line: 2602

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF2  -------------------------------
// SVD Line: 2640

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF1  -------------------------------
// SVD Line: 2678

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF0  -------------------------------
// SVD Line: 2716

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT3CONF1  --------------------------------
// SVD Line: 2441

//  <rtree> SFDITEM_REG__INTC_EINT3CONF1
//    <name> EINT3CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000130C) External Interrupt 3 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT3CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT3CONF1 = (INTC_EINT3CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT0CONF2  -----------------------------
// SVD Line: 2756

unsigned int INTC_EINT0CONF2 __AT (0x40001310);



// ---------------------------  Field Item: INTC_EINT0CONF2_CONF11  -------------------------------
// SVD Line: 2765

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT0CONF2_CONF10  -------------------------------
// SVD Line: 2803

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF2_CONF9  -------------------------------
// SVD Line: 2841

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF2_CONF8  -------------------------------
// SVD Line: 2879

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT0CONF2  --------------------------------
// SVD Line: 2756

//  <rtree> SFDITEM_REG__INTC_EINT0CONF2
//    <name> EINT0CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001310) External Interrupt 0 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT0CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT0CONF2 = (INTC_EINT0CONF2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF8 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT1CONF2  -----------------------------
// SVD Line: 2919

unsigned int INTC_EINT1CONF2 __AT (0x40001314);



// ---------------------------  Field Item: INTC_EINT1CONF2_CONF11  -------------------------------
// SVD Line: 2928

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT1CONF2_CONF10  -------------------------------
// SVD Line: 2966

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF2_CONF9  -------------------------------
// SVD Line: 3004

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF2_CONF8  -------------------------------
// SVD Line: 3042

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT1CONF2  --------------------------------
// SVD Line: 2919

//  <rtree> SFDITEM_REG__INTC_EINT1CONF2
//    <name> EINT1CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001314) External Interrupt 1 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT1CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT1CONF2 = (INTC_EINT1CONF2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF8 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT2CONF2  -----------------------------
// SVD Line: 3082

unsigned int INTC_EINT2CONF2 __AT (0x40001318);



// ---------------------------  Field Item: INTC_EINT2CONF2_CONF11  -------------------------------
// SVD Line: 3091

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT2CONF2_CONF10  -------------------------------
// SVD Line: 3129

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF2_CONF9  -------------------------------
// SVD Line: 3167

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF2_CONF8  -------------------------------
// SVD Line: 3205

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT2CONF2  --------------------------------
// SVD Line: 3082

//  <rtree> SFDITEM_REG__INTC_EINT2CONF2
//    <name> EINT2CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001318) External Interrupt 2 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT2CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT2CONF2 = (INTC_EINT2CONF2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF8 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT3CONF2  -----------------------------
// SVD Line: 3245

unsigned int INTC_EINT3CONF2 __AT (0x4000131C);



// ---------------------------  Field Item: INTC_EINT3CONF2_CONF11  -------------------------------
// SVD Line: 3254

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT3CONF2_CONF10  -------------------------------
// SVD Line: 3292

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF2_CONF9  -------------------------------
// SVD Line: 3330

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF2_CONF8  -------------------------------
// SVD Line: 3368

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT3CONF2  --------------------------------
// SVD Line: 3245

//  <rtree> SFDITEM_REG__INTC_EINT3CONF2
//    <name> EINT3CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000131C) External Interrupt 3 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT3CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT3CONF2 = (INTC_EINT3CONF2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: INTC_MSK  --------------------------------
// SVD Line: 3408

unsigned int INTC_MSK __AT (0x40001400);



// ----------------------------  Field Item: INTC_MSK_IMSK31_NULL  --------------------------------
// SVD Line: 3417

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK31_NULL
//    <name> IMSK31_NULL </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40001400) \nInterrupt Source Mask 31 (RSVD)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.31..31> IMSK31_NULL
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK30_NULL  --------------------------------
// SVD Line: 3435

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK30_NULL
//    <name> IMSK30_NULL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40001400) \nInterrupt Source Mask 30 (RSVD)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.30..30> IMSK30_NULL
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK29_NULL  --------------------------------
// SVD Line: 3453

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK29_NULL
//    <name> IMSK29_NULL </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40001400) \nInterrupt Source Mask 29 (RSVD)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.29..29> IMSK29_NULL
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK28_NULL  --------------------------------
// SVD Line: 3471

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK28_NULL
//    <name> IMSK28_NULL </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40001400) \nInterrupt Source Mask 28 (RSVD)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.28..28> IMSK28_NULL
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK27_USART13  ------------------------------
// SVD Line: 3489

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK27_USART13
//    <name> IMSK27_USART13 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40001400) \nInterrupt Source Mask 27 (USART13)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.27..27> IMSK27_USART13
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK26_USART12  ------------------------------
// SVD Line: 3507

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK26_USART12
//    <name> IMSK26_USART12 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40001400) \nInterrupt Source Mask 26 (USART12)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.26..26> IMSK26_USART12
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK25_I2C2  --------------------------------
// SVD Line: 3525

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK25_I2C2
//    <name> IMSK25_I2C2 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40001400) \nInterrupt Source Mask 25 (I2C2)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.25..25> IMSK25_I2C2
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK24_TIMER16  ------------------------------
// SVD Line: 3543

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK24_TIMER16
//    <name> IMSK24_TIMER16 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40001400) \nInterrupt Source Mask 24 (TIMER16)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.24..24> IMSK24_TIMER16
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK23_TIMER15  ------------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK23_TIMER15
//    <name> IMSK23_TIMER15 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40001400) \nInterrupt Source Mask 23 (TIMER15)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.23..23> IMSK23_TIMER15
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK22_TIMER14  ------------------------------
// SVD Line: 3579

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK22_TIMER14
//    <name> IMSK22_TIMER14 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001400) \nInterrupt Source Mask 22 (TIMER14)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.22..22> IMSK22_TIMER14
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK21_TIMER13  ------------------------------
// SVD Line: 3597

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK21_TIMER13
//    <name> IMSK21_TIMER13 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001400) \nInterrupt Source Mask 21 (TIMER13)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.21..21> IMSK21_TIMER13
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK20_UART1  -------------------------------
// SVD Line: 3615

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK20_UART1
//    <name> IMSK20_UART1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001400) \nInterrupt Source Mask 20 (UART1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.20..20> IMSK20_UART1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK19_UART0  -------------------------------
// SVD Line: 3633

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK19_UART0
//    <name> IMSK19_UART0 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001400) \nInterrupt Source Mask 19 (UART0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.19..19> IMSK19_UART0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK18_ADC  --------------------------------
// SVD Line: 3651

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK18_ADC
//    <name> IMSK18_ADC </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001400) \nInterrupt Source Mask 18 (ADC)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.18..18> IMSK18_ADC
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK17_USART11  ------------------------------
// SVD Line: 3669

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK17_USART11
//    <name> IMSK17_USART11 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001400) \nInterrupt Source Mask 17 (USART11)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.17..17> IMSK17_USART11
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK16_TIMER21  ------------------------------
// SVD Line: 3687

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK16_TIMER21
//    <name> IMSK16_TIMER21 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40001400) \nInterrupt Source Mask 16 (TIMER21)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.16..16> IMSK16_TIMER21
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK15_TIMER20  ------------------------------
// SVD Line: 3705

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK15_TIMER20
//    <name> IMSK15_TIMER20 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001400) \nInterrupt Source Mask 15 (TIMER20)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.15..15> IMSK15_TIMER20
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK14_I2C1  --------------------------------
// SVD Line: 3723

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK14_I2C1
//    <name> IMSK14_I2C1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001400) \nInterrupt Source Mask 14 (I2C1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.14..14> IMSK14_I2C1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK13_TIMER30  ------------------------------
// SVD Line: 3741

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK13_TIMER30
//    <name> IMSK13_TIMER30 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001400) \nInterrupt Source Mask 13 (TIMER30)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.13..13> IMSK13_TIMER30
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK12_WT  ---------------------------------
// SVD Line: 3759

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK12_WT
//    <name> IMSK12_WT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001400) \nInterrupt Source Mask 12 (WT)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.12..12> IMSK12_WT
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK11_USART10  ------------------------------
// SVD Line: 3777

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK11_USART10
//    <name> IMSK11_USART10 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001400) \nInterrupt Source Mask 11 (USART10)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.11..11> IMSK11_USART10
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK10_I2C0  --------------------------------
// SVD Line: 3795

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK10_I2C0
//    <name> IMSK10_I2C0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001400) \nInterrupt Source Mask 10 (I2C0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.10..10> IMSK10_I2C0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK9_TIMER12  -------------------------------
// SVD Line: 3813

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK9_TIMER12
//    <name> IMSK9_TIMER12 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001400) \nInterrupt Source Mask 9 (TIMER12)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.9..9> IMSK9_TIMER12
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK8_TIMER11  -------------------------------
// SVD Line: 3831

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK8_TIMER11
//    <name> IMSK8_TIMER11 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001400) \nInterrupt Source Mask 8 (TIMER11)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.8..8> IMSK8_TIMER11
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK7_TIMER10  -------------------------------
// SVD Line: 3849

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK7_TIMER10
//    <name> IMSK7_TIMER10 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001400) \nInterrupt Source Mask 7 (TIMER10)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.7..7> IMSK7_TIMER10
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK6_EINT3  --------------------------------
// SVD Line: 3867

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK6_EINT3
//    <name> IMSK6_EINT3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001400) \nInterrupt Source Mask 6 (EINT3)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.6..6> IMSK6_EINT3
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK5_EINT2  --------------------------------
// SVD Line: 3885

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK5_EINT2
//    <name> IMSK5_EINT2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001400) \nInterrupt Source Mask 5 (EINT2)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.5..5> IMSK5_EINT2
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK4_EINT1  --------------------------------
// SVD Line: 3903

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK4_EINT1
//    <name> IMSK4_EINT1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001400) \nInterrupt Source Mask 4 (EINT1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.4..4> IMSK4_EINT1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK3_EINT0  --------------------------------
// SVD Line: 3921

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK3_EINT0
//    <name> IMSK3_EINT0 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001400) \nInterrupt Source Mask 3 (EINT0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.3..3> IMSK3_EINT0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK2_WDT  ---------------------------------
// SVD Line: 3939

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK2_WDT
//    <name> IMSK2_WDT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001400) \nInterrupt Source Mask 2 (WDT)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.2..2> IMSK2_WDT
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK1_WUT  ---------------------------------
// SVD Line: 3957

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK1_WUT
//    <name> IMSK1_WUT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001400) \nInterrupt Source Mask 1 (WUT)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.1..1> IMSK1_WUT
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK0_LVI  ---------------------------------
// SVD Line: 3975

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK0_LVI
//    <name> IMSK0_LVI </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001400) \nInterrupt Source Mask 0 (LVI)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.0..0> IMSK0_LVI
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_MSK  ------------------------------------
// SVD Line: 3408

//  <rtree> SFDITEM_REG__INTC_MSK
//    <name> MSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001400) Interrupt Source Mask Register </i>
//    <loc> ( (unsigned int)((INTC_MSK >> 0) & 0xFFFFFFFF), ((INTC_MSK = (INTC_MSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK31_NULL </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK30_NULL </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK29_NULL </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK28_NULL </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK27_USART13 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK26_USART12 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK25_I2C2 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK24_TIMER16 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK23_TIMER15 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK22_TIMER14 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK21_TIMER13 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK20_UART1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK19_UART0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK18_ADC </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK17_USART11 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK16_TIMER21 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK15_TIMER20 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK14_I2C1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK13_TIMER30 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK12_WT </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK11_USART10 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK10_I2C0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK9_TIMER12 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK8_TIMER11 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK7_TIMER10 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK6_EINT3 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK5_EINT2 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK4_EINT1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK3_EINT0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK2_WDT </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK1_WUT </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK0_LVI </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: INTC  -------------------------------------
// SVD Line: 83

//  <view> INTC
//    <name> INTC </name>
//    <item> SFDITEM_REG__INTC_PBTRIG </item>
//    <item> SFDITEM_REG__INTC_PCTRIG </item>
//    <item> SFDITEM_REG__INTC_PETRIG </item>
//    <item> SFDITEM_REG__INTC_PBCR </item>
//    <item> SFDITEM_REG__INTC_PCCR </item>
//    <item> SFDITEM_REG__INTC_PECR </item>
//    <item> SFDITEM_REG__INTC_PBFLAG </item>
//    <item> SFDITEM_REG__INTC_PCFLAG </item>
//    <item> SFDITEM_REG__INTC_PEFLAG </item>
//    <item> SFDITEM_REG__INTC_EINT0CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT1CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT2CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT3CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT0CONF2 </item>
//    <item> SFDITEM_REG__INTC_EINT1CONF2 </item>
//    <item> SFDITEM_REG__INTC_EINT2CONF2 </item>
//    <item> SFDITEM_REG__INTC_EINT3CONF2 </item>
//    <item> SFDITEM_REG__INTC_MSK </item>
//  </view>
//  


// --------------------------  Register Item Address: SCUCC_VENDORID  -----------------------------
// SVD Line: 4016

unsigned int SCUCC_VENDORID __AT (0x4000F000);



// ----------------------------  Field Item: SCUCC_VENDORID_VENDID  -------------------------------
// SVD Line: 4025

//  <item> SFDITEM_FIELD__SCUCC_VENDORID_VENDID
//    <name> VENDID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F000) Vendor Identification </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCUCC_VENDORID >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SCUCC_VENDORID  ---------------------------------
// SVD Line: 4016

//  <rtree> SFDITEM_REG__SCUCC_VENDORID
//    <name> VENDORID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F000) Vendor Identification Register </i>
//    <loc> ( (unsigned int)((SCUCC_VENDORID >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_VENDORID_VENDID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_CHIPID  ------------------------------
// SVD Line: 4033

unsigned int SCUCC_CHIPID __AT (0x4000F004);



// -----------------------------  Field Item: SCUCC_CHIPID_CHIPID  --------------------------------
// SVD Line: 4042

//  <item> SFDITEM_FIELD__SCUCC_CHIPID_CHIPID
//    <name> CHIPID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F004) Chip Identification </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCUCC_CHIPID >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_CHIPID  ----------------------------------
// SVD Line: 4033

//  <rtree> SFDITEM_REG__SCUCC_CHIPID
//    <name> CHIPID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F004) Chip Identification Register </i>
//    <loc> ( (unsigned int)((SCUCC_CHIPID >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_CHIPID_CHIPID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_REVNR  -------------------------------
// SVD Line: 4050

unsigned int SCUCC_REVNR __AT (0x4000F008);



// ------------------------------  Field Item: SCUCC_REVNR_REVNO  ---------------------------------
// SVD Line: 4059

//  <item> SFDITEM_FIELD__SCUCC_REVNR_REVNO
//    <name> REVNO </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x4000F008) Chip Revision Number </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_REVNR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCUCC_REVNR  ----------------------------------
// SVD Line: 4050

//  <rtree> SFDITEM_REG__SCUCC_REVNR
//    <name> REVNR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F008) Revision Number Register </i>
//    <loc> ( (unsigned int)((SCUCC_REVNR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_REVNR_REVNO </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_PMREMAP  ------------------------------
// SVD Line: 4067

unsigned int SCUCC_PMREMAP __AT (0x4000F014);



// ----------------------------  Field Item: SCUCC_PMREMAP_WTIDKY  --------------------------------
// SVD Line: 4076

//  <item> SFDITEM_FIELD__SCUCC_PMREMAP_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F014) Write Identification Key (0xe2f1) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_PMREMAP >> 16) & 0x0), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_PMREMAP_nPMREM  --------------------------------
// SVD Line: 4089

//  <item> SFDITEM_FIELD__SCUCC_PMREMAP_nPMREM
//    <name> nPMREM </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x4000F014) Write Complement Key </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_PMREMAP >> 8) & 0x0), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_PMREMAP_PMREM  --------------------------------
// SVD Line: 4107

//  <item> SFDITEM_FIELD__SCUCC_PMREMAP_PMREM
//    <name> PMREM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000F014) Program Memory Remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_PMREMAP >> 0) & 0xFF), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_PMREMAP  ---------------------------------
// SVD Line: 4067

//  <rtree> SFDITEM_REG__SCUCC_PMREMAP
//    <name> PMREMAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F014) Program Memory Remap Register </i>
//    <loc> ( (unsigned int)((SCUCC_PMREMAP >> 0) & 0xFFFFFFFF), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_PMREMAP_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_PMREMAP_nPMREM </item>
//    <item> SFDITEM_FIELD__SCUCC_PMREMAP_PMREM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_BTPSCR  ------------------------------
// SVD Line: 4127

unsigned int SCUCC_BTPSCR __AT (0x4000F018);



// -----------------------------  Field Item: SCUCC_BTPSCR_BFIND  ---------------------------------
// SVD Line: 4136

//  <item> SFDITEM_FIELD__SCUCC_BTPSCR_BFIND
//    <name> BFIND </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4000F018) \nBOOT Pin Function Indicator\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : PORorEXTR = Check the BOOT pin when a system reset occurs by nRESET including POR.\n3 : POR = Check the BOOT pin when a system reset occurs only by POR. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_BTPSCR ) </loc>
//      <o.6..5> BFIND
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: PORorEXTR = Check the BOOT pin when a system reset occurs by nRESET including POR.
//        <3=> 3: POR = Check the BOOT pin when a system reset occurs only by POR.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_BTPSCR_BTPSTA  --------------------------------
// SVD Line: 4154

//  <item> SFDITEM_FIELD__SCUCC_BTPSCR_BTPSTA
//    <name> BTPSTA </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000F018) \nBOOT Pin Status\n0 : Low = The BOOT pin is low level.\n1 : High = The BOOT pin is high level. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_BTPSCR ) </loc>
//      <o.0..0> BTPSTA
//        <0=> 0: Low = The BOOT pin is low level.
//        <1=> 1: High = The BOOT pin is high level.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_BTPSCR  ----------------------------------
// SVD Line: 4127

//  <rtree> SFDITEM_REG__SCUCC_BTPSCR
//    <name> BTPSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F018) Boot Pin Status and Control Register </i>
//    <loc> ( (unsigned int)((SCUCC_BTPSCR >> 0) & 0xFFFFFFFF), ((SCUCC_BTPSCR = (SCUCC_BTPSCR & ~(0x60UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x60) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_BTPSCR_BFIND </item>
//    <item> SFDITEM_FIELD__SCUCC_BTPSCR_BTPSTA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_RSTSSR  ------------------------------
// SVD Line: 4174

unsigned int SCUCC_RSTSSR __AT (0x4000F01C);



// -----------------------------  Field Item: SCUCC_RSTSSR_MONSTA  --------------------------------
// SVD Line: 4183

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_MONSTA
//    <name> MONSTA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000F01C) \nClock Monitoring Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = CMR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.5..5> MONSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = CMR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_SWSTA  ---------------------------------
// SVD Line: 4201

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_SWSTA
//    <name> SWSTA </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000F01C) \nSoftware Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = SWR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.4..4> SWSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = SWR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_EXTSTA  --------------------------------
// SVD Line: 4219

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_EXTSTA
//    <name> EXTSTA </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F01C) \nExternal Pin Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = EXTR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.3..3> EXTSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = EXTR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_WDTSTA  --------------------------------
// SVD Line: 4237

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_WDTSTA
//    <name> WDTSTA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F01C) \nWatch-Dog Timer Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = WDTR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.2..2> WDTSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = WDTR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_LVRSTA  --------------------------------
// SVD Line: 4255

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_LVRSTA
//    <name> LVRSTA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F01C) \nLVR Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = LVR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.1..1> LVRSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = LVR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_PORSTA  --------------------------------
// SVD Line: 4273

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_PORSTA
//    <name> PORSTA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F01C) \nPOR Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = POR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.0..0> PORSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = POR was detected.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_RSTSSR  ----------------------------------
// SVD Line: 4174

//  <rtree> SFDITEM_REG__SCUCC_RSTSSR
//    <name> RSTSSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F01C) Reset Source Status Register </i>
//    <loc> ( (unsigned int)((SCUCC_RSTSSR >> 0) & 0xFFFFFFFF), ((SCUCC_RSTSSR = (SCUCC_RSTSSR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_MONSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_SWSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_EXTSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_WDTSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_LVRSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_PORSTA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_NMISRCR  ------------------------------
// SVD Line: 4293

unsigned int SCUCC_NMISRCR __AT (0x4000F020);



// ----------------------------  Field Item: SCUCC_NMISRCR_NMICON  --------------------------------
// SVD Line: 4302

//  <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMICON
//    <name> NMICON </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000F020) \nNon-Maskable Interrupt (NMI) Control\n0 : Disable = Disable NMI.\n1 : Enable = Enable NMI. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_NMISRCR ) </loc>
//      <o.7..7> NMICON
//        <0=> 0: Disable = Disable NMI.
//        <1=> 1: Enable = Enable NMI.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_NMISRCR_MONINT  --------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__SCUCC_NMISRCR_MONINT
//    <name> MONINT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000F020) \nClock Monitoring Interrupt Selection\n0 : NotSelect = Non-select clock monitoring interrupt for NMI source.\n1 : Select = Select clock monitoring interrupt for NMI source. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_NMISRCR ) </loc>
//      <o.6..6> MONINT
//        <0=> 0: NotSelect = Non-select clock monitoring interrupt for NMI source.
//        <1=> 1: Select = Select clock monitoring interrupt for NMI source.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_NMISRCR_NMISRC  --------------------------------
// SVD Line: 4338

//  <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMISRC
//    <name> NMISRC </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000F020) Non-Maskable Interrupt Source Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_NMISRCR >> 0) & 0x1F), ((SCUCC_NMISRCR = (SCUCC_NMISRCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_NMISRCR  ---------------------------------
// SVD Line: 4293

//  <rtree> SFDITEM_REG__SCUCC_NMISRCR
//    <name> NMISRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F020) NMI Source Selection Register </i>
//    <loc> ( (unsigned int)((SCUCC_NMISRCR >> 0) & 0xFFFFFFFF), ((SCUCC_NMISRCR = (SCUCC_NMISRCR & ~(0xDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMICON </item>
//    <item> SFDITEM_FIELD__SCUCC_NMISRCR_MONINT </item>
//    <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMISRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_SWRSTR  ------------------------------
// SVD Line: 4346

unsigned int SCUCC_SWRSTR __AT (0x4000F024);



// -----------------------------  Field Item: SCUCC_SWRSTR_WTIDKY  --------------------------------
// SVD Line: 4355

//  <item> SFDITEM_FIELD__SCUCC_SWRSTR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F024) Write Identification Key (0x9eb3) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_SWRSTR >> 16) & 0x0), ((SCUCC_SWRSTR = (SCUCC_SWRSTR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_SWRSTR_SWRST  ---------------------------------
// SVD Line: 4368

//  <item> SFDITEM_FIELD__SCUCC_SWRSTR_SWRST
//    <name> SWRST </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x4000F024) Software Reset (System Reset) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_SWRSTR >> 0) & 0x0), ((SCUCC_SWRSTR = (SCUCC_SWRSTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_SWRSTR  ----------------------------------
// SVD Line: 4346

//  <rtree> SFDITEM_REG__SCUCC_SWRSTR
//    <name> SWRSTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000F024) Software Reset Register </i>
//    <loc> ( (unsigned int)((SCUCC_SWRSTR >> 0) & 0xFFFFFFFF), ((SCUCC_SWRSTR = (SCUCC_SWRSTR & ~(0xFFFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_SWRSTR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_SWRSTR_SWRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_SRSTVR  ------------------------------
// SVD Line: 4388

unsigned int SCUCC_SRSTVR __AT (0x4000F028);



// -----------------------------  Field Item: SCUCC_SRSTVR_VALID  ---------------------------------
// SVD Line: 4397

//  <item> SFDITEM_FIELD__SCUCC_SRSTVR_VALID
//    <name> VALID </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x4000F028) System Reset Validation </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_SRSTVR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_SRSTVR  ----------------------------------
// SVD Line: 4388

//  <rtree> SFDITEM_REG__SCUCC_SRSTVR
//    <name> SRSTVR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F028) System Reset Validation Register </i>
//    <loc> ( (unsigned int)((SCUCC_SRSTVR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_SRSTVR_VALID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_WUTCR  -------------------------------
// SVD Line: 4405

unsigned int SCUCC_WUTCR __AT (0x4000F02C);



// -----------------------------  Field Item: SCUCC_WUTCR_WUTIEN  ---------------------------------
// SVD Line: 4414

//  <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIEN
//    <name> WUTIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000F02C) \nWake-Up Timer Interrupt Enable\n0 : Disable = Disable Wake-Up Timer interrupt.\n1 : Enable = Enable Wake-Up Timer interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_WUTCR ) </loc>
//      <o.7..7> WUTIEN
//        <0=> 0: Disable = Disable Wake-Up Timer interrupt.
//        <1=> 1: Enable = Enable Wake-Up Timer interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_WUTCR_CNTRLD  ---------------------------------
// SVD Line: 4432

//  <item> SFDITEM_FIELD__SCUCC_WUTCR_CNTRLD
//    <name> CNTRLD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F02C) \nCounter Reload\n0 : NoEffect = No effect.\n1 : Reload = Reload data to counter. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_WUTCR ) </loc>
//      <o.1..1> CNTRLD
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Reload = Reload data to counter.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WUTCR_WUTIFLAG  --------------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIFLAG
//    <name> WUTIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F02C) \nWake-Up Timer Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_WUTCR ) </loc>
//      <o.0..0> WUTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: SCUCC_WUTCR  ----------------------------------
// SVD Line: 4405

//  <rtree> SFDITEM_REG__SCUCC_WUTCR
//    <name> WUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F02C) Wake-Up Timer Control Register </i>
//    <loc> ( (unsigned int)((SCUCC_WUTCR >> 0) & 0xFFFFFFFF), ((SCUCC_WUTCR = (SCUCC_WUTCR & ~(0x83UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIEN </item>
//    <item> SFDITEM_FIELD__SCUCC_WUTCR_CNTRLD </item>
//    <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIFLAG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_WUTDR  -------------------------------
// SVD Line: 4470

unsigned int SCUCC_WUTDR __AT (0x4000F030);



// -----------------------------  Field Item: SCUCC_WUTDR_WUTDATA  --------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__SCUCC_WUTDR_WUTDATA
//    <name> WUTDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000F030) Wake-Up Timer Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_WUTDR >> 0) & 0xFFFF), ((SCUCC_WUTDR = (SCUCC_WUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCUCC_WUTDR  ----------------------------------
// SVD Line: 4470

//  <rtree> SFDITEM_REG__SCUCC_WUTDR
//    <name> WUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F030) Wake-Up Timer Data Register </i>
//    <loc> ( (unsigned int)((SCUCC_WUTDR >> 0) & 0xFFFFFFFF), ((SCUCC_WUTDR = (SCUCC_WUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_WUTDR_WUTDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_HIRCTRM  ------------------------------
// SVD Line: 4487

unsigned int SCUCC_HIRCTRM __AT (0x4000F0A8);



// ----------------------------  Field Item: SCUCC_HIRCTRM_WTIDKY  --------------------------------
// SVD Line: 4496

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F0A8) Write Identification Key (0xa6b5) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_HIRCTRM >> 16) & 0x0), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_HIRCTRM_nTRMH  --------------------------------
// SVD Line: 4509

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_nTRMH
//    <name> nTRMH </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x4000F0A8) Write Complement Key </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_HIRCTRM >> 8) & 0x0), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_HIRCTRM_CTRMH  --------------------------------
// SVD Line: 4515

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_CTRMH
//    <name> CTRMH </name>
//    <r> 
//    <i> [Bits 7..5] RO (@ 0x4000F0A8) Factory HIRC Coarse Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_HIRCTRM >> 5) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_HIRCTRM_FTRMH  --------------------------------
// SVD Line: 4521

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_FTRMH
//    <name> FTRMH </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000F0A8) Factory HIRC Fine Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_HIRCTRM >> 0) & 0x1F), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_HIRCTRM  ---------------------------------
// SVD Line: 4487

//  <rtree> SFDITEM_REG__SCUCC_HIRCTRM
//    <name> HIRCTRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F0A8) High Frequency Internal RC Trim Register (HIRCNFIG) </i>
//    <loc> ( (unsigned int)((SCUCC_HIRCTRM >> 0) & 0xFFFFFFFF), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0xFFFFFF1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_nTRMH </item>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_CTRMH </item>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_FTRMH </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_WDTRCTRM  -----------------------------
// SVD Line: 4529

unsigned int SCUCC_WDTRCTRM __AT (0x4000F0AC);



// ----------------------------  Field Item: SCUCC_WDTRCTRM_WTIDKY  -------------------------------
// SVD Line: 4538

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F0AC) Write Identification Key (0x4c3d) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_WDTRCTRM >> 16) & 0x0), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WDTRCTRM_nTRMW  --------------------------------
// SVD Line: 4551

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_nTRMW
//    <name> nTRMW </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x4000F0AC) Write Complement Key </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_WDTRCTRM >> 8) & 0x0), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WDTRCTRM_CTRMW  --------------------------------
// SVD Line: 4557

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_CTRMW
//    <name> CTRMW </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000F0AC) Factory WDTRC Coarse Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_WDTRCTRM >> 4) & 0xF), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WDTRCTRM_FTRMW  --------------------------------
// SVD Line: 4563

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_FTRMW
//    <name> FTRMW </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4000F0AC) Factory WDTRC Fine Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_WDTRCTRM >> 0) & 0x7), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SCUCC_WDTRCTRM  ---------------------------------
// SVD Line: 4529

//  <rtree> SFDITEM_REG__SCUCC_WDTRCTRM
//    <name> WDTRCTRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F0AC) Watch-Dog Timer RC Trim Register (WDTRCNFIG) </i>
//    <loc> ( (unsigned int)((SCUCC_WDTRCTRM >> 0) & 0xFFFFFFFF), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFFFFFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_nTRMW </item>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_CTRMW </item>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_FTRMW </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SCUCC  -------------------------------------
// SVD Line: 3997

//  <view> SCUCC
//    <name> SCUCC </name>
//    <item> SFDITEM_REG__SCUCC_VENDORID </item>
//    <item> SFDITEM_REG__SCUCC_CHIPID </item>
//    <item> SFDITEM_REG__SCUCC_REVNR </item>
//    <item> SFDITEM_REG__SCUCC_PMREMAP </item>
//    <item> SFDITEM_REG__SCUCC_BTPSCR </item>
//    <item> SFDITEM_REG__SCUCC_RSTSSR </item>
//    <item> SFDITEM_REG__SCUCC_NMISRCR </item>
//    <item> SFDITEM_REG__SCUCC_SWRSTR </item>
//    <item> SFDITEM_REG__SCUCC_SRSTVR </item>
//    <item> SFDITEM_REG__SCUCC_WUTCR </item>
//    <item> SFDITEM_REG__SCUCC_WUTDR </item>
//    <item> SFDITEM_REG__SCUCC_HIRCTRM </item>
//    <item> SFDITEM_REG__SCUCC_WDTRCTRM </item>
//  </view>
//  


// ----------------------------  Register Item Address: SCUCG_SCCR  -------------------------------
// SVD Line: 4587

unsigned int SCUCG_SCCR __AT (0x40001800);



// ------------------------------  Field Item: SCUCG_SCCR_WTIDKY  ---------------------------------
// SVD Line: 4596

//  <item> SFDITEM_FIELD__SCUCG_SCCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001800) Write Identification Key (0x570a) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCG_SCCR >> 16) & 0x0), ((SCUCG_SCCR = (SCUCG_SCCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_SCCR_MCLKSEL  ---------------------------------
// SVD Line: 4609

//  <item> SFDITEM_FIELD__SCUCG_SCCR_MCLKSEL
//    <name> MCLKSEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001800) \nMain Clock Selection, MCLK\n0 : HIRC = High Frequency Internal RC Oscillator (40MHz), HIRC\n1 : XMOSC = External Main Oscillator (2 - 40MHz), XMOSC\n2 : XSOSC = External Sub Oscillator (32.768kHz), XSOSC\n3 : WDTRC = Internal Watch-Dog Timer RC Oscillator (40kHz), WDTRC </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCCR ) </loc>
//      <o.1..0> MCLKSEL
//        <0=> 0: HIRC = High Frequency Internal RC Oscillator (40MHz), HIRC
//        <1=> 1: XMOSC = External Main Oscillator (2 - 40MHz), XMOSC
//        <2=> 2: XSOSC = External Sub Oscillator (32.768kHz), XSOSC
//        <3=> 3: WDTRC = Internal Watch-Dog Timer RC Oscillator (40kHz), WDTRC
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: SCUCG_SCCR  -----------------------------------
// SVD Line: 4587

//  <rtree> SFDITEM_REG__SCUCG_SCCR
//    <name> SCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001800) System Clock Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_SCCR >> 0) & 0xFFFFFFFF), ((SCUCG_SCCR = (SCUCG_SCCR & ~(0xFFFF0003UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0003) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_SCCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCG_SCCR_MCLKSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_CLKSRCR  ------------------------------
// SVD Line: 4639

unsigned int SCUCG_CLKSRCR __AT (0x40001804);



// ----------------------------  Field Item: SCUCG_CLKSRCR_WTIDKY  --------------------------------
// SVD Line: 4648

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001804) Write Identification Key (0xa507) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCG_CLKSRCR >> 16) & 0x0), ((SCUCG_CLKSRCR = (SCUCG_CLKSRCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_HIRCSEL  -------------------------------
// SVD Line: 4661

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCSEL
//    <name> HIRCSEL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001804) \nHIRC Frequency Selection\n0 : HIRC1 = 40MHz HIRC\n1 : HIRC2 = 20MHz HIRC\n2 : HIRC4 = 10MHz HIRC\n3 : HIRC8 = 5MHz HIRC </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.13..12> HIRCSEL
//        <0=> 0: HIRC1 = 40MHz HIRC
//        <1=> 1: HIRC2 = 20MHz HIRC
//        <2=> 2: HIRC4 = 10MHz HIRC
//        <3=> 3: HIRC8 = 5MHz HIRC
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_XMFRNG  --------------------------------
// SVD Line: 4689

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMFRNG
//    <name> XMFRNG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001804) \nMain Oscillator Type and Frequency Range Selection\n0 : Xtal = X-tal for XMOSC, 2 to 16MHz\n1 : Clock = External Clock for XMOSC, 2MHz to 40MHz </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.8..8> XMFRNG
//        <0=> 0: Xtal = X-tal for XMOSC, 2 to 16MHz
//        <1=> 1: Clock = External Clock for XMOSC, 2MHz to 40MHz
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_WDTRCEN  -------------------------------
// SVD Line: 4707

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WDTRCEN
//    <name> WDTRCEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001804) \nWDTRC Enable\n0 : Disable = Disable WDTRC.\n1 : Enable = Enable WDTRC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.3..3> WDTRCEN
//        <0=> 0: Disable = Disable WDTRC.
//        <1=> 1: Enable = Enable WDTRC.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_HIRCEN  --------------------------------
// SVD Line: 4725

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCEN
//    <name> HIRCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001804) \nHIRC Enable\n0 : Disable = Disable HIRC.\n1 : Enable = Enable HIRC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.2..2> HIRCEN
//        <0=> 0: Disable = Disable HIRC.
//        <1=> 1: Enable = Enable HIRC.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_XMOSCEN  -------------------------------
// SVD Line: 4743

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMOSCEN
//    <name> XMOSCEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001804) \nXMOSC Enable\n0 : Disable = Disable XMOSC.\n1 : Enable = Enable XMOSC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.1..1> XMOSCEN
//        <0=> 0: Disable = Disable XMOSC.
//        <1=> 1: Enable = Enable XMOSC.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_XSOSCEN  -------------------------------
// SVD Line: 4761

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XSOSCEN
//    <name> XSOSCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001804) \nXSOSC Enable\n0 : Disable = Disable XSOSC.\n1 : Enable = Enable XSOSC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.0..0> XSOSCEN
//        <0=> 0: Disable = Disable XSOSC.
//        <1=> 1: Enable = Enable XSOSC.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_CLKSRCR  ---------------------------------
// SVD Line: 4639

//  <rtree> SFDITEM_REG__SCUCG_CLKSRCR
//    <name> CLKSRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001804) Clock Source Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_CLKSRCR >> 0) & 0xFFFFFFFF), ((SCUCG_CLKSRCR = (SCUCG_CLKSRCR & ~(0xFFFF310FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF310F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCSEL </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMFRNG </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WDTRCEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMOSCEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XSOSCEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_SCDIVR1  ------------------------------
// SVD Line: 4781

unsigned int SCUCG_SCDIVR1 __AT (0x40001808);



// -----------------------------  Field Item: SCUCG_SCDIVR1_WLDIV  --------------------------------
// SVD Line: 4790

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR1_WLDIV
//    <name> WLDIV </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001808) \nClock Divide for Watch Timer and LCD Driver, Divider 2\n0 : MCLK64 = MCLK/64\n1 : MCLK128 = MCLK/128\n2 : MCLK256 = MCLK/256\n3 : MCLK512 = MCLK/512\n4 : MCLK1024 = MCLK/1024\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR1 ) </loc>
//      <o.6..4> WLDIV
//        <0=> 0: MCLK64 = MCLK/64
//        <1=> 1: MCLK128 = MCLK/128
//        <2=> 2: MCLK256 = MCLK/256
//        <3=> 3: MCLK512 = MCLK/512
//        <4=> 4: MCLK1024 = MCLK/1024
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_SCDIVR1_HDIV  ---------------------------------
// SVD Line: 4823

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR1_HDIV
//    <name> HDIV </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001808) \nClock Divide for HCLK, Divider 0\n0 : MCLK16 = MCLK/16\n1 : MCLK8 = MCLK/8\n2 : MCLK4 = MCLK/4\n3 : MCLK2 = MCLK/2\n4 : MCLK1 = MCLK/1\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR1 ) </loc>
//      <o.2..0> HDIV
//        <0=> 0: MCLK16 = MCLK/16
//        <1=> 1: MCLK8 = MCLK/8
//        <2=> 2: MCLK4 = MCLK/4
//        <3=> 3: MCLK2 = MCLK/2
//        <4=> 4: MCLK1 = MCLK/1
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_SCDIVR1  ---------------------------------
// SVD Line: 4781

//  <rtree> SFDITEM_REG__SCUCG_SCDIVR1
//    <name> SCDIVR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001808) System Clock Divide Register 1 </i>
//    <loc> ( (unsigned int)((SCUCG_SCDIVR1 >> 0) & 0xFFFFFFFF), ((SCUCG_SCDIVR1 = (SCUCG_SCDIVR1 & ~(0x77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR1_WLDIV </item>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR1_HDIV </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_SCDIVR2  ------------------------------
// SVD Line: 4858

unsigned int SCUCG_SCDIVR2 __AT (0x4000180C);



// ----------------------------  Field Item: SCUCG_SCDIVR2_SYSTDIV  -------------------------------
// SVD Line: 4867

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR2_SYSTDIV
//    <name> SYSTDIV </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000180C) \nClock Divide for SysTick Timer, Divider 3\n0 : HCLK1 = HCLK/1\n1 : HCLK2 = HCLK/2\n2 : HCLK4 = HCLK/4\n3 : HCLK8 = HCLK/8 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR2 ) </loc>
//      <o.5..4> SYSTDIV
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK2 = HCLK/2
//        <2=> 2: HCLK4 = HCLK/4
//        <3=> 3: HCLK8 = HCLK/8
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_SCDIVR2_PDIV  ---------------------------------
// SVD Line: 4895

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR2_PDIV
//    <name> PDIV </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000180C) \nClock Divide for PCLK, Divider 1\n0 : HCLK1 = HCLK/1\n1 : HCLK2 = HCLK/2\n2 : HCLK4 = HCLK/4\n3 : HCLK8 = HCLK/8 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR2 ) </loc>
//      <o.1..0> PDIV
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK2 = HCLK/2
//        <2=> 2: HCLK4 = HCLK/4
//        <3=> 3: HCLK8 = HCLK/8
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_SCDIVR2  ---------------------------------
// SVD Line: 4858

//  <rtree> SFDITEM_REG__SCUCG_SCDIVR2
//    <name> SCDIVR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000180C) System Clock Divide Register 2 </i>
//    <loc> ( (unsigned int)((SCUCG_SCDIVR2 >> 0) & 0xFFFFFFFF), ((SCUCG_SCDIVR2 = (SCUCG_SCDIVR2 & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR2_SYSTDIV </item>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR2_PDIV </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_CLKOCR  ------------------------------
// SVD Line: 4925

unsigned int SCUCG_CLKOCR __AT (0x40001810);



// -----------------------------  Field Item: SCUCG_CLKOCR_CLKOEN  --------------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOEN
//    <name> CLKOEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001810) \nClock Output Enable\n0 : Disable = Disable clock output.\n1 : Enable = Enable clock output. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.7..7> CLKOEN
//        <0=> 0: Disable = Disable clock output.
//        <1=> 1: Enable = Enable clock output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CLKOCR_POLSEL  --------------------------------
// SVD Line: 4952

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_POLSEL
//    <name> POLSEL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001810) \nClock Output Polarity Selection when Disable\n0 : Low = Low level during disable\n1 : High = High level during disable </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.6..6> POLSEL
//        <0=> 0: Low = Low level during disable
//        <1=> 1: High = High level during disable
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKOCR_CLKODIV  --------------------------------
// SVD Line: 4970

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKODIV
//    <name> CLKODIV </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40001810) \nOutput Clock Divide, Divider 4\n0 : SelectedClock1 = Selected Clock/1\n1 : SelectedClock2 = Selected Clock/2\n2 : SelectedClock4 = Selected Clock/4\n3 : SelectedClock8 = Selected Clock/8\n4 : SelectedClock16 = Selected Clock/16\n5 : SelectedClock32 = Selected Clock/32\n6 : SelectedClock64 = Selected Clock/64\n7 : SelectedClock128 = Selected Clock/128 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.5..3> CLKODIV
//        <0=> 0: SelectedClock1 = Selected Clock/1
//        <1=> 1: SelectedClock2 = Selected Clock/2
//        <2=> 2: SelectedClock4 = Selected Clock/4
//        <3=> 3: SelectedClock8 = Selected Clock/8
//        <4=> 4: SelectedClock16 = Selected Clock/16
//        <5=> 5: SelectedClock32 = Selected Clock/32
//        <6=> 6: SelectedClock64 = Selected Clock/64
//        <7=> 7: SelectedClock128 = Selected Clock/128
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CLKOCR_CLKOS  ---------------------------------
// SVD Line: 5018

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOS
//    <name> CLKOS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001810) \nClock Output Selection\n0 : MCLK = Select MCLK.\n1 : WDTRC = Select WDTRC.\n2 : HIRC = Select HIRC.\n3 : HCLK = Select HCLK.\n4 : PCLK = Select PCLK.\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.2..0> CLKOS
//        <0=> 0: MCLK = Select MCLK.
//        <1=> 1: WDTRC = Select WDTRC.
//        <2=> 2: HIRC = Select HIRC.
//        <3=> 3: HCLK = Select HCLK.
//        <4=> 4: PCLK = Select PCLK.
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_CLKOCR  ----------------------------------
// SVD Line: 4925

//  <rtree> SFDITEM_REG__SCUCG_CLKOCR
//    <name> CLKOCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001810) Clock Output Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_CLKOCR >> 0) & 0xFFFFFFFF), ((SCUCG_CLKOCR = (SCUCG_CLKOCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_POLSEL </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKODIV </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_CMONCR  ------------------------------
// SVD Line: 5053

unsigned int SCUCG_CMONCR __AT (0x40001814);



// -----------------------------  Field Item: SCUCG_CMONCR_MONEN  ---------------------------------
// SVD Line: 5062

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MONEN
//    <name> MONEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001814) \nClock Monitoring Enable\n0 : Disable = Disable clock monitoring.\n1 : Enable = Enable clock monitoring. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.7..7> MONEN
//        <0=> 0: Disable = Disable clock monitoring.
//        <1=> 1: Enable = Enable clock monitoring.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CMONCR_MACTS  ---------------------------------
// SVD Line: 5080

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MACTS
//    <name> MACTS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40001814) \nClock Monitoring Action Selection\n0 : FlagChk = No action by clock monitoring, but flags will be set/cleared on condition\n1 : RstGen = Reset generation by clock monitoring\n2 : SysClkChg = The system clock will be changed to the WDTRC regardless of MCLKSEL[1:0] bits of system clock control register (SCU_SCCR) only when the MCLK is selected for monitoring\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.6..5> MACTS
//        <0=> 0: FlagChk = No action by clock monitoring, but flags will be set/cleared on condition
//        <1=> 1: RstGen = Reset generation by clock monitoring
//        <2=> 2: SysClkChg = The system clock will be changed to the WDTRC regardless of MCLKSEL[1:0] bits of system clock control register (SCU_SCCR) only when the MCLK is selected for monitoring
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CMONCR_MONFLAG  --------------------------------
// SVD Line: 5103

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MONFLAG
//    <name> MONFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001814) \nClock Monitoring Result Flag\n0 : NotReady = The clock to be monitored is not ready\n1 : Ready = The clock to be monitored is ready </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.3..3> MONFLAG
//        <0=> 0: NotReady = The clock to be monitored is not ready
//        <1=> 1: Ready = The clock to be monitored is ready
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CMONCR_NMINTFG  --------------------------------
// SVD Line: 5121

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_NMINTFG
//    <name> NMINTFG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001814) \nClock Monitoring Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.2..2> NMINTFG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CMONCR_MONCS  ---------------------------------
// SVD Line: 5139

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MONCS
//    <name> MONCS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001814) \nMonitored Clock Selection\n0 : MCLK = Select MCLK.\n1 : HIRC = Select HIRC.\n2 : XMOSC = Select XMOSC.\n3 : XSOSC = Select XSOSC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.1..0> MONCS
//        <0=> 0: MCLK = Select MCLK.
//        <1=> 1: HIRC = Select HIRC.
//        <2=> 2: XMOSC = Select XMOSC.
//        <3=> 3: XSOSC = Select XSOSC.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_CMONCR  ----------------------------------
// SVD Line: 5053

//  <rtree> SFDITEM_REG__SCUCG_CMONCR
//    <name> CMONCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001814) Clock Monitoring Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_CMONCR >> 0) & 0xFFFFFFFF), ((SCUCG_CMONCR = (SCUCG_CMONCR & ~(0xEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MONEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MACTS </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MONFLAG </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_NMINTFG </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MONCS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_PPCLKEN1  -----------------------------
// SVD Line: 5169

unsigned int SCUCG_PPCLKEN1 __AT (0x40001820);



// ---------------------------  Field Item: SCUCG_PPCLKEN1_T21CLKE  -------------------------------
// SVD Line: 5178

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T21CLKE
//    <name> T21CLKE </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001820) \nTIMER21 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.21..21> T21CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T20CLKE  -------------------------------
// SVD Line: 5196

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T20CLKE
//    <name> T20CLKE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001820) \nTIMER20 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.20..20> T20CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T30CLKE  -------------------------------
// SVD Line: 5214

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T30CLKE
//    <name> T30CLKE </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001820) \nTIMER30 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.19..19> T30CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T12CLKE  -------------------------------
// SVD Line: 5232

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T12CLKE
//    <name> T12CLKE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001820) \nTIMER12 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.18..18> T12CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T11CLKE  -------------------------------
// SVD Line: 5250

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T11CLKE
//    <name> T11CLKE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001820) \nTIMER11 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.17..17> T11CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T10CLKE  -------------------------------
// SVD Line: 5268

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T10CLKE
//    <name> T10CLKE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40001820) \nTIMER10 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.16..16> T10CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T16CLKE  -------------------------------
// SVD Line: 5286

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T16CLKE
//    <name> T16CLKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001820) \nTIMER16 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.11..11> T16CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T15CLKE  -------------------------------
// SVD Line: 5304

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T15CLKE
//    <name> T15CLKE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001820) \nTIMER15 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.10..10> T15CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T14CLKE  -------------------------------
// SVD Line: 5322

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T14CLKE
//    <name> T14CLKE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001820) \nTIMER14 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.9..9> T14CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T13CLKE  -------------------------------
// SVD Line: 5340

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T13CLKE
//    <name> T13CLKE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001820) \nTIMER13 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.8..8> T13CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PFCLKE  -------------------------------
// SVD Line: 5358

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PFCLKE
//    <name> PFCLKE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001820) \nPort F Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.5..5> PFCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PECLKE  -------------------------------
// SVD Line: 5376

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PECLKE
//    <name> PECLKE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001820) \nPort E Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.4..4> PECLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PDCLKE  -------------------------------
// SVD Line: 5394

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PDCLKE
//    <name> PDCLKE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001820) \nPort D Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.3..3> PDCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PCCLKE  -------------------------------
// SVD Line: 5412

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PCCLKE
//    <name> PCCLKE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001820) \nPort C Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.2..2> PCCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PBCLKE  -------------------------------
// SVD Line: 5430

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PBCLKE
//    <name> PBCLKE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001820) \nPort B Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.1..1> PBCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PACLKE  -------------------------------
// SVD Line: 5448

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PACLKE
//    <name> PACLKE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001820) \nPort A Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.0..0> PACLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SCUCG_PPCLKEN1  ---------------------------------
// SVD Line: 5169

//  <rtree> SFDITEM_REG__SCUCG_PPCLKEN1
//    <name> PPCLKEN1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001820) Peripheral Clock Enable Register 1 </i>
//    <loc> ( (unsigned int)((SCUCG_PPCLKEN1 >> 0) & 0xFFFFFFFF), ((SCUCG_PPCLKEN1 = (SCUCG_PPCLKEN1 & ~(0x3F0F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F0F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T21CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T20CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T30CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T12CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T11CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T10CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T16CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T15CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T14CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T13CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PFCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PECLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PDCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PCCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PBCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PACLKE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_PPCLKEN2  -----------------------------
// SVD Line: 5468

unsigned int SCUCG_PPCLKEN2 __AT (0x40001824);



// ----------------------------  Field Item: SCUCG_PPCLKEN2_FMCLKE  -------------------------------
// SVD Line: 5477

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_FMCLKE
//    <name> FMCLKE </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001824) \nFMC (Flash Memory Controller) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.19..19> FMCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_LVICLKE  -------------------------------
// SVD Line: 5495

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LVICLKE
//    <name> LVICLKE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001824) \nLVI (Low Voltage Indicator) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.18..18> LVICLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_WDTCLKE  -------------------------------
// SVD Line: 5513

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_WDTCLKE
//    <name> WDTCLKE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001824) \nWDT (Watch-Dog Timer) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.17..17> WDTCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN2_WTCLKE  -------------------------------
// SVD Line: 5531

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_WTCLKE
//    <name> WTCLKE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40001824) \nWT (Watch Timer) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.16..16> WTCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_LCDCLKE  -------------------------------
// SVD Line: 5549

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LCDCLKE
//    <name> LCDCLKE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001824) \nLCD (LCD Driver) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.13..13> LCDCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN2_CRCLKE  -------------------------------
// SVD Line: 5567

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CRCLKE
//    <name> CRCLKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001824) \nCRC (Cyclic Redundancy Check) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.12..12> CRCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN2_ADCLKE  -------------------------------
// SVD Line: 5585

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_ADCLKE
//    <name> ADCLKE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001824) \nADC (Analog to Digital Converter) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.10..10> ADCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_I2C2CLKE  ------------------------------
// SVD Line: 5603

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C2CLKE
//    <name> I2C2CLKE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001824) \nI2C2 (Inter-IC) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.8..8> I2C2CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_I2C1CLKE  ------------------------------
// SVD Line: 5621

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C1CLKE
//    <name> I2C1CLKE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001824) \nI2C1 (Inter-IC) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.7..7> I2C1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_I2C0CLKE  ------------------------------
// SVD Line: 5639

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C0CLKE
//    <name> I2C0CLKE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001824) \nI2C0 (Inter-IC) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.6..6> I2C0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: SCUCG_PPCLKEN2_UST13CLKE  ------------------------------
// SVD Line: 5657

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST13CLKE
//    <name> UST13CLKE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001824) \nUSART13 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.5..5> UST13CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: SCUCG_PPCLKEN2_UST12CLKE  ------------------------------
// SVD Line: 5675

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST12CLKE
//    <name> UST12CLKE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001824) \nUSART12 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.4..4> UST12CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_UT1CLKE  -------------------------------
// SVD Line: 5693

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT1CLKE
//    <name> UT1CLKE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001824) \nUART1 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.3..3> UT1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_UT0CLKE  -------------------------------
// SVD Line: 5711

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT0CLKE
//    <name> UT0CLKE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001824) \nUART0 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.2..2> UT0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: SCUCG_PPCLKEN2_UST11CLKE  ------------------------------
// SVD Line: 5729

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST11CLKE
//    <name> UST11CLKE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001824) \nUSART11 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.1..1> UST11CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: SCUCG_PPCLKEN2_UST10CLKE  ------------------------------
// SVD Line: 5747

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST10CLKE
//    <name> UST10CLKE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001824) \nUSART10 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.0..0> UST10CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SCUCG_PPCLKEN2  ---------------------------------
// SVD Line: 5468

//  <rtree> SFDITEM_REG__SCUCG_PPCLKEN2
//    <name> PPCLKEN2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001824) Peripheral Clock Enable Register 2 </i>
//    <loc> ( (unsigned int)((SCUCG_PPCLKEN2 >> 0) & 0xFFFFFFFF), ((SCUCG_PPCLKEN2 = (SCUCG_PPCLKEN2 & ~(0xF35FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF35FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_FMCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LVICLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_WDTCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_WTCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LCDCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CRCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_ADCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C2CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST13CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST12CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST11CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST10CLKE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_PPCLKSR  ------------------------------
// SVD Line: 5767

unsigned int SCUCG_PPCLKSR __AT (0x40001840);



// ----------------------------  Field Item: SCUCG_PPCLKSR_T20CLK  --------------------------------
// SVD Line: 5776

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_T20CLK
//    <name> T20CLK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001840) \nTIMER20 Clock Selection\n0 : XSOSC = XSOSC clock\n1 : PCLK = PCLK clock </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.20..20> T20CLK
//        <0=> 0: XSOSC = XSOSC clock
//        <1=> 1: PCLK = PCLK clock
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_T30CLK  --------------------------------
// SVD Line: 5794

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_T30CLK
//    <name> T30CLK </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001840) \nTIMER30 Clock Selection\n0 : MCLK = MCLK clock\n1 : PCLK = PCLK clock </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.17..17> T30CLK
//        <0=> 0: MCLK = MCLK clock
//        <1=> 1: PCLK = PCLK clock
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_LCDCLK  --------------------------------
// SVD Line: 5812

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_LCDCLK
//    <name> LCDCLK </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001840) \nLCD (LCD Driver) Clock Selection\n0 : DividedMCLK = A clock of the MCLK which is divided by divider 2\n1 : XSOSC = XSOSC clock\n2 : WDTRC = WDTRC clock\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.7..6> LCDCLK
//        <0=> 0: DividedMCLK = A clock of the MCLK which is divided by divider 2
//        <1=> 1: XSOSC = XSOSC clock
//        <2=> 2: WDTRC = WDTRC clock
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPCLKSR_WTCLK  --------------------------------
// SVD Line: 5835

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_WTCLK
//    <name> WTCLK </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x40001840) \nWT (Watch Timer) Clock Selection\n0 : DividedMCLK = A clock of the MCLK which is divided by divider 2\n1 : XSOSC = XSOSC clock\n2 : WDTRC = WDTRC clock\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.4..3> WTCLK
//        <0=> 0: DividedMCLK = A clock of the MCLK which is divided by divider 2
//        <1=> 1: XSOSC = XSOSC clock
//        <2=> 2: WDTRC = WDTRC clock
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_WDTCLK  --------------------------------
// SVD Line: 5858

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_WDTCLK
//    <name> WDTCLK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001840) \nWDT (Watch-Dog Timer) Clock Selection\n0 : WDTRC = WDTRC clock\n1 : PCLK = PCLK clock </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.0..0> WDTCLK
//        <0=> 0: WDTRC = WDTRC clock
//        <1=> 1: PCLK = PCLK clock
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_PPCLKSR  ---------------------------------
// SVD Line: 5767

//  <rtree> SFDITEM_REG__SCUCG_PPCLKSR
//    <name> PPCLKSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001840) Peripheral Clock Selection Register </i>
//    <loc> ( (unsigned int)((SCUCG_PPCLKSR >> 0) & 0xFFFFFFFF), ((SCUCG_PPCLKSR = (SCUCG_PPCLKSR & ~(0x1200D9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1200D9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_T20CLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_T30CLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_LCDCLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_WTCLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_WDTCLK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_PPRST1  ------------------------------
// SVD Line: 5878

unsigned int SCUCG_PPRST1 __AT (0x40001860);



// -----------------------------  Field Item: SCUCG_PPRST1_T21RST  --------------------------------
// SVD Line: 5887

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T21RST
//    <name> T21RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001860) TIMER21 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.21..21> T21RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T20RST  --------------------------------
// SVD Line: 5893

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T20RST
//    <name> T20RST </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001860) TIMER20 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.20..20> T20RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T30RST  --------------------------------
// SVD Line: 5899

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T30RST
//    <name> T30RST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001860) TIMER30 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.19..19> T30RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T12RST  --------------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T12RST
//    <name> T12RST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001860) TIMER12 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.18..18> T12RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T11RST  --------------------------------
// SVD Line: 5911

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T11RST
//    <name> T11RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001860) TIMER11 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.17..17> T11RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T10RST  --------------------------------
// SVD Line: 5917

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T10RST
//    <name> T10RST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40001860) TIMER10 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.16..16> T10RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T16RST  --------------------------------
// SVD Line: 5923

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T16RST
//    <name> T16RST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001860) TIMER16 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.11..11> T16RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T15RST  --------------------------------
// SVD Line: 5929

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T15RST
//    <name> T15RST </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001860) TIMER15 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.10..10> T15RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T14RST  --------------------------------
// SVD Line: 5935

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T14RST
//    <name> T14RST </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001860) TIMER14 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.9..9> T14RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T13RST  --------------------------------
// SVD Line: 5941

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T13RST
//    <name> T13RST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001860) TIMER13 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.8..8> T13RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PFRST  ---------------------------------
// SVD Line: 5947

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PFRST
//    <name> PFRST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001860) Port F Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.5..5> PFRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PERST  ---------------------------------
// SVD Line: 5953

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PERST
//    <name> PERST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001860) Port E Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.4..4> PERST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PDRST  ---------------------------------
// SVD Line: 5959

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PDRST
//    <name> PDRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001860) Port D Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.3..3> PDRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PCRST  ---------------------------------
// SVD Line: 5965

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PCRST
//    <name> PCRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001860) Port C Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.2..2> PCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PBRST  ---------------------------------
// SVD Line: 5971

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PBRST
//    <name> PBRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001860) Port B Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.1..1> PBRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PARST  ---------------------------------
// SVD Line: 5977

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PARST
//    <name> PARST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001860) Port A Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.0..0> PARST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_PPRST1  ----------------------------------
// SVD Line: 5878

//  <rtree> SFDITEM_REG__SCUCG_PPRST1
//    <name> PPRST1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001860) Peripheral Reset Register 1 </i>
//    <loc> ( (unsigned int)((SCUCG_PPRST1 >> 0) & 0xFFFFFFFF), ((SCUCG_PPRST1 = (SCUCG_PPRST1 & ~(0x3F0F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F0F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T21RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T20RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T30RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T12RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T11RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T10RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T16RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T15RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T14RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T13RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PFRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PERST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PDRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PCRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PBRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PARST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_PPRST2  ------------------------------
// SVD Line: 5985

unsigned int SCUCG_PPRST2 __AT (0x40001864);



// -----------------------------  Field Item: SCUCG_PPRST2_FMCRST  --------------------------------
// SVD Line: 5994

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_FMCRST
//    <name> FMCRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001864) FMC (Flash Memory Controller) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.19..19> FMCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_LVIRST  --------------------------------
// SVD Line: 6000

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_LVIRST
//    <name> LVIRST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001864) LVI (Low Voltage Indicator) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.18..18> LVIRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_WTRST  ---------------------------------
// SVD Line: 6006

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_WTRST
//    <name> WTRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40001864) WT (Watch Timer) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.16..16> WTRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_LCDRST  --------------------------------
// SVD Line: 6012

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_LCDRST
//    <name> LCDRST </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001864) LCD (LCD Driver) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.13..13> LCDRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_CRRST  ---------------------------------
// SVD Line: 6018

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_CRRST
//    <name> CRRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001864) CRC (Cyclic Redundancy Check) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.12..12> CRRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_ADRST  ---------------------------------
// SVD Line: 6024

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_ADRST
//    <name> ADRST </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001864) ADC (Analog to Digital Converter) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.10..10> ADRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_I2C2RST  --------------------------------
// SVD Line: 6030

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C2RST
//    <name> I2C2RST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001864) I2C2 (Inter-IC) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.8..8> I2C2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_I2C1RST  --------------------------------
// SVD Line: 6036

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C1RST
//    <name> I2C1RST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001864) I2C1 (Inter-IC) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.7..7> I2C1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_I2C0RST  --------------------------------
// SVD Line: 6042

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C0RST
//    <name> I2C0RST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001864) I2C0 (Inter-IC) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.6..6> I2C0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_UST13RST  -------------------------------
// SVD Line: 6048

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UST13RST
//    <name> UST13RST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001864) USART13 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.5..5> UST13RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_UST12RST  -------------------------------
// SVD Line: 6054

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UST12RST
//    <name> UST12RST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001864) USART12 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.4..4> UST12RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_UT1RST  --------------------------------
// SVD Line: 6060

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UT1RST
//    <name> UT1RST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001864) UART1 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.3..3> UT1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_UT0RST  --------------------------------
// SVD Line: 6066

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UT0RST
//    <name> UT0RST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001864) UART0 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.2..2> UT0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_UST11RST  -------------------------------
// SVD Line: 6072

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UST11RST
//    <name> UST11RST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001864) USART11 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.1..1> UST11RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_UST10RST  -------------------------------
// SVD Line: 6078

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UST10RST
//    <name> UST10RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001864) USART10 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.0..0> UST10RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_PPRST2  ----------------------------------
// SVD Line: 5985

//  <rtree> SFDITEM_REG__SCUCG_PPRST2
//    <name> PPRST2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001864) Peripheral Reset Register 2 </i>
//    <loc> ( (unsigned int)((SCUCG_PPRST2 >> 0) & 0xFFFFFFFF), ((SCUCG_PPRST2 = (SCUCG_PPRST2 & ~(0xD35FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD35FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_FMCRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_LVIRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_WTRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_LCDRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_CRRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_ADRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C2RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UST13RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UST12RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UT1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UT0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UST11RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UST10RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_XTFLSR  ------------------------------
// SVD Line: 6085

unsigned int SCUCG_XTFLSR __AT (0x40001880);



// -----------------------------  Field Item: SCUCG_XTFLSR_WTIDKY  --------------------------------
// SVD Line: 6094

//  <item> SFDITEM_FIELD__SCUCG_XTFLSR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001880) Write Identification Key (0x9b37) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCG_XTFLSR >> 16) & 0x0), ((SCUCG_XTFLSR = (SCUCG_XTFLSR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SCUCG_XTFLSR_XRNS  ---------------------------------
// SVD Line: 6107

//  <item> SFDITEM_FIELD__SCUCG_XTFLSR_XRNS
//    <name> XRNS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001880) \nExternal Main Oscillator Filter Selection\n0 : LE4p5MHz = x-tal LE 4.5MHz\n1 : LE6p5MHz = 4.5MHz GT x-tal LE 6.5MHz\n2 : LE8p5MHz = 6.5MHz GT x-tal LE 8.5MHz\n3 : LE10p5MHz = 8.5MHz GT x-tal LE 10.5MHz\n4 : LE12p5MHz = 10.5MHz GT x-tal LE 12.5MHz\n5 : LE16p5MHz = 12.5MHz GT x-tal LE 16.5MHz\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_XTFLSR ) </loc>
//      <o.2..0> XRNS
//        <0=> 0: LE4p5MHz = x-tal LE 4.5MHz
//        <1=> 1: LE6p5MHz = 4.5MHz GT x-tal LE 6.5MHz
//        <2=> 2: LE8p5MHz = 6.5MHz GT x-tal LE 8.5MHz
//        <3=> 3: LE10p5MHz = 8.5MHz GT x-tal LE 10.5MHz
//        <4=> 4: LE12p5MHz = 10.5MHz GT x-tal LE 12.5MHz
//        <5=> 5: LE16p5MHz = 12.5MHz GT x-tal LE 16.5MHz
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_XTFLSR  ----------------------------------
// SVD Line: 6085

//  <rtree> SFDITEM_REG__SCUCG_XTFLSR
//    <name> XTFLSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001880) X-tal Filter Selection Register </i>
//    <loc> ( (unsigned int)((SCUCG_XTFLSR >> 0) & 0xFFFFFFFF), ((SCUCG_XTFLSR = (SCUCG_XTFLSR & ~(0xFFFF0007UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0007) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_XTFLSR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCG_XTFLSR_XRNS </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SCUCG  -------------------------------------
// SVD Line: 4573

//  <view> SCUCG
//    <name> SCUCG </name>
//    <item> SFDITEM_REG__SCUCG_SCCR </item>
//    <item> SFDITEM_REG__SCUCG_CLKSRCR </item>
//    <item> SFDITEM_REG__SCUCG_SCDIVR1 </item>
//    <item> SFDITEM_REG__SCUCG_SCDIVR2 </item>
//    <item> SFDITEM_REG__SCUCG_CLKOCR </item>
//    <item> SFDITEM_REG__SCUCG_CMONCR </item>
//    <item> SFDITEM_REG__SCUCG_PPCLKEN1 </item>
//    <item> SFDITEM_REG__SCUCG_PPCLKEN2 </item>
//    <item> SFDITEM_REG__SCUCG_PPCLKSR </item>
//    <item> SFDITEM_REG__SCUCG_PPRST1 </item>
//    <item> SFDITEM_REG__SCUCG_PPRST2 </item>
//    <item> SFDITEM_REG__SCUCG_XTFLSR </item>
//  </view>
//  


// ---------------------------  Register Item Address: SCULV_LVICR  -------------------------------
// SVD Line: 6168

unsigned int SCULV_LVICR __AT (0x40005100);



// ------------------------------  Field Item: SCULV_LVICR_LVIEN  ---------------------------------
// SVD Line: 6177

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVIEN
//    <name> LVIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005100) \nLVI Enable\n0 : Disable = Disable low voltage indicator.\n1 : Enable = Enable low voltage indicator. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.7..7> LVIEN
//        <0=> 0: Disable = Disable low voltage indicator.
//        <1=> 1: Enable = Enable low voltage indicator.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCULV_LVICR_LVINTEN  --------------------------------
// SVD Line: 6195

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVINTEN
//    <name> LVINTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005100) \nLVI Interrupt Enable\n0 : Disable = Disable low voltage indicator interrupt.\n1 : Enable = Enable low voltage indicator interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.5..5> LVINTEN
//        <0=> 0: Disable = Disable low voltage indicator interrupt.
//        <1=> 1: Enable = Enable low voltage indicator interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCULV_LVICR_LVIFLAG  --------------------------------
// SVD Line: 6213

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVIFLAG
//    <name> LVIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005100) \nLVI Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.4..4> LVIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCULV_LVICR_LVIVS  ---------------------------------
// SVD Line: 6231

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVIVS
//    <name> LVIVS </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40005100) \nLVI Voltage Selection\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : DNW3 = Do not write.\n4 : 2p00V = 2.00V\n5 : 2p13V = 2.13V\n6 : 2p28V = 2.28V\n7 : 2p46V = 2.46V\n8 : 2p67V = 2.67V\n9 : 3p04V = 3.04V\n10 : 3p20V = 3.20V\n11 : 3p55V = 3.55V\n12 : 3p75V = 3.75V\n13 : 3p99V = 3.99V\n14 : 4p25V = 4.25V\n15 : 4p55V = 4.55V </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.3..0> LVIVS
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: DNW3 = Do not write.
//        <4=> 4: 2p00V = 2.00V
//        <5=> 5: 2p13V = 2.13V
//        <6=> 6: 2p28V = 2.28V
//        <7=> 7: 2p46V = 2.46V
//        <8=> 8: 2p67V = 2.67V
//        <9=> 9: 3p04V = 3.04V
//        <10=> 10: 3p20V = 3.20V
//        <11=> 11: 3p55V = 3.55V
//        <12=> 12: 3p75V = 3.75V
//        <13=> 13: 3p99V = 3.99V
//        <14=> 14: 4p25V = 4.25V
//        <15=> 15: 4p55V = 4.55V
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: SCULV_LVICR  ----------------------------------
// SVD Line: 6168

//  <rtree> SFDITEM_REG__SCULV_LVICR
//    <name> LVICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005100) Low Voltage Indicator Control Register </i>
//    <loc> ( (unsigned int)((SCULV_LVICR >> 0) & 0xFFFFFFFF), ((SCULV_LVICR = (SCULV_LVICR & ~(0xBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVIEN </item>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVINTEN </item>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVIFLAG </item>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVIVS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCULV_LVRCR  -------------------------------
// SVD Line: 6306

unsigned int SCULV_LVRCR __AT (0x40005104);



// ------------------------------  Field Item: SCULV_LVRCR_LVREN  ---------------------------------
// SVD Line: 6315

//  <item> SFDITEM_FIELD__SCULV_LVRCR_LVREN
//    <name> LVREN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005104) LVR Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCULV_LVRCR >> 0) & 0xFF), ((SCULV_LVRCR = (SCULV_LVRCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCULV_LVRCR  ----------------------------------
// SVD Line: 6306

//  <rtree> SFDITEM_REG__SCULV_LVRCR
//    <name> LVRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005104) Low Voltage Reset Control Register </i>
//    <loc> ( (unsigned int)((SCULV_LVRCR >> 0) & 0xFFFFFFFF), ((SCULV_LVRCR = (SCULV_LVRCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCULV_LVRCR_LVREN </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SCULV  -------------------------------------
// SVD Line: 6149

//  <view> SCULV
//    <name> SCULV </name>
//    <item> SFDITEM_REG__SCULV_LVICR </item>
//    <item> SFDITEM_REG__SCULV_LVRCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: Pn_MOD  ---------------------------------
// SVD Line: 6351

unsigned int Pn_MOD __AT (0x50000000);



// --------------------------------  Field Item: Pn_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__Pn_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x50000000) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__Pn_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x50000000) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__Pn_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x50000000) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__Pn_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x50000000) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__Pn_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x50000000) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__Pn_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000000) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__Pn_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000000) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__Pn_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x50000000) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__Pn_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x50000000) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__Pn_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x50000000) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__Pn_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x50000000) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__Pn_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x50000000) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__Pn_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x50000000) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__Pn_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x50000000) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__Pn_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x50000000) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__Pn_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000000) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__Pn_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000000) Port n Mode Register </i>
//    <loc> ( (unsigned int)((Pn_MOD >> 0) & 0xFFFFFFFF), ((Pn_MOD = (Pn_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: Pn_TYP  ---------------------------------
// SVD Line: 6730

unsigned int Pn_TYP __AT (0x50000004);



// --------------------------------  Field Item: Pn_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__Pn_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000004) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__Pn_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x50000004) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__Pn_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x50000004) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__Pn_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000004) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__Pn_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000004) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__Pn_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000004) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__Pn_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000004) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__Pn_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000004) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__Pn_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000004) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__Pn_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000004) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__Pn_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000004) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__Pn_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000004) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__Pn_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000004) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__Pn_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000004) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__Pn_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000004) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__Pn_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000004) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__Pn_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000004) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((Pn_TYP >> 0) & 0xFFFFFFFF), ((Pn_TYP = (Pn_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int Pn_AFSR1 __AT (0x50000008);



// -------------------------------  Field Item: Pn_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x50000008) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x50000008) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x50000008) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x50000008) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x50000008) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x50000008) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x50000008) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x50000008) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: Pn_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__Pn_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000008) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((Pn_AFSR1 >> 0) & 0xFFFFFFFF), ((Pn_AFSR1 = (Pn_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int Pn_AFSR2 __AT (0x5000000C);



// -------------------------------  Field Item: Pn_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x5000000C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x5000000C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x5000000C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x5000000C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x5000000C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x5000000C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x5000000C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x5000000C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: Pn_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__Pn_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000000C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((Pn_AFSR2 >> 0) & 0xFFFFFFFF), ((Pn_AFSR2 = (Pn_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int Pn_PUPD __AT (0x50000010);



// -------------------------------  Field Item: Pn_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__Pn_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000010) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((Pn_PUPD >> 0) & 0xFFFFFFFF), ((Pn_PUPD = (Pn_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_INDR  ---------------------------------
// SVD Line: 7958

unsigned int Pn_INDR __AT (0x50000014);



// -------------------------------  Field Item: Pn_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__Pn_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x50000014) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__Pn_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x50000014) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__Pn_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x50000014) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__Pn_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x50000014) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__Pn_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x50000014) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__Pn_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x50000014) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__Pn_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x50000014) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__Pn_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x50000014) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__Pn_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000014) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__Pn_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x50000014) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__Pn_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x50000014) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__Pn_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x50000014) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__Pn_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x50000014) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__Pn_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50000014) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__Pn_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x50000014) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__Pn_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50000014) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__Pn_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000014) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((Pn_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int Pn_OUTDR __AT (0x50000018);



// ------------------------------  Field Item: Pn_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000018) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x50000018) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x50000018) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000018) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000018) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000018) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000018) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000018) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000018) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000018) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000018) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000018) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000018) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000018) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000018) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000018) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: Pn_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__Pn_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000018) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((Pn_OUTDR >> 0) & 0xFFFFFFFF), ((Pn_OUTDR = (Pn_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: Pn_BSR  ---------------------------------
// SVD Line: 8172

unsigned int Pn_BSR __AT (0x5000001C);



// --------------------------------  Field Item: Pn_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__Pn_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x5000001C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__Pn_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x5000001C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__Pn_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x5000001C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__Pn_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x5000001C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__Pn_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x5000001C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__Pn_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x5000001C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__Pn_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x5000001C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__Pn_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x5000001C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__Pn_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x5000001C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__Pn_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x5000001C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__Pn_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x5000001C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__Pn_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x5000001C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__Pn_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x5000001C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__Pn_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x5000001C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__Pn_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x5000001C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__Pn_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x5000001C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__Pn_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x5000001C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((Pn_BSR >> 0) & 0xFFFFFFFF), ((Pn_BSR = (Pn_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: Pn_BCR  ---------------------------------
// SVD Line: 8471

unsigned int Pn_BCR __AT (0x50000020);



// --------------------------------  Field Item: Pn_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__Pn_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x50000020) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__Pn_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x50000020) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__Pn_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x50000020) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__Pn_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x50000020) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__Pn_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x50000020) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__Pn_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x50000020) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__Pn_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x50000020) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__Pn_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x50000020) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__Pn_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x50000020) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__Pn_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x50000020) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__Pn_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x50000020) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__Pn_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x50000020) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__Pn_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x50000020) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__Pn_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x50000020) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__Pn_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x50000020) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__Pn_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x50000020) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__Pn_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x50000020) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((Pn_BCR >> 0) & 0xFFFFFFFF), ((Pn_BCR = (Pn_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: Pn_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int Pn_OUTDMSK __AT (0x50000024);



// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000024) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x50000024) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x50000024) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000024) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000024) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000024) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000024) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000024) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000024) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000024) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000024) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000024) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000024) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000024) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000024) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000024) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: Pn_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__Pn_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000024) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((Pn_OUTDMSK >> 0) & 0xFFFFFFFF), ((Pn_OUTDMSK = (Pn_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int Pn_DBCR __AT (0x50000028);



// --------------------------------  Field Item: Pn_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__Pn_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x50000028) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000028) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000028) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000028) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000028) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000028) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000028) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000028) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000028) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000028) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000028) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000028) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000028) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__Pn_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000028) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((Pn_DBCR >> 0) & 0xFFFFFFFF), ((Pn_DBCR = (Pn_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: Pn  --------------------------------------
// SVD Line: 6337

//  <view> Pn
//    <name> Pn </name>
//    <item> SFDITEM_REG__Pn_MOD </item>
//    <item> SFDITEM_REG__Pn_TYP </item>
//    <item> SFDITEM_REG__Pn_AFSR1 </item>
//    <item> SFDITEM_REG__Pn_AFSR2 </item>
//    <item> SFDITEM_REG__Pn_PUPD </item>
//    <item> SFDITEM_REG__Pn_INDR </item>
//    <item> SFDITEM_REG__Pn_OUTDR </item>
//    <item> SFDITEM_REG__Pn_BSR </item>
//    <item> SFDITEM_REG__Pn_BCR </item>
//    <item> SFDITEM_REG__Pn_OUTDMSK </item>
//    <item> SFDITEM_REG__Pn_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PA_MOD  ---------------------------------
// SVD Line: 6351

unsigned int PA_MOD __AT (0x30000000);



// --------------------------------  Field Item: PA_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__PA_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000000) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__PA_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000000) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__PA_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000000) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__PA_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000000) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__PA_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000000) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__PA_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000000) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__PA_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000000) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__PA_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000000) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__PA_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000000) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__PA_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000000) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PA_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000000) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__PA_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000000) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__PA_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000000) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__PA_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000000) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__PA_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000000) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__PA_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000000) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__PA_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000000) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PA_MOD >> 0) & 0xFFFFFFFF), ((PA_MOD = (PA_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PA_TYP  ---------------------------------
// SVD Line: 6730

unsigned int PA_TYP __AT (0x30000004);



// --------------------------------  Field Item: PA_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__PA_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000004) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__PA_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000004) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__PA_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000004) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__PA_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000004) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__PA_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000004) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__PA_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000004) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__PA_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000004) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__PA_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000004) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__PA_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000004) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__PA_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000004) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__PA_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000004) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__PA_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000004) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__PA_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000004) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__PA_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000004) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__PA_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000004) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__PA_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000004) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__PA_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000004) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PA_TYP >> 0) & 0xFFFFFFFF), ((PA_TYP = (PA_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int PA_AFSR1 __AT (0x30000008);



// -------------------------------  Field Item: PA_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000008) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000008) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000008) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000008) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000008) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000008) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000008) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000008) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PA_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__PA_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000008) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PA_AFSR1 >> 0) & 0xFFFFFFFF), ((PA_AFSR1 = (PA_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int PA_AFSR2 __AT (0x3000000C);



// -------------------------------  Field Item: PA_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000000C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000000C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000000C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000000C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000000C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000000C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000000C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000000C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PA_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__PA_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000000C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PA_AFSR2 >> 0) & 0xFFFFFFFF), ((PA_AFSR2 = (PA_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int PA_PUPD __AT (0x30000010);



// -------------------------------  Field Item: PA_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__PA_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PA_PUPD >> 0) & 0xFFFFFFFF), ((PA_PUPD = (PA_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_INDR  ---------------------------------
// SVD Line: 7958

unsigned int PA_INDR __AT (0x30000014);



// -------------------------------  Field Item: PA_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__PA_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000014) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__PA_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000014) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__PA_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000014) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__PA_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000014) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__PA_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000014) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__PA_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000014) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__PA_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000014) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__PA_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000014) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__PA_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000014) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__PA_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000014) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__PA_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000014) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__PA_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000014) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__PA_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000014) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__PA_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000014) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__PA_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000014) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__PA_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000014) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PA_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__PA_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000014) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PA_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PA_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int PA_OUTDR __AT (0x30000018);



// ------------------------------  Field Item: PA_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000018) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000018) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000018) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000018) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000018) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000018) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000018) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000018) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000018) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000018) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000018) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000018) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000018) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000018) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000018) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000018) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__PA_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000018) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PA_OUTDR >> 0) & 0xFFFFFFFF), ((PA_OUTDR = (PA_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PA_BSR  ---------------------------------
// SVD Line: 8172

unsigned int PA_BSR __AT (0x3000001C);



// --------------------------------  Field Item: PA_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__PA_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000001C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__PA_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000001C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__PA_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000001C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__PA_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000001C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__PA_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000001C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__PA_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000001C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__PA_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000001C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__PA_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000001C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__PA_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000001C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__PA_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000001C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__PA_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000001C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__PA_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000001C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__PA_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000001C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__PA_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000001C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__PA_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000001C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__PA_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000001C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__PA_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000001C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PA_BSR >> 0) & 0xFFFFFFFF), ((PA_BSR = (PA_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PA_BCR  ---------------------------------
// SVD Line: 8471

unsigned int PA_BCR __AT (0x30000020);



// --------------------------------  Field Item: PA_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__PA_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000020) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__PA_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000020) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__PA_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000020) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__PA_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000020) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__PA_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000020) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__PA_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000020) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__PA_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000020) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__PA_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000020) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__PA_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000020) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__PA_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000020) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__PA_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000020) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__PA_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000020) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__PA_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000020) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__PA_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000020) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__PA_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000020) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__PA_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000020) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__PA_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000020) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PA_BCR >> 0) & 0xFFFFFFFF), ((PA_BCR = (PA_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int PA_OUTDMSK __AT (0x30000024);



// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000024) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000024) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000024) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000024) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000024) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000024) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000024) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000024) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000024) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000024) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000024) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000024) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000024) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000024) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000024) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000024) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PA_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__PA_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000024) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PA_OUTDMSK >> 0) & 0xFFFFFFFF), ((PA_OUTDMSK = (PA_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int PA_DBCR __AT (0x30000028);



// --------------------------------  Field Item: PA_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__PA_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000028) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000028) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000028) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000028) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000028) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000028) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000028) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000028) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000028) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000028) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000028) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000028) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000028) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__PA_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000028) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PA_DBCR >> 0) & 0xFFFFFFFF), ((PA_DBCR = (PA_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_MOD  --------------------------------
// SVD Line: 9350

unsigned int PA_PA_MOD __AT (0x30000000);



// ------------------------------  Field Item: PA_PA_MOD_MODE11  ----------------------------------
// SVD Line: 9360

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000000) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 22) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_MOD_MODE10  ----------------------------------
// SVD Line: 9366

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000000) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 20) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE9  ----------------------------------
// SVD Line: 9372

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000000) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 18) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE8  ----------------------------------
// SVD Line: 9378

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000000) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 16) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE7  ----------------------------------
// SVD Line: 9384

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000000) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 14) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE6  ----------------------------------
// SVD Line: 9390

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000000) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 12) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE5  ----------------------------------
// SVD Line: 9396

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000000) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 10) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE4  ----------------------------------
// SVD Line: 9402

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000000) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 8) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE3  ----------------------------------
// SVD Line: 9408

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000000) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 6) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE2  ----------------------------------
// SVD Line: 9414

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000000) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 4) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE1  ----------------------------------
// SVD Line: 9420

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000000) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 2) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE0  ----------------------------------
// SVD Line: 9426

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000000) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 0) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_MOD  -----------------------------------
// SVD Line: 9350

//  <rtree> SFDITEM_REG__PA_PA_MOD
//    <name> PA_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000000) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PA_PA_MOD >> 0) & 0xFFFFFFFF), ((PA_PA_MOD = (PA_PA_MOD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_TYP  --------------------------------
// SVD Line: 9434

unsigned int PA_PA_TYP __AT (0x30000004);



// -------------------------------  Field Item: PA_PA_TYP_TYP11  ----------------------------------
// SVD Line: 9444

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000004) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP10  ----------------------------------
// SVD Line: 9450

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000004) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP9  -----------------------------------
// SVD Line: 9456

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000004) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP8  -----------------------------------
// SVD Line: 9462

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000004) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP7  -----------------------------------
// SVD Line: 9468

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000004) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP6  -----------------------------------
// SVD Line: 9474

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000004) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP5  -----------------------------------
// SVD Line: 9480

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000004) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP4  -----------------------------------
// SVD Line: 9486

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000004) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP3  -----------------------------------
// SVD Line: 9492

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000004) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP2  -----------------------------------
// SVD Line: 9498

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000004) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP1  -----------------------------------
// SVD Line: 9504

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000004) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP0  -----------------------------------
// SVD Line: 9510

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000004) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_TYP  -----------------------------------
// SVD Line: 9434

//  <rtree> SFDITEM_REG__PA_PA_TYP
//    <name> PA_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000004) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PA_PA_TYP >> 0) & 0xFFFFFFFF), ((PA_PA_TYP = (PA_PA_TYP & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PA_PA_AFSR1  -------------------------------
// SVD Line: 9518

unsigned int PA_PA_AFSR1 __AT (0x30000008);



// ------------------------------  Field Item: PA_PA_AFSR1_AFSR7  ---------------------------------
// SVD Line: 9528

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000008) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 28) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR6  ---------------------------------
// SVD Line: 9534

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000008) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 24) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR5  ---------------------------------
// SVD Line: 9540

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000008) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 20) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR4  ---------------------------------
// SVD Line: 9546

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000008) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 16) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR3  ---------------------------------
// SVD Line: 9552

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000008) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 12) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR2  ---------------------------------
// SVD Line: 9558

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000008) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 8) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR1  ---------------------------------
// SVD Line: 9564

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000008) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 4) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR0  ---------------------------------
// SVD Line: 9570

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000008) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 0) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_AFSR1  ----------------------------------
// SVD Line: 9518

//  <rtree> SFDITEM_REG__PA_PA_AFSR1
//    <name> PA_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000008) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PA_PA_AFSR1 >> 0) & 0xFFFFFFFF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PA_PA_AFSR2  -------------------------------
// SVD Line: 9578

unsigned int PA_PA_AFSR2 __AT (0x3000000C);



// -----------------------------  Field Item: PA_PA_AFSR2_AFSR11  ---------------------------------
// SVD Line: 9588

//  <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000000C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR2 >> 12) & 0xF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_AFSR2_AFSR10  ---------------------------------
// SVD Line: 9594

//  <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000000C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR2 >> 8) & 0xF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR2_AFSR9  ---------------------------------
// SVD Line: 9600

//  <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000000C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR2 >> 4) & 0xF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR2_AFSR8  ---------------------------------
// SVD Line: 9606

//  <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000000C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR2 >> 0) & 0xF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_AFSR2  ----------------------------------
// SVD Line: 9578

//  <rtree> SFDITEM_REG__PA_PA_AFSR2
//    <name> PA_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000000C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PA_PA_AFSR2 >> 0) & 0xFFFFFFFF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_PUPD  -------------------------------
// SVD Line: 9614

unsigned int PA_PA_PUPD __AT (0x30000010);



// ------------------------------  Field Item: PA_PA_PUPD_PUPD11  ---------------------------------
// SVD Line: 9624

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 22) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD10  ---------------------------------
// SVD Line: 9630

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 20) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD9  ----------------------------------
// SVD Line: 9636

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 18) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD8  ----------------------------------
// SVD Line: 9642

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 16) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD7  ----------------------------------
// SVD Line: 9648

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 14) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD6  ----------------------------------
// SVD Line: 9654

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 12) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD5  ----------------------------------
// SVD Line: 9660

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 10) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD4  ----------------------------------
// SVD Line: 9666

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 8) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD3  ----------------------------------
// SVD Line: 9672

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 6) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD2  ----------------------------------
// SVD Line: 9678

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 4) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD1  ----------------------------------
// SVD Line: 9684

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 2) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD0  ----------------------------------
// SVD Line: 9690

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 0) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_PUPD  -----------------------------------
// SVD Line: 9614

//  <rtree> SFDITEM_REG__PA_PA_PUPD
//    <name> PA_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PA_PA_PUPD >> 0) & 0xFFFFFFFF), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_INDR  -------------------------------
// SVD Line: 9698

unsigned int PA_PA_INDR __AT (0x30000014);



// ------------------------------  Field Item: PA_PA_INDR_INDR11  ---------------------------------
// SVD Line: 9708

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000014) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR10  ---------------------------------
// SVD Line: 9714

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000014) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR9  ----------------------------------
// SVD Line: 9720

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000014) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR8  ----------------------------------
// SVD Line: 9726

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000014) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR7  ----------------------------------
// SVD Line: 9732

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000014) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR6  ----------------------------------
// SVD Line: 9738

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000014) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR5  ----------------------------------
// SVD Line: 9744

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000014) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR4  ----------------------------------
// SVD Line: 9750

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000014) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR3  ----------------------------------
// SVD Line: 9756

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000014) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR2  ----------------------------------
// SVD Line: 9762

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000014) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR1  ----------------------------------
// SVD Line: 9768

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000014) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR0  ----------------------------------
// SVD Line: 9774

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000014) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_INDR  -----------------------------------
// SVD Line: 9698

//  <rtree> SFDITEM_REG__PA_PA_INDR
//    <name> PA_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000014) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PA_PA_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PA_PA_OUTDR  -------------------------------
// SVD Line: 9782

unsigned int PA_PA_OUTDR __AT (0x30000018);



// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR11  --------------------------------
// SVD Line: 9792

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000018) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR10  --------------------------------
// SVD Line: 9798

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000018) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 9804

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000018) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 9810

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000018) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 9816

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000018) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 9822

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000018) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 9828

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000018) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 9834

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000018) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 9840

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000018) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 9846

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000018) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 9852

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000018) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 9858

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000018) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_OUTDR  ----------------------------------
// SVD Line: 9782

//  <rtree> SFDITEM_REG__PA_PA_OUTDR
//    <name> PA_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000018) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PA_PA_OUTDR >> 0) & 0xFFFFFFFF), ((PA_PA_OUTDR = (PA_PA_OUTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_BSR  --------------------------------
// SVD Line: 9866

unsigned int PA_PA_BSR __AT (0x3000001C);



// -------------------------------  Field Item: PA_PA_BSR_BSR11  ----------------------------------
// SVD Line: 9876

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000001C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR10  ----------------------------------
// SVD Line: 9882

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000001C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR9  -----------------------------------
// SVD Line: 9888

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000001C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR8  -----------------------------------
// SVD Line: 9894

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000001C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR7  -----------------------------------
// SVD Line: 9900

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000001C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR6  -----------------------------------
// SVD Line: 9906

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000001C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR5  -----------------------------------
// SVD Line: 9912

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000001C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR4  -----------------------------------
// SVD Line: 9918

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000001C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR3  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000001C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR2  -----------------------------------
// SVD Line: 9930

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000001C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR1  -----------------------------------
// SVD Line: 9936

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000001C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR0  -----------------------------------
// SVD Line: 9942

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000001C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_BSR  -----------------------------------
// SVD Line: 9866

//  <rtree> SFDITEM_REG__PA_PA_BSR
//    <name> PA_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000001C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PA_PA_BSR >> 0) & 0xFFFFFFFF), ((PA_PA_BSR = (PA_PA_BSR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_BCR  --------------------------------
// SVD Line: 9950

unsigned int PA_PA_BCR __AT (0x30000020);



// -------------------------------  Field Item: PA_PA_BCR_BCR11  ----------------------------------
// SVD Line: 9960

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000020) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR10  ----------------------------------
// SVD Line: 9966

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000020) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR9  -----------------------------------
// SVD Line: 9972

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000020) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR8  -----------------------------------
// SVD Line: 9978

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000020) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR7  -----------------------------------
// SVD Line: 9984

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000020) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR6  -----------------------------------
// SVD Line: 9990

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000020) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR5  -----------------------------------
// SVD Line: 9996

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000020) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR4  -----------------------------------
// SVD Line: 10002

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000020) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR3  -----------------------------------
// SVD Line: 10008

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000020) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR2  -----------------------------------
// SVD Line: 10014

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000020) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR1  -----------------------------------
// SVD Line: 10020

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000020) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR0  -----------------------------------
// SVD Line: 10026

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000020) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_BCR  -----------------------------------
// SVD Line: 9950

//  <rtree> SFDITEM_REG__PA_PA_BCR
//    <name> PA_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000020) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PA_PA_BCR >> 0) & 0xFFFFFFFF), ((PA_PA_BCR = (PA_PA_BCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PA_PA_OUTDMSK  ------------------------------
// SVD Line: 10034

unsigned int PA_PA_OUTDMSK __AT (0x30000024);



// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 10044

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000024) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 10050

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000024) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 10056

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000024) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000024) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 10068

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000024) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 10074

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000024) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 10080

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000024) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 10086

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000024) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 10092

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000024) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 10098

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000024) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 10104

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000024) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 10110

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000024) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PA_PA_OUTDMSK  ---------------------------------
// SVD Line: 10034

//  <rtree> SFDITEM_REG__PA_PA_OUTDMSK
//    <name> PA_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000024) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PA_PA_OUTDMSK >> 0) & 0xFFFFFFFF), ((PA_PA_OUTDMSK = (PA_PA_OUTDMSK & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PA  --------------------------------------
// SVD Line: 9336

//  <view> PA
//    <name> PA </name>
//    <item> SFDITEM_REG__PA_MOD </item>
//    <item> SFDITEM_REG__PA_TYP </item>
//    <item> SFDITEM_REG__PA_AFSR1 </item>
//    <item> SFDITEM_REG__PA_AFSR2 </item>
//    <item> SFDITEM_REG__PA_PUPD </item>
//    <item> SFDITEM_REG__PA_INDR </item>
//    <item> SFDITEM_REG__PA_OUTDR </item>
//    <item> SFDITEM_REG__PA_BSR </item>
//    <item> SFDITEM_REG__PA_BCR </item>
//    <item> SFDITEM_REG__PA_OUTDMSK </item>
//    <item> SFDITEM_REG__PA_DBCR </item>
//    <item> SFDITEM_REG__PA_PA_MOD </item>
//    <item> SFDITEM_REG__PA_PA_TYP </item>
//    <item> SFDITEM_REG__PA_PA_AFSR1 </item>
//    <item> SFDITEM_REG__PA_PA_AFSR2 </item>
//    <item> SFDITEM_REG__PA_PA_PUPD </item>
//    <item> SFDITEM_REG__PA_PA_INDR </item>
//    <item> SFDITEM_REG__PA_PA_OUTDR </item>
//    <item> SFDITEM_REG__PA_PA_BSR </item>
//    <item> SFDITEM_REG__PA_PA_BCR </item>
//    <item> SFDITEM_REG__PA_PA_OUTDMSK </item>
//  </view>
//  


// ------------------------------  Register Item Address: PB_MOD  ---------------------------------
// SVD Line: 6351

unsigned int PB_MOD __AT (0x30000100);



// --------------------------------  Field Item: PB_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__PB_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000100) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__PB_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000100) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__PB_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000100) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__PB_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000100) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__PB_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000100) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__PB_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000100) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__PB_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000100) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__PB_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000100) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__PB_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000100) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__PB_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000100) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PB_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000100) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__PB_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000100) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__PB_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000100) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__PB_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000100) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__PB_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000100) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__PB_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000100) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__PB_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000100) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PB_MOD >> 0) & 0xFFFFFFFF), ((PB_MOD = (PB_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PB_TYP  ---------------------------------
// SVD Line: 6730

unsigned int PB_TYP __AT (0x30000104);



// --------------------------------  Field Item: PB_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__PB_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000104) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__PB_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000104) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__PB_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000104) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__PB_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000104) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__PB_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000104) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__PB_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000104) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__PB_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000104) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__PB_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000104) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__PB_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000104) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__PB_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000104) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__PB_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000104) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__PB_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000104) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__PB_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000104) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__PB_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000104) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__PB_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000104) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__PB_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000104) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__PB_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000104) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PB_TYP >> 0) & 0xFFFFFFFF), ((PB_TYP = (PB_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int PB_AFSR1 __AT (0x30000108);



// -------------------------------  Field Item: PB_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000108) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000108) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000108) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000108) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000108) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000108) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000108) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000108) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PB_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__PB_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000108) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PB_AFSR1 >> 0) & 0xFFFFFFFF), ((PB_AFSR1 = (PB_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int PB_AFSR2 __AT (0x3000010C);



// -------------------------------  Field Item: PB_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000010C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000010C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000010C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000010C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000010C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000010C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000010C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000010C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PB_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__PB_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000010C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PB_AFSR2 >> 0) & 0xFFFFFFFF), ((PB_AFSR2 = (PB_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int PB_PUPD __AT (0x30000110);



// -------------------------------  Field Item: PB_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__PB_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PB_PUPD >> 0) & 0xFFFFFFFF), ((PB_PUPD = (PB_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_INDR  ---------------------------------
// SVD Line: 7958

unsigned int PB_INDR __AT (0x30000114);



// -------------------------------  Field Item: PB_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__PB_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000114) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__PB_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000114) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__PB_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000114) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__PB_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000114) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__PB_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000114) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__PB_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000114) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__PB_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000114) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__PB_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000114) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__PB_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000114) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__PB_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000114) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__PB_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000114) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__PB_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000114) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__PB_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000114) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__PB_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000114) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__PB_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000114) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__PB_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000114) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PB_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__PB_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000114) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PB_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PB_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int PB_OUTDR __AT (0x30000118);



// ------------------------------  Field Item: PB_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000118) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000118) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000118) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000118) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000118) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000118) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000118) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000118) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000118) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000118) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000118) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000118) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000118) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000118) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000118) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000118) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__PB_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000118) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PB_OUTDR >> 0) & 0xFFFFFFFF), ((PB_OUTDR = (PB_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PB_BSR  ---------------------------------
// SVD Line: 8172

unsigned int PB_BSR __AT (0x3000011C);



// --------------------------------  Field Item: PB_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__PB_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000011C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__PB_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000011C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__PB_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000011C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__PB_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000011C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__PB_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000011C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__PB_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000011C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__PB_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000011C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__PB_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000011C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__PB_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000011C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__PB_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000011C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__PB_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000011C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__PB_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000011C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__PB_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000011C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__PB_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000011C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__PB_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000011C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__PB_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000011C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__PB_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000011C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PB_BSR >> 0) & 0xFFFFFFFF), ((PB_BSR = (PB_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PB_BCR  ---------------------------------
// SVD Line: 8471

unsigned int PB_BCR __AT (0x30000120);



// --------------------------------  Field Item: PB_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__PB_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000120) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__PB_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000120) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__PB_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000120) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__PB_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000120) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__PB_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000120) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__PB_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000120) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__PB_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000120) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__PB_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000120) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__PB_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000120) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__PB_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000120) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__PB_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000120) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__PB_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000120) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__PB_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000120) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__PB_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000120) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__PB_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000120) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__PB_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000120) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__PB_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000120) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PB_BCR >> 0) & 0xFFFFFFFF), ((PB_BCR = (PB_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int PB_OUTDMSK __AT (0x30000124);



// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000124) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000124) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000124) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000124) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000124) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000124) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000124) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000124) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000124) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000124) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000124) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000124) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000124) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000124) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000124) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000124) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PB_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__PB_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000124) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PB_OUTDMSK >> 0) & 0xFFFFFFFF), ((PB_OUTDMSK = (PB_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int PB_DBCR __AT (0x30000128);



// --------------------------------  Field Item: PB_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__PB_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000128) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000128) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000128) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000128) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000128) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000128) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000128) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000128) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000128) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000128) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000128) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000128) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000128) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__PB_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000128) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PB_DBCR >> 0) & 0xFFFFFFFF), ((PB_DBCR = (PB_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_MOD  --------------------------------
// SVD Line: 10134

unsigned int PB_PB_MOD __AT (0x30000100);



// ------------------------------  Field Item: PB_PB_MOD_MODE15  ----------------------------------
// SVD Line: 10144

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000100) Port n Mode Selection 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 30) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE14  ----------------------------------
// SVD Line: 10150

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000100) Port n Mode Selection 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 28) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE13  ----------------------------------
// SVD Line: 10156

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000100) Port n Mode Selection 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 26) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE12  ----------------------------------
// SVD Line: 10162

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000100) Port n Mode Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 24) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE11  ----------------------------------
// SVD Line: 10168

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000100) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 22) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE10  ----------------------------------
// SVD Line: 10174

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000100) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 20) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE9  ----------------------------------
// SVD Line: 10180

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000100) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 18) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE8  ----------------------------------
// SVD Line: 10186

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000100) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 16) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE7  ----------------------------------
// SVD Line: 10192

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000100) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 14) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE6  ----------------------------------
// SVD Line: 10198

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000100) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 12) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE5  ----------------------------------
// SVD Line: 10204

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000100) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 10) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE4  ----------------------------------
// SVD Line: 10210

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000100) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 8) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE3  ----------------------------------
// SVD Line: 10216

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000100) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 6) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE2  ----------------------------------
// SVD Line: 10222

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000100) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 4) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE1  ----------------------------------
// SVD Line: 10228

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000100) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 2) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE0  ----------------------------------
// SVD Line: 10234

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000100) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 0) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_MOD  -----------------------------------
// SVD Line: 10134

//  <rtree> SFDITEM_REG__PB_PB_MOD
//    <name> PB_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000100) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PB_PB_MOD >> 0) & 0xFFFFFFFF), ((PB_PB_MOD = (PB_PB_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_TYP  --------------------------------
// SVD Line: 10242

unsigned int PB_PB_TYP __AT (0x30000104);



// -------------------------------  Field Item: PB_PB_TYP_TYP15  ----------------------------------
// SVD Line: 10252

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000104) Port n Output Type Selection 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.15..15> TYP15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP14  ----------------------------------
// SVD Line: 10258

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000104) Port n Output Type Selection 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.14..14> TYP14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP13  ----------------------------------
// SVD Line: 10264

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000104) Port n Output Type Selection 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.13..13> TYP13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP12  ----------------------------------
// SVD Line: 10270

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000104) Port n Output Type Selection 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.12..12> TYP12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP11  ----------------------------------
// SVD Line: 10276

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000104) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP10  ----------------------------------
// SVD Line: 10282

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000104) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP9  -----------------------------------
// SVD Line: 10288

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000104) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP8  -----------------------------------
// SVD Line: 10294

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000104) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP7  -----------------------------------
// SVD Line: 10300

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000104) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP6  -----------------------------------
// SVD Line: 10306

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000104) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP5  -----------------------------------
// SVD Line: 10312

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000104) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP4  -----------------------------------
// SVD Line: 10318

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000104) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP3  -----------------------------------
// SVD Line: 10324

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000104) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP2  -----------------------------------
// SVD Line: 10330

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000104) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP1  -----------------------------------
// SVD Line: 10336

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000104) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP0  -----------------------------------
// SVD Line: 10342

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000104) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_TYP  -----------------------------------
// SVD Line: 10242

//  <rtree> SFDITEM_REG__PB_PB_TYP
//    <name> PB_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000104) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PB_PB_TYP >> 0) & 0xFFFFFFFF), ((PB_PB_TYP = (PB_PB_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PB_PB_AFSR1  -------------------------------
// SVD Line: 10350

unsigned int PB_PB_AFSR1 __AT (0x30000108);



// ------------------------------  Field Item: PB_PB_AFSR1_AFSR7  ---------------------------------
// SVD Line: 10360

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000108) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 28) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR6  ---------------------------------
// SVD Line: 10366

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000108) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 24) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR5  ---------------------------------
// SVD Line: 10372

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000108) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 20) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR4  ---------------------------------
// SVD Line: 10378

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000108) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 16) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR3  ---------------------------------
// SVD Line: 10384

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000108) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 12) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR2  ---------------------------------
// SVD Line: 10390

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000108) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 8) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR1  ---------------------------------
// SVD Line: 10396

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000108) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 4) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR0  ---------------------------------
// SVD Line: 10402

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000108) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 0) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_AFSR1  ----------------------------------
// SVD Line: 10350

//  <rtree> SFDITEM_REG__PB_PB_AFSR1
//    <name> PB_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000108) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PB_PB_AFSR1 >> 0) & 0xFFFFFFFF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PB_PB_AFSR2  -------------------------------
// SVD Line: 10410

unsigned int PB_PB_AFSR2 __AT (0x3000010C);



// -----------------------------  Field Item: PB_PB_AFSR2_AFSR15  ---------------------------------
// SVD Line: 10420

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000010C) Port n Alternative Function Selection 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 28) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR14  ---------------------------------
// SVD Line: 10426

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000010C) Port n Alternative Function Selection 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 24) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR13  ---------------------------------
// SVD Line: 10432

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000010C) Port n Alternative Function Selection 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 20) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR12  ---------------------------------
// SVD Line: 10438

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000010C) Port n Alternative Function Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 16) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR11  ---------------------------------
// SVD Line: 10444

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000010C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 12) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR10  ---------------------------------
// SVD Line: 10450

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000010C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 8) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR2_AFSR9  ---------------------------------
// SVD Line: 10456

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000010C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 4) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR2_AFSR8  ---------------------------------
// SVD Line: 10462

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000010C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 0) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_AFSR2  ----------------------------------
// SVD Line: 10410

//  <rtree> SFDITEM_REG__PB_PB_AFSR2
//    <name> PB_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000010C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PB_PB_AFSR2 >> 0) & 0xFFFFFFFF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_PUPD  -------------------------------
// SVD Line: 10470

unsigned int PB_PB_PUPD __AT (0x30000110);



// ------------------------------  Field Item: PB_PB_PUPD_PUPD15  ---------------------------------
// SVD Line: 10480

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 30) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD14  ---------------------------------
// SVD Line: 10486

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 28) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD13  ---------------------------------
// SVD Line: 10492

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 26) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD12  ---------------------------------
// SVD Line: 10498

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 24) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD11  ---------------------------------
// SVD Line: 10504

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 22) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD10  ---------------------------------
// SVD Line: 10510

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 20) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD9  ----------------------------------
// SVD Line: 10516

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 18) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD8  ----------------------------------
// SVD Line: 10522

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 16) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD7  ----------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 14) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD6  ----------------------------------
// SVD Line: 10534

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 12) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD5  ----------------------------------
// SVD Line: 10540

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 10) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD4  ----------------------------------
// SVD Line: 10546

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 8) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD3  ----------------------------------
// SVD Line: 10552

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 6) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD2  ----------------------------------
// SVD Line: 10558

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 4) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD1  ----------------------------------
// SVD Line: 10564

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 2) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD0  ----------------------------------
// SVD Line: 10570

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 0) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_PUPD  -----------------------------------
// SVD Line: 10470

//  <rtree> SFDITEM_REG__PB_PB_PUPD
//    <name> PB_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PB_PB_PUPD >> 0) & 0xFFFFFFFF), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_INDR  -------------------------------
// SVD Line: 10578

unsigned int PB_PB_INDR __AT (0x30000114);



// ------------------------------  Field Item: PB_PB_INDR_INDR15  ---------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000114) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR14  ---------------------------------
// SVD Line: 10594

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000114) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR13  ---------------------------------
// SVD Line: 10600

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000114) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR12  ---------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000114) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR11  ---------------------------------
// SVD Line: 10612

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000114) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR10  ---------------------------------
// SVD Line: 10618

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000114) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR9  ----------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000114) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR8  ----------------------------------
// SVD Line: 10630

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000114) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR7  ----------------------------------
// SVD Line: 10636

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000114) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR6  ----------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000114) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR5  ----------------------------------
// SVD Line: 10648

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000114) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR4  ----------------------------------
// SVD Line: 10654

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000114) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR3  ----------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000114) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR2  ----------------------------------
// SVD Line: 10666

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000114) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR1  ----------------------------------
// SVD Line: 10672

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000114) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR0  ----------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000114) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_INDR  -----------------------------------
// SVD Line: 10578

//  <rtree> SFDITEM_REG__PB_PB_INDR
//    <name> PB_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000114) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PB_PB_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PB_PB_OUTDR  -------------------------------
// SVD Line: 10686

unsigned int PB_PB_OUTDR __AT (0x30000118);



// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR15  --------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000118) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR14  --------------------------------
// SVD Line: 10702

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000118) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR13  --------------------------------
// SVD Line: 10708

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000118) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR12  --------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000118) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR11  --------------------------------
// SVD Line: 10720

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000118) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR10  --------------------------------
// SVD Line: 10726

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000118) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000118) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 10738

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000118) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 10744

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000118) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000118) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 10756

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000118) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 10762

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000118) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000118) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 10774

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000118) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 10780

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000118) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000118) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_OUTDR  ----------------------------------
// SVD Line: 10686

//  <rtree> SFDITEM_REG__PB_PB_OUTDR
//    <name> PB_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000118) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PB_PB_OUTDR >> 0) & 0xFFFFFFFF), ((PB_PB_OUTDR = (PB_PB_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_BSR  --------------------------------
// SVD Line: 10794

unsigned int PB_PB_BSR __AT (0x3000011C);



// -------------------------------  Field Item: PB_PB_BSR_BSR15  ----------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000011C) Port n Output Bit Set 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.15..15> BSR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR14  ----------------------------------
// SVD Line: 10810

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000011C) Port n Output Bit Set 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.14..14> BSR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR13  ----------------------------------
// SVD Line: 10816

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000011C) Port n Output Bit Set 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.13..13> BSR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR12  ----------------------------------
// SVD Line: 10822

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000011C) Port n Output Bit Set 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.12..12> BSR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR11  ----------------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000011C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR10  ----------------------------------
// SVD Line: 10834

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000011C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR9  -----------------------------------
// SVD Line: 10840

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000011C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR8  -----------------------------------
// SVD Line: 10846

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000011C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR7  -----------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000011C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR6  -----------------------------------
// SVD Line: 10858

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000011C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR5  -----------------------------------
// SVD Line: 10864

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000011C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR4  -----------------------------------
// SVD Line: 10870

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000011C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR3  -----------------------------------
// SVD Line: 10876

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000011C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR2  -----------------------------------
// SVD Line: 10882

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000011C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR1  -----------------------------------
// SVD Line: 10888

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000011C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR0  -----------------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000011C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_BSR  -----------------------------------
// SVD Line: 10794

//  <rtree> SFDITEM_REG__PB_PB_BSR
//    <name> PB_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000011C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PB_PB_BSR >> 0) & 0xFFFFFFFF), ((PB_PB_BSR = (PB_PB_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_BCR  --------------------------------
// SVD Line: 10902

unsigned int PB_PB_BCR __AT (0x30000120);



// -------------------------------  Field Item: PB_PB_BCR_BCR15  ----------------------------------
// SVD Line: 10912

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000120) Port n Output Bit Clear 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.15..15> BCR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR14  ----------------------------------
// SVD Line: 10918

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000120) Port n Output Bit Clear 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.14..14> BCR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR13  ----------------------------------
// SVD Line: 10924

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000120) Port n Output Bit Clear 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.13..13> BCR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR12  ----------------------------------
// SVD Line: 10930

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000120) Port n Output Bit Clear 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.12..12> BCR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR11  ----------------------------------
// SVD Line: 10936

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000120) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR10  ----------------------------------
// SVD Line: 10942

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000120) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR9  -----------------------------------
// SVD Line: 10948

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000120) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR8  -----------------------------------
// SVD Line: 10954

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000120) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR7  -----------------------------------
// SVD Line: 10960

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000120) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR6  -----------------------------------
// SVD Line: 10966

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000120) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR5  -----------------------------------
// SVD Line: 10972

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000120) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR4  -----------------------------------
// SVD Line: 10978

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000120) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR3  -----------------------------------
// SVD Line: 10984

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000120) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR2  -----------------------------------
// SVD Line: 10990

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000120) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR1  -----------------------------------
// SVD Line: 10996

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000120) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR0  -----------------------------------
// SVD Line: 11002

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000120) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_BCR  -----------------------------------
// SVD Line: 10902

//  <rtree> SFDITEM_REG__PB_PB_BCR
//    <name> PB_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000120) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PB_PB_BCR >> 0) & 0xFFFFFFFF), ((PB_PB_BCR = (PB_PB_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PB_PB_OUTDMSK  ------------------------------
// SVD Line: 11010

unsigned int PB_PB_OUTDMSK __AT (0x30000124);



// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK15  ------------------------------
// SVD Line: 11020

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000124) Port n Output Data Mask 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK14  ------------------------------
// SVD Line: 11026

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000124) Port n Output Data Mask 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK13  ------------------------------
// SVD Line: 11032

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000124) Port n Output Data Mask 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK12  ------------------------------
// SVD Line: 11038

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000124) Port n Output Data Mask 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 11044

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000124) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 11050

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000124) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 11056

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000124) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 11062

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000124) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 11068

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000124) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 11074

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000124) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 11080

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000124) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 11086

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000124) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 11092

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000124) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 11098

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000124) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000124) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 11110

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000124) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PB_PB_OUTDMSK  ---------------------------------
// SVD Line: 11010

//  <rtree> SFDITEM_REG__PB_PB_OUTDMSK
//    <name> PB_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000124) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PB_PB_OUTDMSK >> 0) & 0xFFFFFFFF), ((PB_PB_OUTDMSK = (PB_PB_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_DBCR  -------------------------------
// SVD Line: 11118

unsigned int PB_PB_DBCR __AT (0x30000128);



// ------------------------------  Field Item: PB_PB_DBCR_DBCLK  ----------------------------------
// SVD Line: 11128

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000128) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_DBCR >> 16) & 0x7), ((PB_PB_DBCR = (PB_PB_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN11  ---------------------------------
// SVD Line: 11134

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000128) Port n Debounce Enable 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.11..11> DBEN11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN10  ---------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000128) Port n Debounce Enable 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.10..10> DBEN10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN9  ----------------------------------
// SVD Line: 11146

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000128) Port n Debounce Enable 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.9..9> DBEN9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN8  ----------------------------------
// SVD Line: 11152

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000128) Port n Debounce Enable 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.8..8> DBEN8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN7  ----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000128) Port n Debounce Enable 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.7..7> DBEN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN6  ----------------------------------
// SVD Line: 11164

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000128) Port n Debounce Enable 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.6..6> DBEN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN5  ----------------------------------
// SVD Line: 11170

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000128) Port n Debounce Enable 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.5..5> DBEN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN4  ----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000128) Port n Debounce Enable 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.4..4> DBEN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN3  ----------------------------------
// SVD Line: 11182

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000128) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN2  ----------------------------------
// SVD Line: 11188

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000128) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN1  ----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000128) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN0  ----------------------------------
// SVD Line: 11200

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000128) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_DBCR  -----------------------------------
// SVD Line: 11118

//  <rtree> SFDITEM_REG__PB_PB_DBCR
//    <name> PB_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000128) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PB_PB_DBCR >> 0) & 0xFFFFFFFF), ((PB_PB_DBCR = (PB_PB_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PB  --------------------------------------
// SVD Line: 10120

//  <view> PB
//    <name> PB </name>
//    <item> SFDITEM_REG__PB_MOD </item>
//    <item> SFDITEM_REG__PB_TYP </item>
//    <item> SFDITEM_REG__PB_AFSR1 </item>
//    <item> SFDITEM_REG__PB_AFSR2 </item>
//    <item> SFDITEM_REG__PB_PUPD </item>
//    <item> SFDITEM_REG__PB_INDR </item>
//    <item> SFDITEM_REG__PB_OUTDR </item>
//    <item> SFDITEM_REG__PB_BSR </item>
//    <item> SFDITEM_REG__PB_BCR </item>
//    <item> SFDITEM_REG__PB_OUTDMSK </item>
//    <item> SFDITEM_REG__PB_DBCR </item>
//    <item> SFDITEM_REG__PB_PB_MOD </item>
//    <item> SFDITEM_REG__PB_PB_TYP </item>
//    <item> SFDITEM_REG__PB_PB_AFSR1 </item>
//    <item> SFDITEM_REG__PB_PB_AFSR2 </item>
//    <item> SFDITEM_REG__PB_PB_PUPD </item>
//    <item> SFDITEM_REG__PB_PB_INDR </item>
//    <item> SFDITEM_REG__PB_PB_OUTDR </item>
//    <item> SFDITEM_REG__PB_PB_BSR </item>
//    <item> SFDITEM_REG__PB_PB_BCR </item>
//    <item> SFDITEM_REG__PB_PB_OUTDMSK </item>
//    <item> SFDITEM_REG__PB_PB_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PC_MOD  ---------------------------------
// SVD Line: 6351

unsigned int PC_MOD __AT (0x30000200);



// --------------------------------  Field Item: PC_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__PC_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000200) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__PC_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000200) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__PC_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000200) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__PC_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000200) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__PC_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000200) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__PC_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000200) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__PC_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000200) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__PC_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000200) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__PC_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000200) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__PC_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000200) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PC_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000200) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__PC_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000200) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__PC_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000200) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__PC_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000200) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__PC_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000200) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__PC_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000200) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__PC_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000200) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PC_MOD >> 0) & 0xFFFFFFFF), ((PC_MOD = (PC_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PC_TYP  ---------------------------------
// SVD Line: 6730

unsigned int PC_TYP __AT (0x30000204);



// --------------------------------  Field Item: PC_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__PC_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000204) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__PC_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000204) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__PC_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000204) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__PC_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000204) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__PC_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000204) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__PC_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000204) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__PC_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000204) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__PC_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000204) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__PC_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000204) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__PC_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000204) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__PC_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000204) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__PC_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000204) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__PC_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000204) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__PC_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000204) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__PC_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000204) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__PC_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000204) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__PC_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000204) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PC_TYP >> 0) & 0xFFFFFFFF), ((PC_TYP = (PC_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int PC_AFSR1 __AT (0x30000208);



// -------------------------------  Field Item: PC_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000208) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000208) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000208) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000208) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000208) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000208) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000208) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000208) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PC_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__PC_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000208) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PC_AFSR1 >> 0) & 0xFFFFFFFF), ((PC_AFSR1 = (PC_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int PC_AFSR2 __AT (0x3000020C);



// -------------------------------  Field Item: PC_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000020C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000020C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000020C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000020C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000020C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000020C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000020C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000020C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PC_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__PC_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000020C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PC_AFSR2 >> 0) & 0xFFFFFFFF), ((PC_AFSR2 = (PC_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int PC_PUPD __AT (0x30000210);



// -------------------------------  Field Item: PC_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__PC_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PC_PUPD >> 0) & 0xFFFFFFFF), ((PC_PUPD = (PC_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_INDR  ---------------------------------
// SVD Line: 7958

unsigned int PC_INDR __AT (0x30000214);



// -------------------------------  Field Item: PC_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__PC_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000214) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__PC_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000214) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__PC_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000214) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__PC_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000214) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__PC_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000214) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__PC_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000214) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__PC_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000214) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__PC_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000214) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__PC_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000214) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__PC_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000214) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__PC_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000214) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__PC_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000214) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__PC_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000214) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__PC_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000214) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__PC_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000214) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__PC_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000214) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PC_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__PC_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000214) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PC_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PC_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int PC_OUTDR __AT (0x30000218);



// ------------------------------  Field Item: PC_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000218) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000218) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000218) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000218) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000218) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000218) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000218) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000218) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000218) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000218) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000218) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000218) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000218) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000218) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000218) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000218) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__PC_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000218) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PC_OUTDR >> 0) & 0xFFFFFFFF), ((PC_OUTDR = (PC_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PC_BSR  ---------------------------------
// SVD Line: 8172

unsigned int PC_BSR __AT (0x3000021C);



// --------------------------------  Field Item: PC_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__PC_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000021C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__PC_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000021C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__PC_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000021C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__PC_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000021C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__PC_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000021C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__PC_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000021C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__PC_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000021C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__PC_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000021C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__PC_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000021C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__PC_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000021C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__PC_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000021C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__PC_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000021C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__PC_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000021C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__PC_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000021C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__PC_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000021C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__PC_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000021C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__PC_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000021C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PC_BSR >> 0) & 0xFFFFFFFF), ((PC_BSR = (PC_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PC_BCR  ---------------------------------
// SVD Line: 8471

unsigned int PC_BCR __AT (0x30000220);



// --------------------------------  Field Item: PC_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__PC_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000220) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__PC_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000220) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__PC_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000220) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__PC_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000220) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__PC_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000220) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__PC_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000220) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__PC_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000220) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__PC_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000220) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__PC_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000220) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__PC_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000220) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__PC_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000220) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__PC_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000220) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__PC_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000220) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__PC_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000220) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__PC_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000220) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__PC_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000220) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__PC_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000220) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PC_BCR >> 0) & 0xFFFFFFFF), ((PC_BCR = (PC_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int PC_OUTDMSK __AT (0x30000224);



// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000224) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000224) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000224) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000224) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000224) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000224) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000224) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000224) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000224) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000224) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000224) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000224) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000224) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000224) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000224) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000224) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PC_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__PC_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000224) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PC_OUTDMSK >> 0) & 0xFFFFFFFF), ((PC_OUTDMSK = (PC_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int PC_DBCR __AT (0x30000228);



// --------------------------------  Field Item: PC_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__PC_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000228) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000228) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000228) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000228) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000228) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000228) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000228) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000228) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000228) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000228) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000228) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000228) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000228) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__PC_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000228) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PC_DBCR >> 0) & 0xFFFFFFFF), ((PC_DBCR = (PC_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_MOD  --------------------------------
// SVD Line: 11224

unsigned int PC_PC_MOD __AT (0x30000200);



// ------------------------------  Field Item: PC_PC_MOD_MODE12  ----------------------------------
// SVD Line: 11234

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000200) Port n Mode Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 24) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_MOD_MODE11  ----------------------------------
// SVD Line: 11240

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000200) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 22) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_MOD_MODE10  ----------------------------------
// SVD Line: 11246

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000200) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 20) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE9  ----------------------------------
// SVD Line: 11252

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000200) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 18) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE8  ----------------------------------
// SVD Line: 11258

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000200) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 16) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE7  ----------------------------------
// SVD Line: 11264

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000200) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 14) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE6  ----------------------------------
// SVD Line: 11270

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000200) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 12) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE5  ----------------------------------
// SVD Line: 11276

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000200) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 10) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE4  ----------------------------------
// SVD Line: 11282

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000200) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 8) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE3  ----------------------------------
// SVD Line: 11288

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000200) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 6) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE2  ----------------------------------
// SVD Line: 11294

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000200) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 4) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE1  ----------------------------------
// SVD Line: 11300

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000200) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 2) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE0  ----------------------------------
// SVD Line: 11306

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000200) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 0) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_MOD  -----------------------------------
// SVD Line: 11224

//  <rtree> SFDITEM_REG__PC_PC_MOD
//    <name> PC_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000200) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PC_PC_MOD >> 0) & 0xFFFFFFFF), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_TYP  --------------------------------
// SVD Line: 11314

unsigned int PC_PC_TYP __AT (0x30000204);



// -------------------------------  Field Item: PC_PC_TYP_TYP12  ----------------------------------
// SVD Line: 11324

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000204) Port n Output Type Selection 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.12..12> TYP12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP11  ----------------------------------
// SVD Line: 11330

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000204) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP10  ----------------------------------
// SVD Line: 11336

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000204) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP9  -----------------------------------
// SVD Line: 11342

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000204) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP8  -----------------------------------
// SVD Line: 11348

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000204) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP7  -----------------------------------
// SVD Line: 11354

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000204) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP6  -----------------------------------
// SVD Line: 11360

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000204) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP5  -----------------------------------
// SVD Line: 11366

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000204) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP4  -----------------------------------
// SVD Line: 11372

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000204) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP3  -----------------------------------
// SVD Line: 11378

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000204) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP2  -----------------------------------
// SVD Line: 11384

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000204) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP1  -----------------------------------
// SVD Line: 11390

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000204) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP0  -----------------------------------
// SVD Line: 11396

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000204) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_TYP  -----------------------------------
// SVD Line: 11314

//  <rtree> SFDITEM_REG__PC_PC_TYP
//    <name> PC_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000204) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PC_PC_TYP >> 0) & 0xFFFFFFFF), ((PC_PC_TYP = (PC_PC_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PC_PC_AFSR1  -------------------------------
// SVD Line: 11404

unsigned int PC_PC_AFSR1 __AT (0x30000208);



// ------------------------------  Field Item: PC_PC_AFSR1_AFSR7  ---------------------------------
// SVD Line: 11414

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000208) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 28) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR6  ---------------------------------
// SVD Line: 11420

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000208) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 24) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR5  ---------------------------------
// SVD Line: 11426

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000208) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 20) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR4  ---------------------------------
// SVD Line: 11432

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000208) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 16) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR3  ---------------------------------
// SVD Line: 11438

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000208) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 12) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR2  ---------------------------------
// SVD Line: 11444

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000208) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 8) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR1  ---------------------------------
// SVD Line: 11450

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000208) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 4) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR0  ---------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000208) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 0) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_AFSR1  ----------------------------------
// SVD Line: 11404

//  <rtree> SFDITEM_REG__PC_PC_AFSR1
//    <name> PC_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000208) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PC_PC_AFSR1 >> 0) & 0xFFFFFFFF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PC_PC_AFSR2  -------------------------------
// SVD Line: 11464

unsigned int PC_PC_AFSR2 __AT (0x3000020C);



// -----------------------------  Field Item: PC_PC_AFSR2_AFSR12  ---------------------------------
// SVD Line: 11474

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000020C) Port n Alternative Function Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 16) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_AFSR2_AFSR11  ---------------------------------
// SVD Line: 11480

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000020C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 12) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_AFSR2_AFSR10  ---------------------------------
// SVD Line: 11486

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000020C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 8) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR2_AFSR9  ---------------------------------
// SVD Line: 11492

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000020C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 4) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR2_AFSR8  ---------------------------------
// SVD Line: 11498

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000020C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 0) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_AFSR2  ----------------------------------
// SVD Line: 11464

//  <rtree> SFDITEM_REG__PC_PC_AFSR2
//    <name> PC_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000020C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PC_PC_AFSR2 >> 0) & 0xFFFFFFFF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_PUPD  -------------------------------
// SVD Line: 11506

unsigned int PC_PC_PUPD __AT (0x30000210);



// ------------------------------  Field Item: PC_PC_PUPD_PUPD12  ---------------------------------
// SVD Line: 11516

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 24) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD11  ---------------------------------
// SVD Line: 11522

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 22) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD10  ---------------------------------
// SVD Line: 11528

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 20) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD9  ----------------------------------
// SVD Line: 11534

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 18) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD8  ----------------------------------
// SVD Line: 11540

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 16) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD7  ----------------------------------
// SVD Line: 11546

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 14) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD6  ----------------------------------
// SVD Line: 11552

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 12) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD5  ----------------------------------
// SVD Line: 11558

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 10) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD4  ----------------------------------
// SVD Line: 11564

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 8) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD3  ----------------------------------
// SVD Line: 11570

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 6) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD2  ----------------------------------
// SVD Line: 11576

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 4) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD1  ----------------------------------
// SVD Line: 11582

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 2) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD0  ----------------------------------
// SVD Line: 11588

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 0) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_PUPD  -----------------------------------
// SVD Line: 11506

//  <rtree> SFDITEM_REG__PC_PC_PUPD
//    <name> PC_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PC_PC_PUPD >> 0) & 0xFFFFFFFF), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_INDR  -------------------------------
// SVD Line: 11596

unsigned int PC_PC_INDR __AT (0x30000214);



// ------------------------------  Field Item: PC_PC_INDR_INDR12  ---------------------------------
// SVD Line: 11606

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000214) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR11  ---------------------------------
// SVD Line: 11612

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000214) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR10  ---------------------------------
// SVD Line: 11618

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000214) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR9  ----------------------------------
// SVD Line: 11624

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000214) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR8  ----------------------------------
// SVD Line: 11630

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000214) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR7  ----------------------------------
// SVD Line: 11636

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000214) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR6  ----------------------------------
// SVD Line: 11642

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000214) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR5  ----------------------------------
// SVD Line: 11648

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000214) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR4  ----------------------------------
// SVD Line: 11654

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000214) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR3  ----------------------------------
// SVD Line: 11660

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000214) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR2  ----------------------------------
// SVD Line: 11666

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000214) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR1  ----------------------------------
// SVD Line: 11672

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000214) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR0  ----------------------------------
// SVD Line: 11678

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000214) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_INDR  -----------------------------------
// SVD Line: 11596

//  <rtree> SFDITEM_REG__PC_PC_INDR
//    <name> PC_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000214) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PC_PC_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PC_PC_OUTDR  -------------------------------
// SVD Line: 11686

unsigned int PC_PC_OUTDR __AT (0x30000218);



// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR12  --------------------------------
// SVD Line: 11696

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000218) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR11  --------------------------------
// SVD Line: 11702

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000218) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR10  --------------------------------
// SVD Line: 11708

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000218) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 11714

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000218) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 11720

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000218) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 11726

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000218) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 11732

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000218) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 11738

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000218) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 11744

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000218) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 11750

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000218) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 11756

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000218) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 11762

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000218) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 11768

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000218) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_OUTDR  ----------------------------------
// SVD Line: 11686

//  <rtree> SFDITEM_REG__PC_PC_OUTDR
//    <name> PC_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000218) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PC_PC_OUTDR >> 0) & 0xFFFFFFFF), ((PC_PC_OUTDR = (PC_PC_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_BSR  --------------------------------
// SVD Line: 11776

unsigned int PC_PC_BSR __AT (0x3000021C);



// -------------------------------  Field Item: PC_PC_BSR_BSR12  ----------------------------------
// SVD Line: 11786

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000021C) Port n Output Bit Set 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.12..12> BSR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR11  ----------------------------------
// SVD Line: 11792

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000021C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR10  ----------------------------------
// SVD Line: 11798

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000021C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR9  -----------------------------------
// SVD Line: 11804

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000021C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR8  -----------------------------------
// SVD Line: 11810

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000021C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR7  -----------------------------------
// SVD Line: 11816

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000021C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR6  -----------------------------------
// SVD Line: 11822

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000021C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR5  -----------------------------------
// SVD Line: 11828

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000021C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR4  -----------------------------------
// SVD Line: 11834

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000021C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR3  -----------------------------------
// SVD Line: 11840

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000021C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR2  -----------------------------------
// SVD Line: 11846

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000021C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR1  -----------------------------------
// SVD Line: 11852

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000021C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR0  -----------------------------------
// SVD Line: 11858

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000021C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_BSR  -----------------------------------
// SVD Line: 11776

//  <rtree> SFDITEM_REG__PC_PC_BSR
//    <name> PC_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000021C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PC_PC_BSR >> 0) & 0xFFFFFFFF), ((PC_PC_BSR = (PC_PC_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_BCR  --------------------------------
// SVD Line: 11866

unsigned int PC_PC_BCR __AT (0x30000220);



// -------------------------------  Field Item: PC_PC_BCR_BCR12  ----------------------------------
// SVD Line: 11876

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000220) Port n Output Bit Clear 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.12..12> BCR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR11  ----------------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000220) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR10  ----------------------------------
// SVD Line: 11888

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000220) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR9  -----------------------------------
// SVD Line: 11894

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000220) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR8  -----------------------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000220) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR7  -----------------------------------
// SVD Line: 11906

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000220) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR6  -----------------------------------
// SVD Line: 11912

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000220) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR5  -----------------------------------
// SVD Line: 11918

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000220) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR4  -----------------------------------
// SVD Line: 11924

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000220) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR3  -----------------------------------
// SVD Line: 11930

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000220) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR2  -----------------------------------
// SVD Line: 11936

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000220) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR1  -----------------------------------
// SVD Line: 11942

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000220) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR0  -----------------------------------
// SVD Line: 11948

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000220) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_BCR  -----------------------------------
// SVD Line: 11866

//  <rtree> SFDITEM_REG__PC_PC_BCR
//    <name> PC_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000220) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PC_PC_BCR >> 0) & 0xFFFFFFFF), ((PC_PC_BCR = (PC_PC_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PC_PC_OUTDMSK  ------------------------------
// SVD Line: 11956

unsigned int PC_PC_OUTDMSK __AT (0x30000224);



// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK12  ------------------------------
// SVD Line: 11966

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000224) Port n Output Data Mask 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 11972

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000224) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 11978

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000224) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 11984

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000224) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 11990

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000224) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 11996

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000224) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 12002

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000224) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 12008

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000224) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 12014

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000224) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 12020

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000224) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 12026

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000224) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 12032

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000224) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 12038

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000224) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PC_PC_OUTDMSK  ---------------------------------
// SVD Line: 11956

//  <rtree> SFDITEM_REG__PC_PC_OUTDMSK
//    <name> PC_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000224) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PC_PC_OUTDMSK >> 0) & 0xFFFFFFFF), ((PC_PC_OUTDMSK = (PC_PC_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_DBCR  -------------------------------
// SVD Line: 12046

unsigned int PC_PC_DBCR __AT (0x30000228);



// ------------------------------  Field Item: PC_PC_DBCR_DBCLK  ----------------------------------
// SVD Line: 12056

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000228) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_DBCR >> 16) & 0x7), ((PC_PC_DBCR = (PC_PC_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN3  ----------------------------------
// SVD Line: 12062

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000228) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN2  ----------------------------------
// SVD Line: 12068

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000228) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN1  ----------------------------------
// SVD Line: 12074

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000228) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN0  ----------------------------------
// SVD Line: 12080

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000228) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_DBCR  -----------------------------------
// SVD Line: 12046

//  <rtree> SFDITEM_REG__PC_PC_DBCR
//    <name> PC_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000228) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PC_PC_DBCR >> 0) & 0xFFFFFFFF), ((PC_PC_DBCR = (PC_PC_DBCR & ~(0x7000FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7000F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PC  --------------------------------------
// SVD Line: 11210

//  <view> PC
//    <name> PC </name>
//    <item> SFDITEM_REG__PC_MOD </item>
//    <item> SFDITEM_REG__PC_TYP </item>
//    <item> SFDITEM_REG__PC_AFSR1 </item>
//    <item> SFDITEM_REG__PC_AFSR2 </item>
//    <item> SFDITEM_REG__PC_PUPD </item>
//    <item> SFDITEM_REG__PC_INDR </item>
//    <item> SFDITEM_REG__PC_OUTDR </item>
//    <item> SFDITEM_REG__PC_BSR </item>
//    <item> SFDITEM_REG__PC_BCR </item>
//    <item> SFDITEM_REG__PC_OUTDMSK </item>
//    <item> SFDITEM_REG__PC_DBCR </item>
//    <item> SFDITEM_REG__PC_PC_MOD </item>
//    <item> SFDITEM_REG__PC_PC_TYP </item>
//    <item> SFDITEM_REG__PC_PC_AFSR1 </item>
//    <item> SFDITEM_REG__PC_PC_AFSR2 </item>
//    <item> SFDITEM_REG__PC_PC_PUPD </item>
//    <item> SFDITEM_REG__PC_PC_INDR </item>
//    <item> SFDITEM_REG__PC_PC_OUTDR </item>
//    <item> SFDITEM_REG__PC_PC_BSR </item>
//    <item> SFDITEM_REG__PC_PC_BCR </item>
//    <item> SFDITEM_REG__PC_PC_OUTDMSK </item>
//    <item> SFDITEM_REG__PC_PC_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PD_MOD  ---------------------------------
// SVD Line: 6351

unsigned int PD_MOD __AT (0x30000300);



// --------------------------------  Field Item: PD_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__PD_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000300) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__PD_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000300) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__PD_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000300) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__PD_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000300) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__PD_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000300) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__PD_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000300) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__PD_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000300) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__PD_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000300) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__PD_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000300) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__PD_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000300) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PD_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000300) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__PD_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000300) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__PD_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000300) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__PD_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000300) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__PD_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000300) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__PD_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000300) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__PD_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000300) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PD_MOD >> 0) & 0xFFFFFFFF), ((PD_MOD = (PD_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PD_TYP  ---------------------------------
// SVD Line: 6730

unsigned int PD_TYP __AT (0x30000304);



// --------------------------------  Field Item: PD_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__PD_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000304) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__PD_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000304) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__PD_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000304) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__PD_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000304) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__PD_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000304) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__PD_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000304) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__PD_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000304) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__PD_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000304) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__PD_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000304) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__PD_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000304) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__PD_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000304) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__PD_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000304) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__PD_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000304) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__PD_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000304) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__PD_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000304) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__PD_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000304) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__PD_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000304) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PD_TYP >> 0) & 0xFFFFFFFF), ((PD_TYP = (PD_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int PD_AFSR1 __AT (0x30000308);



// -------------------------------  Field Item: PD_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000308) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000308) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000308) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000308) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000308) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000308) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000308) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000308) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PD_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__PD_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000308) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PD_AFSR1 >> 0) & 0xFFFFFFFF), ((PD_AFSR1 = (PD_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int PD_AFSR2 __AT (0x3000030C);



// -------------------------------  Field Item: PD_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000030C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000030C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000030C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000030C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000030C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000030C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000030C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000030C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PD_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__PD_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000030C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PD_AFSR2 >> 0) & 0xFFFFFFFF), ((PD_AFSR2 = (PD_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int PD_PUPD __AT (0x30000310);



// -------------------------------  Field Item: PD_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__PD_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PD_PUPD >> 0) & 0xFFFFFFFF), ((PD_PUPD = (PD_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_INDR  ---------------------------------
// SVD Line: 7958

unsigned int PD_INDR __AT (0x30000314);



// -------------------------------  Field Item: PD_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__PD_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000314) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__PD_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000314) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__PD_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000314) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__PD_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000314) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__PD_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000314) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__PD_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000314) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__PD_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000314) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__PD_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000314) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__PD_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000314) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__PD_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000314) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__PD_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000314) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__PD_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000314) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__PD_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000314) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__PD_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000314) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__PD_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000314) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__PD_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000314) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PD_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__PD_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000314) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PD_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PD_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int PD_OUTDR __AT (0x30000318);



// ------------------------------  Field Item: PD_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000318) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000318) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000318) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000318) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000318) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000318) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000318) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000318) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000318) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000318) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000318) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000318) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000318) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000318) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000318) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000318) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__PD_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000318) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PD_OUTDR >> 0) & 0xFFFFFFFF), ((PD_OUTDR = (PD_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PD_BSR  ---------------------------------
// SVD Line: 8172

unsigned int PD_BSR __AT (0x3000031C);



// --------------------------------  Field Item: PD_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__PD_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000031C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__PD_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000031C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__PD_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000031C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__PD_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000031C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__PD_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000031C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__PD_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000031C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__PD_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000031C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__PD_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000031C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__PD_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000031C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__PD_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000031C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__PD_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000031C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__PD_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000031C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__PD_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000031C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__PD_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000031C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__PD_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000031C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__PD_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000031C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__PD_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000031C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PD_BSR >> 0) & 0xFFFFFFFF), ((PD_BSR = (PD_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PD_BCR  ---------------------------------
// SVD Line: 8471

unsigned int PD_BCR __AT (0x30000320);



// --------------------------------  Field Item: PD_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__PD_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000320) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__PD_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000320) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__PD_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000320) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__PD_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000320) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__PD_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000320) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__PD_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000320) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__PD_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000320) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__PD_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000320) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__PD_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000320) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__PD_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000320) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__PD_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000320) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__PD_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000320) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__PD_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000320) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__PD_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000320) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__PD_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000320) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__PD_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000320) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__PD_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000320) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PD_BCR >> 0) & 0xFFFFFFFF), ((PD_BCR = (PD_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int PD_OUTDMSK __AT (0x30000324);



// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000324) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000324) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000324) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000324) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000324) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000324) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000324) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000324) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000324) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000324) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000324) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000324) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000324) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000324) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000324) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000324) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PD_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__PD_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000324) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PD_OUTDMSK >> 0) & 0xFFFFFFFF), ((PD_OUTDMSK = (PD_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int PD_DBCR __AT (0x30000328);



// --------------------------------  Field Item: PD_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__PD_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000328) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000328) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000328) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000328) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000328) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000328) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000328) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000328) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000328) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000328) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000328) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000328) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000328) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__PD_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000328) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PD_DBCR >> 0) & 0xFFFFFFFF), ((PD_DBCR = (PD_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_MOD  --------------------------------
// SVD Line: 12104

unsigned int PD_PD_MOD __AT (0x30000300);



// -------------------------------  Field Item: PD_PD_MOD_MODE7  ----------------------------------
// SVD Line: 12114

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000300) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 14) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE6  ----------------------------------
// SVD Line: 12120

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000300) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 12) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE5  ----------------------------------
// SVD Line: 12126

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000300) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 10) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE4  ----------------------------------
// SVD Line: 12132

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000300) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 8) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE3  ----------------------------------
// SVD Line: 12138

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000300) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 6) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE2  ----------------------------------
// SVD Line: 12144

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000300) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 4) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE1  ----------------------------------
// SVD Line: 12150

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000300) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 2) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE0  ----------------------------------
// SVD Line: 12156

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000300) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 0) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_MOD  -----------------------------------
// SVD Line: 12104

//  <rtree> SFDITEM_REG__PD_PD_MOD
//    <name> PD_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000300) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PD_PD_MOD >> 0) & 0xFFFFFFFF), ((PD_PD_MOD = (PD_PD_MOD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_TYP  --------------------------------
// SVD Line: 12164

unsigned int PD_PD_TYP __AT (0x30000304);



// -------------------------------  Field Item: PD_PD_TYP_TYP7  -----------------------------------
// SVD Line: 12174

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000304) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP6  -----------------------------------
// SVD Line: 12180

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000304) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP5  -----------------------------------
// SVD Line: 12186

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000304) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP4  -----------------------------------
// SVD Line: 12192

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000304) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP3  -----------------------------------
// SVD Line: 12198

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000304) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP2  -----------------------------------
// SVD Line: 12204

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000304) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP1  -----------------------------------
// SVD Line: 12210

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000304) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP0  -----------------------------------
// SVD Line: 12216

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000304) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_TYP  -----------------------------------
// SVD Line: 12164

//  <rtree> SFDITEM_REG__PD_PD_TYP
//    <name> PD_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000304) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PD_PD_TYP >> 0) & 0xFFFFFFFF), ((PD_PD_TYP = (PD_PD_TYP & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PD_PD_AFSR1  -------------------------------
// SVD Line: 12224

unsigned int PD_PD_AFSR1 __AT (0x30000308);



// ------------------------------  Field Item: PD_PD_AFSR1_AFSR7  ---------------------------------
// SVD Line: 12234

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000308) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 28) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR6  ---------------------------------
// SVD Line: 12240

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000308) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 24) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR5  ---------------------------------
// SVD Line: 12246

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000308) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 20) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR4  ---------------------------------
// SVD Line: 12252

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000308) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 16) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR3  ---------------------------------
// SVD Line: 12258

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000308) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 12) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR2  ---------------------------------
// SVD Line: 12264

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000308) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 8) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR1  ---------------------------------
// SVD Line: 12270

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000308) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 4) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR0  ---------------------------------
// SVD Line: 12276

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000308) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 0) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_AFSR1  ----------------------------------
// SVD Line: 12224

//  <rtree> SFDITEM_REG__PD_PD_AFSR1
//    <name> PD_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000308) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PD_PD_AFSR1 >> 0) & 0xFFFFFFFF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PD_PD_AFSR2  -------------------------------
// SVD Line: 12284

unsigned int PD_PD_AFSR2 __AT (0x3000030C);



// -------------------------------  Register Item: PD_PD_AFSR2  -----------------------------------
// SVD Line: 12284

//  <item> SFDITEM_REG__PD_PD_AFSR2
//    <name> PD_AFSR2 </name>
//    <i> [Bits 31..0] RW (@ 0x3000030C) Port n Alternative Function Selection Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((PD_PD_AFSR2 >> 0) & 0xFFFFFFFF), ((PD_PD_AFSR2 = (PD_PD_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: PD_PD_PUPD  -------------------------------
// SVD Line: 12294

unsigned int PD_PD_PUPD __AT (0x30000310);



// ------------------------------  Field Item: PD_PD_PUPD_PUPD7  ----------------------------------
// SVD Line: 12304

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 14) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD6  ----------------------------------
// SVD Line: 12310

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 12) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD5  ----------------------------------
// SVD Line: 12316

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 10) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD4  ----------------------------------
// SVD Line: 12322

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 8) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD3  ----------------------------------
// SVD Line: 12328

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 6) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD2  ----------------------------------
// SVD Line: 12334

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 4) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD1  ----------------------------------
// SVD Line: 12340

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 2) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD0  ----------------------------------
// SVD Line: 12346

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 0) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_PUPD  -----------------------------------
// SVD Line: 12294

//  <rtree> SFDITEM_REG__PD_PD_PUPD
//    <name> PD_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PD_PD_PUPD >> 0) & 0xFFFFFFFF), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_INDR  -------------------------------
// SVD Line: 12354

unsigned int PD_PD_INDR __AT (0x30000314);



// ------------------------------  Field Item: PD_PD_INDR_INDR7  ----------------------------------
// SVD Line: 12364

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000314) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR6  ----------------------------------
// SVD Line: 12370

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000314) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR5  ----------------------------------
// SVD Line: 12376

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000314) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR4  ----------------------------------
// SVD Line: 12382

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000314) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR3  ----------------------------------
// SVD Line: 12388

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000314) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR2  ----------------------------------
// SVD Line: 12394

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000314) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR1  ----------------------------------
// SVD Line: 12400

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000314) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR0  ----------------------------------
// SVD Line: 12406

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000314) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_INDR  -----------------------------------
// SVD Line: 12354

//  <rtree> SFDITEM_REG__PD_PD_INDR
//    <name> PD_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000314) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PD_PD_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PD_PD_OUTDR  -------------------------------
// SVD Line: 12414

unsigned int PD_PD_OUTDR __AT (0x30000318);



// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 12424

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000318) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 12430

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000318) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 12436

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000318) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 12442

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000318) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 12448

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000318) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 12454

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000318) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 12460

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000318) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 12466

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000318) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_OUTDR  ----------------------------------
// SVD Line: 12414

//  <rtree> SFDITEM_REG__PD_PD_OUTDR
//    <name> PD_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000318) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PD_PD_OUTDR >> 0) & 0xFFFFFFFF), ((PD_PD_OUTDR = (PD_PD_OUTDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_BSR  --------------------------------
// SVD Line: 12474

unsigned int PD_PD_BSR __AT (0x3000031C);



// -------------------------------  Field Item: PD_PD_BSR_BSR7  -----------------------------------
// SVD Line: 12484

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000031C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR6  -----------------------------------
// SVD Line: 12490

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000031C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR5  -----------------------------------
// SVD Line: 12496

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000031C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR4  -----------------------------------
// SVD Line: 12502

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000031C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR3  -----------------------------------
// SVD Line: 12508

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000031C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR2  -----------------------------------
// SVD Line: 12514

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000031C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR1  -----------------------------------
// SVD Line: 12520

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000031C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR0  -----------------------------------
// SVD Line: 12526

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000031C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_BSR  -----------------------------------
// SVD Line: 12474

//  <rtree> SFDITEM_REG__PD_PD_BSR
//    <name> PD_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000031C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PD_PD_BSR >> 0) & 0xFFFFFFFF), ((PD_PD_BSR = (PD_PD_BSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_BCR  --------------------------------
// SVD Line: 12534

unsigned int PD_PD_BCR __AT (0x30000320);



// -------------------------------  Field Item: PD_PD_BCR_BCR7  -----------------------------------
// SVD Line: 12544

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000320) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR6  -----------------------------------
// SVD Line: 12550

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000320) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR5  -----------------------------------
// SVD Line: 12556

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000320) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR4  -----------------------------------
// SVD Line: 12562

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000320) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR3  -----------------------------------
// SVD Line: 12568

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000320) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR2  -----------------------------------
// SVD Line: 12574

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000320) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR1  -----------------------------------
// SVD Line: 12580

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000320) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR0  -----------------------------------
// SVD Line: 12586

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000320) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_BCR  -----------------------------------
// SVD Line: 12534

//  <rtree> SFDITEM_REG__PD_PD_BCR
//    <name> PD_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000320) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PD_PD_BCR >> 0) & 0xFFFFFFFF), ((PD_PD_BCR = (PD_PD_BCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PD_PD_OUTDMSK  ------------------------------
// SVD Line: 12594

unsigned int PD_PD_OUTDMSK __AT (0x30000324);



// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 12604

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000324) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 12610

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000324) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 12616

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000324) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 12622

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000324) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 12628

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000324) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 12634

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000324) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 12640

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000324) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 12646

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000324) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PD_PD_OUTDMSK  ---------------------------------
// SVD Line: 12594

//  <rtree> SFDITEM_REG__PD_PD_OUTDMSK
//    <name> PD_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000324) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PD_PD_OUTDMSK >> 0) & 0xFFFFFFFF), ((PD_PD_OUTDMSK = (PD_PD_OUTDMSK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PD  --------------------------------------
// SVD Line: 12090

//  <view> PD
//    <name> PD </name>
//    <item> SFDITEM_REG__PD_MOD </item>
//    <item> SFDITEM_REG__PD_TYP </item>
//    <item> SFDITEM_REG__PD_AFSR1 </item>
//    <item> SFDITEM_REG__PD_AFSR2 </item>
//    <item> SFDITEM_REG__PD_PUPD </item>
//    <item> SFDITEM_REG__PD_INDR </item>
//    <item> SFDITEM_REG__PD_OUTDR </item>
//    <item> SFDITEM_REG__PD_BSR </item>
//    <item> SFDITEM_REG__PD_BCR </item>
//    <item> SFDITEM_REG__PD_OUTDMSK </item>
//    <item> SFDITEM_REG__PD_DBCR </item>
//    <item> SFDITEM_REG__PD_PD_MOD </item>
//    <item> SFDITEM_REG__PD_PD_TYP </item>
//    <item> SFDITEM_REG__PD_PD_AFSR1 </item>
//    <item> SFDITEM_REG__PD_PD_AFSR2 </item>
//    <item> SFDITEM_REG__PD_PD_PUPD </item>
//    <item> SFDITEM_REG__PD_PD_INDR </item>
//    <item> SFDITEM_REG__PD_PD_OUTDR </item>
//    <item> SFDITEM_REG__PD_PD_BSR </item>
//    <item> SFDITEM_REG__PD_PD_BCR </item>
//    <item> SFDITEM_REG__PD_PD_OUTDMSK </item>
//  </view>
//  


// ------------------------------  Register Item Address: PE_MOD  ---------------------------------
// SVD Line: 6351

unsigned int PE_MOD __AT (0x30000400);



// --------------------------------  Field Item: PE_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__PE_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000400) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__PE_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000400) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__PE_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000400) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__PE_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000400) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__PE_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000400) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__PE_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000400) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__PE_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000400) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__PE_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000400) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__PE_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000400) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__PE_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000400) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PE_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000400) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__PE_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000400) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__PE_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000400) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__PE_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000400) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__PE_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000400) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__PE_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000400) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__PE_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000400) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PE_MOD >> 0) & 0xFFFFFFFF), ((PE_MOD = (PE_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PE_TYP  ---------------------------------
// SVD Line: 6730

unsigned int PE_TYP __AT (0x30000404);



// --------------------------------  Field Item: PE_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__PE_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000404) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__PE_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000404) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__PE_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000404) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__PE_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000404) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__PE_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000404) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__PE_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000404) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__PE_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000404) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__PE_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000404) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__PE_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000404) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__PE_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000404) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__PE_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000404) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__PE_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000404) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__PE_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000404) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__PE_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000404) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__PE_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000404) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__PE_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000404) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__PE_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000404) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PE_TYP >> 0) & 0xFFFFFFFF), ((PE_TYP = (PE_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int PE_AFSR1 __AT (0x30000408);



// -------------------------------  Field Item: PE_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000408) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000408) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000408) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000408) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000408) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000408) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000408) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000408) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PE_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__PE_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000408) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PE_AFSR1 >> 0) & 0xFFFFFFFF), ((PE_AFSR1 = (PE_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int PE_AFSR2 __AT (0x3000040C);



// -------------------------------  Field Item: PE_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000040C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000040C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000040C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000040C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000040C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000040C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000040C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000040C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PE_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__PE_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000040C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PE_AFSR2 >> 0) & 0xFFFFFFFF), ((PE_AFSR2 = (PE_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int PE_PUPD __AT (0x30000410);



// -------------------------------  Field Item: PE_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__PE_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PE_PUPD >> 0) & 0xFFFFFFFF), ((PE_PUPD = (PE_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_INDR  ---------------------------------
// SVD Line: 7958

unsigned int PE_INDR __AT (0x30000414);



// -------------------------------  Field Item: PE_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__PE_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000414) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__PE_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000414) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__PE_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000414) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__PE_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000414) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__PE_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000414) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__PE_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000414) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__PE_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000414) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__PE_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000414) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__PE_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000414) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__PE_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000414) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__PE_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000414) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__PE_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000414) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__PE_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000414) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__PE_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000414) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__PE_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000414) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__PE_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000414) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PE_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__PE_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000414) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PE_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PE_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int PE_OUTDR __AT (0x30000418);



// ------------------------------  Field Item: PE_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000418) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000418) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000418) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000418) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000418) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000418) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000418) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000418) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000418) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000418) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000418) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000418) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000418) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000418) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000418) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000418) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__PE_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000418) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PE_OUTDR >> 0) & 0xFFFFFFFF), ((PE_OUTDR = (PE_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PE_BSR  ---------------------------------
// SVD Line: 8172

unsigned int PE_BSR __AT (0x3000041C);



// --------------------------------  Field Item: PE_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__PE_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000041C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__PE_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000041C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__PE_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000041C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__PE_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000041C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__PE_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000041C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__PE_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000041C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__PE_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000041C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__PE_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000041C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__PE_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000041C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__PE_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000041C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__PE_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000041C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__PE_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000041C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__PE_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000041C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__PE_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000041C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__PE_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000041C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__PE_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000041C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__PE_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000041C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PE_BSR >> 0) & 0xFFFFFFFF), ((PE_BSR = (PE_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PE_BCR  ---------------------------------
// SVD Line: 8471

unsigned int PE_BCR __AT (0x30000420);



// --------------------------------  Field Item: PE_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__PE_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000420) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__PE_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000420) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__PE_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000420) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__PE_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000420) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__PE_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000420) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__PE_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000420) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__PE_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000420) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__PE_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000420) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__PE_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000420) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__PE_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000420) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__PE_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000420) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__PE_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000420) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__PE_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000420) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__PE_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000420) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__PE_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000420) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__PE_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000420) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__PE_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000420) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PE_BCR >> 0) & 0xFFFFFFFF), ((PE_BCR = (PE_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int PE_OUTDMSK __AT (0x30000424);



// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000424) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000424) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000424) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000424) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000424) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000424) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000424) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000424) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000424) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000424) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000424) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000424) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000424) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000424) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000424) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000424) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PE_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__PE_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000424) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PE_OUTDMSK >> 0) & 0xFFFFFFFF), ((PE_OUTDMSK = (PE_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int PE_DBCR __AT (0x30000428);



// --------------------------------  Field Item: PE_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__PE_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000428) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000428) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000428) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000428) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000428) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000428) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000428) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000428) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000428) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000428) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000428) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000428) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000428) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__PE_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000428) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PE_DBCR >> 0) & 0xFFFFFFFF), ((PE_DBCR = (PE_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_MOD  --------------------------------
// SVD Line: 12670

unsigned int PE_PE_MOD __AT (0x30000400);



// ------------------------------  Field Item: PE_PE_MOD_MODE15  ----------------------------------
// SVD Line: 12680

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000400) Port n Mode Selection 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 30) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_MOD_MODE14  ----------------------------------
// SVD Line: 12686

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000400) Port n Mode Selection 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 28) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_MOD_MODE13  ----------------------------------
// SVD Line: 12692

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000400) Port n Mode Selection 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 26) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_MOD_MODE12  ----------------------------------
// SVD Line: 12698

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000400) Port n Mode Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 24) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_MOD_MODE11  ----------------------------------
// SVD Line: 12704

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000400) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 22) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_MOD_MODE10  ----------------------------------
// SVD Line: 12710

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000400) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 20) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE9  ----------------------------------
// SVD Line: 12716

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000400) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 18) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE8  ----------------------------------
// SVD Line: 12722

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000400) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 16) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE7  ----------------------------------
// SVD Line: 12728

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000400) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 14) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE6  ----------------------------------
// SVD Line: 12734

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000400) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 12) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE5  ----------------------------------
// SVD Line: 12740

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000400) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 10) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE4  ----------------------------------
// SVD Line: 12746

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000400) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 8) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE3  ----------------------------------
// SVD Line: 12752

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000400) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 6) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE2  ----------------------------------
// SVD Line: 12758

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000400) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 4) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE1  ----------------------------------
// SVD Line: 12764

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000400) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 2) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE0  ----------------------------------
// SVD Line: 12770

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000400) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 0) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_MOD  -----------------------------------
// SVD Line: 12670

//  <rtree> SFDITEM_REG__PE_PE_MOD
//    <name> PE_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000400) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PE_PE_MOD >> 0) & 0xFFFFFFFF), ((PE_PE_MOD = (PE_PE_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_TYP  --------------------------------
// SVD Line: 12778

unsigned int PE_PE_TYP __AT (0x30000404);



// -------------------------------  Field Item: PE_PE_TYP_TYP15  ----------------------------------
// SVD Line: 12788

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000404) Port n Output Type Selection 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.15..15> TYP15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP14  ----------------------------------
// SVD Line: 12794

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000404) Port n Output Type Selection 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.14..14> TYP14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP13  ----------------------------------
// SVD Line: 12800

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000404) Port n Output Type Selection 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.13..13> TYP13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP12  ----------------------------------
// SVD Line: 12806

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000404) Port n Output Type Selection 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.12..12> TYP12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP11  ----------------------------------
// SVD Line: 12812

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000404) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP10  ----------------------------------
// SVD Line: 12818

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000404) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP9  -----------------------------------
// SVD Line: 12824

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000404) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP8  -----------------------------------
// SVD Line: 12830

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000404) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP7  -----------------------------------
// SVD Line: 12836

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000404) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP6  -----------------------------------
// SVD Line: 12842

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000404) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP5  -----------------------------------
// SVD Line: 12848

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000404) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP4  -----------------------------------
// SVD Line: 12854

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000404) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP3  -----------------------------------
// SVD Line: 12860

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000404) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP2  -----------------------------------
// SVD Line: 12866

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000404) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP1  -----------------------------------
// SVD Line: 12872

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000404) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP0  -----------------------------------
// SVD Line: 12878

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000404) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_TYP  -----------------------------------
// SVD Line: 12778

//  <rtree> SFDITEM_REG__PE_PE_TYP
//    <name> PE_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000404) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PE_PE_TYP >> 0) & 0xFFFFFFFF), ((PE_PE_TYP = (PE_PE_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PE_PE_AFSR1  -------------------------------
// SVD Line: 12886

unsigned int PE_PE_AFSR1 __AT (0x30000408);



// ------------------------------  Field Item: PE_PE_AFSR1_AFSR7  ---------------------------------
// SVD Line: 12896

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000408) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 28) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR6  ---------------------------------
// SVD Line: 12902

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000408) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 24) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR5  ---------------------------------
// SVD Line: 12908

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000408) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 20) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR4  ---------------------------------
// SVD Line: 12914

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000408) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 16) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR3  ---------------------------------
// SVD Line: 12920

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000408) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 12) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR2  ---------------------------------
// SVD Line: 12926

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000408) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 8) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR1  ---------------------------------
// SVD Line: 12932

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000408) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 4) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR0  ---------------------------------
// SVD Line: 12938

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000408) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 0) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_AFSR1  ----------------------------------
// SVD Line: 12886

//  <rtree> SFDITEM_REG__PE_PE_AFSR1
//    <name> PE_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000408) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PE_PE_AFSR1 >> 0) & 0xFFFFFFFF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PE_PE_AFSR2  -------------------------------
// SVD Line: 12946

unsigned int PE_PE_AFSR2 __AT (0x3000040C);



// -----------------------------  Field Item: PE_PE_AFSR2_AFSR15  ---------------------------------
// SVD Line: 12956

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000040C) Port n Alternative Function Selection 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 28) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_AFSR2_AFSR14  ---------------------------------
// SVD Line: 12962

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000040C) Port n Alternative Function Selection 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 24) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_AFSR2_AFSR13  ---------------------------------
// SVD Line: 12968

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000040C) Port n Alternative Function Selection 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 20) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_AFSR2_AFSR12  ---------------------------------
// SVD Line: 12974

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000040C) Port n Alternative Function Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 16) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_AFSR2_AFSR11  ---------------------------------
// SVD Line: 12980

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000040C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 12) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_AFSR2_AFSR10  ---------------------------------
// SVD Line: 12986

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000040C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 8) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR2_AFSR9  ---------------------------------
// SVD Line: 12992

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000040C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 4) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR2_AFSR8  ---------------------------------
// SVD Line: 12998

//  <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000040C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR2 >> 0) & 0xF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_AFSR2  ----------------------------------
// SVD Line: 12946

//  <rtree> SFDITEM_REG__PE_PE_AFSR2
//    <name> PE_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000040C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PE_PE_AFSR2 >> 0) & 0xFFFFFFFF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_PUPD  -------------------------------
// SVD Line: 13006

unsigned int PE_PE_PUPD __AT (0x30000410);



// ------------------------------  Field Item: PE_PE_PUPD_PUPD15  ---------------------------------
// SVD Line: 13016

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 30) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD14  ---------------------------------
// SVD Line: 13022

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 28) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD13  ---------------------------------
// SVD Line: 13028

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 26) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD12  ---------------------------------
// SVD Line: 13034

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 24) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD11  ---------------------------------
// SVD Line: 13040

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 22) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD10  ---------------------------------
// SVD Line: 13046

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 20) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD9  ----------------------------------
// SVD Line: 13052

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 18) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD8  ----------------------------------
// SVD Line: 13058

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 16) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD7  ----------------------------------
// SVD Line: 13064

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 14) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD6  ----------------------------------
// SVD Line: 13070

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 12) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD5  ----------------------------------
// SVD Line: 13076

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 10) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD4  ----------------------------------
// SVD Line: 13082

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 8) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD3  ----------------------------------
// SVD Line: 13088

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 6) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD2  ----------------------------------
// SVD Line: 13094

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 4) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD1  ----------------------------------
// SVD Line: 13100

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 2) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD0  ----------------------------------
// SVD Line: 13106

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 0) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_PUPD  -----------------------------------
// SVD Line: 13006

//  <rtree> SFDITEM_REG__PE_PE_PUPD
//    <name> PE_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PE_PE_PUPD >> 0) & 0xFFFFFFFF), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_INDR  -------------------------------
// SVD Line: 13114

unsigned int PE_PE_INDR __AT (0x30000414);



// ------------------------------  Field Item: PE_PE_INDR_INDR15  ---------------------------------
// SVD Line: 13124

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000414) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR14  ---------------------------------
// SVD Line: 13130

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000414) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR13  ---------------------------------
// SVD Line: 13136

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000414) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR12  ---------------------------------
// SVD Line: 13142

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000414) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR11  ---------------------------------
// SVD Line: 13148

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000414) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR10  ---------------------------------
// SVD Line: 13154

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000414) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR9  ----------------------------------
// SVD Line: 13160

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000414) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR8  ----------------------------------
// SVD Line: 13166

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000414) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR7  ----------------------------------
// SVD Line: 13172

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000414) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR6  ----------------------------------
// SVD Line: 13178

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000414) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR5  ----------------------------------
// SVD Line: 13184

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000414) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR4  ----------------------------------
// SVD Line: 13190

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000414) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR3  ----------------------------------
// SVD Line: 13196

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000414) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR2  ----------------------------------
// SVD Line: 13202

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000414) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR1  ----------------------------------
// SVD Line: 13208

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000414) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR0  ----------------------------------
// SVD Line: 13214

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000414) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_INDR  -----------------------------------
// SVD Line: 13114

//  <rtree> SFDITEM_REG__PE_PE_INDR
//    <name> PE_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000414) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PE_PE_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PE_PE_OUTDR  -------------------------------
// SVD Line: 13222

unsigned int PE_PE_OUTDR __AT (0x30000418);



// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR15  --------------------------------
// SVD Line: 13232

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000418) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR14  --------------------------------
// SVD Line: 13238

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000418) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR13  --------------------------------
// SVD Line: 13244

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000418) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR12  --------------------------------
// SVD Line: 13250

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000418) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR11  --------------------------------
// SVD Line: 13256

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000418) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR10  --------------------------------
// SVD Line: 13262

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000418) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 13268

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000418) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 13274

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000418) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 13280

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000418) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 13286

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000418) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 13292

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000418) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 13298

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000418) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 13304

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000418) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 13310

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000418) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 13316

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000418) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 13322

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000418) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_OUTDR  ----------------------------------
// SVD Line: 13222

//  <rtree> SFDITEM_REG__PE_PE_OUTDR
//    <name> PE_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000418) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PE_PE_OUTDR >> 0) & 0xFFFFFFFF), ((PE_PE_OUTDR = (PE_PE_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_BSR  --------------------------------
// SVD Line: 13330

unsigned int PE_PE_BSR __AT (0x3000041C);



// -------------------------------  Field Item: PE_PE_BSR_BSR15  ----------------------------------
// SVD Line: 13340

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000041C) Port n Output Bit Set 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.15..15> BSR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR14  ----------------------------------
// SVD Line: 13346

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000041C) Port n Output Bit Set 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.14..14> BSR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR13  ----------------------------------
// SVD Line: 13352

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000041C) Port n Output Bit Set 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.13..13> BSR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR12  ----------------------------------
// SVD Line: 13358

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000041C) Port n Output Bit Set 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.12..12> BSR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR11  ----------------------------------
// SVD Line: 13364

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000041C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR10  ----------------------------------
// SVD Line: 13370

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000041C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR9  -----------------------------------
// SVD Line: 13376

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000041C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR8  -----------------------------------
// SVD Line: 13382

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000041C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR7  -----------------------------------
// SVD Line: 13388

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000041C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR6  -----------------------------------
// SVD Line: 13394

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000041C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR5  -----------------------------------
// SVD Line: 13400

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000041C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR4  -----------------------------------
// SVD Line: 13406

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000041C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR3  -----------------------------------
// SVD Line: 13412

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000041C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR2  -----------------------------------
// SVD Line: 13418

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000041C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR1  -----------------------------------
// SVD Line: 13424

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000041C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR0  -----------------------------------
// SVD Line: 13430

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000041C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_BSR  -----------------------------------
// SVD Line: 13330

//  <rtree> SFDITEM_REG__PE_PE_BSR
//    <name> PE_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000041C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PE_PE_BSR >> 0) & 0xFFFFFFFF), ((PE_PE_BSR = (PE_PE_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_BCR  --------------------------------
// SVD Line: 13438

unsigned int PE_PE_BCR __AT (0x30000420);



// -------------------------------  Field Item: PE_PE_BCR_BCR15  ----------------------------------
// SVD Line: 13448

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000420) Port n Output Bit Clear 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.15..15> BCR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR14  ----------------------------------
// SVD Line: 13454

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000420) Port n Output Bit Clear 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.14..14> BCR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR13  ----------------------------------
// SVD Line: 13460

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000420) Port n Output Bit Clear 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.13..13> BCR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR12  ----------------------------------
// SVD Line: 13466

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000420) Port n Output Bit Clear 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.12..12> BCR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR11  ----------------------------------
// SVD Line: 13472

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000420) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR10  ----------------------------------
// SVD Line: 13478

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000420) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR9  -----------------------------------
// SVD Line: 13484

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000420) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR8  -----------------------------------
// SVD Line: 13490

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000420) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR7  -----------------------------------
// SVD Line: 13496

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000420) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR6  -----------------------------------
// SVD Line: 13502

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000420) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR5  -----------------------------------
// SVD Line: 13508

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000420) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR4  -----------------------------------
// SVD Line: 13514

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000420) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR3  -----------------------------------
// SVD Line: 13520

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000420) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR2  -----------------------------------
// SVD Line: 13526

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000420) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR1  -----------------------------------
// SVD Line: 13532

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000420) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR0  -----------------------------------
// SVD Line: 13538

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000420) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_BCR  -----------------------------------
// SVD Line: 13438

//  <rtree> SFDITEM_REG__PE_PE_BCR
//    <name> PE_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000420) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PE_PE_BCR >> 0) & 0xFFFFFFFF), ((PE_PE_BCR = (PE_PE_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PE_PE_OUTDMSK  ------------------------------
// SVD Line: 13546

unsigned int PE_PE_OUTDMSK __AT (0x30000424);



// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK15  ------------------------------
// SVD Line: 13556

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000424) Port n Output Data Mask 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK14  ------------------------------
// SVD Line: 13562

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000424) Port n Output Data Mask 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK13  ------------------------------
// SVD Line: 13568

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000424) Port n Output Data Mask 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK12  ------------------------------
// SVD Line: 13574

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000424) Port n Output Data Mask 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 13580

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000424) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 13586

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000424) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 13592

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000424) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 13598

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000424) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 13604

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000424) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 13610

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000424) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 13616

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000424) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 13622

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000424) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 13628

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000424) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 13634

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000424) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 13640

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000424) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 13646

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000424) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PE_PE_OUTDMSK  ---------------------------------
// SVD Line: 13546

//  <rtree> SFDITEM_REG__PE_PE_OUTDMSK
//    <name> PE_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000424) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PE_PE_OUTDMSK >> 0) & 0xFFFFFFFF), ((PE_PE_OUTDMSK = (PE_PE_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_DBCR  -------------------------------
// SVD Line: 13654

unsigned int PE_PE_DBCR __AT (0x30000428);



// ------------------------------  Field Item: PE_PE_DBCR_DBCLK  ----------------------------------
// SVD Line: 13664

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000428) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_DBCR >> 16) & 0x7), ((PE_PE_DBCR = (PE_PE_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN3  ----------------------------------
// SVD Line: 13670

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000428) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN2  ----------------------------------
// SVD Line: 13676

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000428) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN1  ----------------------------------
// SVD Line: 13682

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000428) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN0  ----------------------------------
// SVD Line: 13688

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000428) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_DBCR  -----------------------------------
// SVD Line: 13654

//  <rtree> SFDITEM_REG__PE_PE_DBCR
//    <name> PE_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000428) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PE_PE_DBCR >> 0) & 0xFFFFFFFF), ((PE_PE_DBCR = (PE_PE_DBCR & ~(0x7000FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7000F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PE  --------------------------------------
// SVD Line: 12656

//  <view> PE
//    <name> PE </name>
//    <item> SFDITEM_REG__PE_MOD </item>
//    <item> SFDITEM_REG__PE_TYP </item>
//    <item> SFDITEM_REG__PE_AFSR1 </item>
//    <item> SFDITEM_REG__PE_AFSR2 </item>
//    <item> SFDITEM_REG__PE_PUPD </item>
//    <item> SFDITEM_REG__PE_INDR </item>
//    <item> SFDITEM_REG__PE_OUTDR </item>
//    <item> SFDITEM_REG__PE_BSR </item>
//    <item> SFDITEM_REG__PE_BCR </item>
//    <item> SFDITEM_REG__PE_OUTDMSK </item>
//    <item> SFDITEM_REG__PE_DBCR </item>
//    <item> SFDITEM_REG__PE_PE_MOD </item>
//    <item> SFDITEM_REG__PE_PE_TYP </item>
//    <item> SFDITEM_REG__PE_PE_AFSR1 </item>
//    <item> SFDITEM_REG__PE_PE_AFSR2 </item>
//    <item> SFDITEM_REG__PE_PE_PUPD </item>
//    <item> SFDITEM_REG__PE_PE_INDR </item>
//    <item> SFDITEM_REG__PE_PE_OUTDR </item>
//    <item> SFDITEM_REG__PE_PE_BSR </item>
//    <item> SFDITEM_REG__PE_PE_BCR </item>
//    <item> SFDITEM_REG__PE_PE_OUTDMSK </item>
//    <item> SFDITEM_REG__PE_PE_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PF_MOD  ---------------------------------
// SVD Line: 6351

unsigned int PF_MOD __AT (0x30000500);



// --------------------------------  Field Item: PF_MOD_MODE15  -----------------------------------
// SVD Line: 6360

//  <item> SFDITEM_FIELD__PF_MOD_MODE15
//    <name> MODE15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000500) \nPort n Mode Selection 15\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.31..30> MODE15
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE14  -----------------------------------
// SVD Line: 6383

//  <item> SFDITEM_FIELD__PF_MOD_MODE14
//    <name> MODE14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000500) \nPort n Mode Selection 14\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.29..28> MODE14
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE13  -----------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__PF_MOD_MODE13
//    <name> MODE13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000500) \nPort n Mode Selection 13\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.27..26> MODE13
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE12  -----------------------------------
// SVD Line: 6429

//  <item> SFDITEM_FIELD__PF_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000500) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE11  -----------------------------------
// SVD Line: 6452

//  <item> SFDITEM_FIELD__PF_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000500) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE10  -----------------------------------
// SVD Line: 6475

//  <item> SFDITEM_FIELD__PF_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000500) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE9  ------------------------------------
// SVD Line: 6498

//  <item> SFDITEM_FIELD__PF_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000500) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE8  ------------------------------------
// SVD Line: 6521

//  <item> SFDITEM_FIELD__PF_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000500) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE7  ------------------------------------
// SVD Line: 6544

//  <item> SFDITEM_FIELD__PF_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000500) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE6  ------------------------------------
// SVD Line: 6567

//  <item> SFDITEM_FIELD__PF_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000500) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE5  ------------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PF_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000500) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE4  ------------------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__PF_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000500) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE3  ------------------------------------
// SVD Line: 6636

//  <item> SFDITEM_FIELD__PF_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000500) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE2  ------------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__PF_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000500) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE1  ------------------------------------
// SVD Line: 6682

//  <item> SFDITEM_FIELD__PF_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000500) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE0  ------------------------------------
// SVD Line: 6705

//  <item> SFDITEM_FIELD__PF_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000500) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_MOD  -------------------------------------
// SVD Line: 6351

//  <rtree> SFDITEM_REG__PF_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000500) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PF_MOD >> 0) & 0xFFFFFFFF), ((PF_MOD = (PF_MOD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_MOD_MODE15 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE14 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE13 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PF_TYP  ---------------------------------
// SVD Line: 6730

unsigned int PF_TYP __AT (0x30000504);



// --------------------------------  Field Item: PF_TYP_TYP15  ------------------------------------
// SVD Line: 6739

//  <item> SFDITEM_FIELD__PF_TYP_TYP15
//    <name> TYP15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000504) \nPort n Output Type Selection 15\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.15..15> TYP15
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP14  ------------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__PF_TYP_TYP14
//    <name> TYP14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000504) \nPort n Output Type Selection 14\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.14..14> TYP14
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP13  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__PF_TYP_TYP13
//    <name> TYP13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000504) \nPort n Output Type Selection 13\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.13..13> TYP13
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP12  ------------------------------------
// SVD Line: 6793

//  <item> SFDITEM_FIELD__PF_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000504) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP11  ------------------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__PF_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000504) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP10  ------------------------------------
// SVD Line: 6829

//  <item> SFDITEM_FIELD__PF_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000504) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP9  ------------------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__PF_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000504) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP8  ------------------------------------
// SVD Line: 6865

//  <item> SFDITEM_FIELD__PF_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000504) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP7  ------------------------------------
// SVD Line: 6883

//  <item> SFDITEM_FIELD__PF_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000504) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP6  ------------------------------------
// SVD Line: 6901

//  <item> SFDITEM_FIELD__PF_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000504) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP5  ------------------------------------
// SVD Line: 6919

//  <item> SFDITEM_FIELD__PF_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000504) \nPort n Output Type Selection 5\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.5..5> TYP5
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP4  ------------------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__PF_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000504) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP3  ------------------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__PF_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000504) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP2  ------------------------------------
// SVD Line: 6973

//  <item> SFDITEM_FIELD__PF_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000504) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP1  ------------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__PF_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000504) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP0  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__PF_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000504) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_TYP  -------------------------------------
// SVD Line: 6730

//  <rtree> SFDITEM_REG__PF_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000504) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PF_TYP >> 0) & 0xFFFFFFFF), ((PF_TYP = (PF_TYP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_TYP_TYP15 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP14 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP13 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_AFSR1  --------------------------------
// SVD Line: 7029

unsigned int PF_AFSR1 __AT (0x30000508);



// -------------------------------  Field Item: PF_AFSR1_AFSR7  -----------------------------------
// SVD Line: 7038

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000508) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR6  -----------------------------------
// SVD Line: 7071

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000508) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR5  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000508) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR4  -----------------------------------
// SVD Line: 7137

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000508) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR3  -----------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000508) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR2  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000508) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR1  -----------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000508) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR0  -----------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000508) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PF_AFSR1  ------------------------------------
// SVD Line: 7029

//  <rtree> SFDITEM_REG__PF_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000508) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PF_AFSR1 >> 0) & 0xFFFFFFFF), ((PF_AFSR1 = (PF_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_AFSR2  --------------------------------
// SVD Line: 7304

unsigned int PF_AFSR2 __AT (0x3000050C);



// -------------------------------  Field Item: PF_AFSR2_AFSR15  ----------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR15
//    <name> AFSR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x3000050C) \nPort n Alternative Function Selection 15\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.31..28> AFSR15
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR14  ----------------------------------
// SVD Line: 7346

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR14
//    <name> AFSR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x3000050C) \nPort n Alternative Function Selection 14\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.27..24> AFSR14
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR13  ----------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR13
//    <name> AFSR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x3000050C) \nPort n Alternative Function Selection 13\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.23..20> AFSR13
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR12  ----------------------------------
// SVD Line: 7412

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000050C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR11  ----------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000050C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR10  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000050C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR9  -----------------------------------
// SVD Line: 7511

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000050C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR8  -----------------------------------
// SVD Line: 7544

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000050C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PF_AFSR2  ------------------------------------
// SVD Line: 7304

//  <rtree> SFDITEM_REG__PF_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000050C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PF_AFSR2 >> 0) & 0xFFFFFFFF), ((PF_AFSR2 = (PF_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR15 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR14 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR13 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_PUPD  ---------------------------------
// SVD Line: 7579

unsigned int PF_PUPD __AT (0x30000510);



// -------------------------------  Field Item: PF_PUPD_PUPD15  -----------------------------------
// SVD Line: 7588

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD15
//    <name> PUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 15\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.31..30> PUPD15
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD14  -----------------------------------
// SVD Line: 7611

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD14
//    <name> PUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 14\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.29..28> PUPD14
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD13  -----------------------------------
// SVD Line: 7634

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD13
//    <name> PUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 13\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.27..26> PUPD13
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD12  -----------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD11  -----------------------------------
// SVD Line: 7680

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD10  -----------------------------------
// SVD Line: 7703

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD9  -----------------------------------
// SVD Line: 7726

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD8  -----------------------------------
// SVD Line: 7749

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD7  -----------------------------------
// SVD Line: 7772

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD6  -----------------------------------
// SVD Line: 7795

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD5  -----------------------------------
// SVD Line: 7818

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD4  -----------------------------------
// SVD Line: 7841

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD3  -----------------------------------
// SVD Line: 7864

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD2  -----------------------------------
// SVD Line: 7887

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD1  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD0  -----------------------------------
// SVD Line: 7933

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_PUPD  ------------------------------------
// SVD Line: 7579

//  <rtree> SFDITEM_REG__PF_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PF_PUPD >> 0) & 0xFFFFFFFF), ((PF_PUPD = (PF_PUPD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD15 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD14 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD13 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_INDR  ---------------------------------
// SVD Line: 7958

unsigned int PF_INDR __AT (0x30000514);



// -------------------------------  Field Item: PF_INDR_INDR15  -----------------------------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__PF_INDR_INDR15
//    <name> INDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x30000514) Port n Input Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.15..15> INDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR14  -----------------------------------
// SVD Line: 7973

//  <item> SFDITEM_FIELD__PF_INDR_INDR14
//    <name> INDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x30000514) Port n Input Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.14..14> INDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR13  -----------------------------------
// SVD Line: 7979

//  <item> SFDITEM_FIELD__PF_INDR_INDR13
//    <name> INDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x30000514) Port n Input Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.13..13> INDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR12  -----------------------------------
// SVD Line: 7985

//  <item> SFDITEM_FIELD__PF_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000514) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR11  -----------------------------------
// SVD Line: 7991

//  <item> SFDITEM_FIELD__PF_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000514) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR10  -----------------------------------
// SVD Line: 7997

//  <item> SFDITEM_FIELD__PF_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000514) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR9  -----------------------------------
// SVD Line: 8003

//  <item> SFDITEM_FIELD__PF_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000514) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR8  -----------------------------------
// SVD Line: 8009

//  <item> SFDITEM_FIELD__PF_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000514) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR7  -----------------------------------
// SVD Line: 8015

//  <item> SFDITEM_FIELD__PF_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000514) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR6  -----------------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__PF_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000514) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR5  -----------------------------------
// SVD Line: 8027

//  <item> SFDITEM_FIELD__PF_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000514) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR4  -----------------------------------
// SVD Line: 8033

//  <item> SFDITEM_FIELD__PF_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000514) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR3  -----------------------------------
// SVD Line: 8039

//  <item> SFDITEM_FIELD__PF_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000514) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR2  -----------------------------------
// SVD Line: 8045

//  <item> SFDITEM_FIELD__PF_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000514) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR1  -----------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__PF_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000514) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR0  -----------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__PF_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000514) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PF_INDR  ------------------------------------
// SVD Line: 7958

//  <rtree> SFDITEM_REG__PF_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000514) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PF_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PF_INDR_INDR15 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR14 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR13 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_OUTDR  --------------------------------
// SVD Line: 8065

unsigned int PF_OUTDR __AT (0x30000518);



// ------------------------------  Field Item: PF_OUTDR_OUTDR15  ----------------------------------
// SVD Line: 8074

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR15
//    <name> OUTDR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000518) Port n Output Data 15 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.15..15> OUTDR15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR14  ----------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR14
//    <name> OUTDR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000518) Port n Output Data 14 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.14..14> OUTDR14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR13  ----------------------------------
// SVD Line: 8086

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR13
//    <name> OUTDR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000518) Port n Output Data 13 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.13..13> OUTDR13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 8092

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000518) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000518) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 8104

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000518) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 8110

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000518) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 8116

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000518) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 8122

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000518) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000518) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000518) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000518) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000518) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000518) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000518) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000518) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_OUTDR  ------------------------------------
// SVD Line: 8065

//  <rtree> SFDITEM_REG__PF_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000518) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PF_OUTDR >> 0) & 0xFFFFFFFF), ((PF_OUTDR = (PF_OUTDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR15 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR14 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR13 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PF_BSR  ---------------------------------
// SVD Line: 8172

unsigned int PF_BSR __AT (0x3000051C);



// --------------------------------  Field Item: PF_BSR_BSR15  ------------------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__PF_BSR_BSR15
//    <name> BSR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x3000051C) \nPort n Output Bit Set 15\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.15..15> BSR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR14  ------------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__PF_BSR_BSR14
//    <name> BSR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x3000051C) \nPort n Output Bit Set 14\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.14..14> BSR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR13  ------------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__PF_BSR_BSR13
//    <name> BSR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x3000051C) \nPort n Output Bit Set 13\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.13..13> BSR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR12  ------------------------------------
// SVD Line: 8235

//  <item> SFDITEM_FIELD__PF_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000051C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR11  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__PF_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000051C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR10  ------------------------------------
// SVD Line: 8271

//  <item> SFDITEM_FIELD__PF_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000051C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR9  ------------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__PF_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000051C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR8  ------------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__PF_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000051C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR7  ------------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__PF_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000051C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR6  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__PF_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000051C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR5  ------------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__PF_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000051C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR4  ------------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__PF_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000051C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR3  ------------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__PF_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000051C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR2  ------------------------------------
// SVD Line: 8415

//  <item> SFDITEM_FIELD__PF_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000051C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR1  ------------------------------------
// SVD Line: 8433

//  <item> SFDITEM_FIELD__PF_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000051C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR0  ------------------------------------
// SVD Line: 8451

//  <item> SFDITEM_FIELD__PF_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000051C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_BSR  -------------------------------------
// SVD Line: 8172

//  <rtree> SFDITEM_REG__PF_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000051C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PF_BSR >> 0) & 0xFFFFFFFF), ((PF_BSR = (PF_BSR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_BSR_BSR15 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR14 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR13 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PF_BCR  ---------------------------------
// SVD Line: 8471

unsigned int PF_BCR __AT (0x30000520);



// --------------------------------  Field Item: PF_BCR_BCR15  ------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_FIELD__PF_BCR_BCR15
//    <name> BCR15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x30000520) \nPort n Output Bit Clear 15\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.15..15> BCR15
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR14  ------------------------------------
// SVD Line: 8498

//  <item> SFDITEM_FIELD__PF_BCR_BCR14
//    <name> BCR14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x30000520) \nPort n Output Bit Clear 14\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.14..14> BCR14
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR13  ------------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__PF_BCR_BCR13
//    <name> BCR13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x30000520) \nPort n Output Bit Clear 13\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.13..13> BCR13
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR12  ------------------------------------
// SVD Line: 8534

//  <item> SFDITEM_FIELD__PF_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000520) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR11  ------------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__PF_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000520) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR10  ------------------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__PF_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000520) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR9  ------------------------------------
// SVD Line: 8588

//  <item> SFDITEM_FIELD__PF_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000520) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR8  ------------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__PF_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000520) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR7  ------------------------------------
// SVD Line: 8624

//  <item> SFDITEM_FIELD__PF_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000520) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR6  ------------------------------------
// SVD Line: 8642

//  <item> SFDITEM_FIELD__PF_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000520) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR5  ------------------------------------
// SVD Line: 8660

//  <item> SFDITEM_FIELD__PF_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000520) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR4  ------------------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__PF_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000520) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR3  ------------------------------------
// SVD Line: 8696

//  <item> SFDITEM_FIELD__PF_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000520) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR2  ------------------------------------
// SVD Line: 8714

//  <item> SFDITEM_FIELD__PF_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000520) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR1  ------------------------------------
// SVD Line: 8732

//  <item> SFDITEM_FIELD__PF_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000520) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR0  ------------------------------------
// SVD Line: 8750

//  <item> SFDITEM_FIELD__PF_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000520) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_BCR  -------------------------------------
// SVD Line: 8471

//  <rtree> SFDITEM_REG__PF_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000520) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PF_BCR >> 0) & 0xFFFFFFFF), ((PF_BCR = (PF_BCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_BCR_BCR15 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR14 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR13 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_OUTDMSK  -------------------------------
// SVD Line: 8770

unsigned int PF_OUTDMSK __AT (0x30000524);



// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK15  --------------------------------
// SVD Line: 8779

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK15
//    <name> OUTDMSK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x30000524) \nPort n Output Data Mask 15\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.15..15> OUTDMSK15
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK14  --------------------------------
// SVD Line: 8797

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK14
//    <name> OUTDMSK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x30000524) \nPort n Output Data Mask 14\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.14..14> OUTDMSK14
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK13  --------------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK13
//    <name> OUTDMSK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x30000524) \nPort n Output Data Mask 13\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.13..13> OUTDMSK13
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 8833

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000524) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 8851

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000524) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000524) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000524) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 8905

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000524) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000524) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 8941

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000524) \nPort n Output Data Mask 6\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000524) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 8977

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000524) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000524) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000524) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000524) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000524) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PF_OUTDMSK  -----------------------------------
// SVD Line: 8770

//  <rtree> SFDITEM_REG__PF_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000524) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PF_OUTDMSK >> 0) & 0xFFFFFFFF), ((PF_OUTDMSK = (PF_OUTDMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK15 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK14 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK13 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_DBCR  ---------------------------------
// SVD Line: 9069

unsigned int PF_DBCR __AT (0x30000528);



// --------------------------------  Field Item: PF_DBCR_DBCLK  -----------------------------------
// SVD Line: 9078

//  <item> SFDITEM_FIELD__PF_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000528) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_DBCR_DBEN11  -----------------------------------
// SVD Line: 9116

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000528) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_DBCR_DBEN10  -----------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000528) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN9  -----------------------------------
// SVD Line: 9152

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000528) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN8  -----------------------------------
// SVD Line: 9170

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000528) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN7  -----------------------------------
// SVD Line: 9188

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000528) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN6  -----------------------------------
// SVD Line: 9206

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000528) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN5  -----------------------------------
// SVD Line: 9224

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000528) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN4  -----------------------------------
// SVD Line: 9242

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000528) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN3  -----------------------------------
// SVD Line: 9260

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000528) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN2  -----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000528) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN1  -----------------------------------
// SVD Line: 9296

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000528) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN0  -----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000528) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_DBCR  ------------------------------------
// SVD Line: 9069

//  <rtree> SFDITEM_REG__PF_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000528) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PF_DBCR >> 0) & 0xFFFFFFFF), ((PF_DBCR = (PF_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_MOD  --------------------------------
// SVD Line: 13712

unsigned int PF_PF_MOD __AT (0x30000500);



// ------------------------------  Field Item: PF_PF_MOD_MODE11  ----------------------------------
// SVD Line: 13722

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000500) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 22) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_MOD_MODE10  ----------------------------------
// SVD Line: 13728

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000500) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 20) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE9  ----------------------------------
// SVD Line: 13734

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000500) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 18) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE8  ----------------------------------
// SVD Line: 13740

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000500) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 16) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE7  ----------------------------------
// SVD Line: 13746

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000500) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 14) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE6  ----------------------------------
// SVD Line: 13752

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000500) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 12) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE5  ----------------------------------
// SVD Line: 13758

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000500) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 10) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE4  ----------------------------------
// SVD Line: 13764

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000500) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 8) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE3  ----------------------------------
// SVD Line: 13770

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000500) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 6) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE2  ----------------------------------
// SVD Line: 13776

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000500) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 4) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE1  ----------------------------------
// SVD Line: 13782

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000500) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 2) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE0  ----------------------------------
// SVD Line: 13788

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000500) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 0) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_MOD  -----------------------------------
// SVD Line: 13712

//  <rtree> SFDITEM_REG__PF_PF_MOD
//    <name> PF_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000500) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PF_PF_MOD >> 0) & 0xFFFFFFFF), ((PF_PF_MOD = (PF_PF_MOD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_TYP  --------------------------------
// SVD Line: 13796

unsigned int PF_PF_TYP __AT (0x30000504);



// -------------------------------  Field Item: PF_PF_TYP_TYP11  ----------------------------------
// SVD Line: 13806

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000504) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP10  ----------------------------------
// SVD Line: 13812

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000504) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP9  -----------------------------------
// SVD Line: 13818

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000504) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP8  -----------------------------------
// SVD Line: 13824

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000504) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP7  -----------------------------------
// SVD Line: 13830

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000504) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP6  -----------------------------------
// SVD Line: 13836

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000504) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP5  -----------------------------------
// SVD Line: 13842

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000504) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP4  -----------------------------------
// SVD Line: 13848

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000504) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP3  -----------------------------------
// SVD Line: 13854

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000504) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP2  -----------------------------------
// SVD Line: 13860

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000504) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP1  -----------------------------------
// SVD Line: 13866

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000504) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP0  -----------------------------------
// SVD Line: 13872

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000504) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_TYP  -----------------------------------
// SVD Line: 13796

//  <rtree> SFDITEM_REG__PF_PF_TYP
//    <name> PF_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000504) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PF_PF_TYP >> 0) & 0xFFFFFFFF), ((PF_PF_TYP = (PF_PF_TYP & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PF_PF_AFSR1  -------------------------------
// SVD Line: 13880

unsigned int PF_PF_AFSR1 __AT (0x30000508);



// ------------------------------  Field Item: PF_PF_AFSR1_AFSR7  ---------------------------------
// SVD Line: 13890

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000508) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 28) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR6  ---------------------------------
// SVD Line: 13896

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000508) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 24) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR5  ---------------------------------
// SVD Line: 13902

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000508) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 20) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR4  ---------------------------------
// SVD Line: 13908

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000508) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 16) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR3  ---------------------------------
// SVD Line: 13914

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000508) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 12) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR2  ---------------------------------
// SVD Line: 13920

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000508) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 8) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR1  ---------------------------------
// SVD Line: 13926

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000508) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 4) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR0  ---------------------------------
// SVD Line: 13932

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000508) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 0) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_AFSR1  ----------------------------------
// SVD Line: 13880

//  <rtree> SFDITEM_REG__PF_PF_AFSR1
//    <name> PF_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000508) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PF_PF_AFSR1 >> 0) & 0xFFFFFFFF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PF_PF_AFSR2  -------------------------------
// SVD Line: 13940

unsigned int PF_PF_AFSR2 __AT (0x3000050C);



// -----------------------------  Field Item: PF_PF_AFSR2_AFSR11  ---------------------------------
// SVD Line: 13950

//  <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000050C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR2 >> 12) & 0xF), ((PF_PF_AFSR2 = (PF_PF_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_AFSR2_AFSR10  ---------------------------------
// SVD Line: 13956

//  <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000050C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR2 >> 8) & 0xF), ((PF_PF_AFSR2 = (PF_PF_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR2_AFSR9  ---------------------------------
// SVD Line: 13962

//  <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000050C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR2 >> 4) & 0xF), ((PF_PF_AFSR2 = (PF_PF_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR2_AFSR8  ---------------------------------
// SVD Line: 13968

//  <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000050C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR2 >> 0) & 0xF), ((PF_PF_AFSR2 = (PF_PF_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_AFSR2  ----------------------------------
// SVD Line: 13940

//  <rtree> SFDITEM_REG__PF_PF_AFSR2
//    <name> PF_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000050C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PF_PF_AFSR2 >> 0) & 0xFFFFFFFF), ((PF_PF_AFSR2 = (PF_PF_AFSR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_PUPD  -------------------------------
// SVD Line: 13976

unsigned int PF_PF_PUPD __AT (0x30000510);



// ------------------------------  Field Item: PF_PF_PUPD_PUPD11  ---------------------------------
// SVD Line: 13986

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 22) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD10  ---------------------------------
// SVD Line: 13992

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 20) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD9  ----------------------------------
// SVD Line: 13998

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 18) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD8  ----------------------------------
// SVD Line: 14004

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 16) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD7  ----------------------------------
// SVD Line: 14010

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 14) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD6  ----------------------------------
// SVD Line: 14016

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 12) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD5  ----------------------------------
// SVD Line: 14022

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 10) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD4  ----------------------------------
// SVD Line: 14028

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 8) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD3  ----------------------------------
// SVD Line: 14034

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 6) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD2  ----------------------------------
// SVD Line: 14040

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 4) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD1  ----------------------------------
// SVD Line: 14046

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 2) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD0  ----------------------------------
// SVD Line: 14052

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 0) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_PUPD  -----------------------------------
// SVD Line: 13976

//  <rtree> SFDITEM_REG__PF_PF_PUPD
//    <name> PF_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PF_PF_PUPD >> 0) & 0xFFFFFFFF), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_INDR  -------------------------------
// SVD Line: 14060

unsigned int PF_PF_INDR __AT (0x30000514);



// ------------------------------  Field Item: PF_PF_INDR_INDR11  ---------------------------------
// SVD Line: 14070

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000514) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR10  ---------------------------------
// SVD Line: 14076

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000514) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR9  ----------------------------------
// SVD Line: 14082

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000514) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR8  ----------------------------------
// SVD Line: 14088

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000514) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR7  ----------------------------------
// SVD Line: 14094

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000514) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR6  ----------------------------------
// SVD Line: 14100

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000514) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR5  ----------------------------------
// SVD Line: 14106

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000514) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR4  ----------------------------------
// SVD Line: 14112

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000514) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR3  ----------------------------------
// SVD Line: 14118

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000514) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR2  ----------------------------------
// SVD Line: 14124

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000514) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR1  ----------------------------------
// SVD Line: 14130

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000514) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR0  ----------------------------------
// SVD Line: 14136

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000514) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_INDR  -----------------------------------
// SVD Line: 14060

//  <rtree> SFDITEM_REG__PF_PF_INDR
//    <name> PF_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000514) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PF_PF_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PF_PF_OUTDR  -------------------------------
// SVD Line: 14144

unsigned int PF_PF_OUTDR __AT (0x30000518);



// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR11  --------------------------------
// SVD Line: 14154

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000518) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR10  --------------------------------
// SVD Line: 14160

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000518) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 14166

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000518) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 14172

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000518) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 14178

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000518) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 14184

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000518) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 14190

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000518) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 14196

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000518) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 14202

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000518) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 14208

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000518) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 14214

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000518) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 14220

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000518) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_OUTDR  ----------------------------------
// SVD Line: 14144

//  <rtree> SFDITEM_REG__PF_PF_OUTDR
//    <name> PF_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000518) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PF_PF_OUTDR >> 0) & 0xFFFFFFFF), ((PF_PF_OUTDR = (PF_PF_OUTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_BSR  --------------------------------
// SVD Line: 14228

unsigned int PF_PF_BSR __AT (0x3000051C);



// -------------------------------  Field Item: PF_PF_BSR_BSR11  ----------------------------------
// SVD Line: 14238

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000051C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR10  ----------------------------------
// SVD Line: 14244

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000051C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR9  -----------------------------------
// SVD Line: 14250

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000051C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR8  -----------------------------------
// SVD Line: 14256

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000051C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR7  -----------------------------------
// SVD Line: 14262

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000051C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR6  -----------------------------------
// SVD Line: 14268

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000051C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR5  -----------------------------------
// SVD Line: 14274

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000051C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR4  -----------------------------------
// SVD Line: 14280

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000051C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR3  -----------------------------------
// SVD Line: 14286

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000051C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR2  -----------------------------------
// SVD Line: 14292

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000051C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR1  -----------------------------------
// SVD Line: 14298

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000051C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR0  -----------------------------------
// SVD Line: 14304

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000051C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_BSR  -----------------------------------
// SVD Line: 14228

//  <rtree> SFDITEM_REG__PF_PF_BSR
//    <name> PF_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000051C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PF_PF_BSR >> 0) & 0xFFFFFFFF), ((PF_PF_BSR = (PF_PF_BSR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_BCR  --------------------------------
// SVD Line: 14312

unsigned int PF_PF_BCR __AT (0x30000520);



// -------------------------------  Field Item: PF_PF_BCR_BCR11  ----------------------------------
// SVD Line: 14322

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000520) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR10  ----------------------------------
// SVD Line: 14328

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000520) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR9  -----------------------------------
// SVD Line: 14334

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000520) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR8  -----------------------------------
// SVD Line: 14340

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000520) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR7  -----------------------------------
// SVD Line: 14346

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000520) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR6  -----------------------------------
// SVD Line: 14352

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000520) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR5  -----------------------------------
// SVD Line: 14358

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000520) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR4  -----------------------------------
// SVD Line: 14364

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000520) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR3  -----------------------------------
// SVD Line: 14370

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000520) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR2  -----------------------------------
// SVD Line: 14376

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000520) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR1  -----------------------------------
// SVD Line: 14382

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000520) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR0  -----------------------------------
// SVD Line: 14388

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000520) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_BCR  -----------------------------------
// SVD Line: 14312

//  <rtree> SFDITEM_REG__PF_PF_BCR
//    <name> PF_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000520) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PF_PF_BCR >> 0) & 0xFFFFFFFF), ((PF_PF_BCR = (PF_PF_BCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PF_PF_OUTDMSK  ------------------------------
// SVD Line: 14396

unsigned int PF_PF_OUTDMSK __AT (0x30000524);



// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 14406

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000524) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 14412

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000524) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 14418

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000524) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 14424

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000524) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 14430

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000524) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 14436

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000524) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 14442

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000524) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 14448

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000524) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 14454

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000524) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 14460

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000524) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 14466

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000524) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 14472

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000524) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PF_PF_OUTDMSK  ---------------------------------
// SVD Line: 14396

//  <rtree> SFDITEM_REG__PF_PF_OUTDMSK
//    <name> PF_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000524) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PF_PF_OUTDMSK >> 0) & 0xFFFFFFFF), ((PF_PF_OUTDMSK = (PF_PF_OUTDMSK & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PF  --------------------------------------
// SVD Line: 13698

//  <view> PF
//    <name> PF </name>
//    <item> SFDITEM_REG__PF_MOD </item>
//    <item> SFDITEM_REG__PF_TYP </item>
//    <item> SFDITEM_REG__PF_AFSR1 </item>
//    <item> SFDITEM_REG__PF_AFSR2 </item>
//    <item> SFDITEM_REG__PF_PUPD </item>
//    <item> SFDITEM_REG__PF_INDR </item>
//    <item> SFDITEM_REG__PF_OUTDR </item>
//    <item> SFDITEM_REG__PF_BSR </item>
//    <item> SFDITEM_REG__PF_BCR </item>
//    <item> SFDITEM_REG__PF_OUTDMSK </item>
//    <item> SFDITEM_REG__PF_DBCR </item>
//    <item> SFDITEM_REG__PF_PF_MOD </item>
//    <item> SFDITEM_REG__PF_PF_TYP </item>
//    <item> SFDITEM_REG__PF_PF_AFSR1 </item>
//    <item> SFDITEM_REG__PF_PF_AFSR2 </item>
//    <item> SFDITEM_REG__PF_PF_PUPD </item>
//    <item> SFDITEM_REG__PF_PF_INDR </item>
//    <item> SFDITEM_REG__PF_PF_OUTDR </item>
//    <item> SFDITEM_REG__PF_PF_BSR </item>
//    <item> SFDITEM_REG__PF_PF_BCR </item>
//    <item> SFDITEM_REG__PF_PF_OUTDMSK </item>
//  </view>
//  


// -----------------------------  Register Item Address: FMC_ADR  ---------------------------------
// SVD Line: 14496

unsigned int FMC_ADR __AT (0x40001B00);



// --------------------------------  Field Item: FMC_ADR_ADDR  ------------------------------------
// SVD Line: 14505

//  <item> SFDITEM_FIELD__FMC_ADR_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B00) Flash Memory Address Pointer </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_ADR >> 0) & 0xFFFFFFFF), ((FMC_ADR = (FMC_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: FMC_ADR  ------------------------------------
// SVD Line: 14496

//  <rtree> SFDITEM_REG__FMC_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B00) Flash Memory Address Register </i>
//    <loc> ( (unsigned int)((FMC_ADR >> 0) & 0xFFFFFFFF), ((FMC_ADR = (FMC_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_ADR_ADDR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FMC_IDR1  --------------------------------
// SVD Line: 14513

unsigned int FMC_IDR1 __AT (0x40001B04);



// --------------------------------  Field Item: FMC_IDR1_ID1  ------------------------------------
// SVD Line: 14522

//  <item> SFDITEM_FIELD__FMC_IDR1_ID1
//    <name> ID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B04) Flash Memory Identification 1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_IDR1 >> 0) & 0xFFFFFFFF), ((FMC_IDR1 = (FMC_IDR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: FMC_IDR1  ------------------------------------
// SVD Line: 14513

//  <rtree> SFDITEM_REG__FMC_IDR1
//    <name> IDR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B04) Flash Memory Identification Register 1 </i>
//    <loc> ( (unsigned int)((FMC_IDR1 >> 0) & 0xFFFFFFFF), ((FMC_IDR1 = (FMC_IDR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_IDR1_ID1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FMC_IDR2  --------------------------------
// SVD Line: 14530

unsigned int FMC_IDR2 __AT (0x40001B08);



// --------------------------------  Field Item: FMC_IDR2_ID2  ------------------------------------
// SVD Line: 14539

//  <item> SFDITEM_FIELD__FMC_IDR2_ID2
//    <name> ID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B08) Flash Memory Identification 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_IDR2 >> 0) & 0xFFFFFFFF), ((FMC_IDR2 = (FMC_IDR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: FMC_IDR2  ------------------------------------
// SVD Line: 14530

//  <rtree> SFDITEM_REG__FMC_IDR2
//    <name> IDR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B08) Flash Memory Identification Register 2 </i>
//    <loc> ( (unsigned int)((FMC_IDR2 >> 0) & 0xFFFFFFFF), ((FMC_IDR2 = (FMC_IDR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_IDR2_ID2 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: FMC_CR  ---------------------------------
// SVD Line: 14547

unsigned int FMC_CR __AT (0x40001B0C);



// --------------------------------  Field Item: FMC_CR_WTIDKY  -----------------------------------
// SVD Line: 14556

//  <item> SFDITEM_FIELD__FMC_CR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001B0C) Write Identification Key (0x6c93) </i>
//    <edit> 
//      <loc> ( (unsigned short)((FMC_CR >> 16) & 0x0), ((FMC_CR = (FMC_CR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FMC_CR_FMKEY  ------------------------------------
// SVD Line: 14569

//  <item> SFDITEM_FIELD__FMC_CR_FMKEY
//    <name> FMKEY </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40001B0C) Flash Memory Operation Area Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_CR >> 8) & 0xFF), ((FMC_CR = (FMC_CR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FMC_CR_FMBUSY  -----------------------------------
// SVD Line: 14575

//  <item> SFDITEM_FIELD__FMC_CR_FMBUSY
//    <name> FMBUSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001B0C) Flash Memory Operation Mode Busy </i>
//    <check> 
//      <loc> ( (unsigned int) FMC_CR ) </loc>
//      <o.7..7> FMBUSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: FMC_CR_FMOD  ------------------------------------
// SVD Line: 14581

//  <item> SFDITEM_FIELD__FMC_CR_FMOD
//    <name> FMOD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001B0C) Flash Memory Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_CR >> 0) & 0xF), ((FMC_CR = (FMC_CR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: FMC_CR  -------------------------------------
// SVD Line: 14547

//  <rtree> SFDITEM_REG__FMC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B0C) Flash Memory Control Register </i>
//    <loc> ( (unsigned int)((FMC_CR >> 0) & 0xFFFFFFFF), ((FMC_CR = (FMC_CR & ~(0xFFFFFF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_CR_WTIDKY </item>
//    <item> SFDITEM_FIELD__FMC_CR_FMKEY </item>
//    <item> SFDITEM_FIELD__FMC_CR_FMBUSY </item>
//    <item> SFDITEM_FIELD__FMC_CR_FMOD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FMC_BCR  ---------------------------------
// SVD Line: 14589

unsigned int FMC_BCR __AT (0x40001B10);



// -------------------------------  Field Item: FMC_BCR_WTIDKY  -----------------------------------
// SVD Line: 14598

//  <item> SFDITEM_FIELD__FMC_BCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001B10) Write Identification Key (0xc1be) </i>
//    <edit> 
//      <loc> ( (unsigned short)((FMC_BCR >> 16) & 0x0), ((FMC_BCR = (FMC_BCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FMC_BCR_CNF3BEN  ----------------------------------
// SVD Line: 14611

//  <item> SFDITEM_FIELD__FMC_BCR_CNF3BEN
//    <name> CNF3BEN </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001B10) Configure Option Page 3 Bulk Erase Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_BCR >> 8) & 0xF), ((FMC_BCR = (FMC_BCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FMC_BCR_CNF2BEN  ----------------------------------
// SVD Line: 14617

//  <item> SFDITEM_FIELD__FMC_BCR_CNF2BEN
//    <name> CNF2BEN </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001B10) Configure Option Page 2 Bulk Erase Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_BCR >> 4) & 0xF), ((FMC_BCR = (FMC_BCR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FMC_BCR_CNF1BEN  ----------------------------------
// SVD Line: 14623

//  <item> SFDITEM_FIELD__FMC_BCR_CNF1BEN
//    <name> CNF1BEN </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001B10) Configure Option Page 1 Bulk Erase Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_BCR >> 0) & 0xF), ((FMC_BCR = (FMC_BCR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: FMC_BCR  ------------------------------------
// SVD Line: 14589

//  <rtree> SFDITEM_REG__FMC_BCR
//    <name> BCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B10) Flash Memory Configure Area Bulk Erase Control Register </i>
//    <loc> ( (unsigned int)((FMC_BCR >> 0) & 0xFFFFFFFF), ((FMC_BCR = (FMC_BCR & ~(0xFFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_BCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__FMC_BCR_CNF3BEN </item>
//    <item> SFDITEM_FIELD__FMC_BCR_CNF2BEN </item>
//    <item> SFDITEM_FIELD__FMC_BCR_CNF1BEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FMC_ERFLAG  -------------------------------
// SVD Line: 14631

unsigned int FMC_ERFLAG __AT (0x40001B14);



// -----------------------------  Field Item: FMC_ERFLAG_INSTFLAG  --------------------------------
// SVD Line: 14640

//  <item> SFDITEM_FIELD__FMC_ERFLAG_INSTFLAG
//    <name> INSTFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001B14) Don't care </i>
//    <check> 
//      <loc> ( (unsigned int) FMC_ERFLAG ) </loc>
//      <o.1..1> INSTFLAG
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FMC_ERFLAG_FMOPFLAG  --------------------------------
// SVD Line: 14646

//  <item> SFDITEM_FIELD__FMC_ERFLAG_FMOPFLAG
//    <name> FMOPFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001B14) Error bit of Flash Memory Operation Procedure </i>
//    <check> 
//      <loc> ( (unsigned int) FMC_ERFLAG ) </loc>
//      <o.0..0> FMOPFLAG
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FMC_ERFLAG  -----------------------------------
// SVD Line: 14631

//  <rtree> SFDITEM_REG__FMC_ERFLAG
//    <name> ERFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B14) Flash Memory Error Flag </i>
//    <loc> ( (unsigned int)((FMC_ERFLAG >> 0) & 0xFFFFFFFF), ((FMC_ERFLAG = (FMC_ERFLAG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_ERFLAG_INSTFLAG </item>
//    <item> SFDITEM_FIELD__FMC_ERFLAG_FMOPFLAG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FMC_PAGEBUF  -------------------------------
// SVD Line: 14654

unsigned int FMC_PAGEBUF __AT (0x40001C00);



// -------------------------------  Register Item: FMC_PAGEBUF  -----------------------------------
// SVD Line: 14654

//  <item> SFDITEM_REG__FMC_PAGEBUF
//    <name> PAGEBUF </name>
//    <i> [Bits 31..0] WO (@ 0x40001C00) Flash Memory Page Buffer Area (128bytes/Accessed by 32bit Word Only) </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_PAGEBUF >> 0) & 0xFFFFFFFF), ((FMC_PAGEBUF = (FMC_PAGEBUF & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: FMC  --------------------------------------
// SVD Line: 14482

//  <view> FMC
//    <name> FMC </name>
//    <item> SFDITEM_REG__FMC_ADR </item>
//    <item> SFDITEM_REG__FMC_IDR1 </item>
//    <item> SFDITEM_REG__FMC_IDR2 </item>
//    <item> SFDITEM_REG__FMC_CR </item>
//    <item> SFDITEM_REG__FMC_BCR </item>
//    <item> SFDITEM_REG__FMC_ERFLAG </item>
//    <item> SFDITEM_REG__FMC_PAGEBUF </item>
//  </view>
//  


// ------------------------------  Register Item Address: WDT_CR  ---------------------------------
// SVD Line: 14684

unsigned int WDT_CR __AT (0x40001A00);



// --------------------------------  Field Item: WDT_CR_WTIDKY  -----------------------------------
// SVD Line: 14693

//  <item> SFDITEM_FIELD__WDT_CR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001A00) Write Identification Key (0x5a69) </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT_CR >> 16) & 0x0), ((WDT_CR = (WDT_CR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_RSTEN  ------------------------------------
// SVD Line: 14706

//  <item> SFDITEM_FIELD__WDT_CR_RSTEN
//    <name> RSTEN </name>
//    <rw> 
//    <i> [Bits 15..10] RW (@ 0x40001A00) \nWatch-Dog Timer Reset Enable\n0 : Enable = Enable Watch-Dog Timer reset.\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use\n16 : Reserved - do not use\n17 : Reserved - do not use\n18 : Reserved - do not use\n19 : Reserved - do not use\n20 : Reserved - do not use\n21 : Reserved - do not use\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use\n32 : Reserved - do not use\n33 : Reserved - do not use\n34 : Reserved - do not use\n35 : Reserved - do not use\n36 : Reserved - do not use\n37 : Disable = Disable Watch-Dog Timer reset. (0x25)\n38 : Reserved - do not use\n39 : Reserved - do not use\n40 : Reserved - do not use\n41 : Reserved - do not use\n42 : Reserved - do not use\n43 : Reserved - do not use\n44 : Reserved - do not use\n45 : Reserved - do not use\n46 : Reserved - do not use\n47 : Reserved - do not use\n48 : Reserved - do not use\n49 : Reserved - do not use\n50 : Reserved - do not use\n51 : Reserved - do not use\n52 : Reserved - do not use\n53 : Reserved - do not use\n54 : Reserved - do not use\n55 : Reserved - do not use\n56 : Reserved - do not use\n57 : Reserved - do not use\n58 : Reserved - do not use\n59 : Reserved - do not use\n60 : Reserved - do not use\n61 : Reserved - do not use\n62 : Reserved - do not use\n63 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.15..10> RSTEN
//        <0=> 0: Enable = Enable Watch-Dog Timer reset.
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//        <16=> 16: 
//        <17=> 17: 
//        <18=> 18: 
//        <19=> 19: 
//        <20=> 20: 
//        <21=> 21: 
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//        <32=> 32: 
//        <33=> 33: 
//        <34=> 34: 
//        <35=> 35: 
//        <36=> 36: 
//        <37=> 37: Disable = Disable Watch-Dog Timer reset. (0x25)
//        <38=> 38: 
//        <39=> 39: 
//        <40=> 40: 
//        <41=> 41: 
//        <42=> 42: 
//        <43=> 43: 
//        <44=> 44: 
//        <45=> 45: 
//        <46=> 46: 
//        <47=> 47: 
//        <48=> 48: 
//        <49=> 49: 
//        <50=> 50: 
//        <51=> 51: 
//        <52=> 52: 
//        <53=> 53: 
//        <54=> 54: 
//        <55=> 55: 
//        <56=> 56: 
//        <57=> 57: 
//        <58=> 58: 
//        <59=> 59: 
//        <60=> 60: 
//        <61=> 61: 
//        <62=> 62: 
//        <63=> 63: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_CNTEN  ------------------------------------
// SVD Line: 14724

//  <item> SFDITEM_FIELD__WDT_CR_CNTEN
//    <name> CNTEN </name>
//    <rw> 
//    <i> [Bits 9..4] RW (@ 0x40001A00) \nWatch-Dog Timer Counter Enable\n0 : Enable = Enable Watch-Dog Timer counter.\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use\n16 : Reserved - do not use\n17 : Reserved - do not use\n18 : Reserved - do not use\n19 : Reserved - do not use\n20 : Reserved - do not use\n21 : Reserved - do not use\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Disable = Disable Watch-Dog Timer counter. (0x1a)\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use\n32 : Reserved - do not use\n33 : Reserved - do not use\n34 : Reserved - do not use\n35 : Reserved - do not use\n36 : Reserved - do not use\n37 : Reserved - do not use\n38 : Reserved - do not use\n39 : Reserved - do not use\n40 : Reserved - do not use\n41 : Reserved - do not use\n42 : Reserved - do not use\n43 : Reserved - do not use\n44 : Reserved - do not use\n45 : Reserved - do not use\n46 : Reserved - do not use\n47 : Reserved - do not use\n48 : Reserved - do not use\n49 : Reserved - do not use\n50 : Reserved - do not use\n51 : Reserved - do not use\n52 : Reserved - do not use\n53 : Reserved - do not use\n54 : Reserved - do not use\n55 : Reserved - do not use\n56 : Reserved - do not use\n57 : Reserved - do not use\n58 : Reserved - do not use\n59 : Reserved - do not use\n60 : Reserved - do not use\n61 : Reserved - do not use\n62 : Reserved - do not use\n63 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.9..4> CNTEN
//        <0=> 0: Enable = Enable Watch-Dog Timer counter.
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//        <16=> 16: 
//        <17=> 17: 
//        <18=> 18: 
//        <19=> 19: 
//        <20=> 20: 
//        <21=> 21: 
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: Disable = Disable Watch-Dog Timer counter. (0x1a)
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//        <32=> 32: 
//        <33=> 33: 
//        <34=> 34: 
//        <35=> 35: 
//        <36=> 36: 
//        <37=> 37: 
//        <38=> 38: 
//        <39=> 39: 
//        <40=> 40: 
//        <41=> 41: 
//        <42=> 42: 
//        <43=> 43: 
//        <44=> 44: 
//        <45=> 45: 
//        <46=> 46: 
//        <47=> 47: 
//        <48=> 48: 
//        <49=> 49: 
//        <50=> 50: 
//        <51=> 51: 
//        <52=> 52: 
//        <53=> 53: 
//        <54=> 54: 
//        <55=> 55: 
//        <56=> 56: 
//        <57=> 57: 
//        <58=> 58: 
//        <59=> 59: 
//        <60=> 60: 
//        <61=> 61: 
//        <62=> 62: 
//        <63=> 63: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: WDT_CR_WINMIEN  -----------------------------------
// SVD Line: 14742

//  <item> SFDITEM_FIELD__WDT_CR_WINMIEN
//    <name> WINMIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001A00) \nWatch-Dog Timer Window Match Interrupt Enable\n0 : Disable = Disable window data match interrupt.\n1 : Enable = Enable window data match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.3..3> WINMIEN
//        <0=> 0: Disable = Disable window data match interrupt.
//        <1=> 1: Enable = Enable window data match interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_UNFIEN  -----------------------------------
// SVD Line: 14760

//  <item> SFDITEM_FIELD__WDT_CR_UNFIEN
//    <name> UNFIEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001A00) \nWatch-Dog Timer Underflow Interrupt Enable\n0 : Disable = Disable Watch-Dog Timer underflow interrupt.\n1 : Enable = Enable Watch-Dog Timer underflow interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.2..2> UNFIEN
//        <0=> 0: Disable = Disable Watch-Dog Timer underflow interrupt.
//        <1=> 1: Enable = Enable Watch-Dog Timer underflow interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_CLKDIV  -----------------------------------
// SVD Line: 14778

//  <item> SFDITEM_FIELD__WDT_CR_CLKDIV
//    <name> CLKDIV </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001A00) \nWatch-Dog Timer Clock Divider\n0 : fWDT4 = fWDT/4\n1 : fWDT16 = fWDT/16\n2 : fWDT64 = fWDT/64\n3 : fWDT256 = fWDT/256 </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.1..0> CLKDIV
//        <0=> 0: fWDT4 = fWDT/4
//        <1=> 1: fWDT16 = fWDT/16
//        <2=> 2: fWDT64 = fWDT/64
//        <3=> 3: fWDT256 = fWDT/256
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_CR  -------------------------------------
// SVD Line: 14684

//  <rtree> SFDITEM_REG__WDT_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A00) Watch-Dog Timer Control Register </i>
//    <loc> ( (unsigned int)((WDT_CR >> 0) & 0xFFFFFFFF), ((WDT_CR = (WDT_CR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_CR_WTIDKY </item>
//    <item> SFDITEM_FIELD__WDT_CR_RSTEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_CNTEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_WINMIEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_UNFIEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_CLKDIV </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_SR  ---------------------------------
// SVD Line: 14808

unsigned int WDT_SR __AT (0x40001A04);



// -------------------------------  Field Item: WDT_SR_DBGCNTEN  ----------------------------------
// SVD Line: 14817

//  <item> SFDITEM_FIELD__WDT_SR_DBGCNTEN
//    <name> DBGCNTEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001A04) \nWatch-Dog Timer Counter Enable when the core is halted in debug mode\n0 : Run = The Watch-Dog Timer counter continues even if the core is halted\n1 : Stop = The Watch-Dog Timer counter is stopped when the core is halted </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_SR ) </loc>
//      <o.7..7> DBGCNTEN
//        <0=> 0: Run = The Watch-Dog Timer counter continues even if the core is halted
//        <1=> 1: Stop = The Watch-Dog Timer counter is stopped when the core is halted
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: WDT_SR_WINMIFLAG  ----------------------------------
// SVD Line: 14835

//  <item> SFDITEM_FIELD__WDT_SR_WINMIFLAG
//    <name> WINMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001A04) \nWatch-Dog Timer Window Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_SR ) </loc>
//      <o.1..1> WINMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: WDT_SR_UNFIFLAG  ----------------------------------
// SVD Line: 14853

//  <item> SFDITEM_FIELD__WDT_SR_UNFIFLAG
//    <name> UNFIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001A04) \nWatch-Dog Timer Underflow Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_SR ) </loc>
//      <o.0..0> UNFIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_SR  -------------------------------------
// SVD Line: 14808

//  <rtree> SFDITEM_REG__WDT_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A04) Watch-Dog Timer Status Register </i>
//    <loc> ( (unsigned int)((WDT_SR >> 0) & 0xFFFFFFFF), ((WDT_SR = (WDT_SR & ~(0x83UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_SR_DBGCNTEN </item>
//    <item> SFDITEM_FIELD__WDT_SR_WINMIFLAG </item>
//    <item> SFDITEM_FIELD__WDT_SR_UNFIFLAG </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_DR  ---------------------------------
// SVD Line: 14873

unsigned int WDT_DR __AT (0x40001A08);



// ---------------------------------  Field Item: WDT_DR_DATA  ------------------------------------
// SVD Line: 14882

//  <item> SFDITEM_FIELD__WDT_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40001A08) Watch-Dog Timer Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_DR >> 0) & 0xFFFFFF), ((WDT_DR = (WDT_DR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_DR  -------------------------------------
// SVD Line: 14873

//  <rtree> SFDITEM_REG__WDT_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A08) Watch-Dog Timer Data Register </i>
//    <loc> ( (unsigned int)((WDT_DR >> 0) & 0xFFFFFFFF), ((WDT_DR = (WDT_DR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_DR_DATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_CNT  ---------------------------------
// SVD Line: 14890

unsigned int WDT_CNT __AT (0x40001A0C);



// ---------------------------------  Field Item: WDT_CNT_CNT  ------------------------------------
// SVD Line: 14899

//  <item> SFDITEM_FIELD__WDT_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 23..0] RO (@ 0x40001A0C) Watch-Dog Timer Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_CNT >> 0) & 0xFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_CNT  ------------------------------------
// SVD Line: 14890

//  <rtree> SFDITEM_REG__WDT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40001A0C) Watch-Dog Timer Counter Register </i>
//    <loc> ( (unsigned int)((WDT_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WDT_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: WDT_WINDR  --------------------------------
// SVD Line: 14907

unsigned int WDT_WINDR __AT (0x40001A10);



// -------------------------------  Field Item: WDT_WINDR_WDATA  ----------------------------------
// SVD Line: 14916

//  <item> SFDITEM_FIELD__WDT_WINDR_WDATA
//    <name> WDATA </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40001A10) Watch-Dog Timer Window Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_WINDR >> 0) & 0xFFFFFF), ((WDT_WINDR = (WDT_WINDR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_WINDR  -----------------------------------
// SVD Line: 14907

//  <rtree> SFDITEM_REG__WDT_WINDR
//    <name> WINDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A10) Watch-Dog Timer Window Data Register </i>
//    <loc> ( (unsigned int)((WDT_WINDR >> 0) & 0xFFFFFFFF), ((WDT_WINDR = (WDT_WINDR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_WINDR_WDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_CNTR  --------------------------------
// SVD Line: 14924

unsigned int WDT_CNTR __AT (0x40001A14);



// --------------------------------  Field Item: WDT_CNTR_CNTR  -----------------------------------
// SVD Line: 14933

//  <item> SFDITEM_FIELD__WDT_CNTR_CNTR
//    <name> CNTR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40001A14) Watch-Dog Timer Counter Reload </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_CNTR >> 0) & 0x0), ((WDT_CNTR = (WDT_CNTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_CNTR  ------------------------------------
// SVD Line: 14924

//  <rtree> SFDITEM_REG__WDT_CNTR
//    <name> CNTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40001A14) Watch-Dog Timer Counter Reload Register </i>
//    <loc> ( (unsigned int)((WDT_CNTR >> 0) & 0xFFFFFFFF), ((WDT_CNTR = (WDT_CNTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_CNTR_CNTR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WDT  --------------------------------------
// SVD Line: 14665

//  <view> WDT
//    <name> WDT </name>
//    <item> SFDITEM_REG__WDT_CR </item>
//    <item> SFDITEM_REG__WDT_SR </item>
//    <item> SFDITEM_REG__WDT_DR </item>
//    <item> SFDITEM_REG__WDT_CNT </item>
//    <item> SFDITEM_REG__WDT_WINDR </item>
//    <item> SFDITEM_REG__WDT_CNTR </item>
//  </view>
//  


// ------------------------------  Register Item Address: WT_CR  ----------------------------------
// SVD Line: 14974

unsigned int WT_CR __AT (0x40002000);



// ---------------------------------  Field Item: WT_CR_WTEN  -------------------------------------
// SVD Line: 14983

//  <item> SFDITEM_FIELD__WT_CR_WTEN
//    <name> WTEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002000) \nWatch Timer Operation Enable\n0 : Disable = Disable watch timer operation.\n1 : Enable = Enable watch timer operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) WT_CR ) </loc>
//      <o.7..7> WTEN
//        <0=> 0: Disable = Disable watch timer operation.
//        <1=> 1: Enable = Enable watch timer operation.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WT_CR_WTINTV  ------------------------------------
// SVD Line: 15001

//  <item> SFDITEM_FIELD__WT_CR_WTINTV
//    <name> WTINTV </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002000) \nWatch Timer Interval Selection\n0 : fWT2Pow7 = fWT/2^7\n1 : fWT2Pow13 = fWT/2^13\n2 : fWT2Pow14 = fWT/2^14\n3 : fWT2Pow14DR = fWT/(2^14x(WTDR value + 1)) </i>
//    <combo> 
//      <loc> ( (unsigned int) WT_CR ) </loc>
//      <o.5..4> WTINTV
//        <0=> 0: fWT2Pow7 = fWT/2^7
//        <1=> 1: fWT2Pow13 = fWT/2^13
//        <2=> 2: fWT2Pow14 = fWT/2^14
//        <3=> 3: fWT2Pow14DR = fWT/(2^14x(WTDR value + 1))
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: WT_CR_WTIEN  ------------------------------------
// SVD Line: 15029

//  <item> SFDITEM_FIELD__WT_CR_WTIEN
//    <name> WTIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002000) \nWatch Timer Interrupt Enable\n0 : Disable = Disable watch timer interrupt.\n1 : Enable = Enable watch timer interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) WT_CR ) </loc>
//      <o.3..3> WTIEN
//        <0=> 0: Disable = Disable watch timer interrupt.
//        <1=> 1: Enable = Enable watch timer interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WT_CR_WTIFLAG  -----------------------------------
// SVD Line: 15047

//  <item> SFDITEM_FIELD__WT_CR_WTIFLAG
//    <name> WTIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002000) \nWatch Timer Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) WT_CR ) </loc>
//      <o.1..1> WTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: WT_CR_WTCLR  ------------------------------------
// SVD Line: 15065

//  <item> SFDITEM_FIELD__WT_CR_WTCLR
//    <name> WTCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002000) \nWatch Timer Counter and Divider Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear the counter and divider. (Automatically cleared to '0b' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) WT_CR ) </loc>
//      <o.0..0> WTCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the counter and divider. (Automatically cleared to '0b' after operation)
//    </combo>
//  </item>
//  


// ----------------------------------  Register RTree: WT_CR  -------------------------------------
// SVD Line: 14974

//  <rtree> SFDITEM_REG__WT_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002000) Watch Timer Control Register </i>
//    <loc> ( (unsigned int)((WT_CR >> 0) & 0xFFFFFFFF), ((WT_CR = (WT_CR & ~(0xBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WT_CR_WTEN </item>
//    <item> SFDITEM_FIELD__WT_CR_WTINTV </item>
//    <item> SFDITEM_FIELD__WT_CR_WTIEN </item>
//    <item> SFDITEM_FIELD__WT_CR_WTIFLAG </item>
//    <item> SFDITEM_FIELD__WT_CR_WTCLR </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WT_DR  ----------------------------------
// SVD Line: 15085

unsigned int WT_DR __AT (0x40002004);



// --------------------------------  Field Item: WT_DR_WTDATA  ------------------------------------
// SVD Line: 15094

//  <item> SFDITEM_FIELD__WT_DR_WTDATA
//    <name> WTDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002004) Watch Timer Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((WT_DR >> 0) & 0xFFF), ((WT_DR = (WT_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Register RTree: WT_DR  -------------------------------------
// SVD Line: 15085

//  <rtree> SFDITEM_REG__WT_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002004) Watch Timer Data Register </i>
//    <loc> ( (unsigned int)((WT_DR >> 0) & 0xFFFFFFFF), ((WT_DR = (WT_DR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WT_DR_WTDATA </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WT_CNT  ---------------------------------
// SVD Line: 15102

unsigned int WT_CNT __AT (0x40002008);



// ---------------------------------  Field Item: WT_CNT_CNT  -------------------------------------
// SVD Line: 15111

//  <item> SFDITEM_FIELD__WT_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002008) Watch Timer Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((WT_CNT >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WT_CNT  -------------------------------------
// SVD Line: 15102

//  <rtree> SFDITEM_REG__WT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002008) Watch Timer Counter Register </i>
//    <loc> ( (unsigned int)((WT_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WT_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: WT  --------------------------------------
// SVD Line: 14955

//  <view> WT
//    <name> WT </name>
//    <item> SFDITEM_REG__WT_CR </item>
//    <item> SFDITEM_REG__WT_DR </item>
//    <item> SFDITEM_REG__WT_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER1n_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER1n_CR __AT (0x51000000);



// ------------------------------  Field Item: TIMER1n_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x51000000) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER1n_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x51000000) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER1n_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x51000000) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1n_CR >> 12) & 0x3), ((TIMER1n_CR = (TIMER1n_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER1n_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x51000000) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER1n_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x51000000) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER1n_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x51000000) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1n_CR >> 6) & 0x3), ((TIMER1n_CR = (TIMER1n_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER1n_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x51000000) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER1n_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x51000000) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1n_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x51000000) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1n_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x51000000) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER1n_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x51000000) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER1n_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER1n_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x51000000) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1n_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1n_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER1n_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000000) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER1n_CR >> 0) & 0xFFFFFFFF), ((TIMER1n_CR = (TIMER1n_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER1n_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1n_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER1n_ADR __AT (0x51000004);



// ------------------------------  Field Item: TIMER1n_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER1n_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x51000004) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER1n_ADR >> 0) & 0xFFFF), ((TIMER1n_ADR = (TIMER1n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1n_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER1n_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000004) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER1n_ADR >> 0) & 0xFFFFFFFF), ((TIMER1n_ADR = (TIMER1n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1n_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1n_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER1n_BDR __AT (0x51000008);



// ------------------------------  Field Item: TIMER1n_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER1n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x51000008) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER1n_BDR >> 0) & 0xFFFF), ((TIMER1n_BDR = (TIMER1n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1n_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER1n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000008) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER1n_BDR >> 0) & 0xFFFFFFFF), ((TIMER1n_BDR = (TIMER1n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1n_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1n_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER1n_CAPDR __AT (0x5100000C);



// -----------------------------  Field Item: TIMER1n_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER1n_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5100000C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER1n_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1n_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER1n_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5100000C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER1n_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER1n_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1n_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER1n_PREDR __AT (0x51000010);



// -----------------------------  Field Item: TIMER1n_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER1n_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x51000010) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER1n_PREDR >> 0) & 0xFFF), ((TIMER1n_PREDR = (TIMER1n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1n_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER1n_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000010) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER1n_PREDR >> 0) & 0xFFFFFFFF), ((TIMER1n_PREDR = (TIMER1n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1n_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1n_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER1n_CNT __AT (0x51000014);



// -------------------------------  Field Item: TIMER1n_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER1n_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x51000014) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER1n_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1n_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER1n_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x51000014) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER1n_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER1n_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER1n  ------------------------------------
// SVD Line: 15121

//  <view> TIMER1n
//    <name> TIMER1n </name>
//    <item> SFDITEM_REG__TIMER1n_CR </item>
//    <item> SFDITEM_REG__TIMER1n_ADR </item>
//    <item> SFDITEM_REG__TIMER1n_BDR </item>
//    <item> SFDITEM_REG__TIMER1n_CAPDR </item>
//    <item> SFDITEM_REG__TIMER1n_PREDR </item>
//    <item> SFDITEM_REG__TIMER1n_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER10_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER10_CR __AT (0x40002100);



// ------------------------------  Field Item: TIMER10_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002100) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER10_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002100) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER10_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002100) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER10_CR >> 12) & 0x3), ((TIMER10_CR = (TIMER10_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER10_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002100) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER10_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002100) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER10_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002100) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER10_CR >> 6) & 0x3), ((TIMER10_CR = (TIMER10_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER10_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002100) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER10_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002100) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER10_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002100) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER10_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002100) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER10_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002100) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER10_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER10_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002100) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER10_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER10_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER10_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002100) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER10_CR >> 0) & 0xFFFFFFFF), ((TIMER10_CR = (TIMER10_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER10_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER10_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER10_ADR __AT (0x40002104);



// ------------------------------  Field Item: TIMER10_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER10_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002104) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER10_ADR >> 0) & 0xFFFF), ((TIMER10_ADR = (TIMER10_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER10_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER10_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002104) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER10_ADR >> 0) & 0xFFFFFFFF), ((TIMER10_ADR = (TIMER10_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER10_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER10_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER10_BDR __AT (0x40002108);



// ------------------------------  Field Item: TIMER10_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER10_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002108) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER10_BDR >> 0) & 0xFFFF), ((TIMER10_BDR = (TIMER10_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER10_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER10_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002108) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER10_BDR >> 0) & 0xFFFFFFFF), ((TIMER10_BDR = (TIMER10_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER10_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER10_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER10_CAPDR __AT (0x4000210C);



// -----------------------------  Field Item: TIMER10_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER10_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000210C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER10_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER10_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER10_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000210C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER10_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER10_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER10_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER10_PREDR __AT (0x40002110);



// -----------------------------  Field Item: TIMER10_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER10_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002110) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER10_PREDR >> 0) & 0xFFF), ((TIMER10_PREDR = (TIMER10_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER10_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER10_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002110) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER10_PREDR >> 0) & 0xFFFFFFFF), ((TIMER10_PREDR = (TIMER10_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER10_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER10_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER10_CNT __AT (0x40002114);



// -------------------------------  Field Item: TIMER10_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER10_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002114) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER10_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER10_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER10_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002114) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER10_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER10_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER10  ------------------------------------
// SVD Line: 15305

//  <view> TIMER10
//    <name> TIMER10 </name>
//    <item> SFDITEM_REG__TIMER10_CR </item>
//    <item> SFDITEM_REG__TIMER10_ADR </item>
//    <item> SFDITEM_REG__TIMER10_BDR </item>
//    <item> SFDITEM_REG__TIMER10_CAPDR </item>
//    <item> SFDITEM_REG__TIMER10_PREDR </item>
//    <item> SFDITEM_REG__TIMER10_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER11_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER11_CR __AT (0x40002200);



// ------------------------------  Field Item: TIMER11_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002200) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER11_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002200) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER11_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002200) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER11_CR >> 12) & 0x3), ((TIMER11_CR = (TIMER11_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER11_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002200) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER11_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002200) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER11_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002200) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER11_CR >> 6) & 0x3), ((TIMER11_CR = (TIMER11_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER11_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002200) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER11_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002200) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER11_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002200) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER11_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002200) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER11_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002200) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER11_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER11_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002200) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER11_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER11_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER11_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002200) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER11_CR >> 0) & 0xFFFFFFFF), ((TIMER11_CR = (TIMER11_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER11_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER11_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER11_ADR __AT (0x40002204);



// ------------------------------  Field Item: TIMER11_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER11_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002204) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER11_ADR >> 0) & 0xFFFF), ((TIMER11_ADR = (TIMER11_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER11_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER11_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002204) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER11_ADR >> 0) & 0xFFFFFFFF), ((TIMER11_ADR = (TIMER11_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER11_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER11_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER11_BDR __AT (0x40002208);



// ------------------------------  Field Item: TIMER11_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER11_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002208) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER11_BDR >> 0) & 0xFFFF), ((TIMER11_BDR = (TIMER11_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER11_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER11_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002208) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER11_BDR >> 0) & 0xFFFFFFFF), ((TIMER11_BDR = (TIMER11_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER11_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER11_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER11_CAPDR __AT (0x4000220C);



// -----------------------------  Field Item: TIMER11_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER11_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000220C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER11_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER11_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER11_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000220C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER11_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER11_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER11_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER11_PREDR __AT (0x40002210);



// -----------------------------  Field Item: TIMER11_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER11_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002210) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER11_PREDR >> 0) & 0xFFF), ((TIMER11_PREDR = (TIMER11_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER11_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER11_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002210) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER11_PREDR >> 0) & 0xFFFFFFFF), ((TIMER11_PREDR = (TIMER11_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER11_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER11_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER11_CNT __AT (0x40002214);



// -------------------------------  Field Item: TIMER11_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER11_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002214) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER11_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER11_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER11_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002214) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER11_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER11_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER11  ------------------------------------
// SVD Line: 15324

//  <view> TIMER11
//    <name> TIMER11 </name>
//    <item> SFDITEM_REG__TIMER11_CR </item>
//    <item> SFDITEM_REG__TIMER11_ADR </item>
//    <item> SFDITEM_REG__TIMER11_BDR </item>
//    <item> SFDITEM_REG__TIMER11_CAPDR </item>
//    <item> SFDITEM_REG__TIMER11_PREDR </item>
//    <item> SFDITEM_REG__TIMER11_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER12_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER12_CR __AT (0x40002300);



// ------------------------------  Field Item: TIMER12_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002300) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER12_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002300) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER12_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002300) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER12_CR >> 12) & 0x3), ((TIMER12_CR = (TIMER12_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER12_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002300) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER12_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002300) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER12_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002300) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER12_CR >> 6) & 0x3), ((TIMER12_CR = (TIMER12_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER12_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002300) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER12_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002300) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER12_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002300) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER12_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002300) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER12_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002300) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER12_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER12_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002300) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER12_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER12_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER12_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002300) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER12_CR >> 0) & 0xFFFFFFFF), ((TIMER12_CR = (TIMER12_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER12_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER12_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER12_ADR __AT (0x40002304);



// ------------------------------  Field Item: TIMER12_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER12_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002304) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER12_ADR >> 0) & 0xFFFF), ((TIMER12_ADR = (TIMER12_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER12_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER12_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002304) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER12_ADR >> 0) & 0xFFFFFFFF), ((TIMER12_ADR = (TIMER12_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER12_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER12_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER12_BDR __AT (0x40002308);



// ------------------------------  Field Item: TIMER12_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER12_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002308) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER12_BDR >> 0) & 0xFFFF), ((TIMER12_BDR = (TIMER12_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER12_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER12_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002308) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER12_BDR >> 0) & 0xFFFFFFFF), ((TIMER12_BDR = (TIMER12_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER12_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER12_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER12_CAPDR __AT (0x4000230C);



// -----------------------------  Field Item: TIMER12_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER12_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000230C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER12_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER12_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER12_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000230C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER12_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER12_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER12_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER12_PREDR __AT (0x40002310);



// -----------------------------  Field Item: TIMER12_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER12_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002310) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER12_PREDR >> 0) & 0xFFF), ((TIMER12_PREDR = (TIMER12_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER12_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER12_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002310) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER12_PREDR >> 0) & 0xFFFFFFFF), ((TIMER12_PREDR = (TIMER12_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER12_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER12_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER12_CNT __AT (0x40002314);



// -------------------------------  Field Item: TIMER12_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER12_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002314) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER12_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER12_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER12_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002314) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER12_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER12_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER12  ------------------------------------
// SVD Line: 15343

//  <view> TIMER12
//    <name> TIMER12 </name>
//    <item> SFDITEM_REG__TIMER12_CR </item>
//    <item> SFDITEM_REG__TIMER12_ADR </item>
//    <item> SFDITEM_REG__TIMER12_BDR </item>
//    <item> SFDITEM_REG__TIMER12_CAPDR </item>
//    <item> SFDITEM_REG__TIMER12_PREDR </item>
//    <item> SFDITEM_REG__TIMER12_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER13_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER13_CR __AT (0x40002700);



// ------------------------------  Field Item: TIMER13_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002700) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER13_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002700) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER13_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002700) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER13_CR >> 12) & 0x3), ((TIMER13_CR = (TIMER13_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER13_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002700) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER13_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002700) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER13_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002700) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER13_CR >> 6) & 0x3), ((TIMER13_CR = (TIMER13_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER13_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002700) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER13_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002700) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER13_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002700) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER13_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002700) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER13_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002700) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER13_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER13_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002700) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER13_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER13_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER13_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002700) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER13_CR >> 0) & 0xFFFFFFFF), ((TIMER13_CR = (TIMER13_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER13_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER13_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER13_ADR __AT (0x40002704);



// ------------------------------  Field Item: TIMER13_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER13_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002704) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER13_ADR >> 0) & 0xFFFF), ((TIMER13_ADR = (TIMER13_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER13_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER13_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002704) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER13_ADR >> 0) & 0xFFFFFFFF), ((TIMER13_ADR = (TIMER13_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER13_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER13_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER13_BDR __AT (0x40002708);



// ------------------------------  Field Item: TIMER13_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER13_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002708) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER13_BDR >> 0) & 0xFFFF), ((TIMER13_BDR = (TIMER13_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER13_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER13_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002708) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER13_BDR >> 0) & 0xFFFFFFFF), ((TIMER13_BDR = (TIMER13_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER13_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER13_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER13_CAPDR __AT (0x4000270C);



// -----------------------------  Field Item: TIMER13_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER13_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000270C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER13_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER13_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER13_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000270C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER13_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER13_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER13_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER13_PREDR __AT (0x40002710);



// -----------------------------  Field Item: TIMER13_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER13_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002710) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER13_PREDR >> 0) & 0xFFF), ((TIMER13_PREDR = (TIMER13_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER13_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER13_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002710) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER13_PREDR >> 0) & 0xFFFFFFFF), ((TIMER13_PREDR = (TIMER13_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER13_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER13_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER13_CNT __AT (0x40002714);



// -------------------------------  Field Item: TIMER13_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER13_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002714) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER13_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER13_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER13_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002714) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER13_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER13_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER13  ------------------------------------
// SVD Line: 15362

//  <view> TIMER13
//    <name> TIMER13 </name>
//    <item> SFDITEM_REG__TIMER13_CR </item>
//    <item> SFDITEM_REG__TIMER13_ADR </item>
//    <item> SFDITEM_REG__TIMER13_BDR </item>
//    <item> SFDITEM_REG__TIMER13_CAPDR </item>
//    <item> SFDITEM_REG__TIMER13_PREDR </item>
//    <item> SFDITEM_REG__TIMER13_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER14_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER14_CR __AT (0x40002800);



// ------------------------------  Field Item: TIMER14_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002800) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER14_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002800) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER14_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002800) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER14_CR >> 12) & 0x3), ((TIMER14_CR = (TIMER14_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER14_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002800) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER14_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002800) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER14_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002800) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER14_CR >> 6) & 0x3), ((TIMER14_CR = (TIMER14_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER14_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002800) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER14_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002800) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER14_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002800) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER14_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002800) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER14_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002800) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER14_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER14_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002800) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER14_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER14_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER14_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002800) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER14_CR >> 0) & 0xFFFFFFFF), ((TIMER14_CR = (TIMER14_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER14_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER14_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER14_ADR __AT (0x40002804);



// ------------------------------  Field Item: TIMER14_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER14_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002804) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER14_ADR >> 0) & 0xFFFF), ((TIMER14_ADR = (TIMER14_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER14_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER14_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002804) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER14_ADR >> 0) & 0xFFFFFFFF), ((TIMER14_ADR = (TIMER14_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER14_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER14_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER14_BDR __AT (0x40002808);



// ------------------------------  Field Item: TIMER14_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER14_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002808) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER14_BDR >> 0) & 0xFFFF), ((TIMER14_BDR = (TIMER14_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER14_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER14_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002808) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER14_BDR >> 0) & 0xFFFFFFFF), ((TIMER14_BDR = (TIMER14_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER14_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER14_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER14_CAPDR __AT (0x4000280C);



// -----------------------------  Field Item: TIMER14_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER14_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000280C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER14_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER14_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER14_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000280C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER14_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER14_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER14_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER14_PREDR __AT (0x40002810);



// -----------------------------  Field Item: TIMER14_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER14_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002810) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER14_PREDR >> 0) & 0xFFF), ((TIMER14_PREDR = (TIMER14_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER14_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER14_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002810) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER14_PREDR >> 0) & 0xFFFFFFFF), ((TIMER14_PREDR = (TIMER14_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER14_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER14_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER14_CNT __AT (0x40002814);



// -------------------------------  Field Item: TIMER14_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER14_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002814) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER14_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER14_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER14_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002814) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER14_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER14_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER14  ------------------------------------
// SVD Line: 15381

//  <view> TIMER14
//    <name> TIMER14 </name>
//    <item> SFDITEM_REG__TIMER14_CR </item>
//    <item> SFDITEM_REG__TIMER14_ADR </item>
//    <item> SFDITEM_REG__TIMER14_BDR </item>
//    <item> SFDITEM_REG__TIMER14_CAPDR </item>
//    <item> SFDITEM_REG__TIMER14_PREDR </item>
//    <item> SFDITEM_REG__TIMER14_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER15_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER15_CR __AT (0x40002900);



// ------------------------------  Field Item: TIMER15_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002900) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER15_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002900) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER15_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002900) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER15_CR >> 12) & 0x3), ((TIMER15_CR = (TIMER15_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER15_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002900) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER15_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002900) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER15_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002900) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER15_CR >> 6) & 0x3), ((TIMER15_CR = (TIMER15_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER15_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002900) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER15_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002900) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER15_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002900) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER15_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002900) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER15_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002900) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER15_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER15_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002900) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER15_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER15_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER15_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002900) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER15_CR >> 0) & 0xFFFFFFFF), ((TIMER15_CR = (TIMER15_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER15_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER15_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER15_ADR __AT (0x40002904);



// ------------------------------  Field Item: TIMER15_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER15_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002904) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER15_ADR >> 0) & 0xFFFF), ((TIMER15_ADR = (TIMER15_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER15_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER15_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002904) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER15_ADR >> 0) & 0xFFFFFFFF), ((TIMER15_ADR = (TIMER15_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER15_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER15_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER15_BDR __AT (0x40002908);



// ------------------------------  Field Item: TIMER15_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER15_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002908) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER15_BDR >> 0) & 0xFFFF), ((TIMER15_BDR = (TIMER15_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER15_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER15_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002908) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER15_BDR >> 0) & 0xFFFFFFFF), ((TIMER15_BDR = (TIMER15_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER15_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER15_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER15_CAPDR __AT (0x4000290C);



// -----------------------------  Field Item: TIMER15_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER15_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000290C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER15_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER15_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER15_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000290C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER15_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER15_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER15_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER15_PREDR __AT (0x40002910);



// -----------------------------  Field Item: TIMER15_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER15_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002910) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER15_PREDR >> 0) & 0xFFF), ((TIMER15_PREDR = (TIMER15_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER15_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER15_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002910) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER15_PREDR >> 0) & 0xFFFFFFFF), ((TIMER15_PREDR = (TIMER15_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER15_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER15_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER15_CNT __AT (0x40002914);



// -------------------------------  Field Item: TIMER15_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER15_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002914) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER15_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER15_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER15_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002914) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER15_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER15_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER15  ------------------------------------
// SVD Line: 15400

//  <view> TIMER15
//    <name> TIMER15 </name>
//    <item> SFDITEM_REG__TIMER15_CR </item>
//    <item> SFDITEM_REG__TIMER15_ADR </item>
//    <item> SFDITEM_REG__TIMER15_BDR </item>
//    <item> SFDITEM_REG__TIMER15_CAPDR </item>
//    <item> SFDITEM_REG__TIMER15_PREDR </item>
//    <item> SFDITEM_REG__TIMER15_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER16_CR  -------------------------------
// SVD Line: 15135

unsigned int TIMER16_CR __AT (0x40002A00);



// ------------------------------  Field Item: TIMER16_CR_T1nEN  ----------------------------------
// SVD Line: 15144

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nEN
//    <name> T1nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002A00) TIMER1n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.15..15> T1nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER16_CR_T1nCLK  ---------------------------------
// SVD Line: 15150

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nCLK
//    <name> T1nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002A00) TIMER1n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.14..14> T1nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER16_CR_T1nMS  ----------------------------------
// SVD Line: 15156

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nMS
//    <name> T1nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002A00) TIMER1n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER16_CR >> 12) & 0x3), ((TIMER16_CR = (TIMER16_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER16_CR_T1nECE  ---------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nECE
//    <name> T1nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002A00) TIMER1n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.11..11> T1nECE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER16_CR_T1nOPOL  ---------------------------------
// SVD Line: 15168

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nOPOL
//    <name> T1nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002A00) TIMER1n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.8..8> T1nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER16_CR_T1nCPOL  ---------------------------------
// SVD Line: 15174

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nCPOL
//    <name> T1nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002A00) TIMER1n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER16_CR >> 6) & 0x3), ((TIMER16_CR = (TIMER16_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER16_CR_T1nMIEN  ---------------------------------
// SVD Line: 15180

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nMIEN
//    <name> T1nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002A00) TIMER1n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.5..5> T1nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER16_CR_T1nCIEN  ---------------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nCIEN
//    <name> T1nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002A00) TIMER1n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.4..4> T1nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER16_CR_T1nMIFLAG  --------------------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nMIFLAG
//    <name> T1nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002A00) TIMER1n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.3..3> T1nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER16_CR_T1nCIFLAG  --------------------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nCIFLAG
//    <name> T1nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002A00) TIMER1n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.2..2> T1nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER16_CR_T1nPAU  ---------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nPAU
//    <name> T1nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002A00) TIMER1n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.1..1> T1nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER16_CR_T1nCLR  ---------------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__TIMER16_CR_T1nCLR
//    <name> T1nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002A00) TIMER1n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER16_CR ) </loc>
//      <o.0..0> T1nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER16_CR  -----------------------------------
// SVD Line: 15135

//  <rtree> SFDITEM_REG__TIMER16_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002A00) TIMER1n Control Register </i>
//    <loc> ( (unsigned int)((TIMER16_CR >> 0) & 0xFFFFFFFF), ((TIMER16_CR = (TIMER16_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nEN </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nCLK </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nMS </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nECE </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nPAU </item>
//    <item> SFDITEM_FIELD__TIMER16_CR_T1nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER16_ADR  -------------------------------
// SVD Line: 15218

unsigned int TIMER16_ADR __AT (0x40002A04);



// ------------------------------  Field Item: TIMER16_ADR_ADATA  ---------------------------------
// SVD Line: 15227

//  <item> SFDITEM_FIELD__TIMER16_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002A04) TIMER1n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER16_ADR >> 0) & 0xFFFF), ((TIMER16_ADR = (TIMER16_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER16_ADR  ----------------------------------
// SVD Line: 15218

//  <rtree> SFDITEM_REG__TIMER16_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002A04) TIMER1n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER16_ADR >> 0) & 0xFFFFFFFF), ((TIMER16_ADR = (TIMER16_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER16_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER16_BDR  -------------------------------
// SVD Line: 15235

unsigned int TIMER16_BDR __AT (0x40002A08);



// ------------------------------  Field Item: TIMER16_BDR_BDATA  ---------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__TIMER16_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002A08) TIMER1n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER16_BDR >> 0) & 0xFFFF), ((TIMER16_BDR = (TIMER16_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER16_BDR  ----------------------------------
// SVD Line: 15235

//  <rtree> SFDITEM_REG__TIMER16_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002A08) TIMER1n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER16_BDR >> 0) & 0xFFFFFFFF), ((TIMER16_BDR = (TIMER16_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER16_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER16_CAPDR  ------------------------------
// SVD Line: 15252

unsigned int TIMER16_CAPDR __AT (0x40002A0C);



// -----------------------------  Field Item: TIMER16_CAPDR_CAPD  ---------------------------------
// SVD Line: 15261

//  <item> SFDITEM_FIELD__TIMER16_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002A0C) TIMER1n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER16_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER16_CAPDR  ---------------------------------
// SVD Line: 15252

//  <rtree> SFDITEM_REG__TIMER16_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002A0C) TIMER1n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER16_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER16_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER16_PREDR  ------------------------------
// SVD Line: 15269

unsigned int TIMER16_PREDR __AT (0x40002A10);



// -----------------------------  Field Item: TIMER16_PREDR_PRED  ---------------------------------
// SVD Line: 15278

//  <item> SFDITEM_FIELD__TIMER16_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002A10) TIMER1n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER16_PREDR >> 0) & 0xFFF), ((TIMER16_PREDR = (TIMER16_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER16_PREDR  ---------------------------------
// SVD Line: 15269

//  <rtree> SFDITEM_REG__TIMER16_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002A10) TIMER1n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER16_PREDR >> 0) & 0xFFFFFFFF), ((TIMER16_PREDR = (TIMER16_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER16_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER16_CNT  -------------------------------
// SVD Line: 15286

unsigned int TIMER16_CNT __AT (0x40002A14);



// -------------------------------  Field Item: TIMER16_CNT_CNT  ----------------------------------
// SVD Line: 15295

//  <item> SFDITEM_FIELD__TIMER16_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002A14) TIMER1n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER16_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER16_CNT  ----------------------------------
// SVD Line: 15286

//  <rtree> SFDITEM_REG__TIMER16_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002A14) TIMER1n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER16_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER16_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER16  ------------------------------------
// SVD Line: 15419

//  <view> TIMER16
//    <name> TIMER16 </name>
//    <item> SFDITEM_REG__TIMER16_CR </item>
//    <item> SFDITEM_REG__TIMER16_ADR </item>
//    <item> SFDITEM_REG__TIMER16_BDR </item>
//    <item> SFDITEM_REG__TIMER16_CAPDR </item>
//    <item> SFDITEM_REG__TIMER16_PREDR </item>
//    <item> SFDITEM_REG__TIMER16_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER2n_CR  -------------------------------
// SVD Line: 15452

unsigned int TIMER2n_CR __AT (0x52000000);



// ------------------------------  Field Item: TIMER2n_CR_T2nEN  ----------------------------------
// SVD Line: 15461

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nEN
//    <name> T2nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x52000000) TIMER2n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.15..15> T2nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER2n_CR_T2nCLK  ---------------------------------
// SVD Line: 15467

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nCLK
//    <name> T2nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x52000000) TIMER2n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.14..14> T2nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER2n_CR_T2nMS  ----------------------------------
// SVD Line: 15473

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nMS
//    <name> T2nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x52000000) TIMER2n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2n_CR >> 12) & 0x3), ((TIMER2n_CR = (TIMER2n_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER2n_CR_T2nECE  ---------------------------------
// SVD Line: 15479

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nECE
//    <name> T2nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x52000000) TIMER2n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.11..11> T2nECE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER2n_CR_CAPSEL  ---------------------------------
// SVD Line: 15485

//  <item> SFDITEM_FIELD__TIMER2n_CR_CAPSEL
//    <name> CAPSEL </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x52000000) TIMER2n Capture Signal Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2n_CR >> 9) & 0x3), ((TIMER2n_CR = (TIMER2n_CR & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER2n_CR_T2nOPOL  ---------------------------------
// SVD Line: 15491

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nOPOL
//    <name> T2nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x52000000) TIMER2n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.8..8> T2nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER2n_CR_T2nCPOL  ---------------------------------
// SVD Line: 15497

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nCPOL
//    <name> T2nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x52000000) TIMER2n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2n_CR >> 6) & 0x3), ((TIMER2n_CR = (TIMER2n_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER2n_CR_T2nMIEN  ---------------------------------
// SVD Line: 15503

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nMIEN
//    <name> T2nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x52000000) TIMER2n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.5..5> T2nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER2n_CR_T2nCIEN  ---------------------------------
// SVD Line: 15509

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nCIEN
//    <name> T2nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x52000000) TIMER2n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.4..4> T2nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2n_CR_T2nMIFLAG  --------------------------------
// SVD Line: 15515

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nMIFLAG
//    <name> T2nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x52000000) TIMER2n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.3..3> T2nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2n_CR_T2nCIFLAG  --------------------------------
// SVD Line: 15521

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nCIFLAG
//    <name> T2nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x52000000) TIMER2n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.2..2> T2nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER2n_CR_T2nPAU  ---------------------------------
// SVD Line: 15527

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nPAU
//    <name> T2nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x52000000) TIMER2n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.1..1> T2nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER2n_CR_T2nCLR  ---------------------------------
// SVD Line: 15533

//  <item> SFDITEM_FIELD__TIMER2n_CR_T2nCLR
//    <name> T2nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x52000000) TIMER2n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2n_CR ) </loc>
//      <o.0..0> T2nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2n_CR  -----------------------------------
// SVD Line: 15452

//  <rtree> SFDITEM_REG__TIMER2n_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000000) TIMER2n Control Register </i>
//    <loc> ( (unsigned int)((TIMER2n_CR >> 0) & 0xFFFFFFFF), ((TIMER2n_CR = (TIMER2n_CR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nEN </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nCLK </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nMS </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nECE </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_CAPSEL </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nPAU </item>
//    <item> SFDITEM_FIELD__TIMER2n_CR_T2nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2n_ADR  -------------------------------
// SVD Line: 15541

unsigned int TIMER2n_ADR __AT (0x52000004);



// ------------------------------  Field Item: TIMER2n_ADR_ADATA  ---------------------------------
// SVD Line: 15550

//  <item> SFDITEM_FIELD__TIMER2n_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000004) TIMER2n A Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2n_ADR >> 0) & 0xFFFFFFFF), ((TIMER2n_ADR = (TIMER2n_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2n_ADR  ----------------------------------
// SVD Line: 15541

//  <rtree> SFDITEM_REG__TIMER2n_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000004) TIMER2n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER2n_ADR >> 0) & 0xFFFFFFFF), ((TIMER2n_ADR = (TIMER2n_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2n_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2n_BDR  -------------------------------
// SVD Line: 15558

unsigned int TIMER2n_BDR __AT (0x52000008);



// ------------------------------  Field Item: TIMER2n_BDR_BDATA  ---------------------------------
// SVD Line: 15567

//  <item> SFDITEM_FIELD__TIMER2n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000008) TIMER2n B Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2n_BDR >> 0) & 0xFFFFFFFF), ((TIMER2n_BDR = (TIMER2n_BDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2n_BDR  ----------------------------------
// SVD Line: 15558

//  <rtree> SFDITEM_REG__TIMER2n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000008) TIMER2n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER2n_BDR >> 0) & 0xFFFFFFFF), ((TIMER2n_BDR = (TIMER2n_BDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2n_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2n_CAPDR  ------------------------------
// SVD Line: 15575

unsigned int TIMER2n_CAPDR __AT (0x5200000C);



// -----------------------------  Field Item: TIMER2n_CAPDR_CAPD  ---------------------------------
// SVD Line: 15584

//  <item> SFDITEM_FIELD__TIMER2n_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5200000C) TIMER2n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2n_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER2n_CAPDR  ---------------------------------
// SVD Line: 15575

//  <rtree> SFDITEM_REG__TIMER2n_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5200000C) TIMER2n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER2n_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER2n_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2n_PREDR  ------------------------------
// SVD Line: 15592

unsigned int TIMER2n_PREDR __AT (0x52000010);



// -----------------------------  Field Item: TIMER2n_PREDR_PRED  ---------------------------------
// SVD Line: 15601

//  <item> SFDITEM_FIELD__TIMER2n_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x52000010) TIMER2n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER2n_PREDR >> 0) & 0xFFF), ((TIMER2n_PREDR = (TIMER2n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER2n_PREDR  ---------------------------------
// SVD Line: 15592

//  <rtree> SFDITEM_REG__TIMER2n_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000010) TIMER2n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER2n_PREDR >> 0) & 0xFFFFFFFF), ((TIMER2n_PREDR = (TIMER2n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2n_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2n_CNT  -------------------------------
// SVD Line: 15609

unsigned int TIMER2n_CNT __AT (0x52000014);



// -------------------------------  Field Item: TIMER2n_CNT_CNT  ----------------------------------
// SVD Line: 15618

//  <item> SFDITEM_FIELD__TIMER2n_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x52000014) TIMER2n Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2n_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2n_CNT  ----------------------------------
// SVD Line: 15609

//  <rtree> SFDITEM_REG__TIMER2n_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x52000014) TIMER2n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER2n_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER2n_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER2n  ------------------------------------
// SVD Line: 15438

//  <view> TIMER2n
//    <name> TIMER2n </name>
//    <item> SFDITEM_REG__TIMER2n_CR </item>
//    <item> SFDITEM_REG__TIMER2n_ADR </item>
//    <item> SFDITEM_REG__TIMER2n_BDR </item>
//    <item> SFDITEM_REG__TIMER2n_CAPDR </item>
//    <item> SFDITEM_REG__TIMER2n_PREDR </item>
//    <item> SFDITEM_REG__TIMER2n_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER20_CR  -------------------------------
// SVD Line: 15452

unsigned int TIMER20_CR __AT (0x40002500);



// ------------------------------  Field Item: TIMER20_CR_T2nEN  ----------------------------------
// SVD Line: 15461

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nEN
//    <name> T2nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002500) TIMER2n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.15..15> T2nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER20_CR_T2nCLK  ---------------------------------
// SVD Line: 15467

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nCLK
//    <name> T2nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002500) TIMER2n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.14..14> T2nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER20_CR_T2nMS  ----------------------------------
// SVD Line: 15473

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nMS
//    <name> T2nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002500) TIMER2n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER20_CR >> 12) & 0x3), ((TIMER20_CR = (TIMER20_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER20_CR_T2nECE  ---------------------------------
// SVD Line: 15479

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nECE
//    <name> T2nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002500) TIMER2n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.11..11> T2nECE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER20_CR_CAPSEL  ---------------------------------
// SVD Line: 15485

//  <item> SFDITEM_FIELD__TIMER20_CR_CAPSEL
//    <name> CAPSEL </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40002500) TIMER2n Capture Signal Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER20_CR >> 9) & 0x3), ((TIMER20_CR = (TIMER20_CR & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER20_CR_T2nOPOL  ---------------------------------
// SVD Line: 15491

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nOPOL
//    <name> T2nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002500) TIMER2n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.8..8> T2nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER20_CR_T2nCPOL  ---------------------------------
// SVD Line: 15497

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nCPOL
//    <name> T2nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002500) TIMER2n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER20_CR >> 6) & 0x3), ((TIMER20_CR = (TIMER20_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER20_CR_T2nMIEN  ---------------------------------
// SVD Line: 15503

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nMIEN
//    <name> T2nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002500) TIMER2n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.5..5> T2nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER20_CR_T2nCIEN  ---------------------------------
// SVD Line: 15509

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nCIEN
//    <name> T2nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002500) TIMER2n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.4..4> T2nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER20_CR_T2nMIFLAG  --------------------------------
// SVD Line: 15515

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nMIFLAG
//    <name> T2nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002500) TIMER2n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.3..3> T2nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER20_CR_T2nCIFLAG  --------------------------------
// SVD Line: 15521

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nCIFLAG
//    <name> T2nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002500) TIMER2n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.2..2> T2nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER20_CR_T2nPAU  ---------------------------------
// SVD Line: 15527

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nPAU
//    <name> T2nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002500) TIMER2n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.1..1> T2nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER20_CR_T2nCLR  ---------------------------------
// SVD Line: 15533

//  <item> SFDITEM_FIELD__TIMER20_CR_T2nCLR
//    <name> T2nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002500) TIMER2n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_CR ) </loc>
//      <o.0..0> T2nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER20_CR  -----------------------------------
// SVD Line: 15452

//  <rtree> SFDITEM_REG__TIMER20_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002500) TIMER2n Control Register </i>
//    <loc> ( (unsigned int)((TIMER20_CR >> 0) & 0xFFFFFFFF), ((TIMER20_CR = (TIMER20_CR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nEN </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nCLK </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nMS </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nECE </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_CAPSEL </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nPAU </item>
//    <item> SFDITEM_FIELD__TIMER20_CR_T2nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER20_ADR  -------------------------------
// SVD Line: 15541

unsigned int TIMER20_ADR __AT (0x40002504);



// ------------------------------  Field Item: TIMER20_ADR_ADATA  ---------------------------------
// SVD Line: 15550

//  <item> SFDITEM_FIELD__TIMER20_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002504) TIMER2n A Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER20_ADR >> 0) & 0xFFFFFFFF), ((TIMER20_ADR = (TIMER20_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER20_ADR  ----------------------------------
// SVD Line: 15541

//  <rtree> SFDITEM_REG__TIMER20_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002504) TIMER2n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER20_ADR >> 0) & 0xFFFFFFFF), ((TIMER20_ADR = (TIMER20_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER20_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER20_BDR  -------------------------------
// SVD Line: 15558

unsigned int TIMER20_BDR __AT (0x40002508);



// ------------------------------  Field Item: TIMER20_BDR_BDATA  ---------------------------------
// SVD Line: 15567

//  <item> SFDITEM_FIELD__TIMER20_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002508) TIMER2n B Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER20_BDR >> 0) & 0xFFFFFFFF), ((TIMER20_BDR = (TIMER20_BDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER20_BDR  ----------------------------------
// SVD Line: 15558

//  <rtree> SFDITEM_REG__TIMER20_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002508) TIMER2n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER20_BDR >> 0) & 0xFFFFFFFF), ((TIMER20_BDR = (TIMER20_BDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER20_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER20_CAPDR  ------------------------------
// SVD Line: 15575

unsigned int TIMER20_CAPDR __AT (0x4000250C);



// -----------------------------  Field Item: TIMER20_CAPDR_CAPD  ---------------------------------
// SVD Line: 15584

//  <item> SFDITEM_FIELD__TIMER20_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000250C) TIMER2n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER20_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER20_CAPDR  ---------------------------------
// SVD Line: 15575

//  <rtree> SFDITEM_REG__TIMER20_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000250C) TIMER2n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER20_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER20_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER20_PREDR  ------------------------------
// SVD Line: 15592

unsigned int TIMER20_PREDR __AT (0x40002510);



// -----------------------------  Field Item: TIMER20_PREDR_PRED  ---------------------------------
// SVD Line: 15601

//  <item> SFDITEM_FIELD__TIMER20_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002510) TIMER2n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER20_PREDR >> 0) & 0xFFF), ((TIMER20_PREDR = (TIMER20_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER20_PREDR  ---------------------------------
// SVD Line: 15592

//  <rtree> SFDITEM_REG__TIMER20_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002510) TIMER2n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER20_PREDR >> 0) & 0xFFFFFFFF), ((TIMER20_PREDR = (TIMER20_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER20_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER20_CNT  -------------------------------
// SVD Line: 15609

unsigned int TIMER20_CNT __AT (0x40002514);



// -------------------------------  Field Item: TIMER20_CNT_CNT  ----------------------------------
// SVD Line: 15618

//  <item> SFDITEM_FIELD__TIMER20_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002514) TIMER2n Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER20_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER20_CNT  ----------------------------------
// SVD Line: 15609

//  <rtree> SFDITEM_REG__TIMER20_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002514) TIMER2n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER20_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER20_CNT_CNT </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIMER20_TIMER20_CR  ---------------------------
// SVD Line: 15647

unsigned int TIMER20_TIMER20_CR __AT (0x40002500);



// --------------------------  Field Item: TIMER20_TIMER20_CR_T2nEN  ------------------------------
// SVD Line: 15657

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nEN
//    <name> T2nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002500) TIMER2n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.15..15> T2nEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER20_TIMER20_CR_T2nCLK  -----------------------------
// SVD Line: 15663

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCLK
//    <name> T2nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002500) TIMER2n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.14..14> T2nCLK
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER20_TIMER20_CR_T2nMS  ------------------------------
// SVD Line: 15669

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nMS
//    <name> T2nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002500) TIMER2n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER20_TIMER20_CR >> 12) & 0x3), ((TIMER20_TIMER20_CR = (TIMER20_TIMER20_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIMER20_TIMER20_CR_T2nECE  -----------------------------
// SVD Line: 15675

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nECE
//    <name> T2nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002500) TIMER2n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.11..11> T2nECE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER20_TIMER20_CR_CAPSEL  -----------------------------
// SVD Line: 15681

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_CAPSEL
//    <name> CAPSEL </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40002500) TIMER2n Capture Signal Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER20_TIMER20_CR >> 9) & 0x3), ((TIMER20_TIMER20_CR = (TIMER20_TIMER20_CR & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: TIMER20_TIMER20_CR_T2nOPOL  -----------------------------
// SVD Line: 15687

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nOPOL
//    <name> T2nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002500) TIMER2n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.8..8> T2nOPOL
//    </check>
//  </item>
//  


// -------------------------  Field Item: TIMER20_TIMER20_CR_T2nCPOL  -----------------------------
// SVD Line: 15693

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCPOL
//    <name> T2nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002500) TIMER2n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER20_TIMER20_CR >> 6) & 0x3), ((TIMER20_TIMER20_CR = (TIMER20_TIMER20_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: TIMER20_TIMER20_CR_T2nMIEN  -----------------------------
// SVD Line: 15699

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nMIEN
//    <name> T2nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002500) TIMER2n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.5..5> T2nMIEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: TIMER20_TIMER20_CR_T2nCIEN  -----------------------------
// SVD Line: 15705

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCIEN
//    <name> T2nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002500) TIMER2n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.4..4> T2nCIEN
//    </check>
//  </item>
//  


// ------------------------  Field Item: TIMER20_TIMER20_CR_T2nMIFLAG  ----------------------------
// SVD Line: 15711

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nMIFLAG
//    <name> T2nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002500) TIMER2n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.3..3> T2nMIFLAG
//    </check>
//  </item>
//  


// ------------------------  Field Item: TIMER20_TIMER20_CR_T2nCIFLAG  ----------------------------
// SVD Line: 15717

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCIFLAG
//    <name> T2nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002500) TIMER2n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.2..2> T2nCIFLAG
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER20_TIMER20_CR_T2nPAU  -----------------------------
// SVD Line: 15723

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nPAU
//    <name> T2nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002500) TIMER2n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.1..1> T2nPAU
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER20_TIMER20_CR_T2nCLR  -----------------------------
// SVD Line: 15729

//  <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCLR
//    <name> T2nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002500) TIMER2n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER20_TIMER20_CR ) </loc>
//      <o.0..0> T2nCLR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: TIMER20_TIMER20_CR  -------------------------------
// SVD Line: 15647

//  <rtree> SFDITEM_REG__TIMER20_TIMER20_CR
//    <name> TIMER20_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002500) TIMER2n Control Register </i>
//    <loc> ( (unsigned int)((TIMER20_TIMER20_CR >> 0) & 0xFFFFFFFF), ((TIMER20_TIMER20_CR = (TIMER20_TIMER20_CR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nEN </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCLK </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nMS </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nECE </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_CAPSEL </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nPAU </item>
//    <item> SFDITEM_FIELD__TIMER20_TIMER20_CR_T2nCLR </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER20  ------------------------------------
// SVD Line: 15628

//  <view> TIMER20
//    <name> TIMER20 </name>
//    <item> SFDITEM_REG__TIMER20_CR </item>
//    <item> SFDITEM_REG__TIMER20_ADR </item>
//    <item> SFDITEM_REG__TIMER20_BDR </item>
//    <item> SFDITEM_REG__TIMER20_CAPDR </item>
//    <item> SFDITEM_REG__TIMER20_PREDR </item>
//    <item> SFDITEM_REG__TIMER20_CNT </item>
//    <item> SFDITEM_REG__TIMER20_TIMER20_CR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER21_CR  -------------------------------
// SVD Line: 15452

unsigned int TIMER21_CR __AT (0x40002600);



// ------------------------------  Field Item: TIMER21_CR_T2nEN  ----------------------------------
// SVD Line: 15461

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nEN
//    <name> T2nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002600) TIMER2n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.15..15> T2nEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER21_CR_T2nCLK  ---------------------------------
// SVD Line: 15467

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nCLK
//    <name> T2nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002600) TIMER2n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.14..14> T2nCLK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER21_CR_T2nMS  ----------------------------------
// SVD Line: 15473

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nMS
//    <name> T2nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002600) TIMER2n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER21_CR >> 12) & 0x3), ((TIMER21_CR = (TIMER21_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIMER21_CR_T2nECE  ---------------------------------
// SVD Line: 15479

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nECE
//    <name> T2nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002600) TIMER2n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.11..11> T2nECE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER21_CR_CAPSEL  ---------------------------------
// SVD Line: 15485

//  <item> SFDITEM_FIELD__TIMER21_CR_CAPSEL
//    <name> CAPSEL </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40002600) TIMER2n Capture Signal Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER21_CR >> 9) & 0x3), ((TIMER21_CR = (TIMER21_CR & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER21_CR_T2nOPOL  ---------------------------------
// SVD Line: 15491

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nOPOL
//    <name> T2nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002600) TIMER2n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.8..8> T2nOPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER21_CR_T2nCPOL  ---------------------------------
// SVD Line: 15497

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nCPOL
//    <name> T2nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002600) TIMER2n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER21_CR >> 6) & 0x3), ((TIMER21_CR = (TIMER21_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER21_CR_T2nMIEN  ---------------------------------
// SVD Line: 15503

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nMIEN
//    <name> T2nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002600) TIMER2n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.5..5> T2nMIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIMER21_CR_T2nCIEN  ---------------------------------
// SVD Line: 15509

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nCIEN
//    <name> T2nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002600) TIMER2n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.4..4> T2nCIEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER21_CR_T2nMIFLAG  --------------------------------
// SVD Line: 15515

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nMIFLAG
//    <name> T2nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002600) TIMER2n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.3..3> T2nMIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER21_CR_T2nCIFLAG  --------------------------------
// SVD Line: 15521

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nCIFLAG
//    <name> T2nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002600) TIMER2n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.2..2> T2nCIFLAG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER21_CR_T2nPAU  ---------------------------------
// SVD Line: 15527

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nPAU
//    <name> T2nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002600) TIMER2n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.1..1> T2nPAU
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIMER21_CR_T2nCLR  ---------------------------------
// SVD Line: 15533

//  <item> SFDITEM_FIELD__TIMER21_CR_T2nCLR
//    <name> T2nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002600) TIMER2n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_CR ) </loc>
//      <o.0..0> T2nCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER21_CR  -----------------------------------
// SVD Line: 15452

//  <rtree> SFDITEM_REG__TIMER21_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002600) TIMER2n Control Register </i>
//    <loc> ( (unsigned int)((TIMER21_CR >> 0) & 0xFFFFFFFF), ((TIMER21_CR = (TIMER21_CR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nEN </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nCLK </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nMS </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nECE </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_CAPSEL </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nPAU </item>
//    <item> SFDITEM_FIELD__TIMER21_CR_T2nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER21_ADR  -------------------------------
// SVD Line: 15541

unsigned int TIMER21_ADR __AT (0x40002604);



// ------------------------------  Field Item: TIMER21_ADR_ADATA  ---------------------------------
// SVD Line: 15550

//  <item> SFDITEM_FIELD__TIMER21_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002604) TIMER2n A Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER21_ADR >> 0) & 0xFFFFFFFF), ((TIMER21_ADR = (TIMER21_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER21_ADR  ----------------------------------
// SVD Line: 15541

//  <rtree> SFDITEM_REG__TIMER21_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002604) TIMER2n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER21_ADR >> 0) & 0xFFFFFFFF), ((TIMER21_ADR = (TIMER21_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER21_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER21_BDR  -------------------------------
// SVD Line: 15558

unsigned int TIMER21_BDR __AT (0x40002608);



// ------------------------------  Field Item: TIMER21_BDR_BDATA  ---------------------------------
// SVD Line: 15567

//  <item> SFDITEM_FIELD__TIMER21_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002608) TIMER2n B Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER21_BDR >> 0) & 0xFFFFFFFF), ((TIMER21_BDR = (TIMER21_BDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER21_BDR  ----------------------------------
// SVD Line: 15558

//  <rtree> SFDITEM_REG__TIMER21_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002608) TIMER2n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER21_BDR >> 0) & 0xFFFFFFFF), ((TIMER21_BDR = (TIMER21_BDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER21_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER21_CAPDR  ------------------------------
// SVD Line: 15575

unsigned int TIMER21_CAPDR __AT (0x4000260C);



// -----------------------------  Field Item: TIMER21_CAPDR_CAPD  ---------------------------------
// SVD Line: 15584

//  <item> SFDITEM_FIELD__TIMER21_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000260C) TIMER2n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER21_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER21_CAPDR  ---------------------------------
// SVD Line: 15575

//  <rtree> SFDITEM_REG__TIMER21_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000260C) TIMER2n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER21_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER21_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER21_PREDR  ------------------------------
// SVD Line: 15592

unsigned int TIMER21_PREDR __AT (0x40002610);



// -----------------------------  Field Item: TIMER21_PREDR_PRED  ---------------------------------
// SVD Line: 15601

//  <item> SFDITEM_FIELD__TIMER21_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002610) TIMER2n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER21_PREDR >> 0) & 0xFFF), ((TIMER21_PREDR = (TIMER21_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER21_PREDR  ---------------------------------
// SVD Line: 15592

//  <rtree> SFDITEM_REG__TIMER21_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002610) TIMER2n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER21_PREDR >> 0) & 0xFFFFFFFF), ((TIMER21_PREDR = (TIMER21_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER21_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER21_CNT  -------------------------------
// SVD Line: 15609

unsigned int TIMER21_CNT __AT (0x40002614);



// -------------------------------  Field Item: TIMER21_CNT_CNT  ----------------------------------
// SVD Line: 15618

//  <item> SFDITEM_FIELD__TIMER21_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002614) TIMER2n Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER21_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER21_CNT  ----------------------------------
// SVD Line: 15609

//  <rtree> SFDITEM_REG__TIMER21_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002614) TIMER2n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER21_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER21_CNT_CNT </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIMER21_TIMER21_CR  ---------------------------
// SVD Line: 15758

unsigned int TIMER21_TIMER21_CR __AT (0x40002600);



// --------------------------  Field Item: TIMER21_TIMER21_CR_T2nEN  ------------------------------
// SVD Line: 15768

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nEN
//    <name> T2nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002600) TIMER2n Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.15..15> T2nEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER21_TIMER21_CR_T2nCLK  -----------------------------
// SVD Line: 15774

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCLK
//    <name> T2nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002600) TIMER2n Clock Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.14..14> T2nCLK
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER21_TIMER21_CR_T2nMS  ------------------------------
// SVD Line: 15780

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nMS
//    <name> T2nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002600) TIMER2n Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER21_TIMER21_CR >> 12) & 0x3), ((TIMER21_TIMER21_CR = (TIMER21_TIMER21_CR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIMER21_TIMER21_CR_T2nECE  -----------------------------
// SVD Line: 15786

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nECE
//    <name> T2nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002600) TIMER2n External Clock Edge Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.11..11> T2nECE
//    </check>
//  </item>
//  


// -------------------------  Field Item: TIMER21_TIMER21_CR_T2nOPOL  -----------------------------
// SVD Line: 15792

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nOPOL
//    <name> T2nOPOL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002600) TIMER2n Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.8..8> T2nOPOL
//    </check>
//  </item>
//  


// -------------------------  Field Item: TIMER21_TIMER21_CR_T2nCPOL  -----------------------------
// SVD Line: 15798

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCPOL
//    <name> T2nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002600) TIMER2n Capture Polarity Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER21_TIMER21_CR >> 6) & 0x3), ((TIMER21_TIMER21_CR = (TIMER21_TIMER21_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: TIMER21_TIMER21_CR_T2nMIEN  -----------------------------
// SVD Line: 15804

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nMIEN
//    <name> T2nMIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002600) TIMER2n Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.5..5> T2nMIEN
//    </check>
//  </item>
//  


// -------------------------  Field Item: TIMER21_TIMER21_CR_T2nCIEN  -----------------------------
// SVD Line: 15810

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCIEN
//    <name> T2nCIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002600) TIMER2n Capture Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.4..4> T2nCIEN
//    </check>
//  </item>
//  


// ------------------------  Field Item: TIMER21_TIMER21_CR_T2nMIFLAG  ----------------------------
// SVD Line: 15816

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nMIFLAG
//    <name> T2nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002600) TIMER2n Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.3..3> T2nMIFLAG
//    </check>
//  </item>
//  


// ------------------------  Field Item: TIMER21_TIMER21_CR_T2nCIFLAG  ----------------------------
// SVD Line: 15822

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCIFLAG
//    <name> T2nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002600) TIMER2n Capture Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.2..2> T2nCIFLAG
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER21_TIMER21_CR_T2nPAU  -----------------------------
// SVD Line: 15828

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nPAU
//    <name> T2nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002600) TIMER2n Counter Temporary Pause Control </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.1..1> T2nPAU
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER21_TIMER21_CR_T2nCLR  -----------------------------
// SVD Line: 15834

//  <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCLR
//    <name> T2nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002600) TIMER2n Counter and Prescaler Clear </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER21_TIMER21_CR ) </loc>
//      <o.0..0> T2nCLR
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: TIMER21_TIMER21_CR  -------------------------------
// SVD Line: 15758

//  <rtree> SFDITEM_REG__TIMER21_TIMER21_CR
//    <name> TIMER21_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002600) TIMER2n Control Register </i>
//    <loc> ( (unsigned int)((TIMER21_TIMER21_CR >> 0) & 0xFFFFFFFF), ((TIMER21_TIMER21_CR = (TIMER21_TIMER21_CR & ~(0xF9FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF9FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nEN </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCLK </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nMS </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nECE </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nPAU </item>
//    <item> SFDITEM_FIELD__TIMER21_TIMER21_CR_T2nCLR </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER21  ------------------------------------
// SVD Line: 15739

//  <view> TIMER21
//    <name> TIMER21 </name>
//    <item> SFDITEM_REG__TIMER21_CR </item>
//    <item> SFDITEM_REG__TIMER21_ADR </item>
//    <item> SFDITEM_REG__TIMER21_BDR </item>
//    <item> SFDITEM_REG__TIMER21_CAPDR </item>
//    <item> SFDITEM_REG__TIMER21_PREDR </item>
//    <item> SFDITEM_REG__TIMER21_CNT </item>
//    <item> SFDITEM_REG__TIMER21_TIMER21_CR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER3n_CR  -------------------------------
// SVD Line: 15858

unsigned int TIMER3n_CR __AT (0x53000000);



// ------------------------------  Field Item: TIMER3n_CR_T3nEN  ----------------------------------
// SVD Line: 15867

//  <item> SFDITEM_FIELD__TIMER3n_CR_T3nEN
//    <name> T3nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x53000000) \nTIMER3n Operation Enable\n0 : Disable = Disable TIMER3n Operation.\n1 : Enable = Enable TIMER3n Operation. (Counter Clear and Start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.15..15> T3nEN
//        <0=> 0: Disable = Disable TIMER3n Operation.
//        <1=> 1: Enable = Enable TIMER3n Operation. (Counter Clear and Start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_T3nCLK  ---------------------------------
// SVD Line: 15885

//  <item> SFDITEM_FIELD__TIMER3n_CR_T3nCLK
//    <name> T3nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x53000000) \nTIMER3n Clock Selection\n0 : IntPrescaledClock = Select an Internal Prescaler Clock.\n1 : ExtClock = Select an External Clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.14..14> T3nCLK
//        <0=> 0: IntPrescaledClock = Select an Internal Prescaler Clock.
//        <1=> 1: ExtClock = Select an External Clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_T3nMS  ----------------------------------
// SVD Line: 15903

//  <item> SFDITEM_FIELD__TIMER3n_CR_T3nMS
//    <name> T3nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x53000000) \nTIMER3n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All interrupts can occur)\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.13..12> T3nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All interrupts can occur)
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_T3nECE  ---------------------------------
// SVD Line: 15926

//  <item> SFDITEM_FIELD__TIMER3n_CR_T3nECE
//    <name> T3nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x53000000) \nTIMER3n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.11..11> T3nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_FORCA  ----------------------------------
// SVD Line: 15944

//  <item> SFDITEM_FIELD__TIMER3n_CR_FORCA
//    <name> FORCA </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x53000000) \nTIMER3n Output Mode Selection\n0 : AllChannelMode = 6-Channel mode. (The PWM3nxA/PWM3nxB pins are outputs according to the TIMER30_xDR registers, respectively.)\n1 : AChannelMode = Force A-Channel mode. (All PWM3nxA/PWM3nxB pins are outputs according only to the TIMER30_ADR register.) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.10..10> FORCA
//        <0=> 0: AllChannelMode = 6-Channel mode. (The PWM3nxA/PWM3nxB pins are outputs according to the TIMER30_xDR registers, respectively.)
//        <1=> 1: AChannelMode = Force A-Channel mode. (All PWM3nxA/PWM3nxB pins are outputs according only to the TIMER30_ADR register.)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_DLYEN  ----------------------------------
// SVD Line: 15962

//  <item> SFDITEM_FIELD__TIMER3n_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x53000000) \nDelay Time Insertion Enable\n0 : Disable = Disable delay time insertion to the PWM3nxA/PWM3nxB.\n1 : Enable = Enable delay time insertion to the PWM3nxA/PWM3nxB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable delay time insertion to the PWM3nxA/PWM3nxB.
//        <1=> 1: Enable = Enable delay time insertion to the PWM3nxA/PWM3nxB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_DLYPOS  ---------------------------------
// SVD Line: 15980

//  <item> SFDITEM_FIELD__TIMER3n_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x53000000) \nDelay Time Insertion Position\n0 : FrontABehindB = Insert in front of PWM3nxA and behind PWM3nxB pins.\n1 : BehindAFrontB = Insert behind PWM3nxA and in front of PWM3nxB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABehindB = Insert in front of PWM3nxA and behind PWM3nxB pins.
//        <1=> 1: BehindAFrontB = Insert behind PWM3nxA and in front of PWM3nxB pins.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_CR_T3nCPOL  ---------------------------------
// SVD Line: 15998

//  <item> SFDITEM_FIELD__TIMER3n_CR_T3nCPOL
//    <name> T3nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x53000000) \nTIMER3n Capture Polarity Selection\n0 : FallingEdge = Capture on falling edge.\n1 : RisingEdge = Capture on rising edge.\n2 : BothEdge = Capture on both falling and rising edge.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.7..6> T3nCPOL
//        <0=> 0: FallingEdge = Capture on falling edge.
//        <1=> 1: RisingEdge = Capture on rising edge.
//        <2=> 2: BothEdge = Capture on both falling and rising edge.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER3n_CR_UPDT  ----------------------------------
// SVD Line: 16021

//  <item> SFDITEM_FIELD__TIMER3n_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x53000000) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.5..4> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER3n_CR_PMOC  ----------------------------------
// SVD Line: 16044

//  <item> SFDITEM_FIELD__TIMER3n_CR_PMOC
//    <name> PMOC </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x53000000) \nPeriod Match Interrupt Occurrence Selection\n0 : Every1PeriodMatch = Once every 1 period match.\n1 : Every2PeriodMatch = Once every 2 period match.\n2 : Every3PeriodMatch = Once every 3 period match.\n3 : Every4PeriodMatch = Once every 4 period match.\n4 : Every5PeriodMatch = Once every 5 period match.\n5 : Every6PeriodMatch = Once every 6 period match.\n6 : Every7PeriodMatch = Once every 7 period match.\n7 : Every8PeriodMatch = Once every 8 period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.3..1> PMOC
//        <0=> 0: Every1PeriodMatch = Once every 1 period match.
//        <1=> 1: Every2PeriodMatch = Once every 2 period match.
//        <2=> 2: Every3PeriodMatch = Once every 3 period match.
//        <3=> 3: Every4PeriodMatch = Once every 4 period match.
//        <4=> 4: Every5PeriodMatch = Once every 5 period match.
//        <5=> 5: Every6PeriodMatch = Once every 6 period match.
//        <6=> 6: Every7PeriodMatch = Once every 7 period match.
//        <7=> 7: Every8PeriodMatch = Once every 8 period match.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER3n_CR_T3nCLR  ---------------------------------
// SVD Line: 16092

//  <item> SFDITEM_FIELD__TIMER3n_CR_T3nCLR
//    <name> T3nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x53000000) \nTIMER3n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear TIMER3n counter and prescaler. (Automatically cleared to '0b' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_CR ) </loc>
//      <o.0..0> T3nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear TIMER3n counter and prescaler. (Automatically cleared to '0b' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_CR  -----------------------------------
// SVD Line: 15858

//  <rtree> SFDITEM_REG__TIMER3n_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000000) TIMER3n Control Register </i>
//    <loc> ( (unsigned int)((TIMER3n_CR >> 0) & 0xFFFFFFFF), ((TIMER3n_CR = (TIMER3n_CR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_CR_T3nEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_T3nCLK </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_T3nMS </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_T3nECE </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_FORCA </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_T3nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_PMOC </item>
//    <item> SFDITEM_FIELD__TIMER3n_CR_T3nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER3n_PDR  -------------------------------
// SVD Line: 16112

unsigned int TIMER3n_PDR __AT (0x53000004);



// ------------------------------  Field Item: TIMER3n_PDR_PDATA  ---------------------------------
// SVD Line: 16121

//  <item> SFDITEM_FIELD__TIMER3n_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x53000004) TIMER3n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_PDR >> 0) & 0xFFFF), ((TIMER3n_PDR = (TIMER3n_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_PDR  ----------------------------------
// SVD Line: 16112

//  <rtree> SFDITEM_REG__TIMER3n_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000004) TIMER3n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_PDR >> 0) & 0xFFFFFFFF), ((TIMER3n_PDR = (TIMER3n_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER3n_ADR  -------------------------------
// SVD Line: 16129

unsigned int TIMER3n_ADR __AT (0x53000008);



// ------------------------------  Field Item: TIMER3n_ADR_ADATA  ---------------------------------
// SVD Line: 16138

//  <item> SFDITEM_FIELD__TIMER3n_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x53000008) TIMER3n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_ADR >> 0) & 0xFFFF), ((TIMER3n_ADR = (TIMER3n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_ADR  ----------------------------------
// SVD Line: 16129

//  <rtree> SFDITEM_REG__TIMER3n_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000008) TIMER3n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_ADR >> 0) & 0xFFFFFFFF), ((TIMER3n_ADR = (TIMER3n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER3n_BDR  -------------------------------
// SVD Line: 16146

unsigned int TIMER3n_BDR __AT (0x5300000C);



// ------------------------------  Field Item: TIMER3n_BDR_BDATA  ---------------------------------
// SVD Line: 16155

//  <item> SFDITEM_FIELD__TIMER3n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x5300000C) TIMER3n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_BDR >> 0) & 0xFFFF), ((TIMER3n_BDR = (TIMER3n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_BDR  ----------------------------------
// SVD Line: 16146

//  <rtree> SFDITEM_REG__TIMER3n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5300000C) TIMER3n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_BDR >> 0) & 0xFFFFFFFF), ((TIMER3n_BDR = (TIMER3n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_BDR_BDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER3n_CDR  -------------------------------
// SVD Line: 16163

unsigned int TIMER3n_CDR __AT (0x53000010);



// ------------------------------  Field Item: TIMER3n_CDR_CDATA  ---------------------------------
// SVD Line: 16172

//  <item> SFDITEM_FIELD__TIMER3n_CDR_CDATA
//    <name> CDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x53000010) TIMER3n C Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_CDR >> 0) & 0xFFFF), ((TIMER3n_CDR = (TIMER3n_CDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_CDR  ----------------------------------
// SVD Line: 16163

//  <rtree> SFDITEM_REG__TIMER3n_CDR
//    <name> CDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000010) TIMER3n C Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_CDR >> 0) & 0xFFFFFFFF), ((TIMER3n_CDR = (TIMER3n_CDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_CDR_CDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_CAPDR  ------------------------------
// SVD Line: 16180

unsigned int TIMER3n_CAPDR __AT (0x53000014);



// -----------------------------  Field Item: TIMER3n_CAPDR_CAPD  ---------------------------------
// SVD Line: 16189

//  <item> SFDITEM_FIELD__TIMER3n_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x53000014) TIMER3n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_CAPDR  ---------------------------------
// SVD Line: 16180

//  <rtree> SFDITEM_REG__TIMER3n_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x53000014) TIMER3n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_PREDR  ------------------------------
// SVD Line: 16197

unsigned int TIMER3n_PREDR __AT (0x53000018);



// -----------------------------  Field Item: TIMER3n_PREDR_PRED  ---------------------------------
// SVD Line: 16206

//  <item> SFDITEM_FIELD__TIMER3n_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x53000018) TIMER3n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_PREDR >> 0) & 0xFFF), ((TIMER3n_PREDR = (TIMER3n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_PREDR  ---------------------------------
// SVD Line: 16197

//  <rtree> SFDITEM_REG__TIMER3n_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000018) TIMER3n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_PREDR >> 0) & 0xFFFFFFFF), ((TIMER3n_PREDR = (TIMER3n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER3n_CNT  -------------------------------
// SVD Line: 16214

unsigned int TIMER3n_CNT __AT (0x5300001C);



// -------------------------------  Field Item: TIMER3n_CNT_CNT  ----------------------------------
// SVD Line: 16223

//  <item> SFDITEM_FIELD__TIMER3n_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5300001C) TIMER3n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_CNT  ----------------------------------
// SVD Line: 16214

//  <rtree> SFDITEM_REG__TIMER3n_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5300001C) TIMER3n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER3n_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_OUTCR  ------------------------------
// SVD Line: 16231

unsigned int TIMER3n_OUTCR __AT (0x53000020);



// ----------------------------  Field Item: TIMER3n_OUTCR_WTIDKY  --------------------------------
// SVD Line: 16240

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x53000020) Write Identification Key </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_OUTCR >> 16) & 0x0), ((TIMER3n_OUTCR = (TIMER3n_OUTCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_POLB  ---------------------------------
// SVD Line: 16246

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x53000020) \nPWM3nxB Output Polarity Selection\n0 : StartLow = Low level start. (The PWM3nxB pins are started with low level after counting.)\n1 : StartHigh = High level start. (The PWM3nxB pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.15..15> POLB
//        <0=> 0: StartLow = Low level start. (The PWM3nxB pins are started with low level after counting.)
//        <1=> 1: StartHigh = High level start. (The PWM3nxB pins are started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_POLA  ---------------------------------
// SVD Line: 16264

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x53000020) \nPWM3nxA Output Polarity Selection\n0 : StartLow = Low level start. (The PWM3nxA pins are started with low level after counting.)\n1 : StartHigh = High level start. (The PWM3nxA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.14..14> POLA
//        <0=> 0: StartLow = Low level start. (The PWM3nxA pins are started with low level after counting.)
//        <1=> 1: StartHigh = High level start. (The PWM3nxA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_PABOE  --------------------------------
// SVD Line: 16282

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_PABOE
//    <name> PABOE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x53000020) \nPWM3nAB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.13..13> PABOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_PBBOE  --------------------------------
// SVD Line: 16300

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_PBBOE
//    <name> PBBOE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x53000020) \nPWM3nBB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.12..12> PBBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_PCBOE  --------------------------------
// SVD Line: 16318

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_PCBOE
//    <name> PCBOE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x53000020) \nPWM3nCB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.11..11> PCBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_PAAOE  --------------------------------
// SVD Line: 16336

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_PAAOE
//    <name> PAAOE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x53000020) \nPWM3nAA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.10..10> PAAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_PBAOE  --------------------------------
// SVD Line: 16354

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_PBAOE
//    <name> PBAOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x53000020) \nPWM3nBA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.9..9> PBAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_PCAOE  --------------------------------
// SVD Line: 16372

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_PCAOE
//    <name> PCAOE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x53000020) \nPWM3nCA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.8..8> PCAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_LVLAB  --------------------------------
// SVD Line: 16390

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLAB
//    <name> LVLAB </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x53000020) \nConfigure PWM3nAB Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.6..6> LVLAB
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_LVLBB  --------------------------------
// SVD Line: 16408

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLBB
//    <name> LVLBB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x53000020) \nConfigure PWM3nBB Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.5..5> LVLBB
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_LVLCB  --------------------------------
// SVD Line: 16426

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLCB
//    <name> LVLCB </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x53000020) \nConfigure PWM3nCB Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.4..4> LVLCB
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_LVLAA  --------------------------------
// SVD Line: 16444

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLAA
//    <name> LVLAA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x53000020) \nConfigure PWM3nAA Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.2..2> LVLAA
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_LVLBA  --------------------------------
// SVD Line: 16462

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLBA
//    <name> LVLBA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x53000020) \nConfigure PWM3nBA Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.1..1> LVLBA
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_OUTCR_LVLCA  --------------------------------
// SVD Line: 16480

//  <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLCA
//    <name> LVLCA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x53000020) \nConfigure PWM3nCA Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_OUTCR ) </loc>
//      <o.0..0> LVLCA
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_OUTCR  ---------------------------------
// SVD Line: 16231

//  <rtree> SFDITEM_REG__TIMER3n_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000020) TIMER3n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER3n_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER3n_OUTCR = (TIMER3n_OUTCR & ~(0xFFFFFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_PABOE </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_PBBOE </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_PCBOE </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_PAAOE </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_PBAOE </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_PCAOE </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLAB </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLBB </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLCB </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLAA </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLBA </item>
//    <item> SFDITEM_FIELD__TIMER3n_OUTCR_LVLCA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER3n_DLY  -------------------------------
// SVD Line: 16500

unsigned int TIMER3n_DLY __AT (0x53000024);



// -------------------------------  Field Item: TIMER3n_DLY_DLY  ----------------------------------
// SVD Line: 16509

//  <item> SFDITEM_FIELD__TIMER3n_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x53000024) TIMER3n PWM Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_DLY >> 0) & 0x3FF), ((TIMER3n_DLY = (TIMER3n_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER3n_DLY  ----------------------------------
// SVD Line: 16500

//  <rtree> SFDITEM_REG__TIMER3n_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000024) TIMER3n PWM Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_DLY >> 0) & 0xFFFFFFFF), ((TIMER3n_DLY = (TIMER3n_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_INTCR  ------------------------------
// SVD Line: 16517

unsigned int TIMER3n_INTCR __AT (0x53000028);



// ----------------------------  Field Item: TIMER3n_INTCR_HIZIEN  --------------------------------
// SVD Line: 16526

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_HIZIEN
//    <name> HIZIEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x53000028) \nTIMER3n Output High-Impedance Interrupt Enable\n0 : Disable = Disable TIMER3n output high-impedance interrupt.\n1 : Enable = Enable TIMER3n output high-impedance interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.6..6> HIZIEN
//        <0=> 0: Disable = Disable TIMER3n output high-impedance interrupt.
//        <1=> 1: Enable = Enable TIMER3n output high-impedance interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_INTCR_T3nCIEN  -------------------------------
// SVD Line: 16544

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nCIEN
//    <name> T3nCIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x53000028) \nTIMER3n Capture Interrupt Enable\n0 : Disable = Disable TIMER3n capture interrupt.\n1 : Enable = Enable TIMER3n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.5..5> T3nCIEN
//        <0=> 0: Disable = Disable TIMER3n capture interrupt.
//        <1=> 1: Enable = Enable TIMER3n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER3n_INTCR_T3nBTIEN  -------------------------------
// SVD Line: 16562

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nBTIEN
//    <name> T3nBTIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x53000028) \nTIMER3n Bottom Interrupt Enable\n0 : Disable = Disable TIMER3n bottom interrupt.\n1 : Enable = Enable TIMER3n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.4..4> T3nBTIEN
//        <0=> 0: Disable = Disable TIMER3n bottom interrupt.
//        <1=> 1: Enable = Enable TIMER3n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER3n_INTCR_T3nPMIEN  -------------------------------
// SVD Line: 16580

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nPMIEN
//    <name> T3nPMIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x53000028) \nTIMER3n Period Match Interrupt Enable\n0 : Disable = Disable TIMER3n period interrupt.\n1 : Enable = Enable TIMER3n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.3..3> T3nPMIEN
//        <0=> 0: Disable = Disable TIMER3n period interrupt.
//        <1=> 1: Enable = Enable TIMER3n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER3n_INTCR_T3nAMIEN  -------------------------------
// SVD Line: 16598

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nAMIEN
//    <name> T3nAMIEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x53000028) \nTIMER3n A-ch Match Interrupt Enable\n0 : Disable = Disable TIMER3n A-ch match interrupt.\n1 : Enable = Enable TIMER3n A-ch match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.2..2> T3nAMIEN
//        <0=> 0: Disable = Disable TIMER3n A-ch match interrupt.
//        <1=> 1: Enable = Enable TIMER3n A-ch match interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER3n_INTCR_T3nBMIEN  -------------------------------
// SVD Line: 16616

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nBMIEN
//    <name> T3nBMIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x53000028) \nTIMER3n B-ch Match Interrupt Enable\n0 : Disable = Disable TIMER3n B-ch match interrupt.\n1 : Enable = Enable TIMER3n B-ch match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.1..1> T3nBMIEN
//        <0=> 0: Disable = Disable TIMER3n B-ch match interrupt.
//        <1=> 1: Enable = Enable TIMER3n B-ch match interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER3n_INTCR_T3nCMIEN  -------------------------------
// SVD Line: 16634

//  <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nCMIEN
//    <name> T3nCMIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x53000028) \nTIMER3n C-ch Match Interrupt Enable\n0 : Disable = Disable TIMER3n C-ch match interrupt.\n1 : Enable = Enable TIMER3n C-ch match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTCR ) </loc>
//      <o.0..0> T3nCMIEN
//        <0=> 0: Disable = Disable TIMER3n C-ch match interrupt.
//        <1=> 1: Enable = Enable TIMER3n C-ch match interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_INTCR  ---------------------------------
// SVD Line: 16517

//  <rtree> SFDITEM_REG__TIMER3n_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000028) TIMER3n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER3n_INTCR >> 0) & 0xFFFFFFFF), ((TIMER3n_INTCR = (TIMER3n_INTCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_HIZIEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nAMIEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTCR_T3nCMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER3n_INTFLAG  -----------------------------
// SVD Line: 16654

unsigned int TIMER3n_INTFLAG __AT (0x5300002C);



// --------------------------  Field Item: TIMER3n_INTFLAG_HIZIFLAG  ------------------------------
// SVD Line: 16663

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_HIZIFLAG
//    <name> HIZIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5300002C) \nTIMER3n Output High-Impedance Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.6..6> HIZIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER3n_INTFLAG_T3nCIFLAG  -----------------------------
// SVD Line: 16681

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nCIFLAG
//    <name> T3nCIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5300002C) \nTIMER3n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.5..5> T3nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER3n_INTFLAG_T3nBTIFLAG  -----------------------------
// SVD Line: 16699

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nBTIFLAG
//    <name> T3nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5300002C) \nTIMER3n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.4..4> T3nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER3n_INTFLAG_T3nPMIFLAG  -----------------------------
// SVD Line: 16717

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nPMIFLAG
//    <name> T3nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5300002C) \nTIMER3n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.3..3> T3nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER3n_INTFLAG_T3nAMIFLAG  -----------------------------
// SVD Line: 16735

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nAMIFLAG
//    <name> T3nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x5300002C) \nTIMER3n A-ch Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.2..2> T3nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER3n_INTFLAG_T3nBMIFLAG  -----------------------------
// SVD Line: 16753

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nBMIFLAG
//    <name> T3nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5300002C) \nTIMER3n B-ch Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.1..1> T3nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER3n_INTFLAG_T3nCMIFLAG  -----------------------------
// SVD Line: 16771

//  <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nCMIFLAG
//    <name> T3nCMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5300002C) \nTIMER3n C-ch Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_INTFLAG ) </loc>
//      <o.0..0> T3nCMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER3n_INTFLAG  --------------------------------
// SVD Line: 16654

//  <rtree> SFDITEM_REG__TIMER3n_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5300002C) TIMER3n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER3n_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER3n_INTFLAG = (TIMER3n_INTFLAG & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_HIZIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nAMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER3n_INTFLAG_T3nCMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_HIZCR  ------------------------------
// SVD Line: 16791

unsigned int TIMER3n_HIZCR __AT (0x53000030);



// -----------------------------  Field Item: TIMER3n_HIZCR_HIZEN  --------------------------------
// SVD Line: 16800

//  <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZEN
//    <name> HIZEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x53000030) \nPWM3nxA/PWM3nxB Output High-Impedance Enable\n0 : Disable = Disable to control the output high-impedance.\n1 : Enable = Enable to control the output high-impedance. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_HIZCR ) </loc>
//      <o.7..7> HIZEN
//        <0=> 0: Disable = Disable to control the output high-impedance.
//        <1=> 1: Enable = Enable to control the output high-impedance.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_HIZCR_HIZSW  --------------------------------
// SVD Line: 16818

//  <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZSW
//    <name> HIZSW </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x53000030) \nHigh-Impedance Output Software Setting\n0 : NoEffect = No effect.\n1 : HiZ = PWM3nxA/PWM3nxB pins go into high impedance. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_HIZCR ) </loc>
//      <o.4..4> HIZSW
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: HiZ = PWM3nxA/PWM3nxB pins go into high impedance. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER3n_HIZCR_HEDGE  --------------------------------
// SVD Line: 16836

//  <item> SFDITEM_FIELD__TIMER3n_HIZCR_HEDGE
//    <name> HEDGE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x53000030) \nHigh-Impedance Edge Selection\n0 : FallingEdge = Falling edge of the BLNK pin.\n1 : RisingEdge = Rising edge of the BLNK pin. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_HIZCR ) </loc>
//      <o.2..2> HEDGE
//        <0=> 0: FallingEdge = Falling edge of the BLNK pin.
//        <1=> 1: RisingEdge = Rising edge of the BLNK pin.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_HIZCR_HIZSTA  --------------------------------
// SVD Line: 16854

//  <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZSTA
//    <name> HIZSTA </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x53000030) \nHigh-Impedance Status\n0 : NoHiZ = Indicates that the pins are not under a Hi-Z state.\n1 : HiZ = Indicates that the pins are under a Hi-Z state. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_HIZCR ) </loc>
//      <o.1..1> HIZSTA
//        <0=> 0: NoHiZ = Indicates that the pins are not under a Hi-Z state.
//        <1=> 1: HiZ = Indicates that the pins are under a Hi-Z state.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_HIZCR_HIZCLR  --------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZCLR
//    <name> HIZCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x53000030) \nHigh-Impedance Output Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear high-impedance output. (The PWM3nxA/PWM3nxB pins returns as output and this bit is automatically cleared to '0' after operation.) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_HIZCR ) </loc>
//      <o.0..0> HIZCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear high-impedance output. (The PWM3nxA/PWM3nxB pins returns as output and this bit is automatically cleared to '0' after operation.)
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_HIZCR  ---------------------------------
// SVD Line: 16791

//  <rtree> SFDITEM_REG__TIMER3n_HIZCR
//    <name> HIZCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000030) TIMER3n High-Impedance Control Register </i>
//    <loc> ( (unsigned int)((TIMER3n_HIZCR >> 0) & 0xFFFFFFFF), ((TIMER3n_HIZCR = (TIMER3n_HIZCR & ~(0x95UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x95) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZEN </item>
//    <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZSW </item>
//    <item> SFDITEM_FIELD__TIMER3n_HIZCR_HEDGE </item>
//    <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZSTA </item>
//    <item> SFDITEM_FIELD__TIMER3n_HIZCR_HIZCLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_ADTCR  ------------------------------
// SVD Line: 16892

unsigned int TIMER3n_ADTCR __AT (0x53000034);



// ----------------------------  Field Item: TIMER3n_ADTCR_T3nBTTG  -------------------------------
// SVD Line: 16901

//  <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nBTTG
//    <name> T3nBTTG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x53000034) \nSelect TIMER3n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_ADTCR ) </loc>
//      <o.4..4> T3nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_ADTCR_T3nPMTG  -------------------------------
// SVD Line: 16919

//  <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nPMTG
//    <name> T3nPMTG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x53000034) \nSelect TIMER3n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_ADTCR ) </loc>
//      <o.3..3> T3nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_ADTCR_T3nAMTG  -------------------------------
// SVD Line: 16937

//  <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nAMTG
//    <name> T3nAMTG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x53000034) \nSelect TIMER3n A-ch Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A-ch match.\n1 : Enable = Enable ADC trigger signal generator by A-ch match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_ADTCR ) </loc>
//      <o.2..2> T3nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A-ch match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by A-ch match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_ADTCR_T3nBMTG  -------------------------------
// SVD Line: 16955

//  <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nBMTG
//    <name> T3nBMTG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x53000034) \nSelect TIMER3n B-ch Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by B-ch match.\n1 : Enable = Enable ADC trigger signal generator by B-ch match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_ADTCR ) </loc>
//      <o.1..1> T3nBMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by B-ch match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by B-ch match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER3n_ADTCR_T3nCMTG  -------------------------------
// SVD Line: 16973

//  <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nCMTG
//    <name> T3nCMTG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x53000034) \nSelect TIMER3n C-ch Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by C-ch match.\n1 : Enable = Enable ADC trigger signal generator by C-ch match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER3n_ADTCR ) </loc>
//      <o.0..0> T3nCMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by C-ch match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by C-ch match.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_ADTCR  ---------------------------------
// SVD Line: 16892

//  <rtree> SFDITEM_REG__TIMER3n_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000034) TIMER3n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER3n_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER3n_ADTCR = (TIMER3n_ADTCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nAMTG </item>
//    <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER3n_ADTCR_T3nCMTG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER3n_ADTDR  ------------------------------
// SVD Line: 16993

unsigned int TIMER3n_ADTDR __AT (0x53000038);



// ----------------------------  Field Item: TIMER3n_ADTDR_ADTDATA  -------------------------------
// SVD Line: 17002

//  <item> SFDITEM_FIELD__TIMER3n_ADTDR_ADTDATA
//    <name> ADTDATA </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x53000038) TIMER3n ADC Trigger Generation Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER3n_ADTDR >> 0) & 0x3FFF), ((TIMER3n_ADTDR = (TIMER3n_ADTDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER3n_ADTDR  ---------------------------------
// SVD Line: 16993

//  <rtree> SFDITEM_REG__TIMER3n_ADTDR
//    <name> ADTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000038) TIMER3n ADC Trigger Generator Data Register </i>
//    <loc> ( (unsigned int)((TIMER3n_ADTDR >> 0) & 0xFFFFFFFF), ((TIMER3n_ADTDR = (TIMER3n_ADTDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER3n_ADTDR_ADTDATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER3n  ------------------------------------
// SVD Line: 15844

//  <view> TIMER3n
//    <name> TIMER3n </name>
//    <item> SFDITEM_REG__TIMER3n_CR </item>
//    <item> SFDITEM_REG__TIMER3n_PDR </item>
//    <item> SFDITEM_REG__TIMER3n_ADR </item>
//    <item> SFDITEM_REG__TIMER3n_BDR </item>
//    <item> SFDITEM_REG__TIMER3n_CDR </item>
//    <item> SFDITEM_REG__TIMER3n_CAPDR </item>
//    <item> SFDITEM_REG__TIMER3n_PREDR </item>
//    <item> SFDITEM_REG__TIMER3n_CNT </item>
//    <item> SFDITEM_REG__TIMER3n_OUTCR </item>
//    <item> SFDITEM_REG__TIMER3n_DLY </item>
//    <item> SFDITEM_REG__TIMER3n_INTCR </item>
//    <item> SFDITEM_REG__TIMER3n_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER3n_HIZCR </item>
//    <item> SFDITEM_REG__TIMER3n_ADTCR </item>
//    <item> SFDITEM_REG__TIMER3n_ADTDR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER30_CR  -------------------------------
// SVD Line: 15858

unsigned int TIMER30_CR __AT (0x40002400);



// ------------------------------  Field Item: TIMER30_CR_T3nEN  ----------------------------------
// SVD Line: 15867

//  <item> SFDITEM_FIELD__TIMER30_CR_T3nEN
//    <name> T3nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002400) \nTIMER3n Operation Enable\n0 : Disable = Disable TIMER3n Operation.\n1 : Enable = Enable TIMER3n Operation. (Counter Clear and Start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.15..15> T3nEN
//        <0=> 0: Disable = Disable TIMER3n Operation.
//        <1=> 1: Enable = Enable TIMER3n Operation. (Counter Clear and Start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_T3nCLK  ---------------------------------
// SVD Line: 15885

//  <item> SFDITEM_FIELD__TIMER30_CR_T3nCLK
//    <name> T3nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002400) \nTIMER3n Clock Selection\n0 : IntPrescaledClock = Select an Internal Prescaler Clock.\n1 : ExtClock = Select an External Clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.14..14> T3nCLK
//        <0=> 0: IntPrescaledClock = Select an Internal Prescaler Clock.
//        <1=> 1: ExtClock = Select an External Clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_T3nMS  ----------------------------------
// SVD Line: 15903

//  <item> SFDITEM_FIELD__TIMER30_CR_T3nMS
//    <name> T3nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002400) \nTIMER3n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All interrupts can occur)\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.13..12> T3nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All interrupts can occur)
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_T3nECE  ---------------------------------
// SVD Line: 15926

//  <item> SFDITEM_FIELD__TIMER30_CR_T3nECE
//    <name> T3nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002400) \nTIMER3n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.11..11> T3nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_FORCA  ----------------------------------
// SVD Line: 15944

//  <item> SFDITEM_FIELD__TIMER30_CR_FORCA
//    <name> FORCA </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002400) \nTIMER3n Output Mode Selection\n0 : AllChannelMode = 6-Channel mode. (The PWM3nxA/PWM3nxB pins are outputs according to the TIMER30_xDR registers, respectively.)\n1 : AChannelMode = Force A-Channel mode. (All PWM3nxA/PWM3nxB pins are outputs according only to the TIMER30_ADR register.) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.10..10> FORCA
//        <0=> 0: AllChannelMode = 6-Channel mode. (The PWM3nxA/PWM3nxB pins are outputs according to the TIMER30_xDR registers, respectively.)
//        <1=> 1: AChannelMode = Force A-Channel mode. (All PWM3nxA/PWM3nxB pins are outputs according only to the TIMER30_ADR register.)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_DLYEN  ----------------------------------
// SVD Line: 15962

//  <item> SFDITEM_FIELD__TIMER30_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002400) \nDelay Time Insertion Enable\n0 : Disable = Disable delay time insertion to the PWM3nxA/PWM3nxB.\n1 : Enable = Enable delay time insertion to the PWM3nxA/PWM3nxB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable delay time insertion to the PWM3nxA/PWM3nxB.
//        <1=> 1: Enable = Enable delay time insertion to the PWM3nxA/PWM3nxB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_DLYPOS  ---------------------------------
// SVD Line: 15980

//  <item> SFDITEM_FIELD__TIMER30_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002400) \nDelay Time Insertion Position\n0 : FrontABehindB = Insert in front of PWM3nxA and behind PWM3nxB pins.\n1 : BehindAFrontB = Insert behind PWM3nxA and in front of PWM3nxB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABehindB = Insert in front of PWM3nxA and behind PWM3nxB pins.
//        <1=> 1: BehindAFrontB = Insert behind PWM3nxA and in front of PWM3nxB pins.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_CR_T3nCPOL  ---------------------------------
// SVD Line: 15998

//  <item> SFDITEM_FIELD__TIMER30_CR_T3nCPOL
//    <name> T3nCPOL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002400) \nTIMER3n Capture Polarity Selection\n0 : FallingEdge = Capture on falling edge.\n1 : RisingEdge = Capture on rising edge.\n2 : BothEdge = Capture on both falling and rising edge.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.7..6> T3nCPOL
//        <0=> 0: FallingEdge = Capture on falling edge.
//        <1=> 1: RisingEdge = Capture on rising edge.
//        <2=> 2: BothEdge = Capture on both falling and rising edge.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER30_CR_UPDT  ----------------------------------
// SVD Line: 16021

//  <item> SFDITEM_FIELD__TIMER30_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002400) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.5..4> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER30_CR_PMOC  ----------------------------------
// SVD Line: 16044

//  <item> SFDITEM_FIELD__TIMER30_CR_PMOC
//    <name> PMOC </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40002400) \nPeriod Match Interrupt Occurrence Selection\n0 : Every1PeriodMatch = Once every 1 period match.\n1 : Every2PeriodMatch = Once every 2 period match.\n2 : Every3PeriodMatch = Once every 3 period match.\n3 : Every4PeriodMatch = Once every 4 period match.\n4 : Every5PeriodMatch = Once every 5 period match.\n5 : Every6PeriodMatch = Once every 6 period match.\n6 : Every7PeriodMatch = Once every 7 period match.\n7 : Every8PeriodMatch = Once every 8 period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.3..1> PMOC
//        <0=> 0: Every1PeriodMatch = Once every 1 period match.
//        <1=> 1: Every2PeriodMatch = Once every 2 period match.
//        <2=> 2: Every3PeriodMatch = Once every 3 period match.
//        <3=> 3: Every4PeriodMatch = Once every 4 period match.
//        <4=> 4: Every5PeriodMatch = Once every 5 period match.
//        <5=> 5: Every6PeriodMatch = Once every 6 period match.
//        <6=> 6: Every7PeriodMatch = Once every 7 period match.
//        <7=> 7: Every8PeriodMatch = Once every 8 period match.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER30_CR_T3nCLR  ---------------------------------
// SVD Line: 16092

//  <item> SFDITEM_FIELD__TIMER30_CR_T3nCLR
//    <name> T3nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002400) \nTIMER3n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear TIMER3n counter and prescaler. (Automatically cleared to '0b' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_CR ) </loc>
//      <o.0..0> T3nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear TIMER3n counter and prescaler. (Automatically cleared to '0b' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_CR  -----------------------------------
// SVD Line: 15858

//  <rtree> SFDITEM_REG__TIMER30_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002400) TIMER3n Control Register </i>
//    <loc> ( (unsigned int)((TIMER30_CR >> 0) & 0xFFFFFFFF), ((TIMER30_CR = (TIMER30_CR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_CR_T3nEN </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_T3nCLK </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_T3nMS </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_T3nECE </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_FORCA </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_T3nCPOL </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_PMOC </item>
//    <item> SFDITEM_FIELD__TIMER30_CR_T3nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER30_PDR  -------------------------------
// SVD Line: 16112

unsigned int TIMER30_PDR __AT (0x40002404);



// ------------------------------  Field Item: TIMER30_PDR_PDATA  ---------------------------------
// SVD Line: 16121

//  <item> SFDITEM_FIELD__TIMER30_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002404) TIMER3n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_PDR >> 0) & 0xFFFF), ((TIMER30_PDR = (TIMER30_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_PDR  ----------------------------------
// SVD Line: 16112

//  <rtree> SFDITEM_REG__TIMER30_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002404) TIMER3n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_PDR >> 0) & 0xFFFFFFFF), ((TIMER30_PDR = (TIMER30_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER30_ADR  -------------------------------
// SVD Line: 16129

unsigned int TIMER30_ADR __AT (0x40002408);



// ------------------------------  Field Item: TIMER30_ADR_ADATA  ---------------------------------
// SVD Line: 16138

//  <item> SFDITEM_FIELD__TIMER30_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002408) TIMER3n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_ADR >> 0) & 0xFFFF), ((TIMER30_ADR = (TIMER30_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_ADR  ----------------------------------
// SVD Line: 16129

//  <rtree> SFDITEM_REG__TIMER30_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002408) TIMER3n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_ADR >> 0) & 0xFFFFFFFF), ((TIMER30_ADR = (TIMER30_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER30_BDR  -------------------------------
// SVD Line: 16146

unsigned int TIMER30_BDR __AT (0x4000240C);



// ------------------------------  Field Item: TIMER30_BDR_BDATA  ---------------------------------
// SVD Line: 16155

//  <item> SFDITEM_FIELD__TIMER30_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000240C) TIMER3n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_BDR >> 0) & 0xFFFF), ((TIMER30_BDR = (TIMER30_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_BDR  ----------------------------------
// SVD Line: 16146

//  <rtree> SFDITEM_REG__TIMER30_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000240C) TIMER3n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_BDR >> 0) & 0xFFFFFFFF), ((TIMER30_BDR = (TIMER30_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_BDR_BDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER30_CDR  -------------------------------
// SVD Line: 16163

unsigned int TIMER30_CDR __AT (0x40002410);



// ------------------------------  Field Item: TIMER30_CDR_CDATA  ---------------------------------
// SVD Line: 16172

//  <item> SFDITEM_FIELD__TIMER30_CDR_CDATA
//    <name> CDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002410) TIMER3n C Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_CDR >> 0) & 0xFFFF), ((TIMER30_CDR = (TIMER30_CDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_CDR  ----------------------------------
// SVD Line: 16163

//  <rtree> SFDITEM_REG__TIMER30_CDR
//    <name> CDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002410) TIMER3n C Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_CDR >> 0) & 0xFFFFFFFF), ((TIMER30_CDR = (TIMER30_CDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_CDR_CDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_CAPDR  ------------------------------
// SVD Line: 16180

unsigned int TIMER30_CAPDR __AT (0x40002414);



// -----------------------------  Field Item: TIMER30_CAPDR_CAPD  ---------------------------------
// SVD Line: 16189

//  <item> SFDITEM_FIELD__TIMER30_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002414) TIMER3n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_CAPDR  ---------------------------------
// SVD Line: 16180

//  <rtree> SFDITEM_REG__TIMER30_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002414) TIMER3n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER30_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_PREDR  ------------------------------
// SVD Line: 16197

unsigned int TIMER30_PREDR __AT (0x40002418);



// -----------------------------  Field Item: TIMER30_PREDR_PRED  ---------------------------------
// SVD Line: 16206

//  <item> SFDITEM_FIELD__TIMER30_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002418) TIMER3n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_PREDR >> 0) & 0xFFF), ((TIMER30_PREDR = (TIMER30_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_PREDR  ---------------------------------
// SVD Line: 16197

//  <rtree> SFDITEM_REG__TIMER30_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002418) TIMER3n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_PREDR >> 0) & 0xFFFFFFFF), ((TIMER30_PREDR = (TIMER30_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER30_CNT  -------------------------------
// SVD Line: 16214

unsigned int TIMER30_CNT __AT (0x4000241C);



// -------------------------------  Field Item: TIMER30_CNT_CNT  ----------------------------------
// SVD Line: 16223

//  <item> SFDITEM_FIELD__TIMER30_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000241C) TIMER3n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_CNT  ----------------------------------
// SVD Line: 16214

//  <rtree> SFDITEM_REG__TIMER30_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000241C) TIMER3n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER30_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER30_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_OUTCR  ------------------------------
// SVD Line: 16231

unsigned int TIMER30_OUTCR __AT (0x40002420);



// ----------------------------  Field Item: TIMER30_OUTCR_WTIDKY  --------------------------------
// SVD Line: 16240

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40002420) Write Identification Key </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_OUTCR >> 16) & 0x0), ((TIMER30_OUTCR = (TIMER30_OUTCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_POLB  ---------------------------------
// SVD Line: 16246

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002420) \nPWM3nxB Output Polarity Selection\n0 : StartLow = Low level start. (The PWM3nxB pins are started with low level after counting.)\n1 : StartHigh = High level start. (The PWM3nxB pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.15..15> POLB
//        <0=> 0: StartLow = Low level start. (The PWM3nxB pins are started with low level after counting.)
//        <1=> 1: StartHigh = High level start. (The PWM3nxB pins are started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_POLA  ---------------------------------
// SVD Line: 16264

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002420) \nPWM3nxA Output Polarity Selection\n0 : StartLow = Low level start. (The PWM3nxA pins are started with low level after counting.)\n1 : StartHigh = High level start. (The PWM3nxA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.14..14> POLA
//        <0=> 0: StartLow = Low level start. (The PWM3nxA pins are started with low level after counting.)
//        <1=> 1: StartHigh = High level start. (The PWM3nxA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_PABOE  --------------------------------
// SVD Line: 16282

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_PABOE
//    <name> PABOE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002420) \nPWM3nAB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.13..13> PABOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_PBBOE  --------------------------------
// SVD Line: 16300

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_PBBOE
//    <name> PBBOE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002420) \nPWM3nBB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.12..12> PBBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_PCBOE  --------------------------------
// SVD Line: 16318

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_PCBOE
//    <name> PCBOE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002420) \nPWM3nCB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.11..11> PCBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_PAAOE  --------------------------------
// SVD Line: 16336

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_PAAOE
//    <name> PAAOE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002420) \nPWM3nAA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.10..10> PAAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_PBAOE  --------------------------------
// SVD Line: 16354

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_PBAOE
//    <name> PBAOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002420) \nPWM3nBA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.9..9> PBAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_PCAOE  --------------------------------
// SVD Line: 16372

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_PCAOE
//    <name> PCAOE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002420) \nPWM3nCA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.8..8> PCAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_LVLAB  --------------------------------
// SVD Line: 16390

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLAB
//    <name> LVLAB </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002420) \nConfigure PWM3nAB Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.6..6> LVLAB
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_LVLBB  --------------------------------
// SVD Line: 16408

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLBB
//    <name> LVLBB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002420) \nConfigure PWM3nBB Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.5..5> LVLBB
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_LVLCB  --------------------------------
// SVD Line: 16426

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLCB
//    <name> LVLCB </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002420) \nConfigure PWM3nCB Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.4..4> LVLCB
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_LVLAA  --------------------------------
// SVD Line: 16444

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLAA
//    <name> LVLAA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002420) \nConfigure PWM3nAA Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.2..2> LVLAA
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_LVLBA  --------------------------------
// SVD Line: 16462

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLBA
//    <name> LVLBA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002420) \nConfigure PWM3nBA Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.1..1> LVLBA
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_OUTCR_LVLCA  --------------------------------
// SVD Line: 16480

//  <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLCA
//    <name> LVLCA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002420) \nConfigure PWM3nCA Output when Disable\n0 : Low = Low level.\n1 : High = High level. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_OUTCR ) </loc>
//      <o.0..0> LVLCA
//        <0=> 0: Low = Low level.
//        <1=> 1: High = High level.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_OUTCR  ---------------------------------
// SVD Line: 16231

//  <rtree> SFDITEM_REG__TIMER30_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002420) TIMER3n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER30_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER30_OUTCR = (TIMER30_OUTCR & ~(0xFFFFFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_PABOE </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_PBBOE </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_PCBOE </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_PAAOE </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_PBAOE </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_PCAOE </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLAB </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLBB </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLCB </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLAA </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLBA </item>
//    <item> SFDITEM_FIELD__TIMER30_OUTCR_LVLCA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER30_DLY  -------------------------------
// SVD Line: 16500

unsigned int TIMER30_DLY __AT (0x40002424);



// -------------------------------  Field Item: TIMER30_DLY_DLY  ----------------------------------
// SVD Line: 16509

//  <item> SFDITEM_FIELD__TIMER30_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40002424) TIMER3n PWM Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_DLY >> 0) & 0x3FF), ((TIMER30_DLY = (TIMER30_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER30_DLY  ----------------------------------
// SVD Line: 16500

//  <rtree> SFDITEM_REG__TIMER30_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002424) TIMER3n PWM Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_DLY >> 0) & 0xFFFFFFFF), ((TIMER30_DLY = (TIMER30_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_INTCR  ------------------------------
// SVD Line: 16517

unsigned int TIMER30_INTCR __AT (0x40002428);



// ----------------------------  Field Item: TIMER30_INTCR_HIZIEN  --------------------------------
// SVD Line: 16526

//  <item> SFDITEM_FIELD__TIMER30_INTCR_HIZIEN
//    <name> HIZIEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002428) \nTIMER3n Output High-Impedance Interrupt Enable\n0 : Disable = Disable TIMER3n output high-impedance interrupt.\n1 : Enable = Enable TIMER3n output high-impedance interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.6..6> HIZIEN
//        <0=> 0: Disable = Disable TIMER3n output high-impedance interrupt.
//        <1=> 1: Enable = Enable TIMER3n output high-impedance interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_INTCR_T3nCIEN  -------------------------------
// SVD Line: 16544

//  <item> SFDITEM_FIELD__TIMER30_INTCR_T3nCIEN
//    <name> T3nCIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002428) \nTIMER3n Capture Interrupt Enable\n0 : Disable = Disable TIMER3n capture interrupt.\n1 : Enable = Enable TIMER3n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.5..5> T3nCIEN
//        <0=> 0: Disable = Disable TIMER3n capture interrupt.
//        <1=> 1: Enable = Enable TIMER3n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_INTCR_T3nBTIEN  -------------------------------
// SVD Line: 16562

//  <item> SFDITEM_FIELD__TIMER30_INTCR_T3nBTIEN
//    <name> T3nBTIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002428) \nTIMER3n Bottom Interrupt Enable\n0 : Disable = Disable TIMER3n bottom interrupt.\n1 : Enable = Enable TIMER3n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.4..4> T3nBTIEN
//        <0=> 0: Disable = Disable TIMER3n bottom interrupt.
//        <1=> 1: Enable = Enable TIMER3n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_INTCR_T3nPMIEN  -------------------------------
// SVD Line: 16580

//  <item> SFDITEM_FIELD__TIMER30_INTCR_T3nPMIEN
//    <name> T3nPMIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002428) \nTIMER3n Period Match Interrupt Enable\n0 : Disable = Disable TIMER3n period interrupt.\n1 : Enable = Enable TIMER3n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.3..3> T3nPMIEN
//        <0=> 0: Disable = Disable TIMER3n period interrupt.
//        <1=> 1: Enable = Enable TIMER3n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_INTCR_T3nAMIEN  -------------------------------
// SVD Line: 16598

//  <item> SFDITEM_FIELD__TIMER30_INTCR_T3nAMIEN
//    <name> T3nAMIEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002428) \nTIMER3n A-ch Match Interrupt Enable\n0 : Disable = Disable TIMER3n A-ch match interrupt.\n1 : Enable = Enable TIMER3n A-ch match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.2..2> T3nAMIEN
//        <0=> 0: Disable = Disable TIMER3n A-ch match interrupt.
//        <1=> 1: Enable = Enable TIMER3n A-ch match interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_INTCR_T3nBMIEN  -------------------------------
// SVD Line: 16616

//  <item> SFDITEM_FIELD__TIMER30_INTCR_T3nBMIEN
//    <name> T3nBMIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002428) \nTIMER3n B-ch Match Interrupt Enable\n0 : Disable = Disable TIMER3n B-ch match interrupt.\n1 : Enable = Enable TIMER3n B-ch match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.1..1> T3nBMIEN
//        <0=> 0: Disable = Disable TIMER3n B-ch match interrupt.
//        <1=> 1: Enable = Enable TIMER3n B-ch match interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_INTCR_T3nCMIEN  -------------------------------
// SVD Line: 16634

//  <item> SFDITEM_FIELD__TIMER30_INTCR_T3nCMIEN
//    <name> T3nCMIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002428) \nTIMER3n C-ch Match Interrupt Enable\n0 : Disable = Disable TIMER3n C-ch match interrupt.\n1 : Enable = Enable TIMER3n C-ch match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTCR ) </loc>
//      <o.0..0> T3nCMIEN
//        <0=> 0: Disable = Disable TIMER3n C-ch match interrupt.
//        <1=> 1: Enable = Enable TIMER3n C-ch match interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_INTCR  ---------------------------------
// SVD Line: 16517

//  <rtree> SFDITEM_REG__TIMER30_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002428) TIMER3n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER30_INTCR >> 0) & 0xFFFFFFFF), ((TIMER30_INTCR = (TIMER30_INTCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_HIZIEN </item>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_T3nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_T3nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_T3nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_T3nAMIEN </item>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_T3nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER30_INTCR_T3nCMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER30_INTFLAG  -----------------------------
// SVD Line: 16654

unsigned int TIMER30_INTFLAG __AT (0x4000242C);



// --------------------------  Field Item: TIMER30_INTFLAG_HIZIFLAG  ------------------------------
// SVD Line: 16663

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_HIZIFLAG
//    <name> HIZIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000242C) \nTIMER3n Output High-Impedance Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.6..6> HIZIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER30_INTFLAG_T3nCIFLAG  -----------------------------
// SVD Line: 16681

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nCIFLAG
//    <name> T3nCIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000242C) \nTIMER3n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.5..5> T3nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER30_INTFLAG_T3nBTIFLAG  -----------------------------
// SVD Line: 16699

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nBTIFLAG
//    <name> T3nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000242C) \nTIMER3n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.4..4> T3nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER30_INTFLAG_T3nPMIFLAG  -----------------------------
// SVD Line: 16717

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nPMIFLAG
//    <name> T3nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000242C) \nTIMER3n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.3..3> T3nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER30_INTFLAG_T3nAMIFLAG  -----------------------------
// SVD Line: 16735

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nAMIFLAG
//    <name> T3nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000242C) \nTIMER3n A-ch Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.2..2> T3nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER30_INTFLAG_T3nBMIFLAG  -----------------------------
// SVD Line: 16753

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nBMIFLAG
//    <name> T3nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000242C) \nTIMER3n B-ch Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.1..1> T3nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER30_INTFLAG_T3nCMIFLAG  -----------------------------
// SVD Line: 16771

//  <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nCMIFLAG
//    <name> T3nCMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000242C) \nTIMER3n C-ch Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_INTFLAG ) </loc>
//      <o.0..0> T3nCMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER30_INTFLAG  --------------------------------
// SVD Line: 16654

//  <rtree> SFDITEM_REG__TIMER30_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000242C) TIMER3n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER30_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER30_INTFLAG = (TIMER30_INTFLAG & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_HIZIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nAMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER30_INTFLAG_T3nCMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_HIZCR  ------------------------------
// SVD Line: 16791

unsigned int TIMER30_HIZCR __AT (0x40002430);



// -----------------------------  Field Item: TIMER30_HIZCR_HIZEN  --------------------------------
// SVD Line: 16800

//  <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZEN
//    <name> HIZEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002430) \nPWM3nxA/PWM3nxB Output High-Impedance Enable\n0 : Disable = Disable to control the output high-impedance.\n1 : Enable = Enable to control the output high-impedance. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_HIZCR ) </loc>
//      <o.7..7> HIZEN
//        <0=> 0: Disable = Disable to control the output high-impedance.
//        <1=> 1: Enable = Enable to control the output high-impedance.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_HIZCR_HIZSW  --------------------------------
// SVD Line: 16818

//  <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZSW
//    <name> HIZSW </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002430) \nHigh-Impedance Output Software Setting\n0 : NoEffect = No effect.\n1 : HiZ = PWM3nxA/PWM3nxB pins go into high impedance. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_HIZCR ) </loc>
//      <o.4..4> HIZSW
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: HiZ = PWM3nxA/PWM3nxB pins go into high impedance. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER30_HIZCR_HEDGE  --------------------------------
// SVD Line: 16836

//  <item> SFDITEM_FIELD__TIMER30_HIZCR_HEDGE
//    <name> HEDGE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002430) \nHigh-Impedance Edge Selection\n0 : FallingEdge = Falling edge of the BLNK pin.\n1 : RisingEdge = Rising edge of the BLNK pin. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_HIZCR ) </loc>
//      <o.2..2> HEDGE
//        <0=> 0: FallingEdge = Falling edge of the BLNK pin.
//        <1=> 1: RisingEdge = Rising edge of the BLNK pin.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_HIZCR_HIZSTA  --------------------------------
// SVD Line: 16854

//  <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZSTA
//    <name> HIZSTA </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40002430) \nHigh-Impedance Status\n0 : NoHiZ = Indicates that the pins are not under a Hi-Z state.\n1 : HiZ = Indicates that the pins are under a Hi-Z state. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_HIZCR ) </loc>
//      <o.1..1> HIZSTA
//        <0=> 0: NoHiZ = Indicates that the pins are not under a Hi-Z state.
//        <1=> 1: HiZ = Indicates that the pins are under a Hi-Z state.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_HIZCR_HIZCLR  --------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZCLR
//    <name> HIZCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002430) \nHigh-Impedance Output Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear high-impedance output. (The PWM3nxA/PWM3nxB pins returns as output and this bit is automatically cleared to '0' after operation.) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_HIZCR ) </loc>
//      <o.0..0> HIZCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear high-impedance output. (The PWM3nxA/PWM3nxB pins returns as output and this bit is automatically cleared to '0' after operation.)
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_HIZCR  ---------------------------------
// SVD Line: 16791

//  <rtree> SFDITEM_REG__TIMER30_HIZCR
//    <name> HIZCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002430) TIMER3n High-Impedance Control Register </i>
//    <loc> ( (unsigned int)((TIMER30_HIZCR >> 0) & 0xFFFFFFFF), ((TIMER30_HIZCR = (TIMER30_HIZCR & ~(0x95UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x95) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZEN </item>
//    <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZSW </item>
//    <item> SFDITEM_FIELD__TIMER30_HIZCR_HEDGE </item>
//    <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZSTA </item>
//    <item> SFDITEM_FIELD__TIMER30_HIZCR_HIZCLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_ADTCR  ------------------------------
// SVD Line: 16892

unsigned int TIMER30_ADTCR __AT (0x40002434);



// ----------------------------  Field Item: TIMER30_ADTCR_T3nBTTG  -------------------------------
// SVD Line: 16901

//  <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nBTTG
//    <name> T3nBTTG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002434) \nSelect TIMER3n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_ADTCR ) </loc>
//      <o.4..4> T3nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_ADTCR_T3nPMTG  -------------------------------
// SVD Line: 16919

//  <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nPMTG
//    <name> T3nPMTG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002434) \nSelect TIMER3n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_ADTCR ) </loc>
//      <o.3..3> T3nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_ADTCR_T3nAMTG  -------------------------------
// SVD Line: 16937

//  <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nAMTG
//    <name> T3nAMTG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002434) \nSelect TIMER3n A-ch Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A-ch match.\n1 : Enable = Enable ADC trigger signal generator by A-ch match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_ADTCR ) </loc>
//      <o.2..2> T3nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A-ch match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by A-ch match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_ADTCR_T3nBMTG  -------------------------------
// SVD Line: 16955

//  <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nBMTG
//    <name> T3nBMTG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002434) \nSelect TIMER3n B-ch Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by B-ch match.\n1 : Enable = Enable ADC trigger signal generator by B-ch match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_ADTCR ) </loc>
//      <o.1..1> T3nBMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by B-ch match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by B-ch match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER30_ADTCR_T3nCMTG  -------------------------------
// SVD Line: 16973

//  <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nCMTG
//    <name> T3nCMTG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002434) \nSelect TIMER3n C-ch Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by C-ch match.\n1 : Enable = Enable ADC trigger signal generator by C-ch match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER30_ADTCR ) </loc>
//      <o.0..0> T3nCMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by C-ch match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by C-ch match.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_ADTCR  ---------------------------------
// SVD Line: 16892

//  <rtree> SFDITEM_REG__TIMER30_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002434) TIMER3n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER30_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER30_ADTCR = (TIMER30_ADTCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nAMTG </item>
//    <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER30_ADTCR_T3nCMTG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER30_ADTDR  ------------------------------
// SVD Line: 16993

unsigned int TIMER30_ADTDR __AT (0x40002438);



// ----------------------------  Field Item: TIMER30_ADTDR_ADTDATA  -------------------------------
// SVD Line: 17002

//  <item> SFDITEM_FIELD__TIMER30_ADTDR_ADTDATA
//    <name> ADTDATA </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x40002438) TIMER3n ADC Trigger Generation Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_ADTDR >> 0) & 0x3FFF), ((TIMER30_ADTDR = (TIMER30_ADTDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER30_ADTDR  ---------------------------------
// SVD Line: 16993

//  <rtree> SFDITEM_REG__TIMER30_ADTDR
//    <name> ADTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002438) TIMER3n ADC Trigger Generator Data Register </i>
//    <loc> ( (unsigned int)((TIMER30_ADTDR >> 0) & 0xFFFFFFFF), ((TIMER30_ADTDR = (TIMER30_ADTDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_ADTDR_ADTDATA </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIMER30_T30_OUTCR  ----------------------------
// SVD Line: 17031

unsigned int TIMER30_T30_OUTCR __AT (0x40002420);



// --------------------------  Field Item: TIMER30_T30_OUTCR_WTIDKY  ------------------------------
// SVD Line: 17041

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40002420) Write Identification Key (0xe06c) </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER30_T30_OUTCR >> 16) & 0x0), ((TIMER30_T30_OUTCR = (TIMER30_T30_OUTCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_POLB  -------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002420) PWM3nxB Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.15..15> POLB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_POLA  -------------------------------
// SVD Line: 17060

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002420) PWM3nxA Output Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.14..14> POLA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_PABOE  ------------------------------
// SVD Line: 17066

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PABOE
//    <name> PABOE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002420) PWM3nAB Output Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.13..13> PABOE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_PBBOE  ------------------------------
// SVD Line: 17072

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PBBOE
//    <name> PBBOE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002420) PWM3nBB Output Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.12..12> PBBOE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_PCBOE  ------------------------------
// SVD Line: 17078

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PCBOE
//    <name> PCBOE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002420) PWM3nCB Output Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.11..11> PCBOE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_PAAOE  ------------------------------
// SVD Line: 17084

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PAAOE
//    <name> PAAOE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002420) PWM3nAA Output Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.10..10> PAAOE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_PBAOE  ------------------------------
// SVD Line: 17090

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PBAOE
//    <name> PBAOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002420) PWM3nBA Output Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.9..9> PBAOE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_PCAOE  ------------------------------
// SVD Line: 17096

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PCAOE
//    <name> PCAOE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002420) PWM3nCA Output Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.8..8> PCAOE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_LVLAB  ------------------------------
// SVD Line: 17102

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLAB
//    <name> LVLAB </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002420) Configure PWM3nAB Output when Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.6..6> LVLAB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_LVLBB  ------------------------------
// SVD Line: 17108

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLBB
//    <name> LVLBB </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002420) Configure PWM3nBB Output when Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.5..5> LVLBB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_LVLCB  ------------------------------
// SVD Line: 17114

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLCB
//    <name> LVLCB </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002420) Configure PWM3nCB Output when Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.4..4> LVLCB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_LVLAA  ------------------------------
// SVD Line: 17120

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLAA
//    <name> LVLAA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002420) Configure PWM3nAA Output when Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.2..2> LVLAA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_LVLBA  ------------------------------
// SVD Line: 17126

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLBA
//    <name> LVLBA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002420) Configure PWM3nBA Output when Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.1..1> LVLBA
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER30_T30_OUTCR_LVLCA  ------------------------------
// SVD Line: 17132

//  <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLCA
//    <name> LVLCA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002420) Configure PWM3nCA Output when Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER30_T30_OUTCR ) </loc>
//      <o.0..0> LVLCA
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TIMER30_T30_OUTCR  -------------------------------
// SVD Line: 17031

//  <rtree> SFDITEM_REG__TIMER30_T30_OUTCR
//    <name> T30_OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002420) TIMER3n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER30_T30_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER30_T30_OUTCR = (TIMER30_T30_OUTCR & ~(0xFFFFFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PABOE </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PBBOE </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PCBOE </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PAAOE </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PBAOE </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_PCAOE </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLAB </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLBB </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLCB </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLAA </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLBA </item>
//    <item> SFDITEM_FIELD__TIMER30_T30_OUTCR_LVLCA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER30  ------------------------------------
// SVD Line: 17012

//  <view> TIMER30
//    <name> TIMER30 </name>
//    <item> SFDITEM_REG__TIMER30_CR </item>
//    <item> SFDITEM_REG__TIMER30_PDR </item>
//    <item> SFDITEM_REG__TIMER30_ADR </item>
//    <item> SFDITEM_REG__TIMER30_BDR </item>
//    <item> SFDITEM_REG__TIMER30_CDR </item>
//    <item> SFDITEM_REG__TIMER30_CAPDR </item>
//    <item> SFDITEM_REG__TIMER30_PREDR </item>
//    <item> SFDITEM_REG__TIMER30_CNT </item>
//    <item> SFDITEM_REG__TIMER30_OUTCR </item>
//    <item> SFDITEM_REG__TIMER30_DLY </item>
//    <item> SFDITEM_REG__TIMER30_INTCR </item>
//    <item> SFDITEM_REG__TIMER30_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER30_HIZCR </item>
//    <item> SFDITEM_REG__TIMER30_ADTCR </item>
//    <item> SFDITEM_REG__TIMER30_ADTDR </item>
//    <item> SFDITEM_REG__TIMER30_T30_OUTCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: ADC_CR  ---------------------------------
// SVD Line: 17161

unsigned int ADC_CR __AT (0x40003000);



// --------------------------------  Field Item: ADC_CR_ADCEN  ------------------------------------
// SVD Line: 17170

//  <item> SFDITEM_FIELD__ADC_CR_ADCEN
//    <name> ADCEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003000) \nADC Module Enable\n0 : Disable = Disable ADC module operation.\n1 : Enable = Enable ADC module operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.15..15> ADCEN
//        <0=> 0: Disable = Disable ADC module operation.
//        <1=> 1: Enable = Enable ADC module operation.
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR_TRIG  ------------------------------------
// SVD Line: 17188

//  <item> SFDITEM_FIELD__ADC_CR_TRIG
//    <name> TRIG </name>
//    <rw> 
//    <i> [Bits 13..11] RW (@ 0x40003000) \nADC Trigger Signal Selection\n0 : ADST = Select ADST.\n1 : TIMER10 = Select TIMER10 A-Match Signal.\n2 : TIMER11 = Select TIMER11 A-Match Signal.\n3 : TIMER12 = Select TIMER12 A-Match Signal.\n4 : TIMER30 = Select ADC Trigger Signal from TIMER30.\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.13..11> TRIG
//        <0=> 0: ADST = Select ADST.
//        <1=> 1: TIMER10 = Select TIMER10 A-Match Signal.
//        <2=> 2: TIMER11 = Select TIMER11 A-Match Signal.
//        <3=> 3: TIMER12 = Select TIMER12 A-Match Signal.
//        <4=> 4: TIMER30 = Select ADC Trigger Signal from TIMER30.
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR_REFSEL  -----------------------------------
// SVD Line: 17221

//  <item> SFDITEM_FIELD__ADC_CR_REFSEL
//    <name> REFSEL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003000) \nADC Reference Selection\n0 : Vdd = Select analog power (VDD).\n1 : AVref = Select external reference (AVREF). </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.10..10> REFSEL
//        <0=> 0: Vdd = Select analog power (VDD).
//        <1=> 1: AVref = Select external reference (AVREF).
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR_ADST  ------------------------------------
// SVD Line: 17239

//  <item> SFDITEM_FIELD__ADC_CR_ADST
//    <name> ADST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003000) \nADC Conversion Start\n0 : NoEffect = No effect.\n1 : Start = Trigger signal generation for conversion start. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.8..8> ADST
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Start = Trigger signal generation for conversion start.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR_ADCIEN  -----------------------------------
// SVD Line: 17257

//  <item> SFDITEM_FIELD__ADC_CR_ADCIEN
//    <name> ADCIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003000) \nADC Interrupt Enable\n0 : Disable = Disable ADC interrupt.\n1 : Enable = Enable ADC interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.5..5> ADCIEN
//        <0=> 0: Disable = Disable ADC interrupt.
//        <1=> 1: Enable = Enable ADC interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR_ADCIFLAG  ----------------------------------
// SVD Line: 17275

//  <item> SFDITEM_FIELD__ADC_CR_ADCIFLAG
//    <name> ADCIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003000) \nADC Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.4..4> ADCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR_ADSEL  ------------------------------------
// SVD Line: 17293

//  <item> SFDITEM_FIELD__ADC_CR_ADSEL
//    <name> ADSEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003000) \nA/D Converter Channel Selection\n0 : AN0 = Select AN0.\n1 : AN1 = Select AN1.\n2 : AN2 = Select AN2.\n3 : AN3 = Select AN3.\n4 : AN4 = Select AN4.\n5 : AN5 = Select AN5.\n6 : AN6 = Select AN6.\n7 : AN7 = Select AN7.\n8 : AN8 = Select AN8.\n9 : AN9 = Select AN9.\n10 : AN10 = Select AN10.\n11 : AN11 = Select AN11\n12 : AN12 = Select AN12\n13 : AN13 = Select AN13\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.3..0> ADSEL
//        <0=> 0: AN0 = Select AN0.
//        <1=> 1: AN1 = Select AN1.
//        <2=> 2: AN2 = Select AN2.
//        <3=> 3: AN3 = Select AN3.
//        <4=> 4: AN4 = Select AN4.
//        <5=> 5: AN5 = Select AN5.
//        <6=> 6: AN6 = Select AN6.
//        <7=> 7: AN7 = Select AN7.
//        <8=> 8: AN8 = Select AN8.
//        <9=> 9: AN9 = Select AN9.
//        <10=> 10: AN10 = Select AN10.
//        <11=> 11: AN11 = Select AN11
//        <12=> 12: AN12 = Select AN12
//        <13=> 13: AN13 = Select AN13
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_CR  -------------------------------------
// SVD Line: 17161

//  <rtree> SFDITEM_REG__ADC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) A/D Converter Control Register </i>
//    <loc> ( (unsigned int)((ADC_CR >> 0) & 0xFFFFFFFF), ((ADC_CR = (ADC_CR & ~(0xBD3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBD3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_CR_ADCEN </item>
//    <item> SFDITEM_FIELD__ADC_CR_TRIG </item>
//    <item> SFDITEM_FIELD__ADC_CR_REFSEL </item>
//    <item> SFDITEM_FIELD__ADC_CR_ADST </item>
//    <item> SFDITEM_FIELD__ADC_CR_ADCIEN </item>
//    <item> SFDITEM_FIELD__ADC_CR_ADCIFLAG </item>
//    <item> SFDITEM_FIELD__ADC_CR_ADSEL </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: ADC_DR  ---------------------------------
// SVD Line: 17373

unsigned int ADC_DR __AT (0x40003004);



// --------------------------------  Field Item: ADC_DR_ADDATA  -----------------------------------
// SVD Line: 17382

//  <item> SFDITEM_FIELD__ADC_DR_ADDATA
//    <name> ADDATA </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40003004) A/D Converter Result Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_DR >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_DR  -------------------------------------
// SVD Line: 17373

//  <rtree> SFDITEM_REG__ADC_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003004) A/D Converter Data Register </i>
//    <loc> ( (unsigned int)((ADC_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_DR_ADDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_PREDR  --------------------------------
// SVD Line: 17390

unsigned int ADC_PREDR __AT (0x40003008);



// -------------------------------  Field Item: ADC_PREDR_PRED  -----------------------------------
// SVD Line: 17399

//  <item> SFDITEM_FIELD__ADC_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40003008) A/D Converter Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_PREDR >> 0) & 0x1F), ((ADC_PREDR = (ADC_PREDR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC_PREDR  -----------------------------------
// SVD Line: 17390

//  <rtree> SFDITEM_REG__ADC_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003008) A/D Converter Prescaler Data Register </i>
//    <loc> ( (unsigned int)((ADC_PREDR >> 0) & 0xFFFFFFFF), ((ADC_PREDR = (ADC_PREDR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_PREDR_PRED </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC  --------------------------------------
// SVD Line: 17142

//  <view> ADC
//    <name> ADC </name>
//    <item> SFDITEM_REG__ADC_CR </item>
//    <item> SFDITEM_REG__ADC_DR </item>
//    <item> SFDITEM_REG__ADC_PREDR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART1n_CR1  -------------------------------
// SVD Line: 17423

unsigned int USART1n_CR1 __AT (0x54000000);



// -----------------------------  Field Item: USART1n_CR1_USTnMS  ---------------------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__USART1n_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x54000000) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_USTnP  ---------------------------------
// SVD Line: 17455

//  <item> SFDITEM_FIELD__USART1n_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x54000000) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_USTnS  ---------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__USART1n_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x54000000) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_ORDn  ----------------------------------
// SVD Line: 17511

//  <item> SFDITEM_FIELD__USART1n_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x54000000) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = LSB First\n1 : msbFirst = MSB First </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = LSB First
//        <1=> 1: msbFirst = MSB First
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_CPOLn  ---------------------------------
// SVD Line: 17529

//  <item> SFDITEM_FIELD__USART1n_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x54000000) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge\n1 : IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge
//        <1=> 1: IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_CPHAn  ---------------------------------
// SVD Line: 17547

//  <item> SFDITEM_FIELD__USART1n_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x54000000) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_DRIEn  ---------------------------------
// SVD Line: 17565

//  <item> SFDITEM_FIELD__USART1n_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x54000000) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR1_TXCIEn  ---------------------------------
// SVD Line: 17571

//  <item> SFDITEM_FIELD__USART1n_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x54000000) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR1_RXCIEn  ---------------------------------
// SVD Line: 17577

//  <item> SFDITEM_FIELD__USART1n_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x54000000) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR1_WAKEIEn  --------------------------------
// SVD Line: 17583

//  <item> SFDITEM_FIELD__USART1n_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x54000000) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_TXEn  ----------------------------------
// SVD Line: 17589

//  <item> SFDITEM_FIELD__USART1n_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x54000000) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_RXEn  ----------------------------------
// SVD Line: 17595

//  <item> SFDITEM_FIELD__USART1n_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x54000000) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_CR1  ----------------------------------
// SVD Line: 17423

//  <rtree> SFDITEM_REG__USART1n_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000000) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART1n_CR1 >> 0) & 0xFFFFFFFF), ((USART1n_CR1 = (USART1n_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_CR2  -------------------------------
// SVD Line: 17603

unsigned int USART1n_CR2 __AT (0x54000004);



// -----------------------------  Field Item: USART1n_CR2_USTnEN  ---------------------------------
// SVD Line: 17612

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x54000004) Activate USART1n Block </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR2_DBLSn  ---------------------------------
// SVD Line: 17618

//  <item> SFDITEM_FIELD__USART1n_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x54000004) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_MASTERn  --------------------------------
// SVD Line: 17624

//  <item> SFDITEM_FIELD__USART1n_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x54000004) Selects master or slave in SPI1n or Synchronous mode and controls the direction of SCK1n pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_LOOPSn  ---------------------------------
// SVD Line: 17630

//  <item> SFDITEM_FIELD__USART1n_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x54000004) Control the Loop Back mode of USART1n for test mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_DISSCKn  --------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__USART1n_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x54000004) In synchronous mode operation, selects the waveform of SCK1n output </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART1n_CR2_USTnSSEN  --------------------------------
// SVD Line: 17642

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x54000004) This bit controls the SS1n pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR2_FXCHn  ---------------------------------
// SVD Line: 17648

//  <item> SFDITEM_FIELD__USART1n_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x54000004) SPI1n port function exchange control (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_USTnSB  ---------------------------------
// SVD Line: 17654

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x54000004) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_USTnTX8  --------------------------------
// SVD Line: 17660

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnTX8
//    <name> USTnTX8 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x54000004) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.1..1> USTnTX8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_USTnRX8  --------------------------------
// SVD Line: 17666

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnRX8
//    <name> USTnRX8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x54000004) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.0..0> USTnRX8
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_CR2  ----------------------------------
// SVD Line: 17603

//  <rtree> SFDITEM_REG__USART1n_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000004) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART1n_CR2 >> 0) & 0xFFFFFFFF), ((USART1n_CR2 = (USART1n_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnSB </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnTX8 </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnRX8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1n_ST  -------------------------------
// SVD Line: 17674

unsigned int USART1n_ST __AT (0x5400000C);



// -------------------------------  Field Item: USART1n_ST_DREn  ----------------------------------
// SVD Line: 17683

//  <item> SFDITEM_FIELD__USART1n_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5400000C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_TXCn  ----------------------------------
// SVD Line: 17689

//  <item> SFDITEM_FIELD__USART1n_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5400000C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_RXCn  ----------------------------------
// SVD Line: 17695

//  <item> SFDITEM_FIELD__USART1n_ST_RXCn
//    <name> RXCn </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x5400000C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_ST_WAKEn  ----------------------------------
// SVD Line: 17701

//  <item> SFDITEM_FIELD__USART1n_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5400000C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_DORn  ----------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__USART1n_ST_DORn
//    <name> DORn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x5400000C) This bit is set if data OverRun takes place </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_FEn  -----------------------------------
// SVD Line: 17713

//  <item> SFDITEM_FIELD__USART1n_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5400000C) This bit is set if the first stop bit of next character in the receive buffer is detected as '0' </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_PEn  -----------------------------------
// SVD Line: 17719

//  <item> SFDITEM_FIELD__USART1n_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5400000C) This bit is set if the next character in the receive buffer has a Parity Error while parity is checked </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_ST  -----------------------------------
// SVD Line: 17674

//  <rtree> SFDITEM_REG__USART1n_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5400000C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART1n_ST >> 0) & 0xFFFFFFFF), ((USART1n_ST = (USART1n_ST & ~(0xD3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_BDR  -------------------------------
// SVD Line: 17727

unsigned int USART1n_BDR __AT (0x54000010);



// ------------------------------  Field Item: USART1n_BDR_BDATA  ---------------------------------
// SVD Line: 17736

//  <item> SFDITEM_FIELD__USART1n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x54000010) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1n_BDR >> 0) & 0xFFF), ((USART1n_BDR = (USART1n_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_BDR  ----------------------------------
// SVD Line: 17727

//  <rtree> SFDITEM_REG__USART1n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000010) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART1n_BDR >> 0) & 0xFFFFFFFF), ((USART1n_BDR = (USART1n_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_BDR_BDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1n_DR  -------------------------------
// SVD Line: 17744

unsigned int USART1n_DR __AT (0x54000014);



// -------------------------------  Field Item: USART1n_DR_DATA  ----------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__USART1n_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x54000014) The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1n_DR >> 0) & 0xFF), ((USART1n_DR = (USART1n_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_DR  -----------------------------------
// SVD Line: 17744

//  <rtree> SFDITEM_REG__USART1n_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000014) USART1n Data Register </i>
//    <loc> ( (unsigned int)((USART1n_DR >> 0) & 0xFFFFFFFF), ((USART1n_DR = (USART1n_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_DR_DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART1n  ------------------------------------
// SVD Line: 17409

//  <view> USART1n
//    <name> USART1n </name>
//    <item> SFDITEM_REG__USART1n_CR1 </item>
//    <item> SFDITEM_REG__USART1n_CR2 </item>
//    <item> SFDITEM_REG__USART1n_ST </item>
//    <item> SFDITEM_REG__USART1n_BDR </item>
//    <item> SFDITEM_REG__USART1n_DR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART10_CR1  -------------------------------
// SVD Line: 17423

unsigned int USART10_CR1 __AT (0x40003800);



// -----------------------------  Field Item: USART10_CR1_USTnMS  ---------------------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__USART10_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40003800) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_USTnP  ---------------------------------
// SVD Line: 17455

//  <item> SFDITEM_FIELD__USART10_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003800) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_USTnS  ---------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__USART10_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40003800) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_ORDn  ----------------------------------
// SVD Line: 17511

//  <item> SFDITEM_FIELD__USART10_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003800) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = LSB First\n1 : msbFirst = MSB First </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = LSB First
//        <1=> 1: msbFirst = MSB First
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_CPOLn  ---------------------------------
// SVD Line: 17529

//  <item> SFDITEM_FIELD__USART10_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003800) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge\n1 : IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge
//        <1=> 1: IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_CPHAn  ---------------------------------
// SVD Line: 17547

//  <item> SFDITEM_FIELD__USART10_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003800) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_DRIEn  ---------------------------------
// SVD Line: 17565

//  <item> SFDITEM_FIELD__USART10_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003800) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR1_TXCIEn  ---------------------------------
// SVD Line: 17571

//  <item> SFDITEM_FIELD__USART10_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003800) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR1_RXCIEn  ---------------------------------
// SVD Line: 17577

//  <item> SFDITEM_FIELD__USART10_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003800) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR1_WAKEIEn  --------------------------------
// SVD Line: 17583

//  <item> SFDITEM_FIELD__USART10_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003800) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_TXEn  ----------------------------------
// SVD Line: 17589

//  <item> SFDITEM_FIELD__USART10_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003800) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_RXEn  ----------------------------------
// SVD Line: 17595

//  <item> SFDITEM_FIELD__USART10_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003800) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART10_CR1  ----------------------------------
// SVD Line: 17423

//  <rtree> SFDITEM_REG__USART10_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003800) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART10_CR1 >> 0) & 0xFFFFFFFF), ((USART10_CR1 = (USART10_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART10_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART10_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART10_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_CR2  -------------------------------
// SVD Line: 17603

unsigned int USART10_CR2 __AT (0x40003804);



// -----------------------------  Field Item: USART10_CR2_USTnEN  ---------------------------------
// SVD Line: 17612

//  <item> SFDITEM_FIELD__USART10_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003804) Activate USART1n Block </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR2_DBLSn  ---------------------------------
// SVD Line: 17618

//  <item> SFDITEM_FIELD__USART10_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003804) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_MASTERn  --------------------------------
// SVD Line: 17624

//  <item> SFDITEM_FIELD__USART10_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003804) Selects master or slave in SPI1n or Synchronous mode and controls the direction of SCK1n pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_LOOPSn  ---------------------------------
// SVD Line: 17630

//  <item> SFDITEM_FIELD__USART10_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003804) Control the Loop Back mode of USART1n for test mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_DISSCKn  --------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__USART10_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003804) In synchronous mode operation, selects the waveform of SCK1n output </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART10_CR2_USTnSSEN  --------------------------------
// SVD Line: 17642

//  <item> SFDITEM_FIELD__USART10_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003804) This bit controls the SS1n pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR2_FXCHn  ---------------------------------
// SVD Line: 17648

//  <item> SFDITEM_FIELD__USART10_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003804) SPI1n port function exchange control (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_USTnSB  ---------------------------------
// SVD Line: 17654

//  <item> SFDITEM_FIELD__USART10_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003804) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_USTnTX8  --------------------------------
// SVD Line: 17660

//  <item> SFDITEM_FIELD__USART10_CR2_USTnTX8
//    <name> USTnTX8 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003804) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.1..1> USTnTX8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_USTnRX8  --------------------------------
// SVD Line: 17666

//  <item> SFDITEM_FIELD__USART10_CR2_USTnRX8
//    <name> USTnRX8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003804) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.0..0> USTnRX8
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART10_CR2  ----------------------------------
// SVD Line: 17603

//  <rtree> SFDITEM_REG__USART10_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003804) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART10_CR2 >> 0) & 0xFFFFFFFF), ((USART10_CR2 = (USART10_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART10_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART10_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnSB </item>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnTX8 </item>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnRX8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART10_ST  -------------------------------
// SVD Line: 17674

unsigned int USART10_ST __AT (0x4000380C);



// -------------------------------  Field Item: USART10_ST_DREn  ----------------------------------
// SVD Line: 17683

//  <item> SFDITEM_FIELD__USART10_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000380C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_TXCn  ----------------------------------
// SVD Line: 17689

//  <item> SFDITEM_FIELD__USART10_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000380C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_RXCn  ----------------------------------
// SVD Line: 17695

//  <item> SFDITEM_FIELD__USART10_ST_RXCn
//    <name> RXCn </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000380C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_ST_WAKEn  ----------------------------------
// SVD Line: 17701

//  <item> SFDITEM_FIELD__USART10_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000380C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_DORn  ----------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__USART10_ST_DORn
//    <name> DORn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000380C) This bit is set if data OverRun takes place </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_FEn  -----------------------------------
// SVD Line: 17713

//  <item> SFDITEM_FIELD__USART10_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000380C) This bit is set if the first stop bit of next character in the receive buffer is detected as '0' </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_PEn  -----------------------------------
// SVD Line: 17719

//  <item> SFDITEM_FIELD__USART10_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000380C) This bit is set if the next character in the receive buffer has a Parity Error while parity is checked </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART10_ST  -----------------------------------
// SVD Line: 17674

//  <rtree> SFDITEM_REG__USART10_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000380C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART10_ST >> 0) & 0xFFFFFFFF), ((USART10_ST = (USART10_ST & ~(0xD3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART10_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART10_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART10_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART10_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART10_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART10_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_BDR  -------------------------------
// SVD Line: 17727

unsigned int USART10_BDR __AT (0x40003810);



// ------------------------------  Field Item: USART10_BDR_BDATA  ---------------------------------
// SVD Line: 17736

//  <item> SFDITEM_FIELD__USART10_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003810) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART10_BDR >> 0) & 0xFFF), ((USART10_BDR = (USART10_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART10_BDR  ----------------------------------
// SVD Line: 17727

//  <rtree> SFDITEM_REG__USART10_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003810) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART10_BDR >> 0) & 0xFFFFFFFF), ((USART10_BDR = (USART10_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_BDR_BDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART10_DR  -------------------------------
// SVD Line: 17744

unsigned int USART10_DR __AT (0x40003814);



// -------------------------------  Field Item: USART10_DR_DATA  ----------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__USART10_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003814) The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART10_DR >> 0) & 0xFF), ((USART10_DR = (USART10_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART10_DR  -----------------------------------
// SVD Line: 17744

//  <rtree> SFDITEM_REG__USART10_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003814) USART1n Data Register </i>
//    <loc> ( (unsigned int)((USART10_DR >> 0) & 0xFFFFFFFF), ((USART10_DR = (USART10_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_DR_DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART10  ------------------------------------
// SVD Line: 17763

//  <view> USART10
//    <name> USART10 </name>
//    <item> SFDITEM_REG__USART10_CR1 </item>
//    <item> SFDITEM_REG__USART10_CR2 </item>
//    <item> SFDITEM_REG__USART10_ST </item>
//    <item> SFDITEM_REG__USART10_BDR </item>
//    <item> SFDITEM_REG__USART10_DR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART11_CR1  -------------------------------
// SVD Line: 17423

unsigned int USART11_CR1 __AT (0x40003900);



// -----------------------------  Field Item: USART11_CR1_USTnMS  ---------------------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__USART11_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40003900) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_USTnP  ---------------------------------
// SVD Line: 17455

//  <item> SFDITEM_FIELD__USART11_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003900) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_USTnS  ---------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__USART11_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40003900) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_ORDn  ----------------------------------
// SVD Line: 17511

//  <item> SFDITEM_FIELD__USART11_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003900) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = LSB First\n1 : msbFirst = MSB First </i>
//    <combo> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = LSB First
//        <1=> 1: msbFirst = MSB First
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_CPOLn  ---------------------------------
// SVD Line: 17529

//  <item> SFDITEM_FIELD__USART11_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003900) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge\n1 : IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge </i>
//    <combo> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge
//        <1=> 1: IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_CPHAn  ---------------------------------
// SVD Line: 17547

//  <item> SFDITEM_FIELD__USART11_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003900) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_DRIEn  ---------------------------------
// SVD Line: 17565

//  <item> SFDITEM_FIELD__USART11_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003900) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR1_TXCIEn  ---------------------------------
// SVD Line: 17571

//  <item> SFDITEM_FIELD__USART11_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003900) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR1_RXCIEn  ---------------------------------
// SVD Line: 17577

//  <item> SFDITEM_FIELD__USART11_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003900) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR1_WAKEIEn  --------------------------------
// SVD Line: 17583

//  <item> SFDITEM_FIELD__USART11_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003900) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_TXEn  ----------------------------------
// SVD Line: 17589

//  <item> SFDITEM_FIELD__USART11_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003900) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR1_RXEn  ----------------------------------
// SVD Line: 17595

//  <item> SFDITEM_FIELD__USART11_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003900) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART11_CR1  ----------------------------------
// SVD Line: 17423

//  <rtree> SFDITEM_REG__USART11_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003900) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART11_CR1 >> 0) & 0xFFFFFFFF), ((USART11_CR1 = (USART11_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART11_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART11_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART11_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART11_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART11_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART11_CR2  -------------------------------
// SVD Line: 17603

unsigned int USART11_CR2 __AT (0x40003904);



// -----------------------------  Field Item: USART11_CR2_USTnEN  ---------------------------------
// SVD Line: 17612

//  <item> SFDITEM_FIELD__USART11_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003904) Activate USART1n Block </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR2_DBLSn  ---------------------------------
// SVD Line: 17618

//  <item> SFDITEM_FIELD__USART11_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003904) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR2_MASTERn  --------------------------------
// SVD Line: 17624

//  <item> SFDITEM_FIELD__USART11_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003904) Selects master or slave in SPI1n or Synchronous mode and controls the direction of SCK1n pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR2_LOOPSn  ---------------------------------
// SVD Line: 17630

//  <item> SFDITEM_FIELD__USART11_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003904) Control the Loop Back mode of USART1n for test mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR2_DISSCKn  --------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__USART11_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003904) In synchronous mode operation, selects the waveform of SCK1n output </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART11_CR2_USTnSSEN  --------------------------------
// SVD Line: 17642

//  <item> SFDITEM_FIELD__USART11_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003904) This bit controls the SS1n pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART11_CR2_FXCHn  ---------------------------------
// SVD Line: 17648

//  <item> SFDITEM_FIELD__USART11_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003904) SPI1n port function exchange control (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR2_USTnSB  ---------------------------------
// SVD Line: 17654

//  <item> SFDITEM_FIELD__USART11_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003904) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR2_USTnTX8  --------------------------------
// SVD Line: 17660

//  <item> SFDITEM_FIELD__USART11_CR2_USTnTX8
//    <name> USTnTX8 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003904) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.1..1> USTnTX8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART11_CR2_USTnRX8  --------------------------------
// SVD Line: 17666

//  <item> SFDITEM_FIELD__USART11_CR2_USTnRX8
//    <name> USTnRX8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003904) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_CR2 ) </loc>
//      <o.0..0> USTnRX8
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART11_CR2  ----------------------------------
// SVD Line: 17603

//  <rtree> SFDITEM_REG__USART11_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003904) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART11_CR2 >> 0) & 0xFFFFFFFF), ((USART11_CR2 = (USART11_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART11_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART11_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART11_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART11_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART11_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART11_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART11_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART11_CR2_USTnSB </item>
//    <item> SFDITEM_FIELD__USART11_CR2_USTnTX8 </item>
//    <item> SFDITEM_FIELD__USART11_CR2_USTnRX8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART11_ST  -------------------------------
// SVD Line: 17674

unsigned int USART11_ST __AT (0x4000390C);



// -------------------------------  Field Item: USART11_ST_DREn  ----------------------------------
// SVD Line: 17683

//  <item> SFDITEM_FIELD__USART11_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000390C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART11_ST_TXCn  ----------------------------------
// SVD Line: 17689

//  <item> SFDITEM_FIELD__USART11_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000390C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART11_ST_RXCn  ----------------------------------
// SVD Line: 17695

//  <item> SFDITEM_FIELD__USART11_ST_RXCn
//    <name> RXCn </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4000390C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART11_ST_WAKEn  ----------------------------------
// SVD Line: 17701

//  <item> SFDITEM_FIELD__USART11_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000390C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART11_ST_DORn  ----------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__USART11_ST_DORn
//    <name> DORn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000390C) This bit is set if data OverRun takes place </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART11_ST_FEn  -----------------------------------
// SVD Line: 17713

//  <item> SFDITEM_FIELD__USART11_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000390C) This bit is set if the first stop bit of next character in the receive buffer is detected as '0' </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART11_ST_PEn  -----------------------------------
// SVD Line: 17719

//  <item> SFDITEM_FIELD__USART11_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000390C) This bit is set if the next character in the receive buffer has a Parity Error while parity is checked </i>
//    <check> 
//      <loc> ( (unsigned int) USART11_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART11_ST  -----------------------------------
// SVD Line: 17674

//  <rtree> SFDITEM_REG__USART11_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000390C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART11_ST >> 0) & 0xFFFFFFFF), ((USART11_ST = (USART11_ST & ~(0xD3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART11_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART11_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART11_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART11_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART11_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART11_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART11_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART11_BDR  -------------------------------
// SVD Line: 17727

unsigned int USART11_BDR __AT (0x40003910);



// ------------------------------  Field Item: USART11_BDR_BDATA  ---------------------------------
// SVD Line: 17736

//  <item> SFDITEM_FIELD__USART11_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003910) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART11_BDR >> 0) & 0xFFF), ((USART11_BDR = (USART11_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART11_BDR  ----------------------------------
// SVD Line: 17727

//  <rtree> SFDITEM_REG__USART11_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003910) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART11_BDR >> 0) & 0xFFFFFFFF), ((USART11_BDR = (USART11_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART11_BDR_BDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART11_DR  -------------------------------
// SVD Line: 17744

unsigned int USART11_DR __AT (0x40003914);



// -------------------------------  Field Item: USART11_DR_DATA  ----------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__USART11_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003914) The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART11_DR >> 0) & 0xFF), ((USART11_DR = (USART11_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART11_DR  -----------------------------------
// SVD Line: 17744

//  <rtree> SFDITEM_REG__USART11_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003914) USART1n Data Register </i>
//    <loc> ( (unsigned int)((USART11_DR >> 0) & 0xFFFFFFFF), ((USART11_DR = (USART11_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART11_DR_DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART11  ------------------------------------
// SVD Line: 17782

//  <view> USART11
//    <name> USART11 </name>
//    <item> SFDITEM_REG__USART11_CR1 </item>
//    <item> SFDITEM_REG__USART11_CR2 </item>
//    <item> SFDITEM_REG__USART11_ST </item>
//    <item> SFDITEM_REG__USART11_BDR </item>
//    <item> SFDITEM_REG__USART11_DR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART12_CR1  -------------------------------
// SVD Line: 17423

unsigned int USART12_CR1 __AT (0x40003A00);



// -----------------------------  Field Item: USART12_CR1_USTnMS  ---------------------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__USART12_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40003A00) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_USTnP  ---------------------------------
// SVD Line: 17455

//  <item> SFDITEM_FIELD__USART12_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003A00) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_USTnS  ---------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__USART12_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40003A00) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_ORDn  ----------------------------------
// SVD Line: 17511

//  <item> SFDITEM_FIELD__USART12_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003A00) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = LSB First\n1 : msbFirst = MSB First </i>
//    <combo> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = LSB First
//        <1=> 1: msbFirst = MSB First
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_CPOLn  ---------------------------------
// SVD Line: 17529

//  <item> SFDITEM_FIELD__USART12_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003A00) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge\n1 : IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge </i>
//    <combo> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge
//        <1=> 1: IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_CPHAn  ---------------------------------
// SVD Line: 17547

//  <item> SFDITEM_FIELD__USART12_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003A00) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_DRIEn  ---------------------------------
// SVD Line: 17565

//  <item> SFDITEM_FIELD__USART12_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003A00) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR1_TXCIEn  ---------------------------------
// SVD Line: 17571

//  <item> SFDITEM_FIELD__USART12_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003A00) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR1_RXCIEn  ---------------------------------
// SVD Line: 17577

//  <item> SFDITEM_FIELD__USART12_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003A00) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR1_WAKEIEn  --------------------------------
// SVD Line: 17583

//  <item> SFDITEM_FIELD__USART12_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003A00) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_TXEn  ----------------------------------
// SVD Line: 17589

//  <item> SFDITEM_FIELD__USART12_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003A00) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR1_RXEn  ----------------------------------
// SVD Line: 17595

//  <item> SFDITEM_FIELD__USART12_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003A00) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART12_CR1  ----------------------------------
// SVD Line: 17423

//  <rtree> SFDITEM_REG__USART12_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003A00) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART12_CR1 >> 0) & 0xFFFFFFFF), ((USART12_CR1 = (USART12_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART12_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART12_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART12_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART12_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART12_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART12_CR2  -------------------------------
// SVD Line: 17603

unsigned int USART12_CR2 __AT (0x40003A04);



// -----------------------------  Field Item: USART12_CR2_USTnEN  ---------------------------------
// SVD Line: 17612

//  <item> SFDITEM_FIELD__USART12_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003A04) Activate USART1n Block </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR2_DBLSn  ---------------------------------
// SVD Line: 17618

//  <item> SFDITEM_FIELD__USART12_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003A04) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR2_MASTERn  --------------------------------
// SVD Line: 17624

//  <item> SFDITEM_FIELD__USART12_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003A04) Selects master or slave in SPI1n or Synchronous mode and controls the direction of SCK1n pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR2_LOOPSn  ---------------------------------
// SVD Line: 17630

//  <item> SFDITEM_FIELD__USART12_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003A04) Control the Loop Back mode of USART1n for test mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR2_DISSCKn  --------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__USART12_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003A04) In synchronous mode operation, selects the waveform of SCK1n output </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART12_CR2_USTnSSEN  --------------------------------
// SVD Line: 17642

//  <item> SFDITEM_FIELD__USART12_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003A04) This bit controls the SS1n pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART12_CR2_FXCHn  ---------------------------------
// SVD Line: 17648

//  <item> SFDITEM_FIELD__USART12_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003A04) SPI1n port function exchange control (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR2_USTnSB  ---------------------------------
// SVD Line: 17654

//  <item> SFDITEM_FIELD__USART12_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003A04) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR2_USTnTX8  --------------------------------
// SVD Line: 17660

//  <item> SFDITEM_FIELD__USART12_CR2_USTnTX8
//    <name> USTnTX8 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003A04) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.1..1> USTnTX8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART12_CR2_USTnRX8  --------------------------------
// SVD Line: 17666

//  <item> SFDITEM_FIELD__USART12_CR2_USTnRX8
//    <name> USTnRX8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003A04) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_CR2 ) </loc>
//      <o.0..0> USTnRX8
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART12_CR2  ----------------------------------
// SVD Line: 17603

//  <rtree> SFDITEM_REG__USART12_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003A04) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART12_CR2 >> 0) & 0xFFFFFFFF), ((USART12_CR2 = (USART12_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART12_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART12_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART12_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART12_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART12_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART12_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART12_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART12_CR2_USTnSB </item>
//    <item> SFDITEM_FIELD__USART12_CR2_USTnTX8 </item>
//    <item> SFDITEM_FIELD__USART12_CR2_USTnRX8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART12_ST  -------------------------------
// SVD Line: 17674

unsigned int USART12_ST __AT (0x40003A0C);



// -------------------------------  Field Item: USART12_ST_DREn  ----------------------------------
// SVD Line: 17683

//  <item> SFDITEM_FIELD__USART12_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003A0C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART12_ST_TXCn  ----------------------------------
// SVD Line: 17689

//  <item> SFDITEM_FIELD__USART12_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003A0C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART12_ST_RXCn  ----------------------------------
// SVD Line: 17695

//  <item> SFDITEM_FIELD__USART12_ST_RXCn
//    <name> RXCn </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003A0C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART12_ST_WAKEn  ----------------------------------
// SVD Line: 17701

//  <item> SFDITEM_FIELD__USART12_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003A0C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART12_ST_DORn  ----------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__USART12_ST_DORn
//    <name> DORn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003A0C) This bit is set if data OverRun takes place </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART12_ST_FEn  -----------------------------------
// SVD Line: 17713

//  <item> SFDITEM_FIELD__USART12_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003A0C) This bit is set if the first stop bit of next character in the receive buffer is detected as '0' </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART12_ST_PEn  -----------------------------------
// SVD Line: 17719

//  <item> SFDITEM_FIELD__USART12_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003A0C) This bit is set if the next character in the receive buffer has a Parity Error while parity is checked </i>
//    <check> 
//      <loc> ( (unsigned int) USART12_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART12_ST  -----------------------------------
// SVD Line: 17674

//  <rtree> SFDITEM_REG__USART12_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003A0C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART12_ST >> 0) & 0xFFFFFFFF), ((USART12_ST = (USART12_ST & ~(0xD3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART12_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART12_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART12_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART12_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART12_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART12_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART12_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART12_BDR  -------------------------------
// SVD Line: 17727

unsigned int USART12_BDR __AT (0x40003A10);



// ------------------------------  Field Item: USART12_BDR_BDATA  ---------------------------------
// SVD Line: 17736

//  <item> SFDITEM_FIELD__USART12_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003A10) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART12_BDR >> 0) & 0xFFF), ((USART12_BDR = (USART12_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART12_BDR  ----------------------------------
// SVD Line: 17727

//  <rtree> SFDITEM_REG__USART12_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003A10) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART12_BDR >> 0) & 0xFFFFFFFF), ((USART12_BDR = (USART12_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART12_BDR_BDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART12_DR  -------------------------------
// SVD Line: 17744

unsigned int USART12_DR __AT (0x40003A14);



// -------------------------------  Field Item: USART12_DR_DATA  ----------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__USART12_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003A14) The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART12_DR >> 0) & 0xFF), ((USART12_DR = (USART12_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART12_DR  -----------------------------------
// SVD Line: 17744

//  <rtree> SFDITEM_REG__USART12_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003A14) USART1n Data Register </i>
//    <loc> ( (unsigned int)((USART12_DR >> 0) & 0xFFFFFFFF), ((USART12_DR = (USART12_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART12_DR_DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART12  ------------------------------------
// SVD Line: 17801

//  <view> USART12
//    <name> USART12 </name>
//    <item> SFDITEM_REG__USART12_CR1 </item>
//    <item> SFDITEM_REG__USART12_CR2 </item>
//    <item> SFDITEM_REG__USART12_ST </item>
//    <item> SFDITEM_REG__USART12_BDR </item>
//    <item> SFDITEM_REG__USART12_DR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART13_CR1  -------------------------------
// SVD Line: 17423

unsigned int USART13_CR1 __AT (0x40003B00);



// -----------------------------  Field Item: USART13_CR1_USTnMS  ---------------------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__USART13_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40003B00) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_USTnP  ---------------------------------
// SVD Line: 17455

//  <item> SFDITEM_FIELD__USART13_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003B00) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_USTnS  ---------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__USART13_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40003B00) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_ORDn  ----------------------------------
// SVD Line: 17511

//  <item> SFDITEM_FIELD__USART13_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003B00) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = LSB First\n1 : msbFirst = MSB First </i>
//    <combo> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = LSB First
//        <1=> 1: msbFirst = MSB First
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_CPOLn  ---------------------------------
// SVD Line: 17529

//  <item> SFDITEM_FIELD__USART13_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003B00) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge\n1 : IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge </i>
//    <combo> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = TXD Change @Rising Edge, RXD Change @Falling Edge
//        <1=> 1: IdleHigh = TXD Change @Falling Edge, RXD Change @Rising Edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_CPHAn  ---------------------------------
// SVD Line: 17547

//  <item> SFDITEM_FIELD__USART13_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003B00) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_DRIEn  ---------------------------------
// SVD Line: 17565

//  <item> SFDITEM_FIELD__USART13_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003B00) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR1_TXCIEn  ---------------------------------
// SVD Line: 17571

//  <item> SFDITEM_FIELD__USART13_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003B00) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR1_RXCIEn  ---------------------------------
// SVD Line: 17577

//  <item> SFDITEM_FIELD__USART13_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003B00) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR1_WAKEIEn  --------------------------------
// SVD Line: 17583

//  <item> SFDITEM_FIELD__USART13_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003B00) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_TXEn  ----------------------------------
// SVD Line: 17589

//  <item> SFDITEM_FIELD__USART13_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003B00) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR1_RXEn  ----------------------------------
// SVD Line: 17595

//  <item> SFDITEM_FIELD__USART13_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003B00) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART13_CR1  ----------------------------------
// SVD Line: 17423

//  <rtree> SFDITEM_REG__USART13_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003B00) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART13_CR1 >> 0) & 0xFFFFFFFF), ((USART13_CR1 = (USART13_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART13_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART13_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART13_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART13_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART13_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART13_CR2  -------------------------------
// SVD Line: 17603

unsigned int USART13_CR2 __AT (0x40003B04);



// -----------------------------  Field Item: USART13_CR2_USTnEN  ---------------------------------
// SVD Line: 17612

//  <item> SFDITEM_FIELD__USART13_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003B04) Activate USART1n Block </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR2_DBLSn  ---------------------------------
// SVD Line: 17618

//  <item> SFDITEM_FIELD__USART13_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003B04) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR2_MASTERn  --------------------------------
// SVD Line: 17624

//  <item> SFDITEM_FIELD__USART13_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003B04) Selects master or slave in SPI1n or Synchronous mode and controls the direction of SCK1n pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR2_LOOPSn  ---------------------------------
// SVD Line: 17630

//  <item> SFDITEM_FIELD__USART13_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003B04) Control the Loop Back mode of USART1n for test mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR2_DISSCKn  --------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__USART13_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003B04) In synchronous mode operation, selects the waveform of SCK1n output </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART13_CR2_USTnSSEN  --------------------------------
// SVD Line: 17642

//  <item> SFDITEM_FIELD__USART13_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003B04) This bit controls the SS1n pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART13_CR2_FXCHn  ---------------------------------
// SVD Line: 17648

//  <item> SFDITEM_FIELD__USART13_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003B04) SPI1n port function exchange control (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR2_USTnSB  ---------------------------------
// SVD Line: 17654

//  <item> SFDITEM_FIELD__USART13_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003B04) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR2_USTnTX8  --------------------------------
// SVD Line: 17660

//  <item> SFDITEM_FIELD__USART13_CR2_USTnTX8
//    <name> USTnTX8 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003B04) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.1..1> USTnTX8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART13_CR2_USTnRX8  --------------------------------
// SVD Line: 17666

//  <item> SFDITEM_FIELD__USART13_CR2_USTnRX8
//    <name> USTnRX8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003B04) The ninth bit of data frame in Asynchronous or Synchronous mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_CR2 ) </loc>
//      <o.0..0> USTnRX8
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART13_CR2  ----------------------------------
// SVD Line: 17603

//  <rtree> SFDITEM_REG__USART13_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003B04) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART13_CR2 >> 0) & 0xFFFFFFFF), ((USART13_CR2 = (USART13_CR2 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART13_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART13_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART13_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART13_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART13_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART13_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART13_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART13_CR2_USTnSB </item>
//    <item> SFDITEM_FIELD__USART13_CR2_USTnTX8 </item>
//    <item> SFDITEM_FIELD__USART13_CR2_USTnRX8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART13_ST  -------------------------------
// SVD Line: 17674

unsigned int USART13_ST __AT (0x40003B0C);



// -------------------------------  Field Item: USART13_ST_DREn  ----------------------------------
// SVD Line: 17683

//  <item> SFDITEM_FIELD__USART13_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003B0C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART13_ST_TXCn  ----------------------------------
// SVD Line: 17689

//  <item> SFDITEM_FIELD__USART13_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003B0C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART13_ST_RXCn  ----------------------------------
// SVD Line: 17695

//  <item> SFDITEM_FIELD__USART13_ST_RXCn
//    <name> RXCn </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003B0C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART13_ST_WAKEn  ----------------------------------
// SVD Line: 17701

//  <item> SFDITEM_FIELD__USART13_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003B0C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART13_ST_DORn  ----------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__USART13_ST_DORn
//    <name> DORn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003B0C) This bit is set if data OverRun takes place </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART13_ST_FEn  -----------------------------------
// SVD Line: 17713

//  <item> SFDITEM_FIELD__USART13_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003B0C) This bit is set if the first stop bit of next character in the receive buffer is detected as '0' </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART13_ST_PEn  -----------------------------------
// SVD Line: 17719

//  <item> SFDITEM_FIELD__USART13_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003B0C) This bit is set if the next character in the receive buffer has a Parity Error while parity is checked </i>
//    <check> 
//      <loc> ( (unsigned int) USART13_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART13_ST  -----------------------------------
// SVD Line: 17674

//  <rtree> SFDITEM_REG__USART13_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003B0C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART13_ST >> 0) & 0xFFFFFFFF), ((USART13_ST = (USART13_ST & ~(0xD3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART13_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART13_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART13_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART13_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART13_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART13_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART13_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART13_BDR  -------------------------------
// SVD Line: 17727

unsigned int USART13_BDR __AT (0x40003B10);



// ------------------------------  Field Item: USART13_BDR_BDATA  ---------------------------------
// SVD Line: 17736

//  <item> SFDITEM_FIELD__USART13_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003B10) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART13_BDR >> 0) & 0xFFF), ((USART13_BDR = (USART13_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART13_BDR  ----------------------------------
// SVD Line: 17727

//  <rtree> SFDITEM_REG__USART13_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003B10) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART13_BDR >> 0) & 0xFFFFFFFF), ((USART13_BDR = (USART13_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART13_BDR_BDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART13_DR  -------------------------------
// SVD Line: 17744

unsigned int USART13_DR __AT (0x40003B14);



// -------------------------------  Field Item: USART13_DR_DATA  ----------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__USART13_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003B14) The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART13_DR >> 0) & 0xFF), ((USART13_DR = (USART13_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART13_DR  -----------------------------------
// SVD Line: 17744

//  <rtree> SFDITEM_REG__USART13_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003B14) USART1n Data Register </i>
//    <loc> ( (unsigned int)((USART13_DR >> 0) & 0xFFFFFFFF), ((USART13_DR = (USART13_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART13_DR_DATA </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART13  ------------------------------------
// SVD Line: 17820

//  <view> USART13
//    <name> USART13 </name>
//    <item> SFDITEM_REG__USART13_CR1 </item>
//    <item> SFDITEM_REG__USART13_CR2 </item>
//    <item> SFDITEM_REG__USART13_ST </item>
//    <item> SFDITEM_REG__USART13_BDR </item>
//    <item> SFDITEM_REG__USART13_DR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UARTn_RBR  --------------------------------
// SVD Line: 17853

unsigned int UARTn_RBR __AT (0x55000000);



// --------------------------------  Field Item: UARTn_RBR_RBR  -----------------------------------
// SVD Line: 17862

//  <item> SFDITEM_FIELD__UARTn_RBR_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x55000000) UARTn Receive Data Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_RBR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_RBR  -----------------------------------
// SVD Line: 17853

//  <rtree> SFDITEM_REG__UARTn_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x55000000) UARTn Receive Data Buffer Register </i>
//    <loc> ( (unsigned int)((UARTn_RBR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UARTn_RBR_RBR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_THR  --------------------------------
// SVD Line: 17870

unsigned int UARTn_THR __AT (0x55000000);



// --------------------------------  Field Item: UARTn_THR_THR  -----------------------------------
// SVD Line: 17879

//  <item> SFDITEM_FIELD__UARTn_THR_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x55000000) UARTn Transmit Data Hold </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_THR >> 0) & 0x0), ((UARTn_THR = (UARTn_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_THR  -----------------------------------
// SVD Line: 17870

//  <rtree> SFDITEM_REG__UARTn_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x55000000) UARTn Transmit Data Hold Register </i>
//    <loc> ( (unsigned int)((UARTn_THR >> 0) & 0xFFFFFFFF), ((UARTn_THR = (UARTn_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_THR_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_IER  --------------------------------
// SVD Line: 17887

unsigned int UARTn_IER __AT (0x55000004);



// -------------------------------  Field Item: UARTn_IER_TXEIE  ----------------------------------
// SVD Line: 17896

//  <item> SFDITEM_FIELD__UARTn_IER_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x55000004) Transmit Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.3..3> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IER_RLSIE  ----------------------------------
// SVD Line: 17902

//  <item> SFDITEM_FIELD__UARTn_IER_RLSIE
//    <name> RLSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x55000004) Receiver Line Status Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.2..2> RLSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_IER_THREIE  ----------------------------------
// SVD Line: 17908

//  <item> SFDITEM_FIELD__UARTn_IER_THREIE
//    <name> THREIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x55000004) Transmit Holding Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.1..1> THREIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IER_DRIE  -----------------------------------
// SVD Line: 17914

//  <item> SFDITEM_FIELD__UARTn_IER_DRIE
//    <name> DRIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x55000004) Data Receive Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.0..0> DRIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_IER  -----------------------------------
// SVD Line: 17887

//  <rtree> SFDITEM_REG__UARTn_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000004) UARTn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((UARTn_IER >> 0) & 0xFFFFFFFF), ((UARTn_IER = (UARTn_IER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_IER_TXEIE </item>
//    <item> SFDITEM_FIELD__UARTn_IER_RLSIE </item>
//    <item> SFDITEM_FIELD__UARTn_IER_THREIE </item>
//    <item> SFDITEM_FIELD__UARTn_IER_DRIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_IIR  --------------------------------
// SVD Line: 17922

unsigned int UARTn_IIR __AT (0x55000008);



// --------------------------------  Field Item: UARTn_IIR_TXE  -----------------------------------
// SVD Line: 17931

//  <item> SFDITEM_FIELD__UARTn_IIR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x55000008) Transmit Complete Interrupt Source ID </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IIR ) </loc>
//      <o.4..4> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_IIR_IID  -----------------------------------
// SVD Line: 17937

//  <item> SFDITEM_FIELD__UARTn_IIR_IID
//    <name> IID </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x55000008) UARTn Interrupt ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_IIR >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IIR_IPEN  -----------------------------------
// SVD Line: 17943

//  <item> SFDITEM_FIELD__UARTn_IIR_IPEN
//    <name> IPEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x55000008) Interrupt Pending </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IIR ) </loc>
//      <o.0..0> IPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_IIR  -----------------------------------
// SVD Line: 17922

//  <rtree> SFDITEM_REG__UARTn_IIR
//    <name> IIR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x55000008) UARTn Interrupt ID Register </i>
//    <loc> ( (unsigned int)((UARTn_IIR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UARTn_IIR_TXE </item>
//    <item> SFDITEM_FIELD__UARTn_IIR_IID </item>
//    <item> SFDITEM_FIELD__UARTn_IIR_IPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_LCR  --------------------------------
// SVD Line: 17951

unsigned int UARTn_LCR __AT (0x5500000C);



// -------------------------------  Field Item: UARTn_LCR_BREAK  ----------------------------------
// SVD Line: 17960

//  <item> SFDITEM_FIELD__UARTn_LCR_BREAK
//    <name> BREAK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5500000C) Transfer Break Control </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.6..6> BREAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_LCR_STICKP  ----------------------------------
// SVD Line: 17966

//  <item> SFDITEM_FIELD__UARTn_LCR_STICKP
//    <name> STICKP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5500000C) Force Parity </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.5..5> STICKP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_LCR_PARITY  ----------------------------------
// SVD Line: 17972

//  <item> SFDITEM_FIELD__UARTn_LCR_PARITY
//    <name> PARITY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5500000C) Parity Mode and Parity Stuck Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.4..4> PARITY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LCR_PEN  -----------------------------------
// SVD Line: 17978

//  <item> SFDITEM_FIELD__UARTn_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5500000C) Parity Bit Transfer Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_LCR_STOPBIT  ---------------------------------
// SVD Line: 17984

//  <item> SFDITEM_FIELD__UARTn_LCR_STOPBIT
//    <name> STOPBIT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x5500000C) Stop Bit Length Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.2..2> STOPBIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_LCR_DLEN  -----------------------------------
// SVD Line: 17990

//  <item> SFDITEM_FIELD__UARTn_LCR_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x5500000C) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_LCR >> 0) & 0x3), ((UARTn_LCR = (UARTn_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_LCR  -----------------------------------
// SVD Line: 17951

//  <rtree> SFDITEM_REG__UARTn_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5500000C) UARTn Line Control Register </i>
//    <loc> ( (unsigned int)((UARTn_LCR >> 0) & 0xFFFFFFFF), ((UARTn_LCR = (UARTn_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_LCR_BREAK </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_STICKP </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_PARITY </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_STOPBIT </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_DLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_DCR  --------------------------------
// SVD Line: 17998

unsigned int UARTn_DCR __AT (0x55000010);



// -------------------------------  Field Item: UARTn_DCR_LBON  -----------------------------------
// SVD Line: 18007

//  <item> SFDITEM_FIELD__UARTn_DCR_LBON
//    <name> LBON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x55000010) Local Loopback Test Mode Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_DCR ) </loc>
//      <o.4..4> LBON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_DCR_RXINV  ----------------------------------
// SVD Line: 18013

//  <item> SFDITEM_FIELD__UARTn_DCR_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x55000010) Receive Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_DCR ) </loc>
//      <o.3..3> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_DCR_TXINV  ----------------------------------
// SVD Line: 18019

//  <item> SFDITEM_FIELD__UARTn_DCR_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x55000010) Transmit Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_DCR ) </loc>
//      <o.2..2> TXINV
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_DCR  -----------------------------------
// SVD Line: 17998

//  <rtree> SFDITEM_REG__UARTn_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000010) UARTn Data Control Register </i>
//    <loc> ( (unsigned int)((UARTn_DCR >> 0) & 0xFFFFFFFF), ((UARTn_DCR = (UARTn_DCR & ~(0x1CUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_DCR_LBON </item>
//    <item> SFDITEM_FIELD__UARTn_DCR_RXINV </item>
//    <item> SFDITEM_FIELD__UARTn_DCR_TXINV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_LSR  --------------------------------
// SVD Line: 18027

unsigned int UARTn_LSR __AT (0x55000014);



// -------------------------------  Field Item: UARTn_LSR_TEMT  -----------------------------------
// SVD Line: 18036

//  <item> SFDITEM_FIELD__UARTn_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x55000014) Transmit Register Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_LSR_THRE  -----------------------------------
// SVD Line: 18042

//  <item> SFDITEM_FIELD__UARTn_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x55000014) Transmit Hold Register Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_BI  ------------------------------------
// SVD Line: 18048

//  <item> SFDITEM_FIELD__UARTn_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x55000014) Break Condition Indication </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_FE  ------------------------------------
// SVD Line: 18054

//  <item> SFDITEM_FIELD__UARTn_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x55000014) Frame Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_PE  ------------------------------------
// SVD Line: 18060

//  <item> SFDITEM_FIELD__UARTn_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x55000014) Parity Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_OE  ------------------------------------
// SVD Line: 18066

//  <item> SFDITEM_FIELD__UARTn_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x55000014) Overrun Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_DR  ------------------------------------
// SVD Line: 18072

//  <item> SFDITEM_FIELD__UARTn_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x55000014) Data Receive Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_LSR  -----------------------------------
// SVD Line: 18027

//  <rtree> SFDITEM_REG__UARTn_LSR
//    <name> LSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x55000014) UARTn Line Status Register </i>
//    <loc> ( (unsigned int)((UARTn_LSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UARTn_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_BI </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_FE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_PE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_OE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_BDR  --------------------------------
// SVD Line: 18080

unsigned int UARTn_BDR __AT (0x55000020);



// --------------------------------  Field Item: UARTn_BDR_BDR  -----------------------------------
// SVD Line: 18089

//  <item> SFDITEM_FIELD__UARTn_BDR_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x55000020) Baud Rate Divider Latch Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((UARTn_BDR >> 0) & 0xFFFF), ((UARTn_BDR = (UARTn_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_BDR  -----------------------------------
// SVD Line: 18080

//  <rtree> SFDITEM_REG__UARTn_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000020) UARTn Baud Rate Divisor Latch Register </i>
//    <loc> ( (unsigned int)((UARTn_BDR >> 0) & 0xFFFFFFFF), ((UARTn_BDR = (UARTn_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_BDR_BDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_BFR  --------------------------------
// SVD Line: 18097

unsigned int UARTn_BFR __AT (0x55000024);



// --------------------------------  Field Item: UARTn_BFR_BFR  -----------------------------------
// SVD Line: 18106

//  <item> SFDITEM_FIELD__UARTn_BFR_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x55000024) Fraction Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_BFR >> 0) & 0xFF), ((UARTn_BFR = (UARTn_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_BFR  -----------------------------------
// SVD Line: 18097

//  <rtree> SFDITEM_REG__UARTn_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000024) UARTn Baud Rate Fractional Counter Value </i>
//    <loc> ( (unsigned int)((UARTn_BFR >> 0) & 0xFFFFFFFF), ((UARTn_BFR = (UARTn_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_BFR_BFR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_IDTR  -------------------------------
// SVD Line: 18121

unsigned int UARTn_IDTR __AT (0x55000030);



// -------------------------------  Field Item: UARTn_IDTR_SMS  -----------------------------------
// SVD Line: 18130

//  <item> SFDITEM_FIELD__UARTn_IDTR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x55000030) Start Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IDTR ) </loc>
//      <o.7..7> SMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IDTR_DMS  -----------------------------------
// SVD Line: 18136

//  <item> SFDITEM_FIELD__UARTn_IDTR_DMS
//    <name> DMS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x55000030) Data Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IDTR ) </loc>
//      <o.6..6> DMS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UARTn_IDTR_WAITVAL  ---------------------------------
// SVD Line: 18142

//  <item> SFDITEM_FIELD__UARTn_IDTR_WAITVAL
//    <name> WAITVAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x55000030) Wait Time Value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_IDTR >> 0) & 0x7), ((UARTn_IDTR = (UARTn_IDTR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UARTn_IDTR  -----------------------------------
// SVD Line: 18121

//  <rtree> SFDITEM_REG__UARTn_IDTR
//    <name> IDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000030) UARTn Inter-frame Delay Time Register </i>
//    <loc> ( (unsigned int)((UARTn_IDTR >> 0) & 0xFFFFFFFF), ((UARTn_IDTR = (UARTn_IDTR & ~(0xC7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_IDTR_SMS </item>
//    <item> SFDITEM_FIELD__UARTn_IDTR_DMS </item>
//    <item> SFDITEM_FIELD__UARTn_IDTR_WAITVAL </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UARTn  -------------------------------------
// SVD Line: 17839

//  <view> UARTn
//    <name> UARTn </name>
//    <item> SFDITEM_REG__UARTn_RBR </item>
//    <item> SFDITEM_REG__UARTn_THR </item>
//    <item> SFDITEM_REG__UARTn_IER </item>
//    <item> SFDITEM_REG__UARTn_IIR </item>
//    <item> SFDITEM_REG__UARTn_LCR </item>
//    <item> SFDITEM_REG__UARTn_DCR </item>
//    <item> SFDITEM_REG__UARTn_LSR </item>
//    <item> SFDITEM_REG__UARTn_BDR </item>
//    <item> SFDITEM_REG__UARTn_BFR </item>
//    <item> SFDITEM_REG__UARTn_IDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART0_RBR  --------------------------------
// SVD Line: 17853

unsigned int UART0_RBR __AT (0x40004000);



// --------------------------------  Field Item: UART0_RBR_RBR  -----------------------------------
// SVD Line: 17862

//  <item> SFDITEM_FIELD__UART0_RBR_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40004000) UARTn Receive Data Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_RBR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_RBR  -----------------------------------
// SVD Line: 17853

//  <rtree> SFDITEM_REG__UART0_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004000) UARTn Receive Data Buffer Register </i>
//    <loc> ( (unsigned int)((UART0_RBR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_RBR_RBR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_THR  --------------------------------
// SVD Line: 17870

unsigned int UART0_THR __AT (0x40004000);



// --------------------------------  Field Item: UART0_THR_THR  -----------------------------------
// SVD Line: 17879

//  <item> SFDITEM_FIELD__UART0_THR_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40004000) UARTn Transmit Data Hold </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_THR >> 0) & 0x0), ((UART0_THR = (UART0_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_THR  -----------------------------------
// SVD Line: 17870

//  <rtree> SFDITEM_REG__UART0_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004000) UARTn Transmit Data Hold Register </i>
//    <loc> ( (unsigned int)((UART0_THR >> 0) & 0xFFFFFFFF), ((UART0_THR = (UART0_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_THR_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IER  --------------------------------
// SVD Line: 17887

unsigned int UART0_IER __AT (0x40004004);



// -------------------------------  Field Item: UART0_IER_TXEIE  ----------------------------------
// SVD Line: 17896

//  <item> SFDITEM_FIELD__UART0_IER_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004004) Transmit Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.3..3> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IER_RLSIE  ----------------------------------
// SVD Line: 17902

//  <item> SFDITEM_FIELD__UART0_IER_RLSIE
//    <name> RLSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004004) Receiver Line Status Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.2..2> RLSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_IER_THREIE  ----------------------------------
// SVD Line: 17908

//  <item> SFDITEM_FIELD__UART0_IER_THREIE
//    <name> THREIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004004) Transmit Holding Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.1..1> THREIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IER_DRIE  -----------------------------------
// SVD Line: 17914

//  <item> SFDITEM_FIELD__UART0_IER_DRIE
//    <name> DRIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004004) Data Receive Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.0..0> DRIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_IER  -----------------------------------
// SVD Line: 17887

//  <rtree> SFDITEM_REG__UART0_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004004) UARTn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((UART0_IER >> 0) & 0xFFFFFFFF), ((UART0_IER = (UART0_IER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_IER_TXEIE </item>
//    <item> SFDITEM_FIELD__UART0_IER_RLSIE </item>
//    <item> SFDITEM_FIELD__UART0_IER_THREIE </item>
//    <item> SFDITEM_FIELD__UART0_IER_DRIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IIR  --------------------------------
// SVD Line: 17922

unsigned int UART0_IIR __AT (0x40004008);



// --------------------------------  Field Item: UART0_IIR_TXE  -----------------------------------
// SVD Line: 17931

//  <item> SFDITEM_FIELD__UART0_IIR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004008) Transmit Complete Interrupt Source ID </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IIR ) </loc>
//      <o.4..4> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_IIR_IID  -----------------------------------
// SVD Line: 17937

//  <item> SFDITEM_FIELD__UART0_IIR_IID
//    <name> IID </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x40004008) UARTn Interrupt ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_IIR >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_IIR_IPEN  -----------------------------------
// SVD Line: 17943

//  <item> SFDITEM_FIELD__UART0_IIR_IPEN
//    <name> IPEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004008) Interrupt Pending </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IIR ) </loc>
//      <o.0..0> IPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_IIR  -----------------------------------
// SVD Line: 17922

//  <rtree> SFDITEM_REG__UART0_IIR
//    <name> IIR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004008) UARTn Interrupt ID Register </i>
//    <loc> ( (unsigned int)((UART0_IIR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_IIR_TXE </item>
//    <item> SFDITEM_FIELD__UART0_IIR_IID </item>
//    <item> SFDITEM_FIELD__UART0_IIR_IPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LCR  --------------------------------
// SVD Line: 17951

unsigned int UART0_LCR __AT (0x4000400C);



// -------------------------------  Field Item: UART0_LCR_BREAK  ----------------------------------
// SVD Line: 17960

//  <item> SFDITEM_FIELD__UART0_LCR_BREAK
//    <name> BREAK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000400C) Transfer Break Control </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.6..6> BREAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LCR_STICKP  ----------------------------------
// SVD Line: 17966

//  <item> SFDITEM_FIELD__UART0_LCR_STICKP
//    <name> STICKP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000400C) Force Parity </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.5..5> STICKP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LCR_PARITY  ----------------------------------
// SVD Line: 17972

//  <item> SFDITEM_FIELD__UART0_LCR_PARITY
//    <name> PARITY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000400C) Parity Mode and Parity Stuck Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.4..4> PARITY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LCR_PEN  -----------------------------------
// SVD Line: 17978

//  <item> SFDITEM_FIELD__UART0_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000400C) Parity Bit Transfer Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LCR_STOPBIT  ---------------------------------
// SVD Line: 17984

//  <item> SFDITEM_FIELD__UART0_LCR_STOPBIT
//    <name> STOPBIT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000400C) Stop Bit Length Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.2..2> STOPBIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_LCR_DLEN  -----------------------------------
// SVD Line: 17990

//  <item> SFDITEM_FIELD__UART0_LCR_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000400C) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_LCR >> 0) & 0x3), ((UART0_LCR = (UART0_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_LCR  -----------------------------------
// SVD Line: 17951

//  <rtree> SFDITEM_REG__UART0_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000400C) UARTn Line Control Register </i>
//    <loc> ( (unsigned int)((UART0_LCR >> 0) & 0xFFFFFFFF), ((UART0_LCR = (UART0_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_LCR_BREAK </item>
//    <item> SFDITEM_FIELD__UART0_LCR_STICKP </item>
//    <item> SFDITEM_FIELD__UART0_LCR_PARITY </item>
//    <item> SFDITEM_FIELD__UART0_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UART0_LCR_STOPBIT </item>
//    <item> SFDITEM_FIELD__UART0_LCR_DLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_DCR  --------------------------------
// SVD Line: 17998

unsigned int UART0_DCR __AT (0x40004010);



// -------------------------------  Field Item: UART0_DCR_LBON  -----------------------------------
// SVD Line: 18007

//  <item> SFDITEM_FIELD__UART0_DCR_LBON
//    <name> LBON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004010) Local Loopback Test Mode Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_DCR ) </loc>
//      <o.4..4> LBON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_DCR_RXINV  ----------------------------------
// SVD Line: 18013

//  <item> SFDITEM_FIELD__UART0_DCR_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004010) Receive Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_DCR ) </loc>
//      <o.3..3> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_DCR_TXINV  ----------------------------------
// SVD Line: 18019

//  <item> SFDITEM_FIELD__UART0_DCR_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004010) Transmit Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_DCR ) </loc>
//      <o.2..2> TXINV
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_DCR  -----------------------------------
// SVD Line: 17998

//  <rtree> SFDITEM_REG__UART0_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004010) UARTn Data Control Register </i>
//    <loc> ( (unsigned int)((UART0_DCR >> 0) & 0xFFFFFFFF), ((UART0_DCR = (UART0_DCR & ~(0x1CUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_DCR_LBON </item>
//    <item> SFDITEM_FIELD__UART0_DCR_RXINV </item>
//    <item> SFDITEM_FIELD__UART0_DCR_TXINV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LSR  --------------------------------
// SVD Line: 18027

unsigned int UART0_LSR __AT (0x40004014);



// -------------------------------  Field Item: UART0_LSR_TEMT  -----------------------------------
// SVD Line: 18036

//  <item> SFDITEM_FIELD__UART0_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004014) Transmit Register Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_LSR_THRE  -----------------------------------
// SVD Line: 18042

//  <item> SFDITEM_FIELD__UART0_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004014) Transmit Hold Register Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_BI  ------------------------------------
// SVD Line: 18048

//  <item> SFDITEM_FIELD__UART0_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004014) Break Condition Indication </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_FE  ------------------------------------
// SVD Line: 18054

//  <item> SFDITEM_FIELD__UART0_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004014) Frame Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_PE  ------------------------------------
// SVD Line: 18060

//  <item> SFDITEM_FIELD__UART0_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004014) Parity Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_OE  ------------------------------------
// SVD Line: 18066

//  <item> SFDITEM_FIELD__UART0_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004014) Overrun Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_DR  ------------------------------------
// SVD Line: 18072

//  <item> SFDITEM_FIELD__UART0_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004014) Data Receive Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_LSR  -----------------------------------
// SVD Line: 18027

//  <rtree> SFDITEM_REG__UART0_LSR
//    <name> LSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004014) UARTn Line Status Register </i>
//    <loc> ( (unsigned int)((UART0_LSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UART0_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_BI </item>
//    <item> SFDITEM_FIELD__UART0_LSR_FE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_PE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_OE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_BDR  --------------------------------
// SVD Line: 18080

unsigned int UART0_BDR __AT (0x40004020);



// --------------------------------  Field Item: UART0_BDR_BDR  -----------------------------------
// SVD Line: 18089

//  <item> SFDITEM_FIELD__UART0_BDR_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004020) Baud Rate Divider Latch Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_BDR >> 0) & 0xFFFF), ((UART0_BDR = (UART0_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_BDR  -----------------------------------
// SVD Line: 18080

//  <rtree> SFDITEM_REG__UART0_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004020) UARTn Baud Rate Divisor Latch Register </i>
//    <loc> ( (unsigned int)((UART0_BDR >> 0) & 0xFFFFFFFF), ((UART0_BDR = (UART0_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_BDR_BDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_BFR  --------------------------------
// SVD Line: 18097

unsigned int UART0_BFR __AT (0x40004024);



// --------------------------------  Field Item: UART0_BFR_BFR  -----------------------------------
// SVD Line: 18106

//  <item> SFDITEM_FIELD__UART0_BFR_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004024) Fraction Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_BFR >> 0) & 0xFF), ((UART0_BFR = (UART0_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_BFR  -----------------------------------
// SVD Line: 18097

//  <rtree> SFDITEM_REG__UART0_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004024) UARTn Baud Rate Fractional Counter Value </i>
//    <loc> ( (unsigned int)((UART0_BFR >> 0) & 0xFFFFFFFF), ((UART0_BFR = (UART0_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_BFR_BFR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IDTR  -------------------------------
// SVD Line: 18121

unsigned int UART0_IDTR __AT (0x40004030);



// -------------------------------  Field Item: UART0_IDTR_SMS  -----------------------------------
// SVD Line: 18130

//  <item> SFDITEM_FIELD__UART0_IDTR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004030) Start Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IDTR ) </loc>
//      <o.7..7> SMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IDTR_DMS  -----------------------------------
// SVD Line: 18136

//  <item> SFDITEM_FIELD__UART0_IDTR_DMS
//    <name> DMS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004030) Data Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IDTR ) </loc>
//      <o.6..6> DMS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_IDTR_WAITVAL  ---------------------------------
// SVD Line: 18142

//  <item> SFDITEM_FIELD__UART0_IDTR_WAITVAL
//    <name> WAITVAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004030) Wait Time Value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_IDTR >> 0) & 0x7), ((UART0_IDTR = (UART0_IDTR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_IDTR  -----------------------------------
// SVD Line: 18121

//  <rtree> SFDITEM_REG__UART0_IDTR
//    <name> IDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004030) UARTn Inter-frame Delay Time Register </i>
//    <loc> ( (unsigned int)((UART0_IDTR >> 0) & 0xFFFFFFFF), ((UART0_IDTR = (UART0_IDTR & ~(0xC7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_IDTR_SMS </item>
//    <item> SFDITEM_FIELD__UART0_IDTR_DMS </item>
//    <item> SFDITEM_FIELD__UART0_IDTR_WAITVAL </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 18152

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_RBR </item>
//    <item> SFDITEM_REG__UART0_THR </item>
//    <item> SFDITEM_REG__UART0_IER </item>
//    <item> SFDITEM_REG__UART0_IIR </item>
//    <item> SFDITEM_REG__UART0_LCR </item>
//    <item> SFDITEM_REG__UART0_DCR </item>
//    <item> SFDITEM_REG__UART0_LSR </item>
//    <item> SFDITEM_REG__UART0_BDR </item>
//    <item> SFDITEM_REG__UART0_BFR </item>
//    <item> SFDITEM_REG__UART0_IDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART1_RBR  --------------------------------
// SVD Line: 17853

unsigned int UART1_RBR __AT (0x40004100);



// --------------------------------  Field Item: UART1_RBR_RBR  -----------------------------------
// SVD Line: 17862

//  <item> SFDITEM_FIELD__UART1_RBR_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40004100) UARTn Receive Data Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_RBR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_RBR  -----------------------------------
// SVD Line: 17853

//  <rtree> SFDITEM_REG__UART1_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004100) UARTn Receive Data Buffer Register </i>
//    <loc> ( (unsigned int)((UART1_RBR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_RBR_RBR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_THR  --------------------------------
// SVD Line: 17870

unsigned int UART1_THR __AT (0x40004100);



// --------------------------------  Field Item: UART1_THR_THR  -----------------------------------
// SVD Line: 17879

//  <item> SFDITEM_FIELD__UART1_THR_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40004100) UARTn Transmit Data Hold </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_THR >> 0) & 0x0), ((UART1_THR = (UART1_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_THR  -----------------------------------
// SVD Line: 17870

//  <rtree> SFDITEM_REG__UART1_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004100) UARTn Transmit Data Hold Register </i>
//    <loc> ( (unsigned int)((UART1_THR >> 0) & 0xFFFFFFFF), ((UART1_THR = (UART1_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_THR_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_IER  --------------------------------
// SVD Line: 17887

unsigned int UART1_IER __AT (0x40004104);



// -------------------------------  Field Item: UART1_IER_TXEIE  ----------------------------------
// SVD Line: 17896

//  <item> SFDITEM_FIELD__UART1_IER_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004104) Transmit Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.3..3> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_IER_RLSIE  ----------------------------------
// SVD Line: 17902

//  <item> SFDITEM_FIELD__UART1_IER_RLSIE
//    <name> RLSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004104) Receiver Line Status Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.2..2> RLSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_IER_THREIE  ----------------------------------
// SVD Line: 17908

//  <item> SFDITEM_FIELD__UART1_IER_THREIE
//    <name> THREIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004104) Transmit Holding Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.1..1> THREIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_IER_DRIE  -----------------------------------
// SVD Line: 17914

//  <item> SFDITEM_FIELD__UART1_IER_DRIE
//    <name> DRIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004104) Data Receive Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.0..0> DRIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_IER  -----------------------------------
// SVD Line: 17887

//  <rtree> SFDITEM_REG__UART1_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004104) UARTn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((UART1_IER >> 0) & 0xFFFFFFFF), ((UART1_IER = (UART1_IER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_IER_TXEIE </item>
//    <item> SFDITEM_FIELD__UART1_IER_RLSIE </item>
//    <item> SFDITEM_FIELD__UART1_IER_THREIE </item>
//    <item> SFDITEM_FIELD__UART1_IER_DRIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_IIR  --------------------------------
// SVD Line: 17922

unsigned int UART1_IIR __AT (0x40004108);



// --------------------------------  Field Item: UART1_IIR_TXE  -----------------------------------
// SVD Line: 17931

//  <item> SFDITEM_FIELD__UART1_IIR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004108) Transmit Complete Interrupt Source ID </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IIR ) </loc>
//      <o.4..4> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_IIR_IID  -----------------------------------
// SVD Line: 17937

//  <item> SFDITEM_FIELD__UART1_IIR_IID
//    <name> IID </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x40004108) UARTn Interrupt ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_IIR >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART1_IIR_IPEN  -----------------------------------
// SVD Line: 17943

//  <item> SFDITEM_FIELD__UART1_IIR_IPEN
//    <name> IPEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004108) Interrupt Pending </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IIR ) </loc>
//      <o.0..0> IPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_IIR  -----------------------------------
// SVD Line: 17922

//  <rtree> SFDITEM_REG__UART1_IIR
//    <name> IIR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004108) UARTn Interrupt ID Register </i>
//    <loc> ( (unsigned int)((UART1_IIR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_IIR_TXE </item>
//    <item> SFDITEM_FIELD__UART1_IIR_IID </item>
//    <item> SFDITEM_FIELD__UART1_IIR_IPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_LCR  --------------------------------
// SVD Line: 17951

unsigned int UART1_LCR __AT (0x4000410C);



// -------------------------------  Field Item: UART1_LCR_BREAK  ----------------------------------
// SVD Line: 17960

//  <item> SFDITEM_FIELD__UART1_LCR_BREAK
//    <name> BREAK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000410C) Transfer Break Control </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.6..6> BREAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_LCR_STICKP  ----------------------------------
// SVD Line: 17966

//  <item> SFDITEM_FIELD__UART1_LCR_STICKP
//    <name> STICKP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000410C) Force Parity </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.5..5> STICKP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_LCR_PARITY  ----------------------------------
// SVD Line: 17972

//  <item> SFDITEM_FIELD__UART1_LCR_PARITY
//    <name> PARITY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000410C) Parity Mode and Parity Stuck Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.4..4> PARITY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LCR_PEN  -----------------------------------
// SVD Line: 17978

//  <item> SFDITEM_FIELD__UART1_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000410C) Parity Bit Transfer Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_LCR_STOPBIT  ---------------------------------
// SVD Line: 17984

//  <item> SFDITEM_FIELD__UART1_LCR_STOPBIT
//    <name> STOPBIT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000410C) Stop Bit Length Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.2..2> STOPBIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_LCR_DLEN  -----------------------------------
// SVD Line: 17990

//  <item> SFDITEM_FIELD__UART1_LCR_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000410C) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_LCR >> 0) & 0x3), ((UART1_LCR = (UART1_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_LCR  -----------------------------------
// SVD Line: 17951

//  <rtree> SFDITEM_REG__UART1_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000410C) UARTn Line Control Register </i>
//    <loc> ( (unsigned int)((UART1_LCR >> 0) & 0xFFFFFFFF), ((UART1_LCR = (UART1_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_LCR_BREAK </item>
//    <item> SFDITEM_FIELD__UART1_LCR_STICKP </item>
//    <item> SFDITEM_FIELD__UART1_LCR_PARITY </item>
//    <item> SFDITEM_FIELD__UART1_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UART1_LCR_STOPBIT </item>
//    <item> SFDITEM_FIELD__UART1_LCR_DLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_DCR  --------------------------------
// SVD Line: 17998

unsigned int UART1_DCR __AT (0x40004110);



// -------------------------------  Field Item: UART1_DCR_LBON  -----------------------------------
// SVD Line: 18007

//  <item> SFDITEM_FIELD__UART1_DCR_LBON
//    <name> LBON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004110) Local Loopback Test Mode Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_DCR ) </loc>
//      <o.4..4> LBON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_DCR_RXINV  ----------------------------------
// SVD Line: 18013

//  <item> SFDITEM_FIELD__UART1_DCR_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004110) Receive Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_DCR ) </loc>
//      <o.3..3> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_DCR_TXINV  ----------------------------------
// SVD Line: 18019

//  <item> SFDITEM_FIELD__UART1_DCR_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004110) Transmit Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_DCR ) </loc>
//      <o.2..2> TXINV
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_DCR  -----------------------------------
// SVD Line: 17998

//  <rtree> SFDITEM_REG__UART1_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004110) UARTn Data Control Register </i>
//    <loc> ( (unsigned int)((UART1_DCR >> 0) & 0xFFFFFFFF), ((UART1_DCR = (UART1_DCR & ~(0x1CUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_DCR_LBON </item>
//    <item> SFDITEM_FIELD__UART1_DCR_RXINV </item>
//    <item> SFDITEM_FIELD__UART1_DCR_TXINV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_LSR  --------------------------------
// SVD Line: 18027

unsigned int UART1_LSR __AT (0x40004114);



// -------------------------------  Field Item: UART1_LSR_TEMT  -----------------------------------
// SVD Line: 18036

//  <item> SFDITEM_FIELD__UART1_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004114) Transmit Register Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_LSR_THRE  -----------------------------------
// SVD Line: 18042

//  <item> SFDITEM_FIELD__UART1_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004114) Transmit Hold Register Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_BI  ------------------------------------
// SVD Line: 18048

//  <item> SFDITEM_FIELD__UART1_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004114) Break Condition Indication </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_FE  ------------------------------------
// SVD Line: 18054

//  <item> SFDITEM_FIELD__UART1_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004114) Frame Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_PE  ------------------------------------
// SVD Line: 18060

//  <item> SFDITEM_FIELD__UART1_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004114) Parity Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_OE  ------------------------------------
// SVD Line: 18066

//  <item> SFDITEM_FIELD__UART1_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004114) Overrun Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_DR  ------------------------------------
// SVD Line: 18072

//  <item> SFDITEM_FIELD__UART1_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004114) Data Receive Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_LSR  -----------------------------------
// SVD Line: 18027

//  <rtree> SFDITEM_REG__UART1_LSR
//    <name> LSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004114) UARTn Line Status Register </i>
//    <loc> ( (unsigned int)((UART1_LSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UART1_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_BI </item>
//    <item> SFDITEM_FIELD__UART1_LSR_FE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_PE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_OE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_BDR  --------------------------------
// SVD Line: 18080

unsigned int UART1_BDR __AT (0x40004120);



// --------------------------------  Field Item: UART1_BDR_BDR  -----------------------------------
// SVD Line: 18089

//  <item> SFDITEM_FIELD__UART1_BDR_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004120) Baud Rate Divider Latch Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART1_BDR >> 0) & 0xFFFF), ((UART1_BDR = (UART1_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_BDR  -----------------------------------
// SVD Line: 18080

//  <rtree> SFDITEM_REG__UART1_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004120) UARTn Baud Rate Divisor Latch Register </i>
//    <loc> ( (unsigned int)((UART1_BDR >> 0) & 0xFFFFFFFF), ((UART1_BDR = (UART1_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_BDR_BDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_BFR  --------------------------------
// SVD Line: 18097

unsigned int UART1_BFR __AT (0x40004124);



// --------------------------------  Field Item: UART1_BFR_BFR  -----------------------------------
// SVD Line: 18106

//  <item> SFDITEM_FIELD__UART1_BFR_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004124) Fraction Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_BFR >> 0) & 0xFF), ((UART1_BFR = (UART1_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_BFR  -----------------------------------
// SVD Line: 18097

//  <rtree> SFDITEM_REG__UART1_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004124) UARTn Baud Rate Fractional Counter Value </i>
//    <loc> ( (unsigned int)((UART1_BFR >> 0) & 0xFFFFFFFF), ((UART1_BFR = (UART1_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_BFR_BFR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_IDTR  -------------------------------
// SVD Line: 18121

unsigned int UART1_IDTR __AT (0x40004130);



// -------------------------------  Field Item: UART1_IDTR_SMS  -----------------------------------
// SVD Line: 18130

//  <item> SFDITEM_FIELD__UART1_IDTR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004130) Start Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IDTR ) </loc>
//      <o.7..7> SMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_IDTR_DMS  -----------------------------------
// SVD Line: 18136

//  <item> SFDITEM_FIELD__UART1_IDTR_DMS
//    <name> DMS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004130) Data Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IDTR ) </loc>
//      <o.6..6> DMS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_IDTR_WAITVAL  ---------------------------------
// SVD Line: 18142

//  <item> SFDITEM_FIELD__UART1_IDTR_WAITVAL
//    <name> WAITVAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004130) Wait Time Value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_IDTR >> 0) & 0x7), ((UART1_IDTR = (UART1_IDTR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART1_IDTR  -----------------------------------
// SVD Line: 18121

//  <rtree> SFDITEM_REG__UART1_IDTR
//    <name> IDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004130) UARTn Inter-frame Delay Time Register </i>
//    <loc> ( (unsigned int)((UART1_IDTR >> 0) & 0xFFFFFFFF), ((UART1_IDTR = (UART1_IDTR & ~(0xC7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_IDTR_SMS </item>
//    <item> SFDITEM_FIELD__UART1_IDTR_DMS </item>
//    <item> SFDITEM_FIELD__UART1_IDTR_WAITVAL </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART1  -------------------------------------
// SVD Line: 18171

//  <view> UART1
//    <name> UART1 </name>
//    <item> SFDITEM_REG__UART1_RBR </item>
//    <item> SFDITEM_REG__UART1_THR </item>
//    <item> SFDITEM_REG__UART1_IER </item>
//    <item> SFDITEM_REG__UART1_IIR </item>
//    <item> SFDITEM_REG__UART1_LCR </item>
//    <item> SFDITEM_REG__UART1_DCR </item>
//    <item> SFDITEM_REG__UART1_LSR </item>
//    <item> SFDITEM_REG__UART1_BDR </item>
//    <item> SFDITEM_REG__UART1_BFR </item>
//    <item> SFDITEM_REG__UART1_IDTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2Cn_CR  ---------------------------------
// SVD Line: 18204

unsigned int I2Cn_CR __AT (0x56000000);



// -------------------------------  Field Item: I2Cn_CR_I2CnEN  -----------------------------------
// SVD Line: 18213

//  <item> SFDITEM_FIELD__I2Cn_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x56000000) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2Cn_CR_TXDLYENBn  ---------------------------------
// SVD Line: 18219

//  <item> SFDITEM_FIELD__I2Cn_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x56000000) SDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_I2CnIEN  ----------------------------------
// SVD Line: 18225

//  <item> SFDITEM_FIELD__I2Cn_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x56000000) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2Cn_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 18231

//  <item> SFDITEM_FIELD__I2Cn_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x56000000) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_ACKnEN  -----------------------------------
// SVD Line: 18237

//  <item> SFDITEM_FIELD__I2Cn_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x56000000) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2Cn_CR_IMASTERn  ----------------------------------
// SVD Line: 18243

//  <item> SFDITEM_FIELD__I2Cn_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x56000000) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_STOPCn  -----------------------------------
// SVD Line: 18249

//  <item> SFDITEM_FIELD__I2Cn_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x56000000) STOP Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_STARTCn  ----------------------------------
// SVD Line: 18255

//  <item> SFDITEM_FIELD__I2Cn_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000000) START Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2Cn_CR  ------------------------------------
// SVD Line: 18204

//  <rtree> SFDITEM_REG__I2Cn_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000000) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2Cn_CR >> 0) & 0xFFFFFFFF), ((I2Cn_CR = (I2Cn_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2Cn_ST  ---------------------------------
// SVD Line: 18263

unsigned int I2Cn_ST __AT (0x56000004);



// -------------------------------  Field Item: I2Cn_ST_GCALLn  -----------------------------------
// SVD Line: 18272

//  <item> SFDITEM_FIELD__I2Cn_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x56000004) This bit has different meaning depending on whether I2C is master or slave.  When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.  When I2C is a slave, this bit is used to indicate general call. </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2Cn_ST_TENDn  -----------------------------------
// SVD Line: 18282

//  <item> SFDITEM_FIELD__I2Cn_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x56000004) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_STOPDn  -----------------------------------
// SVD Line: 18288

//  <item> SFDITEM_FIELD__I2Cn_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x56000004) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2Cn_ST_SSELn  -----------------------------------
// SVD Line: 18294

//  <item> SFDITEM_FIELD__I2Cn_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x56000004) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_MLOSTn  -----------------------------------
// SVD Line: 18300

//  <item> SFDITEM_FIELD__I2Cn_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x56000004) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2Cn_ST_BUSYn  -----------------------------------
// SVD Line: 18306

//  <item> SFDITEM_FIELD__I2Cn_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x56000004) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_TMODEn  -----------------------------------
// SVD Line: 18312

//  <item> SFDITEM_FIELD__I2Cn_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x56000004) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_RXACKn  -----------------------------------
// SVD Line: 18318

//  <item> SFDITEM_FIELD__I2Cn_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000004) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2Cn_ST  ------------------------------------
// SVD Line: 18263

//  <rtree> SFDITEM_REG__I2Cn_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000004) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2Cn_ST >> 0) & 0xFFFFFFFF), ((I2Cn_ST = (I2Cn_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SAR1  --------------------------------
// SVD Line: 18326

unsigned int I2Cn_SAR1 __AT (0x56000008);



// -------------------------------  Field Item: I2Cn_SAR1_SLAn  -----------------------------------
// SVD Line: 18335

//  <item> SFDITEM_FIELD__I2Cn_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x56000008) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2Cn_SAR1 >> 1) & 0x7F), ((I2Cn_SAR1 = (I2Cn_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2Cn_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 18341

//  <item> SFDITEM_FIELD__I2Cn_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000008) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SAR1  -----------------------------------
// SVD Line: 18326

//  <rtree> SFDITEM_REG__I2Cn_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000008) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2Cn_SAR1 >> 0) & 0xFFFFFFFF), ((I2Cn_SAR1 = (I2Cn_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2Cn_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SAR2  --------------------------------
// SVD Line: 18349

unsigned int I2Cn_SAR2 __AT (0x5600000C);



// -------------------------------  Field Item: I2Cn_SAR2_SLAn  -----------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__I2Cn_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x5600000C) These bits configure the slave address 2 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2Cn_SAR2 >> 1) & 0x7F), ((I2Cn_SAR2 = (I2Cn_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2Cn_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__I2Cn_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5600000C) This bit decides whether I2Cn allows general call address 2 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SAR2  -----------------------------------
// SVD Line: 18349

//  <rtree> SFDITEM_REG__I2Cn_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5600000C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2Cn_SAR2 >> 0) & 0xFFFFFFFF), ((I2Cn_SAR2 = (I2Cn_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2Cn_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2Cn_DR  ---------------------------------
// SVD Line: 18372

unsigned int I2Cn_DR __AT (0x56000010);



// --------------------------------  Field Item: I2Cn_DR_DATA  ------------------------------------
// SVD Line: 18381

//  <item> SFDITEM_FIELD__I2Cn_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x56000010) The DR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2Cn_DR >> 0) & 0xFF), ((I2Cn_DR = (I2Cn_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2Cn_DR  ------------------------------------
// SVD Line: 18372

//  <rtree> SFDITEM_REG__I2Cn_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000010) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2Cn_DR >> 0) & 0xFFFFFFFF), ((I2Cn_DR = (I2Cn_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SDHR  --------------------------------
// SVD Line: 18389

unsigned int I2Cn_SDHR __AT (0x56000014);



// -------------------------------  Field Item: I2Cn_SDHR_HLDT  -----------------------------------
// SVD Line: 18398

//  <item> SFDITEM_FIELD__I2Cn_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x56000014) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2Cn_SDHR >> 0) & 0xFFF), ((I2Cn_SDHR = (I2Cn_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SDHR  -----------------------------------
// SVD Line: 18389

//  <rtree> SFDITEM_REG__I2Cn_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000014) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2Cn_SDHR >> 0) & 0xFFFFFFFF), ((I2Cn_SDHR = (I2Cn_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SCLR  --------------------------------
// SVD Line: 18406

unsigned int I2Cn_SCLR __AT (0x56000018);



// -------------------------------  Field Item: I2Cn_SCLR_SCLL  -----------------------------------
// SVD Line: 18415

//  <item> SFDITEM_FIELD__I2Cn_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x56000018) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2Cn_SCLR >> 0) & 0xFFF), ((I2Cn_SCLR = (I2Cn_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SCLR  -----------------------------------
// SVD Line: 18406

//  <rtree> SFDITEM_REG__I2Cn_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000018) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2Cn_SCLR >> 0) & 0xFFFFFFFF), ((I2Cn_SCLR = (I2Cn_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SCHR  --------------------------------
// SVD Line: 18423

unsigned int I2Cn_SCHR __AT (0x5600001C);



// -------------------------------  Field Item: I2Cn_SCHR_SCLH  -----------------------------------
// SVD Line: 18432

//  <item> SFDITEM_FIELD__I2Cn_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x5600001C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2Cn_SCHR >> 0) & 0xFFF), ((I2Cn_SCHR = (I2Cn_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SCHR  -----------------------------------
// SVD Line: 18423

//  <rtree> SFDITEM_REG__I2Cn_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5600001C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2Cn_SCHR >> 0) & 0xFFFFFFFF), ((I2Cn_SCHR = (I2Cn_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2Cn  -------------------------------------
// SVD Line: 18190

//  <view> I2Cn
//    <name> I2Cn </name>
//    <item> SFDITEM_REG__I2Cn_CR </item>
//    <item> SFDITEM_REG__I2Cn_ST </item>
//    <item> SFDITEM_REG__I2Cn_SAR1 </item>
//    <item> SFDITEM_REG__I2Cn_SAR2 </item>
//    <item> SFDITEM_REG__I2Cn_DR </item>
//    <item> SFDITEM_REG__I2Cn_SDHR </item>
//    <item> SFDITEM_REG__I2Cn_SCLR </item>
//    <item> SFDITEM_REG__I2Cn_SCHR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C0_CR  ---------------------------------
// SVD Line: 18204

unsigned int I2C0_CR __AT (0x40004800);



// -------------------------------  Field Item: I2C0_CR_I2CnEN  -----------------------------------
// SVD Line: 18213

//  <item> SFDITEM_FIELD__I2C0_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004800) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_CR_TXDLYENBn  ---------------------------------
// SVD Line: 18219

//  <item> SFDITEM_FIELD__I2C0_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004800) SDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_I2CnIEN  ----------------------------------
// SVD Line: 18225

//  <item> SFDITEM_FIELD__I2C0_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004800) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 18231

//  <item> SFDITEM_FIELD__I2C0_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004800) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_ACKnEN  -----------------------------------
// SVD Line: 18237

//  <item> SFDITEM_FIELD__I2C0_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004800) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_CR_IMASTERn  ----------------------------------
// SVD Line: 18243

//  <item> SFDITEM_FIELD__I2C0_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004800) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_STOPCn  -----------------------------------
// SVD Line: 18249

//  <item> SFDITEM_FIELD__I2C0_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004800) STOP Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_STARTCn  ----------------------------------
// SVD Line: 18255

//  <item> SFDITEM_FIELD__I2C0_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004800) START Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_CR  ------------------------------------
// SVD Line: 18204

//  <rtree> SFDITEM_REG__I2C0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004800) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2C0_CR >> 0) & 0xFFFFFFFF), ((I2C0_CR = (I2C0_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2C0_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2C0_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2C0_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2C0_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2C0_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2C0_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2C0_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ST  ---------------------------------
// SVD Line: 18263

unsigned int I2C0_ST __AT (0x40004804);



// -------------------------------  Field Item: I2C0_ST_GCALLn  -----------------------------------
// SVD Line: 18272

//  <item> SFDITEM_FIELD__I2C0_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004804) This bit has different meaning depending on whether I2C is master or slave.  When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.  When I2C is a slave, this bit is used to indicate general call. </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C0_ST_TENDn  -----------------------------------
// SVD Line: 18282

//  <item> SFDITEM_FIELD__I2C0_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004804) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_STOPDn  -----------------------------------
// SVD Line: 18288

//  <item> SFDITEM_FIELD__I2C0_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004804) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C0_ST_SSELn  -----------------------------------
// SVD Line: 18294

//  <item> SFDITEM_FIELD__I2C0_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004804) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_MLOSTn  -----------------------------------
// SVD Line: 18300

//  <item> SFDITEM_FIELD__I2C0_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004804) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C0_ST_BUSYn  -----------------------------------
// SVD Line: 18306

//  <item> SFDITEM_FIELD__I2C0_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004804) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_TMODEn  -----------------------------------
// SVD Line: 18312

//  <item> SFDITEM_FIELD__I2C0_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004804) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_RXACKn  -----------------------------------
// SVD Line: 18318

//  <item> SFDITEM_FIELD__I2C0_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004804) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_ST  ------------------------------------
// SVD Line: 18263

//  <rtree> SFDITEM_REG__I2C0_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004804) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2C0_ST >> 0) & 0xFFFFFFFF), ((I2C0_ST = (I2C0_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SAR1  --------------------------------
// SVD Line: 18326

unsigned int I2C0_SAR1 __AT (0x40004808);



// -------------------------------  Field Item: I2C0_SAR1_SLAn  -----------------------------------
// SVD Line: 18335

//  <item> SFDITEM_FIELD__I2C0_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40004808) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SAR1 >> 1) & 0x7F), ((I2C0_SAR1 = (I2C0_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 18341

//  <item> SFDITEM_FIELD__I2C0_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004808) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SAR1  -----------------------------------
// SVD Line: 18326

//  <rtree> SFDITEM_REG__I2C0_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004808) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2C0_SAR1 >> 0) & 0xFFFFFFFF), ((I2C0_SAR1 = (I2C0_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2C0_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SAR2  --------------------------------
// SVD Line: 18349

unsigned int I2C0_SAR2 __AT (0x4000480C);



// -------------------------------  Field Item: I2C0_SAR2_SLAn  -----------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__I2C0_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000480C) These bits configure the slave address 2 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SAR2 >> 1) & 0x7F), ((I2C0_SAR2 = (I2C0_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__I2C0_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000480C) This bit decides whether I2Cn allows general call address 2 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SAR2  -----------------------------------
// SVD Line: 18349

//  <rtree> SFDITEM_REG__I2C0_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000480C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2C0_SAR2 >> 0) & 0xFFFFFFFF), ((I2C0_SAR2 = (I2C0_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2C0_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_DR  ---------------------------------
// SVD Line: 18372

unsigned int I2C0_DR __AT (0x40004810);



// --------------------------------  Field Item: I2C0_DR_DATA  ------------------------------------
// SVD Line: 18381

//  <item> SFDITEM_FIELD__I2C0_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004810) The DR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_DR >> 0) & 0xFF), ((I2C0_DR = (I2C0_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_DR  ------------------------------------
// SVD Line: 18372

//  <rtree> SFDITEM_REG__I2C0_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004810) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2C0_DR >> 0) & 0xFFFFFFFF), ((I2C0_DR = (I2C0_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SDHR  --------------------------------
// SVD Line: 18389

unsigned int I2C0_SDHR __AT (0x40004814);



// -------------------------------  Field Item: I2C0_SDHR_HLDT  -----------------------------------
// SVD Line: 18398

//  <item> SFDITEM_FIELD__I2C0_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004814) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_SDHR >> 0) & 0xFFF), ((I2C0_SDHR = (I2C0_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SDHR  -----------------------------------
// SVD Line: 18389

//  <rtree> SFDITEM_REG__I2C0_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004814) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2C0_SDHR >> 0) & 0xFFFFFFFF), ((I2C0_SDHR = (I2C0_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SCLR  --------------------------------
// SVD Line: 18406

unsigned int I2C0_SCLR __AT (0x40004818);



// -------------------------------  Field Item: I2C0_SCLR_SCLL  -----------------------------------
// SVD Line: 18415

//  <item> SFDITEM_FIELD__I2C0_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004818) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_SCLR >> 0) & 0xFFF), ((I2C0_SCLR = (I2C0_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SCLR  -----------------------------------
// SVD Line: 18406

//  <rtree> SFDITEM_REG__I2C0_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004818) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2C0_SCLR >> 0) & 0xFFFFFFFF), ((I2C0_SCLR = (I2C0_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SCHR  --------------------------------
// SVD Line: 18423

unsigned int I2C0_SCHR __AT (0x4000481C);



// -------------------------------  Field Item: I2C0_SCHR_SCLH  -----------------------------------
// SVD Line: 18432

//  <item> SFDITEM_FIELD__I2C0_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000481C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_SCHR >> 0) & 0xFFF), ((I2C0_SCHR = (I2C0_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SCHR  -----------------------------------
// SVD Line: 18423

//  <rtree> SFDITEM_REG__I2C0_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000481C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2C0_SCHR >> 0) & 0xFFFFFFFF), ((I2C0_SCHR = (I2C0_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C0  -------------------------------------
// SVD Line: 18442

//  <view> I2C0
//    <name> I2C0 </name>
//    <item> SFDITEM_REG__I2C0_CR </item>
//    <item> SFDITEM_REG__I2C0_ST </item>
//    <item> SFDITEM_REG__I2C0_SAR1 </item>
//    <item> SFDITEM_REG__I2C0_SAR2 </item>
//    <item> SFDITEM_REG__I2C0_DR </item>
//    <item> SFDITEM_REG__I2C0_SDHR </item>
//    <item> SFDITEM_REG__I2C0_SCLR </item>
//    <item> SFDITEM_REG__I2C0_SCHR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C1_CR  ---------------------------------
// SVD Line: 18204

unsigned int I2C1_CR __AT (0x40004900);



// -------------------------------  Field Item: I2C1_CR_I2CnEN  -----------------------------------
// SVD Line: 18213

//  <item> SFDITEM_FIELD__I2C1_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004900) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR_TXDLYENBn  ---------------------------------
// SVD Line: 18219

//  <item> SFDITEM_FIELD__I2C1_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004900) SDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_I2CnIEN  ----------------------------------
// SVD Line: 18225

//  <item> SFDITEM_FIELD__I2C1_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004900) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 18231

//  <item> SFDITEM_FIELD__I2C1_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004900) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_ACKnEN  -----------------------------------
// SVD Line: 18237

//  <item> SFDITEM_FIELD__I2C1_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004900) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR_IMASTERn  ----------------------------------
// SVD Line: 18243

//  <item> SFDITEM_FIELD__I2C1_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004900) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_STOPCn  -----------------------------------
// SVD Line: 18249

//  <item> SFDITEM_FIELD__I2C1_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004900) STOP Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_STARTCn  ----------------------------------
// SVD Line: 18255

//  <item> SFDITEM_FIELD__I2C1_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004900) START Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_CR  ------------------------------------
// SVD Line: 18204

//  <rtree> SFDITEM_REG__I2C1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004900) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2C1_CR >> 0) & 0xFFFFFFFF), ((I2C1_CR = (I2C1_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2C1_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2C1_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2C1_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2C1_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_ST  ---------------------------------
// SVD Line: 18263

unsigned int I2C1_ST __AT (0x40004904);



// -------------------------------  Field Item: I2C1_ST_GCALLn  -----------------------------------
// SVD Line: 18272

//  <item> SFDITEM_FIELD__I2C1_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004904) This bit has different meaning depending on whether I2C is master or slave.  When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.  When I2C is a slave, this bit is used to indicate general call. </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ST_TENDn  -----------------------------------
// SVD Line: 18282

//  <item> SFDITEM_FIELD__I2C1_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004904) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_STOPDn  -----------------------------------
// SVD Line: 18288

//  <item> SFDITEM_FIELD__I2C1_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004904) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ST_SSELn  -----------------------------------
// SVD Line: 18294

//  <item> SFDITEM_FIELD__I2C1_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004904) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_MLOSTn  -----------------------------------
// SVD Line: 18300

//  <item> SFDITEM_FIELD__I2C1_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004904) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ST_BUSYn  -----------------------------------
// SVD Line: 18306

//  <item> SFDITEM_FIELD__I2C1_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004904) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_TMODEn  -----------------------------------
// SVD Line: 18312

//  <item> SFDITEM_FIELD__I2C1_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004904) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_RXACKn  -----------------------------------
// SVD Line: 18318

//  <item> SFDITEM_FIELD__I2C1_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004904) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_ST  ------------------------------------
// SVD Line: 18263

//  <rtree> SFDITEM_REG__I2C1_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004904) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2C1_ST >> 0) & 0xFFFFFFFF), ((I2C1_ST = (I2C1_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SAR1  --------------------------------
// SVD Line: 18326

unsigned int I2C1_SAR1 __AT (0x40004908);



// -------------------------------  Field Item: I2C1_SAR1_SLAn  -----------------------------------
// SVD Line: 18335

//  <item> SFDITEM_FIELD__I2C1_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40004908) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SAR1 >> 1) & 0x7F), ((I2C1_SAR1 = (I2C1_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 18341

//  <item> SFDITEM_FIELD__I2C1_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004908) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SAR1  -----------------------------------
// SVD Line: 18326

//  <rtree> SFDITEM_REG__I2C1_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004908) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2C1_SAR1 >> 0) & 0xFFFFFFFF), ((I2C1_SAR1 = (I2C1_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2C1_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SAR2  --------------------------------
// SVD Line: 18349

unsigned int I2C1_SAR2 __AT (0x4000490C);



// -------------------------------  Field Item: I2C1_SAR2_SLAn  -----------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__I2C1_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000490C) These bits configure the slave address 2 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SAR2 >> 1) & 0x7F), ((I2C1_SAR2 = (I2C1_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__I2C1_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000490C) This bit decides whether I2Cn allows general call address 2 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SAR2  -----------------------------------
// SVD Line: 18349

//  <rtree> SFDITEM_REG__I2C1_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000490C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2C1_SAR2 >> 0) & 0xFFFFFFFF), ((I2C1_SAR2 = (I2C1_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2C1_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_DR  ---------------------------------
// SVD Line: 18372

unsigned int I2C1_DR __AT (0x40004910);



// --------------------------------  Field Item: I2C1_DR_DATA  ------------------------------------
// SVD Line: 18381

//  <item> SFDITEM_FIELD__I2C1_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004910) The DR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_DR >> 0) & 0xFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_DR  ------------------------------------
// SVD Line: 18372

//  <rtree> SFDITEM_REG__I2C1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004910) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2C1_DR >> 0) & 0xFFFFFFFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SDHR  --------------------------------
// SVD Line: 18389

unsigned int I2C1_SDHR __AT (0x40004914);



// -------------------------------  Field Item: I2C1_SDHR_HLDT  -----------------------------------
// SVD Line: 18398

//  <item> SFDITEM_FIELD__I2C1_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004914) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_SDHR >> 0) & 0xFFF), ((I2C1_SDHR = (I2C1_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SDHR  -----------------------------------
// SVD Line: 18389

//  <rtree> SFDITEM_REG__I2C1_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004914) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2C1_SDHR >> 0) & 0xFFFFFFFF), ((I2C1_SDHR = (I2C1_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SCLR  --------------------------------
// SVD Line: 18406

unsigned int I2C1_SCLR __AT (0x40004918);



// -------------------------------  Field Item: I2C1_SCLR_SCLL  -----------------------------------
// SVD Line: 18415

//  <item> SFDITEM_FIELD__I2C1_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004918) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_SCLR >> 0) & 0xFFF), ((I2C1_SCLR = (I2C1_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SCLR  -----------------------------------
// SVD Line: 18406

//  <rtree> SFDITEM_REG__I2C1_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004918) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2C1_SCLR >> 0) & 0xFFFFFFFF), ((I2C1_SCLR = (I2C1_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SCHR  --------------------------------
// SVD Line: 18423

unsigned int I2C1_SCHR __AT (0x4000491C);



// -------------------------------  Field Item: I2C1_SCHR_SCLH  -----------------------------------
// SVD Line: 18432

//  <item> SFDITEM_FIELD__I2C1_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000491C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_SCHR >> 0) & 0xFFF), ((I2C1_SCHR = (I2C1_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SCHR  -----------------------------------
// SVD Line: 18423

//  <rtree> SFDITEM_REG__I2C1_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000491C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2C1_SCHR >> 0) & 0xFFFFFFFF), ((I2C1_SCHR = (I2C1_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 18461

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_CR </item>
//    <item> SFDITEM_REG__I2C1_ST </item>
//    <item> SFDITEM_REG__I2C1_SAR1 </item>
//    <item> SFDITEM_REG__I2C1_SAR2 </item>
//    <item> SFDITEM_REG__I2C1_DR </item>
//    <item> SFDITEM_REG__I2C1_SDHR </item>
//    <item> SFDITEM_REG__I2C1_SCLR </item>
//    <item> SFDITEM_REG__I2C1_SCHR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C2_CR  ---------------------------------
// SVD Line: 18204

unsigned int I2C2_CR __AT (0x40004A00);



// -------------------------------  Field Item: I2C2_CR_I2CnEN  -----------------------------------
// SVD Line: 18213

//  <item> SFDITEM_FIELD__I2C2_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004A00) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR_TXDLYENBn  ---------------------------------
// SVD Line: 18219

//  <item> SFDITEM_FIELD__I2C2_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004A00) SDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR_I2CnIEN  ----------------------------------
// SVD Line: 18225

//  <item> SFDITEM_FIELD__I2C2_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004A00) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 18231

//  <item> SFDITEM_FIELD__I2C2_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004A00) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR_ACKnEN  -----------------------------------
// SVD Line: 18237

//  <item> SFDITEM_FIELD__I2C2_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004A00) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR_IMASTERn  ----------------------------------
// SVD Line: 18243

//  <item> SFDITEM_FIELD__I2C2_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004A00) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR_STOPCn  -----------------------------------
// SVD Line: 18249

//  <item> SFDITEM_FIELD__I2C2_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004A00) STOP Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR_STARTCn  ----------------------------------
// SVD Line: 18255

//  <item> SFDITEM_FIELD__I2C2_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004A00) START Condition Generation when I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C2_CR  ------------------------------------
// SVD Line: 18204

//  <rtree> SFDITEM_REG__I2C2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A00) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2C2_CR >> 0) & 0xFFFFFFFF), ((I2C2_CR = (I2C2_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2C2_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2C2_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2C2_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2C2_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_ST  ---------------------------------
// SVD Line: 18263

unsigned int I2C2_ST __AT (0x40004A04);



// -------------------------------  Field Item: I2C2_ST_GCALLn  -----------------------------------
// SVD Line: 18272

//  <item> SFDITEM_FIELD__I2C2_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004A04) This bit has different meaning depending on whether I2C is master or slave.  When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.  When I2C is a slave, this bit is used to indicate general call. </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ST_TENDn  -----------------------------------
// SVD Line: 18282

//  <item> SFDITEM_FIELD__I2C2_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004A04) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ST_STOPDn  -----------------------------------
// SVD Line: 18288

//  <item> SFDITEM_FIELD__I2C2_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004A04) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ST_SSELn  -----------------------------------
// SVD Line: 18294

//  <item> SFDITEM_FIELD__I2C2_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004A04) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ST_MLOSTn  -----------------------------------
// SVD Line: 18300

//  <item> SFDITEM_FIELD__I2C2_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004A04) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_ST_BUSYn  -----------------------------------
// SVD Line: 18306

//  <item> SFDITEM_FIELD__I2C2_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004A04) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ST_TMODEn  -----------------------------------
// SVD Line: 18312

//  <item> SFDITEM_FIELD__I2C2_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004A04) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_ST_RXACKn  -----------------------------------
// SVD Line: 18318

//  <item> SFDITEM_FIELD__I2C2_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004A04) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C2_ST  ------------------------------------
// SVD Line: 18263

//  <rtree> SFDITEM_REG__I2C2_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A04) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2C2_ST >> 0) & 0xFFFFFFFF), ((I2C2_ST = (I2C2_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2C2_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_SAR1  --------------------------------
// SVD Line: 18326

unsigned int I2C2_SAR1 __AT (0x40004A08);



// -------------------------------  Field Item: I2C2_SAR1_SLAn  -----------------------------------
// SVD Line: 18335

//  <item> SFDITEM_FIELD__I2C2_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40004A08) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_SAR1 >> 1) & 0x7F), ((I2C2_SAR1 = (I2C2_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C2_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 18341

//  <item> SFDITEM_FIELD__I2C2_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004A08) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SAR1  -----------------------------------
// SVD Line: 18326

//  <rtree> SFDITEM_REG__I2C2_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A08) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2C2_SAR1 >> 0) & 0xFFFFFFFF), ((I2C2_SAR1 = (I2C2_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2C2_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_SAR2  --------------------------------
// SVD Line: 18349

unsigned int I2C2_SAR2 __AT (0x40004A0C);



// -------------------------------  Field Item: I2C2_SAR2_SLAn  -----------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__I2C2_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40004A0C) These bits configure the slave address 2 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_SAR2 >> 1) & 0x7F), ((I2C2_SAR2 = (I2C2_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C2_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__I2C2_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004A0C) This bit decides whether I2Cn allows general call address 2 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SAR2  -----------------------------------
// SVD Line: 18349

//  <rtree> SFDITEM_REG__I2C2_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A0C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2C2_SAR2 >> 0) & 0xFFFFFFFF), ((I2C2_SAR2 = (I2C2_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2C2_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_DR  ---------------------------------
// SVD Line: 18372

unsigned int I2C2_DR __AT (0x40004A10);



// --------------------------------  Field Item: I2C2_DR_DATA  ------------------------------------
// SVD Line: 18381

//  <item> SFDITEM_FIELD__I2C2_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004A10) The DR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_DR >> 0) & 0xFF), ((I2C2_DR = (I2C2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C2_DR  ------------------------------------
// SVD Line: 18372

//  <rtree> SFDITEM_REG__I2C2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A10) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2C2_DR >> 0) & 0xFFFFFFFF), ((I2C2_DR = (I2C2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_SDHR  --------------------------------
// SVD Line: 18389

unsigned int I2C2_SDHR __AT (0x40004A14);



// -------------------------------  Field Item: I2C2_SDHR_HLDT  -----------------------------------
// SVD Line: 18398

//  <item> SFDITEM_FIELD__I2C2_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004A14) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_SDHR >> 0) & 0xFFF), ((I2C2_SDHR = (I2C2_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SDHR  -----------------------------------
// SVD Line: 18389

//  <rtree> SFDITEM_REG__I2C2_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A14) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2C2_SDHR >> 0) & 0xFFFFFFFF), ((I2C2_SDHR = (I2C2_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_SCLR  --------------------------------
// SVD Line: 18406

unsigned int I2C2_SCLR __AT (0x40004A18);



// -------------------------------  Field Item: I2C2_SCLR_SCLL  -----------------------------------
// SVD Line: 18415

//  <item> SFDITEM_FIELD__I2C2_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004A18) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_SCLR >> 0) & 0xFFF), ((I2C2_SCLR = (I2C2_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SCLR  -----------------------------------
// SVD Line: 18406

//  <rtree> SFDITEM_REG__I2C2_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A18) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2C2_SCLR >> 0) & 0xFFFFFFFF), ((I2C2_SCLR = (I2C2_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_SCHR  --------------------------------
// SVD Line: 18423

unsigned int I2C2_SCHR __AT (0x40004A1C);



// -------------------------------  Field Item: I2C2_SCHR_SCLH  -----------------------------------
// SVD Line: 18432

//  <item> SFDITEM_FIELD__I2C2_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004A1C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_SCHR >> 0) & 0xFFF), ((I2C2_SCHR = (I2C2_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SCHR  -----------------------------------
// SVD Line: 18423

//  <rtree> SFDITEM_REG__I2C2_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004A1C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2C2_SCHR >> 0) & 0xFFFFFFFF), ((I2C2_SCHR = (I2C2_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C2  -------------------------------------
// SVD Line: 18480

//  <view> I2C2
//    <name> I2C2 </name>
//    <item> SFDITEM_REG__I2C2_CR </item>
//    <item> SFDITEM_REG__I2C2_ST </item>
//    <item> SFDITEM_REG__I2C2_SAR1 </item>
//    <item> SFDITEM_REG__I2C2_SAR2 </item>
//    <item> SFDITEM_REG__I2C2_DR </item>
//    <item> SFDITEM_REG__I2C2_SDHR </item>
//    <item> SFDITEM_REG__I2C2_SCLR </item>
//    <item> SFDITEM_REG__I2C2_SCHR </item>
//  </view>
//  


// ------------------------------  Register Item Address: LCD_CR  ---------------------------------
// SVD Line: 18513

unsigned int LCD_CR __AT (0x40005000);



// --------------------------------  Field Item: LCD_CR_IRSEL  ------------------------------------
// SVD Line: 18522

//  <item> SFDITEM_FIELD__LCD_CR_IRSEL
//    <name> IRSEL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40005000) \nInternal LCD Bias Dividing Resistor Selection\n0 : RLCD3 = RLCD3: 105/105/80[kohm] @(1/2)/(1/3)/(1/4) bias\n1 : RLCD1 = RLCD1: 10/10/10[kohm] @(1/2)/(1/3)/(1/4) bias\n2 : RLCD2 = RLCD2: 66/66/50[kohm] @(1/2)/(1/3)/(1/4) bias\n3 : RLCD4 = RLCD4: 320/320/240[kohm] @(1/2)/(1/3)/(1/4) bias </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.7..6> IRSEL
//        <0=> 0: RLCD3 = RLCD3: 105/105/80[kohm] @(1/2)/(1/3)/(1/4) bias
//        <1=> 1: RLCD1 = RLCD1: 10/10/10[kohm] @(1/2)/(1/3)/(1/4) bias
//        <2=> 2: RLCD2 = RLCD2: 66/66/50[kohm] @(1/2)/(1/3)/(1/4) bias
//        <3=> 3: RLCD4 = RLCD4: 320/320/240[kohm] @(1/2)/(1/3)/(1/4) bias
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: LCD_CR_DBS  -------------------------------------
// SVD Line: 18550

//  <item> SFDITEM_FIELD__LCD_CR_DBS
//    <name> DBS </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40005000) \nLCD Duty and Bias Selection\n0 : Duty8Bias4 = 1/8 duty, 1/4 bias\n1 : Duty6Bias4 = 1/6 duty, 1/4 bias\n2 : Duty5Bias3 = 1/5 duty, 1/3 bias\n3 : Duty4Bias3 = 1/4 duty, 1/3 bias\n4 : Duty3Bias3 = 1/3 duty, 1/3 bias\n5 : Duty3Bias2 = 1/3 duty, 1/2 bias\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.5..3> DBS
//        <0=> 0: Duty8Bias4 = 1/8 duty, 1/4 bias
//        <1=> 1: Duty6Bias4 = 1/6 duty, 1/4 bias
//        <2=> 2: Duty5Bias3 = 1/5 duty, 1/3 bias
//        <3=> 3: Duty4Bias3 = 1/4 duty, 1/3 bias
//        <4=> 4: Duty3Bias3 = 1/3 duty, 1/3 bias
//        <5=> 5: Duty3Bias2 = 1/3 duty, 1/2 bias
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: LCD_CR_LCLK  ------------------------------------
// SVD Line: 18588

//  <item> SFDITEM_FIELD__LCD_CR_LCLK
//    <name> LCLK </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40005000) \nLCD Clock Selection (When fLCD = 32.768kHz)\n0 : fLCD256 = 128Hz\n1 : fLCD128 = 256Hz\n2 : fLCD64 = 512Hz\n3 : fLCD32 = 1024Hz </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.2..1> LCLK
//        <0=> 0: fLCD256 = 128Hz
//        <1=> 1: fLCD128 = 256Hz
//        <2=> 2: fLCD64 = 512Hz
//        <3=> 3: fLCD32 = 1024Hz
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: LCD_CR_DISP  ------------------------------------
// SVD Line: 18616

//  <item> SFDITEM_FIELD__LCD_CR_DISP
//    <name> DISP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005000) \nLCD Display Control\n0 : Off = Display off\n1 : On = Normal display on </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.0..0> DISP
//        <0=> 0: Off = Display off
//        <1=> 1: On = Normal display on
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: LCD_CR  -------------------------------------
// SVD Line: 18513

//  <rtree> SFDITEM_REG__LCD_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) LCD Driver Control Register </i>
//    <loc> ( (unsigned int)((LCD_CR >> 0) & 0xFFFFFFFF), ((LCD_CR = (LCD_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LCD_CR_IRSEL </item>
//    <item> SFDITEM_FIELD__LCD_CR_DBS </item>
//    <item> SFDITEM_FIELD__LCD_CR_LCLK </item>
//    <item> SFDITEM_FIELD__LCD_CR_DISP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: LCD_BCCR  --------------------------------
// SVD Line: 18636

unsigned int LCD_BCCR __AT (0x40005004);



// -------------------------------  Field Item: LCD_BCCR_LCDABC  ----------------------------------
// SVD Line: 18645

//  <item> SFDITEM_FIELD__LCD_BCCR_LCDABC
//    <name> LCDABC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005004) \nLCD Automatic Bias Control\n0 : Off = LCD automatic bias is off\n1 : On = LCD automatic bias is on </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.12..12> LCDABC
//        <0=> 0: Off = LCD automatic bias is off
//        <1=> 1: On = LCD automatic bias is on
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: LCD_BCCR_BMSEL  -----------------------------------
// SVD Line: 18663

//  <item> SFDITEM_FIELD__LCD_BCCR_BMSEL
//    <name> BMSEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40005004) \n'Bias Mode A' Time Selection\n0 : BMA1Clk = 'Bias Mode A' for 1-clock of fLCD\n1 : BMA2Clk = 'Bias Mode A' for 2-clock of fLCD\n2 : BMA3Clk = 'Bias Mode A' for 3-clock of fLCD\n3 : BMA4Clk = 'Bias Mode A' for 4-clock of fLCD\n4 : BMA5Clk = 'Bias Mode A' for 5-clock of fLCD\n5 : BMA6Clk = 'Bias Mode A' for 6-clock of fLCD\n6 : BMA7Clk = 'Bias Mode A' for 7-clock of fLCD\n7 : BMA8Clk = 'Bias Mode A' for 8-clock of fLCD </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.10..8> BMSEL
//        <0=> 0: BMA1Clk = 'Bias Mode A' for 1-clock of fLCD
//        <1=> 1: BMA2Clk = 'Bias Mode A' for 2-clock of fLCD
//        <2=> 2: BMA3Clk = 'Bias Mode A' for 3-clock of fLCD
//        <3=> 3: BMA4Clk = 'Bias Mode A' for 4-clock of fLCD
//        <4=> 4: BMA5Clk = 'Bias Mode A' for 5-clock of fLCD
//        <5=> 5: BMA6Clk = 'Bias Mode A' for 6-clock of fLCD
//        <6=> 6: BMA7Clk = 'Bias Mode A' for 7-clock of fLCD
//        <7=> 7: BMA8Clk = 'Bias Mode A' for 8-clock of fLCD
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: LCD_BCCR_LCTEN  -----------------------------------
// SVD Line: 18711

//  <item> SFDITEM_FIELD__LCD_BCCR_LCTEN
//    <name> LCTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005004) \nLCD Driver Contrast Control\n0 : Disable = Disable LCD driver contrast.\n1 : Enable = Enable LCD driver contrast. </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.5..5> LCTEN
//        <0=> 0: Disable = Disable LCD driver contrast.
//        <1=> 1: Enable = Enable LCD driver contrast.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: LCD_BCCR_VLCD  -----------------------------------
// SVD Line: 18729

//  <item> SFDITEM_FIELD__LCD_BCCR_VLCD
//    <name> VLCD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40005004) \nVLC0 Voltage Control when the contrast is enabled\n0 : Step0 = VDD x 16/31 Step\n1 : Step1 = VDD x 16/30 Step\n2 : Step2 = VDD x 16/29 Step\n3 : Step3 = VDD x 16/28 Step\n4 : Step4 = VDD x 16/27 Step\n5 : Step5 = VDD x 16/26 Step\n6 : Step6 = VDD x 16/25 Step\n7 : Step7 = VDD x 16/24 Step\n8 : Step8 = VDD x 16/23 Step\n9 : Step9 = VDD x 16/22 Step\n10 : Step10 = VDD x 16/21 Step\n11 : Step11 = VDD x 16/20 Step\n12 : Step12 = VDD x 16/19 Step\n13 : Step13 = VDD x 16/18 Step\n14 : Step14 = VDD x 16/17 Step\n15 : Step15 = VDD x 16/16 Step </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.3..0> VLCD
//        <0=> 0: Step0 = VDD x 16/31 Step
//        <1=> 1: Step1 = VDD x 16/30 Step
//        <2=> 2: Step2 = VDD x 16/29 Step
//        <3=> 3: Step3 = VDD x 16/28 Step
//        <4=> 4: Step4 = VDD x 16/27 Step
//        <5=> 5: Step5 = VDD x 16/26 Step
//        <6=> 6: Step6 = VDD x 16/25 Step
//        <7=> 7: Step7 = VDD x 16/24 Step
//        <8=> 8: Step8 = VDD x 16/23 Step
//        <9=> 9: Step9 = VDD x 16/22 Step
//        <10=> 10: Step10 = VDD x 16/21 Step
//        <11=> 11: Step11 = VDD x 16/20 Step
//        <12=> 12: Step12 = VDD x 16/19 Step
//        <13=> 13: Step13 = VDD x 16/18 Step
//        <14=> 14: Step14 = VDD x 16/17 Step
//        <15=> 15: Step15 = VDD x 16/16 Step
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: LCD_BCCR  ------------------------------------
// SVD Line: 18636

//  <rtree> SFDITEM_REG__LCD_BCCR
//    <name> BCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) LCD Automatic Bias and Contrast Control Register </i>
//    <loc> ( (unsigned int)((LCD_BCCR >> 0) & 0xFFFFFFFF), ((LCD_BCCR = (LCD_BCCR & ~(0x172FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x172F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LCD_BCCR_LCDABC </item>
//    <item> SFDITEM_FIELD__LCD_BCCR_BMSEL </item>
//    <item> SFDITEM_FIELD__LCD_BCCR_LCTEN </item>
//    <item> SFDITEM_FIELD__LCD_BCCR_VLCD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: LCD_DR0  ---------------------------------
// SVD Line: 18819

unsigned char LCD_DR0 __AT (0x40005010);



// ---------------------------------  Register Item: LCD_DR0  -------------------------------------
// SVD Line: 18819

//  <item> SFDITEM_REG__LCD_DR0
//    <name> DR0 </name>
//    <i> [Bits 7..0] RW (@ 0x40005010) LCD Display Data Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR0 >> 0) & 0xFFFFFFFF), ((LCD_DR0 = (LCD_DR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR1  ---------------------------------
// SVD Line: 18828

unsigned char LCD_DR1 __AT (0x40005011);



// ---------------------------------  Register Item: LCD_DR1  -------------------------------------
// SVD Line: 18828

//  <item> SFDITEM_REG__LCD_DR1
//    <name> DR1 </name>
//    <i> [Bits 7..0] RW (@ 0x40005011) LCD Display Data Register 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR1 >> 0) & 0xFFFFFFFF), ((LCD_DR1 = (LCD_DR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR2  ---------------------------------
// SVD Line: 18837

unsigned char LCD_DR2 __AT (0x40005012);



// ---------------------------------  Register Item: LCD_DR2  -------------------------------------
// SVD Line: 18837

//  <item> SFDITEM_REG__LCD_DR2
//    <name> DR2 </name>
//    <i> [Bits 7..0] RW (@ 0x40005012) LCD Display Data Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR2 >> 0) & 0xFFFFFFFF), ((LCD_DR2 = (LCD_DR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR3  ---------------------------------
// SVD Line: 18846

unsigned char LCD_DR3 __AT (0x40005013);



// ---------------------------------  Register Item: LCD_DR3  -------------------------------------
// SVD Line: 18846

//  <item> SFDITEM_REG__LCD_DR3
//    <name> DR3 </name>
//    <i> [Bits 7..0] RW (@ 0x40005013) LCD Display Data Register 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR3 >> 0) & 0xFFFFFFFF), ((LCD_DR3 = (LCD_DR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR4  ---------------------------------
// SVD Line: 18855

unsigned char LCD_DR4 __AT (0x40005014);



// ---------------------------------  Register Item: LCD_DR4  -------------------------------------
// SVD Line: 18855

//  <item> SFDITEM_REG__LCD_DR4
//    <name> DR4 </name>
//    <i> [Bits 7..0] RW (@ 0x40005014) LCD Display Data Register 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR4 >> 0) & 0xFFFFFFFF), ((LCD_DR4 = (LCD_DR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR5  ---------------------------------
// SVD Line: 18864

unsigned char LCD_DR5 __AT (0x40005015);



// ---------------------------------  Register Item: LCD_DR5  -------------------------------------
// SVD Line: 18864

//  <item> SFDITEM_REG__LCD_DR5
//    <name> DR5 </name>
//    <i> [Bits 7..0] RW (@ 0x40005015) LCD Display Data Register 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR5 >> 0) & 0xFFFFFFFF), ((LCD_DR5 = (LCD_DR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR6  ---------------------------------
// SVD Line: 18873

unsigned char LCD_DR6 __AT (0x40005016);



// ---------------------------------  Register Item: LCD_DR6  -------------------------------------
// SVD Line: 18873

//  <item> SFDITEM_REG__LCD_DR6
//    <name> DR6 </name>
//    <i> [Bits 7..0] RW (@ 0x40005016) LCD Display Data Register 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR6 >> 0) & 0xFFFFFFFF), ((LCD_DR6 = (LCD_DR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR7  ---------------------------------
// SVD Line: 18882

unsigned char LCD_DR7 __AT (0x40005017);



// ---------------------------------  Register Item: LCD_DR7  -------------------------------------
// SVD Line: 18882

//  <item> SFDITEM_REG__LCD_DR7
//    <name> DR7 </name>
//    <i> [Bits 7..0] RW (@ 0x40005017) LCD Display Data Register 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR7 >> 0) & 0xFFFFFFFF), ((LCD_DR7 = (LCD_DR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR8  ---------------------------------
// SVD Line: 18891

unsigned char LCD_DR8 __AT (0x40005018);



// ---------------------------------  Register Item: LCD_DR8  -------------------------------------
// SVD Line: 18891

//  <item> SFDITEM_REG__LCD_DR8
//    <name> DR8 </name>
//    <i> [Bits 7..0] RW (@ 0x40005018) LCD Display Data Register 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR8 >> 0) & 0xFFFFFFFF), ((LCD_DR8 = (LCD_DR8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR9  ---------------------------------
// SVD Line: 18900

unsigned char LCD_DR9 __AT (0x40005019);



// ---------------------------------  Register Item: LCD_DR9  -------------------------------------
// SVD Line: 18900

//  <item> SFDITEM_REG__LCD_DR9
//    <name> DR9 </name>
//    <i> [Bits 7..0] RW (@ 0x40005019) LCD Display Data Register 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR9 >> 0) & 0xFFFFFFFF), ((LCD_DR9 = (LCD_DR9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR10  --------------------------------
// SVD Line: 18909

unsigned char LCD_DR10 __AT (0x4000501A);



// ---------------------------------  Register Item: LCD_DR10  ------------------------------------
// SVD Line: 18909

//  <item> SFDITEM_REG__LCD_DR10
//    <name> DR10 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501A) LCD Display Data Register 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR10 >> 0) & 0xFFFFFFFF), ((LCD_DR10 = (LCD_DR10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR11  --------------------------------
// SVD Line: 18918

unsigned char LCD_DR11 __AT (0x4000501B);



// ---------------------------------  Register Item: LCD_DR11  ------------------------------------
// SVD Line: 18918

//  <item> SFDITEM_REG__LCD_DR11
//    <name> DR11 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501B) LCD Display Data Register 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR11 >> 0) & 0xFFFFFFFF), ((LCD_DR11 = (LCD_DR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR12  --------------------------------
// SVD Line: 18927

unsigned char LCD_DR12 __AT (0x4000501C);



// ---------------------------------  Register Item: LCD_DR12  ------------------------------------
// SVD Line: 18927

//  <item> SFDITEM_REG__LCD_DR12
//    <name> DR12 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501C) LCD Display Data Register 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR12 >> 0) & 0xFFFFFFFF), ((LCD_DR12 = (LCD_DR12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR13  --------------------------------
// SVD Line: 18936

unsigned char LCD_DR13 __AT (0x4000501D);



// ---------------------------------  Register Item: LCD_DR13  ------------------------------------
// SVD Line: 18936

//  <item> SFDITEM_REG__LCD_DR13
//    <name> DR13 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501D) LCD Display Data Register 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR13 >> 0) & 0xFFFFFFFF), ((LCD_DR13 = (LCD_DR13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR14  --------------------------------
// SVD Line: 18945

unsigned char LCD_DR14 __AT (0x4000501E);



// ---------------------------------  Register Item: LCD_DR14  ------------------------------------
// SVD Line: 18945

//  <item> SFDITEM_REG__LCD_DR14
//    <name> DR14 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501E) LCD Display Data Register 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR14 >> 0) & 0xFFFFFFFF), ((LCD_DR14 = (LCD_DR14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR15  --------------------------------
// SVD Line: 18954

unsigned char LCD_DR15 __AT (0x4000501F);



// ---------------------------------  Register Item: LCD_DR15  ------------------------------------
// SVD Line: 18954

//  <item> SFDITEM_REG__LCD_DR15
//    <name> DR15 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501F) LCD Display Data Register 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR15 >> 0) & 0xFFFFFFFF), ((LCD_DR15 = (LCD_DR15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR16  --------------------------------
// SVD Line: 18963

unsigned char LCD_DR16 __AT (0x40005020);



// ---------------------------------  Register Item: LCD_DR16  ------------------------------------
// SVD Line: 18963

//  <item> SFDITEM_REG__LCD_DR16
//    <name> DR16 </name>
//    <i> [Bits 7..0] RW (@ 0x40005020) LCD Display Data Register 16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR16 >> 0) & 0xFFFFFFFF), ((LCD_DR16 = (LCD_DR16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR17  --------------------------------
// SVD Line: 18972

unsigned char LCD_DR17 __AT (0x40005021);



// ---------------------------------  Register Item: LCD_DR17  ------------------------------------
// SVD Line: 18972

//  <item> SFDITEM_REG__LCD_DR17
//    <name> DR17 </name>
//    <i> [Bits 7..0] RW (@ 0x40005021) LCD Display Data Register 17 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR17 >> 0) & 0xFFFFFFFF), ((LCD_DR17 = (LCD_DR17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR18  --------------------------------
// SVD Line: 18981

unsigned char LCD_DR18 __AT (0x40005022);



// ---------------------------------  Register Item: LCD_DR18  ------------------------------------
// SVD Line: 18981

//  <item> SFDITEM_REG__LCD_DR18
//    <name> DR18 </name>
//    <i> [Bits 7..0] RW (@ 0x40005022) LCD Display Data Register 18 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR18 >> 0) & 0xFFFFFFFF), ((LCD_DR18 = (LCD_DR18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR19  --------------------------------
// SVD Line: 18990

unsigned char LCD_DR19 __AT (0x40005023);



// ---------------------------------  Register Item: LCD_DR19  ------------------------------------
// SVD Line: 18990

//  <item> SFDITEM_REG__LCD_DR19
//    <name> DR19 </name>
//    <i> [Bits 7..0] RW (@ 0x40005023) LCD Display Data Register 19 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR19 >> 0) & 0xFFFFFFFF), ((LCD_DR19 = (LCD_DR19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR20  --------------------------------
// SVD Line: 18999

unsigned char LCD_DR20 __AT (0x40005024);



// ---------------------------------  Register Item: LCD_DR20  ------------------------------------
// SVD Line: 18999

//  <item> SFDITEM_REG__LCD_DR20
//    <name> DR20 </name>
//    <i> [Bits 7..0] RW (@ 0x40005024) LCD Display Data Register 20 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR20 >> 0) & 0xFFFFFFFF), ((LCD_DR20 = (LCD_DR20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR21  --------------------------------
// SVD Line: 19008

unsigned char LCD_DR21 __AT (0x40005025);



// ---------------------------------  Register Item: LCD_DR21  ------------------------------------
// SVD Line: 19008

//  <item> SFDITEM_REG__LCD_DR21
//    <name> DR21 </name>
//    <i> [Bits 7..0] RW (@ 0x40005025) LCD Display Data Register 21 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR21 >> 0) & 0xFFFFFFFF), ((LCD_DR21 = (LCD_DR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR22  --------------------------------
// SVD Line: 19017

unsigned char LCD_DR22 __AT (0x40005026);



// ---------------------------------  Register Item: LCD_DR22  ------------------------------------
// SVD Line: 19017

//  <item> SFDITEM_REG__LCD_DR22
//    <name> DR22 </name>
//    <i> [Bits 7..0] RW (@ 0x40005026) LCD Display Data Register 22 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR22 >> 0) & 0xFFFFFFFF), ((LCD_DR22 = (LCD_DR22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR23  --------------------------------
// SVD Line: 19026

unsigned char LCD_DR23 __AT (0x40005027);



// ---------------------------------  Register Item: LCD_DR23  ------------------------------------
// SVD Line: 19026

//  <item> SFDITEM_REG__LCD_DR23
//    <name> DR23 </name>
//    <i> [Bits 7..0] RW (@ 0x40005027) LCD Display Data Register 23 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR23 >> 0) & 0xFFFFFFFF), ((LCD_DR23 = (LCD_DR23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR24  --------------------------------
// SVD Line: 19035

unsigned char LCD_DR24 __AT (0x40005028);



// ---------------------------------  Register Item: LCD_DR24  ------------------------------------
// SVD Line: 19035

//  <item> SFDITEM_REG__LCD_DR24
//    <name> DR24 </name>
//    <i> [Bits 7..0] RW (@ 0x40005028) LCD Display Data Register 24 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR24 >> 0) & 0xFFFFFFFF), ((LCD_DR24 = (LCD_DR24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR25  --------------------------------
// SVD Line: 19044

unsigned char LCD_DR25 __AT (0x40005029);



// ---------------------------------  Register Item: LCD_DR25  ------------------------------------
// SVD Line: 19044

//  <item> SFDITEM_REG__LCD_DR25
//    <name> DR25 </name>
//    <i> [Bits 7..0] RW (@ 0x40005029) LCD Display Data Register 25 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR25 >> 0) & 0xFFFFFFFF), ((LCD_DR25 = (LCD_DR25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR26  --------------------------------
// SVD Line: 19053

unsigned char LCD_DR26 __AT (0x4000502A);



// ---------------------------------  Register Item: LCD_DR26  ------------------------------------
// SVD Line: 19053

//  <item> SFDITEM_REG__LCD_DR26
//    <name> DR26 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502A) LCD Display Data Register 26 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR26 >> 0) & 0xFFFFFFFF), ((LCD_DR26 = (LCD_DR26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR27  --------------------------------
// SVD Line: 19062

unsigned char LCD_DR27 __AT (0x4000502B);



// ---------------------------------  Register Item: LCD_DR27  ------------------------------------
// SVD Line: 19062

//  <item> SFDITEM_REG__LCD_DR27
//    <name> DR27 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502B) LCD Display Data Register 27 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR27 >> 0) & 0xFFFFFFFF), ((LCD_DR27 = (LCD_DR27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR28  --------------------------------
// SVD Line: 19071

unsigned char LCD_DR28 __AT (0x4000502C);



// ---------------------------------  Register Item: LCD_DR28  ------------------------------------
// SVD Line: 19071

//  <item> SFDITEM_REG__LCD_DR28
//    <name> DR28 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502C) LCD Display Data Register 28 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR28 >> 0) & 0xFFFFFFFF), ((LCD_DR28 = (LCD_DR28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR29  --------------------------------
// SVD Line: 19080

unsigned char LCD_DR29 __AT (0x4000502D);



// ---------------------------------  Register Item: LCD_DR29  ------------------------------------
// SVD Line: 19080

//  <item> SFDITEM_REG__LCD_DR29
//    <name> DR29 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502D) LCD Display Data Register 29 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR29 >> 0) & 0xFFFFFFFF), ((LCD_DR29 = (LCD_DR29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR30  --------------------------------
// SVD Line: 19089

unsigned char LCD_DR30 __AT (0x4000502E);



// ---------------------------------  Register Item: LCD_DR30  ------------------------------------
// SVD Line: 19089

//  <item> SFDITEM_REG__LCD_DR30
//    <name> DR30 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502E) LCD Display Data Register 30 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR30 >> 0) & 0xFFFFFFFF), ((LCD_DR30 = (LCD_DR30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR31  --------------------------------
// SVD Line: 19098

unsigned char LCD_DR31 __AT (0x4000502F);



// ---------------------------------  Register Item: LCD_DR31  ------------------------------------
// SVD Line: 19098

//  <item> SFDITEM_REG__LCD_DR31
//    <name> DR31 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502F) LCD Display Data Register 31 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR31 >> 0) & 0xFFFFFFFF), ((LCD_DR31 = (LCD_DR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR32  --------------------------------
// SVD Line: 19107

unsigned char LCD_DR32 __AT (0x40005030);



// ---------------------------------  Register Item: LCD_DR32  ------------------------------------
// SVD Line: 19107

//  <item> SFDITEM_REG__LCD_DR32
//    <name> DR32 </name>
//    <i> [Bits 7..0] RW (@ 0x40005030) LCD Display Data Register 32 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR32 >> 0) & 0xFFFFFFFF), ((LCD_DR32 = (LCD_DR32 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR33  --------------------------------
// SVD Line: 19116

unsigned char LCD_DR33 __AT (0x40005031);



// ---------------------------------  Register Item: LCD_DR33  ------------------------------------
// SVD Line: 19116

//  <item> SFDITEM_REG__LCD_DR33
//    <name> DR33 </name>
//    <i> [Bits 7..0] RW (@ 0x40005031) LCD Display Data Register 33 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR33 >> 0) & 0xFFFFFFFF), ((LCD_DR33 = (LCD_DR33 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR34  --------------------------------
// SVD Line: 19125

unsigned char LCD_DR34 __AT (0x40005032);



// ---------------------------------  Register Item: LCD_DR34  ------------------------------------
// SVD Line: 19125

//  <item> SFDITEM_REG__LCD_DR34
//    <name> DR34 </name>
//    <i> [Bits 7..0] RW (@ 0x40005032) LCD Display Data Register 34 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR34 >> 0) & 0xFFFFFFFF), ((LCD_DR34 = (LCD_DR34 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR35  --------------------------------
// SVD Line: 19134

unsigned char LCD_DR35 __AT (0x40005033);



// ---------------------------------  Register Item: LCD_DR35  ------------------------------------
// SVD Line: 19134

//  <item> SFDITEM_REG__LCD_DR35
//    <name> DR35 </name>
//    <i> [Bits 7..0] RW (@ 0x40005033) LCD Display Data Register 35 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR35 >> 0) & 0xFFFFFFFF), ((LCD_DR35 = (LCD_DR35 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR36  --------------------------------
// SVD Line: 19143

unsigned char LCD_DR36 __AT (0x40005034);



// ---------------------------------  Register Item: LCD_DR36  ------------------------------------
// SVD Line: 19143

//  <item> SFDITEM_REG__LCD_DR36
//    <name> DR36 </name>
//    <i> [Bits 7..0] RW (@ 0x40005034) LCD Display Data Register 36 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR36 >> 0) & 0xFFFFFFFF), ((LCD_DR36 = (LCD_DR36 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR37  --------------------------------
// SVD Line: 19152

unsigned char LCD_DR37 __AT (0x40005035);



// ---------------------------------  Register Item: LCD_DR37  ------------------------------------
// SVD Line: 19152

//  <item> SFDITEM_REG__LCD_DR37
//    <name> DR37 </name>
//    <i> [Bits 7..0] RW (@ 0x40005035) LCD Display Data Register 37 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR37 >> 0) & 0xFFFFFFFF), ((LCD_DR37 = (LCD_DR37 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR38  --------------------------------
// SVD Line: 19161

unsigned char LCD_DR38 __AT (0x40005036);



// ---------------------------------  Register Item: LCD_DR38  ------------------------------------
// SVD Line: 19161

//  <item> SFDITEM_REG__LCD_DR38
//    <name> DR38 </name>
//    <i> [Bits 7..0] RW (@ 0x40005036) LCD Display Data Register 38 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR38 >> 0) & 0xFFFFFFFF), ((LCD_DR38 = (LCD_DR38 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR39  --------------------------------
// SVD Line: 19170

unsigned char LCD_DR39 __AT (0x40005037);



// ---------------------------------  Register Item: LCD_DR39  ------------------------------------
// SVD Line: 19170

//  <item> SFDITEM_REG__LCD_DR39
//    <name> DR39 </name>
//    <i> [Bits 7..0] RW (@ 0x40005037) LCD Display Data Register 39 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR39 >> 0) & 0xFFFFFFFF), ((LCD_DR39 = (LCD_DR39 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR40  --------------------------------
// SVD Line: 19179

unsigned char LCD_DR40 __AT (0x40005038);



// ---------------------------------  Register Item: LCD_DR40  ------------------------------------
// SVD Line: 19179

//  <item> SFDITEM_REG__LCD_DR40
//    <name> DR40 </name>
//    <i> [Bits 7..0] RW (@ 0x40005038) LCD Display Data Register 40 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR40 >> 0) & 0xFFFFFFFF), ((LCD_DR40 = (LCD_DR40 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR41  --------------------------------
// SVD Line: 19188

unsigned char LCD_DR41 __AT (0x40005039);



// ---------------------------------  Register Item: LCD_DR41  ------------------------------------
// SVD Line: 19188

//  <item> SFDITEM_REG__LCD_DR41
//    <name> DR41 </name>
//    <i> [Bits 7..0] RW (@ 0x40005039) LCD Display Data Register 41 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR41 >> 0) & 0xFFFFFFFF), ((LCD_DR41 = (LCD_DR41 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR42  --------------------------------
// SVD Line: 19197

unsigned char LCD_DR42 __AT (0x4000503A);



// ---------------------------------  Register Item: LCD_DR42  ------------------------------------
// SVD Line: 19197

//  <item> SFDITEM_REG__LCD_DR42
//    <name> DR42 </name>
//    <i> [Bits 7..0] RW (@ 0x4000503A) LCD Display Data Register 42 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR42 >> 0) & 0xFFFFFFFF), ((LCD_DR42 = (LCD_DR42 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR43  --------------------------------
// SVD Line: 19206

unsigned char LCD_DR43 __AT (0x4000503B);



// ---------------------------------  Register Item: LCD_DR43  ------------------------------------
// SVD Line: 19206

//  <item> SFDITEM_REG__LCD_DR43
//    <name> DR43 </name>
//    <i> [Bits 7..0] RW (@ 0x4000503B) LCD Display Data Register 43 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR43 >> 0) & 0xFFFFFFFF), ((LCD_DR43 = (LCD_DR43 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: LCD  --------------------------------------
// SVD Line: 18499

//  <view> LCD
//    <name> LCD </name>
//    <item> SFDITEM_REG__LCD_CR </item>
//    <item> SFDITEM_REG__LCD_BCCR </item>
//    <item> SFDITEM_REG__LCD_DR0 </item>
//    <item> SFDITEM_REG__LCD_DR1 </item>
//    <item> SFDITEM_REG__LCD_DR2 </item>
//    <item> SFDITEM_REG__LCD_DR3 </item>
//    <item> SFDITEM_REG__LCD_DR4 </item>
//    <item> SFDITEM_REG__LCD_DR5 </item>
//    <item> SFDITEM_REG__LCD_DR6 </item>
//    <item> SFDITEM_REG__LCD_DR7 </item>
//    <item> SFDITEM_REG__LCD_DR8 </item>
//    <item> SFDITEM_REG__LCD_DR9 </item>
//    <item> SFDITEM_REG__LCD_DR10 </item>
//    <item> SFDITEM_REG__LCD_DR11 </item>
//    <item> SFDITEM_REG__LCD_DR12 </item>
//    <item> SFDITEM_REG__LCD_DR13 </item>
//    <item> SFDITEM_REG__LCD_DR14 </item>
//    <item> SFDITEM_REG__LCD_DR15 </item>
//    <item> SFDITEM_REG__LCD_DR16 </item>
//    <item> SFDITEM_REG__LCD_DR17 </item>
//    <item> SFDITEM_REG__LCD_DR18 </item>
//    <item> SFDITEM_REG__LCD_DR19 </item>
//    <item> SFDITEM_REG__LCD_DR20 </item>
//    <item> SFDITEM_REG__LCD_DR21 </item>
//    <item> SFDITEM_REG__LCD_DR22 </item>
//    <item> SFDITEM_REG__LCD_DR23 </item>
//    <item> SFDITEM_REG__LCD_DR24 </item>
//    <item> SFDITEM_REG__LCD_DR25 </item>
//    <item> SFDITEM_REG__LCD_DR26 </item>
//    <item> SFDITEM_REG__LCD_DR27 </item>
//    <item> SFDITEM_REG__LCD_DR28 </item>
//    <item> SFDITEM_REG__LCD_DR29 </item>
//    <item> SFDITEM_REG__LCD_DR30 </item>
//    <item> SFDITEM_REG__LCD_DR31 </item>
//    <item> SFDITEM_REG__LCD_DR32 </item>
//    <item> SFDITEM_REG__LCD_DR33 </item>
//    <item> SFDITEM_REG__LCD_DR34 </item>
//    <item> SFDITEM_REG__LCD_DR35 </item>
//    <item> SFDITEM_REG__LCD_DR36 </item>
//    <item> SFDITEM_REG__LCD_DR37 </item>
//    <item> SFDITEM_REG__LCD_DR38 </item>
//    <item> SFDITEM_REG__LCD_DR39 </item>
//    <item> SFDITEM_REG__LCD_DR40 </item>
//    <item> SFDITEM_REG__LCD_DR41 </item>
//    <item> SFDITEM_REG__LCD_DR42 </item>
//    <item> SFDITEM_REG__LCD_DR43 </item>
//  </view>
//  


// ------------------------------  Register Item Address: CRC_CR  ---------------------------------
// SVD Line: 19231

unsigned int CRC_CR __AT (0x30001000);



// ---------------------------------  Field Item: CRC_CR_MODS  ------------------------------------
// SVD Line: 19240

//  <item> SFDITEM_FIELD__CRC_CR_MODS
//    <name> MODS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30001000) \nUser/Auto Mode Selection\n0 : UserMode = User Mode (Calculate every data written to the CRC_IN register)\n1 : AutoMode = Auto Mode (Calculate till CRC_SADR == CRC_EADR) </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.7..7> MODS
//        <0=> 0: UserMode = User Mode (Calculate every data written to the CRC_IN register)
//        <1=> 1: AutoMode = Auto Mode (Calculate till CRC_SADR == CRC_EADR)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_RLTCLR  -----------------------------------
// SVD Line: 19258

//  <item> SFDITEM_FIELD__CRC_CR_RLTCLR
//    <name> RLTCLR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30001000) \nCRC/Checksum Result Data Register (CRCRLT) Initialization\n0 : NoEffect = No effect.\n1 : Init = Initialize the CRC_RLT register with the value of CRC_INIT. (This bit is automatically cleared to '0' after operation.) </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.6..6> RLTCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Init = Initialize the CRC_RLT register with the value of CRC_INIT. (This bit is automatically cleared to '0' after operation.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_MDSEL  ------------------------------------
// SVD Line: 19276

//  <item> SFDITEM_FIELD__CRC_CR_MDSEL
//    <name> MDSEL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30001000) \nCRC/Checksum Selection\n0 : CRC = Select CRC.\n1 : Checksum = Select Checksum. </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.5..5> MDSEL
//        <0=> 0: CRC = Select CRC.
//        <1=> 1: Checksum = Select Checksum.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_POLYS  ------------------------------------
// SVD Line: 19294

//  <item> SFDITEM_FIELD__CRC_CR_POLYS
//    <name> POLYS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30001000) \nPolynomial Selection (CRC only)\n0 : CRC16_CCITT = CRC16-CCITT (G1(x) = x16 + x12 + x5 + 1)\n1 : CRC16 = CRC16 (G2(x) = x16 + x15 + x2 + 1) </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.4..4> POLYS
//        <0=> 0: CRC16_CCITT = CRC16-CCITT (G1(x) = x16 + x12 + x5 + 1)
//        <1=> 1: CRC16 = CRC16 (G2(x) = x16 + x15 + x2 + 1)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_SARINC  -----------------------------------
// SVD Line: 19312

//  <item> SFDITEM_FIELD__CRC_CR_SARINC
//    <name> SARINC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30001000) \nCRC/Checksum Start Address Auto Increment Control (User mode only)\n0 : Disable = No effect.\n1 : Enable = The CRC/Checksum start address register is incremented as the selected input size every writing to the CRC_IN register. </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.3..3> SARINC
//        <0=> 0: Disable = No effect.
//        <1=> 1: Enable = The CRC/Checksum start address register is incremented as the selected input size every writing to the CRC_IN register.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CRC_CR_FIRSTBS  -----------------------------------
// SVD Line: 19330

//  <item> SFDITEM_FIELD__CRC_CR_FIRSTBS
//    <name> FIRSTBS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30001000) \nFirst Shifted-in Selection (CRC only)\n0 : msbFirst = msb first\n1 : lsbFirst = lsb first </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.1..1> FIRSTBS
//        <0=> 0: msbFirst = msb first
//        <1=> 1: lsbFirst = lsb first
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_CRCRUN  -----------------------------------
// SVD Line: 19348

//  <item> SFDITEM_FIELD__CRC_CR_CRCRUN
//    <name> CRCRUN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30001000) \nCRC/Checksum Start Control and Busy\n0 : Stop = Not busy. The CRC operation can be finished by writing '0' to this bit while running.\n1 : Start = Start CRC operation. This bit is automatically cleared to '0' when the value of CRC_SADR register reaches the value of CRC_EADR register. </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.0..0> CRCRUN
//        <0=> 0: Stop = Not busy. The CRC operation can be finished by writing '0' to this bit while running.
//        <1=> 1: Start = Start CRC operation. This bit is automatically cleared to '0' when the value of CRC_SADR register reaches the value of CRC_EADR register.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_CR  -------------------------------------
// SVD Line: 19231

//  <rtree> SFDITEM_REG__CRC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001000) CRC/Checksum Control Register </i>
//    <loc> ( (unsigned int)((CRC_CR >> 0) & 0xFFFFFFFF), ((CRC_CR = (CRC_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_CR_MODS </item>
//    <item> SFDITEM_FIELD__CRC_CR_RLTCLR </item>
//    <item> SFDITEM_FIELD__CRC_CR_MDSEL </item>
//    <item> SFDITEM_FIELD__CRC_CR_POLYS </item>
//    <item> SFDITEM_FIELD__CRC_CR_SARINC </item>
//    <item> SFDITEM_FIELD__CRC_CR_FIRSTBS </item>
//    <item> SFDITEM_FIELD__CRC_CR_CRCRUN </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: CRC_IN  ---------------------------------
// SVD Line: 19368

unsigned int CRC_IN __AT (0x30001004);



// --------------------------------  Field Item: CRC_IN_INDATA  -----------------------------------
// SVD Line: 19377

//  <item> SFDITEM_FIELD__CRC_IN_INDATA
//    <name> INDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001004) CRC Input Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_IN >> 0) & 0xFFFFFFFF), ((CRC_IN = (CRC_IN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_IN  -------------------------------------
// SVD Line: 19368

//  <rtree> SFDITEM_REG__CRC_IN
//    <name> IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001004) CRC/Checksum Input Data Register </i>
//    <loc> ( (unsigned int)((CRC_IN >> 0) & 0xFFFFFFFF), ((CRC_IN = (CRC_IN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_IN_INDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_RLT  ---------------------------------
// SVD Line: 19385

unsigned int CRC_RLT __AT (0x30001008);



// -------------------------------  Field Item: CRC_RLT_RLTDATA  ----------------------------------
// SVD Line: 19394

//  <item> SFDITEM_FIELD__CRC_RLT_RLTDATA
//    <name> RLTDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x30001008) CRC Result Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((CRC_RLT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_RLT  ------------------------------------
// SVD Line: 19385

//  <rtree> SFDITEM_REG__CRC_RLT
//    <name> RLT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30001008) CRC/Checksum Result Data Register </i>
//    <loc> ( (unsigned int)((CRC_RLT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CRC_RLT_RLTDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_INIT  --------------------------------
// SVD Line: 19402

unsigned int CRC_INIT __AT (0x3000100C);



// ------------------------------  Field Item: CRC_INIT_INIDATA  ----------------------------------
// SVD Line: 19411

//  <item> SFDITEM_FIELD__CRC_INIT_INIDATA
//    <name> INIDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x3000100C) CRC Initial Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((CRC_INIT >> 0) & 0xFFFF), ((CRC_INIT = (CRC_INIT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_INIT  ------------------------------------
// SVD Line: 19402

//  <rtree> SFDITEM_REG__CRC_INIT
//    <name> INIT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000100C) CRC/Checksum Initial Data Register </i>
//    <loc> ( (unsigned int)((CRC_INIT >> 0) & 0xFFFFFFFF), ((CRC_INIT = (CRC_INIT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_INIT_INIDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_SADR  --------------------------------
// SVD Line: 19419

unsigned int CRC_SADR __AT (0x30001010);



// --------------------------------  Field Item: CRC_SADR_SADR  -----------------------------------
// SVD Line: 19428

//  <item> SFDITEM_FIELD__CRC_SADR_SADR
//    <name> SADR </name>
//    <rw> 
//    <i> [Bits 31..2] RW (@ 0x30001010) CRC Start Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_SADR >> 2) & 0x3FFFFFFF), ((CRC_SADR = (CRC_SADR & ~(0x3FFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_SADR  ------------------------------------
// SVD Line: 19419

//  <rtree> SFDITEM_REG__CRC_SADR
//    <name> SADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001010) CRC/Checksum Start Address Register </i>
//    <loc> ( (unsigned int)((CRC_SADR >> 0) & 0xFFFFFFFF), ((CRC_SADR = (CRC_SADR & ~(0xFFFFFFFCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_SADR_SADR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_EADR  --------------------------------
// SVD Line: 19436

unsigned int CRC_EADR __AT (0x30001014);



// --------------------------------  Field Item: CRC_EADR_EADR  -----------------------------------
// SVD Line: 19445

//  <item> SFDITEM_FIELD__CRC_EADR_EADR
//    <name> EADR </name>
//    <rw> 
//    <i> [Bits 31..2] RW (@ 0x30001014) CRC End Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_EADR >> 2) & 0x3FFFFFFF), ((CRC_EADR = (CRC_EADR & ~(0x3FFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_EADR  ------------------------------------
// SVD Line: 19436

//  <rtree> SFDITEM_REG__CRC_EADR
//    <name> EADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001014) CRC/Checksum End Address Register </i>
//    <loc> ( (unsigned int)((CRC_EADR >> 0) & 0xFFFFFFFF), ((CRC_EADR = (CRC_EADR & ~(0xFFFFFFFCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_EADR_EADR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC  --------------------------------------
// SVD Line: 19217

//  <view> CRC
//    <name> CRC </name>
//    <item> SFDITEM_REG__CRC_CR </item>
//    <item> SFDITEM_REG__CRC_IN </item>
//    <item> SFDITEM_REG__CRC_RLT </item>
//    <item> SFDITEM_REG__CRC_INIT </item>
//    <item> SFDITEM_REG__CRC_SADR </item>
//    <item> SFDITEM_REG__CRC_EADR </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA0_TRIM00  -------------------------------
// SVD Line: 19469

unsigned int COA0_TRIM00 __AT (0x1FFFF000);



// -------------------------------  Register Item: COA0_TRIM00  -----------------------------------
// SVD Line: 19469

//  <item> SFDITEM_REG__COA0_TRIM00
//    <name> TRIM00 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF000) System Related Trim Value 00 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM00 >> 0) & 0xFFFFFFFF), ((COA0_TRIM00 = (COA0_TRIM00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM01  -------------------------------
// SVD Line: 19478

unsigned int COA0_TRIM01 __AT (0x1FFFF004);



// -------------------------------  Register Item: COA0_TRIM01  -----------------------------------
// SVD Line: 19478

//  <item> SFDITEM_REG__COA0_TRIM01
//    <name> TRIM01 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF004) System Related Trim Value 01 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM01 >> 0) & 0xFFFFFFFF), ((COA0_TRIM01 = (COA0_TRIM01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM02  -------------------------------
// SVD Line: 19487

unsigned int COA0_TRIM02 __AT (0x1FFFF008);



// -------------------------------  Register Item: COA0_TRIM02  -----------------------------------
// SVD Line: 19487

//  <item> SFDITEM_REG__COA0_TRIM02
//    <name> TRIM02 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF008) System Related Trim Value 02 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM02 >> 0) & 0xFFFFFFFF), ((COA0_TRIM02 = (COA0_TRIM02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM03  -------------------------------
// SVD Line: 19496

unsigned int COA0_TRIM03 __AT (0x1FFFF00C);



// -------------------------------  Register Item: COA0_TRIM03  -----------------------------------
// SVD Line: 19496

//  <item> SFDITEM_REG__COA0_TRIM03
//    <name> TRIM03 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF00C) System Related Trim Value 03 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM03 >> 0) & 0xFFFFFFFF), ((COA0_TRIM03 = (COA0_TRIM03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM04  -------------------------------
// SVD Line: 19505

unsigned int COA0_TRIM04 __AT (0x1FFFF010);



// -------------------------------  Register Item: COA0_TRIM04  -----------------------------------
// SVD Line: 19505

//  <item> SFDITEM_REG__COA0_TRIM04
//    <name> TRIM04 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF010) System Related Trim Value 04 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM04 >> 0) & 0xFFFFFFFF), ((COA0_TRIM04 = (COA0_TRIM04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM05  -------------------------------
// SVD Line: 19514

unsigned int COA0_TRIM05 __AT (0x1FFFF014);



// -------------------------------  Register Item: COA0_TRIM05  -----------------------------------
// SVD Line: 19514

//  <item> SFDITEM_REG__COA0_TRIM05
//    <name> TRIM05 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF014) System Related Trim Value 05 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM05 >> 0) & 0xFFFFFFFF), ((COA0_TRIM05 = (COA0_TRIM05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM06  -------------------------------
// SVD Line: 19523

unsigned int COA0_TRIM06 __AT (0x1FFFF018);



// -------------------------------  Register Item: COA0_TRIM06  -----------------------------------
// SVD Line: 19523

//  <item> SFDITEM_REG__COA0_TRIM06
//    <name> TRIM06 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF018) System Related Trim Value 06 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM06 >> 0) & 0xFFFFFFFF), ((COA0_TRIM06 = (COA0_TRIM06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM07  -------------------------------
// SVD Line: 19532

unsigned int COA0_TRIM07 __AT (0x1FFFF01C);



// -------------------------------  Register Item: COA0_TRIM07  -----------------------------------
// SVD Line: 19532

//  <item> SFDITEM_REG__COA0_TRIM07
//    <name> TRIM07 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF01C) System Related Trim Value 07 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM07 >> 0) & 0xFFFFFFFF), ((COA0_TRIM07 = (COA0_TRIM07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM08  -------------------------------
// SVD Line: 19541

unsigned int COA0_TRIM08 __AT (0x1FFFF020);



// -------------------------------  Register Item: COA0_TRIM08  -----------------------------------
// SVD Line: 19541

//  <item> SFDITEM_REG__COA0_TRIM08
//    <name> TRIM08 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF020) System Related Trim Value 08 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM08 >> 0) & 0xFFFFFFFF), ((COA0_TRIM08 = (COA0_TRIM08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM09  -------------------------------
// SVD Line: 19550

unsigned int COA0_TRIM09 __AT (0x1FFFF024);



// -------------------------------  Register Item: COA0_TRIM09  -----------------------------------
// SVD Line: 19550

//  <item> SFDITEM_REG__COA0_TRIM09
//    <name> TRIM09 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF024) System Related Trim Value 09 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM09 >> 0) & 0xFFFFFFFF), ((COA0_TRIM09 = (COA0_TRIM09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM10  -------------------------------
// SVD Line: 19559

unsigned int COA0_TRIM10 __AT (0x1FFFF028);



// -------------------------------  Register Item: COA0_TRIM10  -----------------------------------
// SVD Line: 19559

//  <item> SFDITEM_REG__COA0_TRIM10
//    <name> TRIM10 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF028) System Related Trim Value 10 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM10 >> 0) & 0xFFFFFFFF), ((COA0_TRIM10 = (COA0_TRIM10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM11  -------------------------------
// SVD Line: 19568

unsigned int COA0_TRIM11 __AT (0x1FFFF02C);



// -------------------------------  Register Item: COA0_TRIM11  -----------------------------------
// SVD Line: 19568

//  <item> SFDITEM_REG__COA0_TRIM11
//    <name> TRIM11 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF02C) System Related Trim Value 11 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM11 >> 0) & 0xFFFFFFFF), ((COA0_TRIM11 = (COA0_TRIM11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM12  -------------------------------
// SVD Line: 19577

unsigned int COA0_TRIM12 __AT (0x1FFFF030);



// -------------------------------  Register Item: COA0_TRIM12  -----------------------------------
// SVD Line: 19577

//  <item> SFDITEM_REG__COA0_TRIM12
//    <name> TRIM12 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF030) System Related Trim Value 12 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM12 >> 0) & 0xFFFFFFFF), ((COA0_TRIM12 = (COA0_TRIM12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM13  -------------------------------
// SVD Line: 19586

unsigned int COA0_TRIM13 __AT (0x1FFFF034);



// -------------------------------  Register Item: COA0_TRIM13  -----------------------------------
// SVD Line: 19586

//  <item> SFDITEM_REG__COA0_TRIM13
//    <name> TRIM13 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF034) System Related Trim Value 13 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM13 >> 0) & 0xFFFFFFFF), ((COA0_TRIM13 = (COA0_TRIM13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM14  -------------------------------
// SVD Line: 19595

unsigned int COA0_TRIM14 __AT (0x1FFFF038);



// -------------------------------  Register Item: COA0_TRIM14  -----------------------------------
// SVD Line: 19595

//  <item> SFDITEM_REG__COA0_TRIM14
//    <name> TRIM14 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF038) System Related Trim Value 14 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM14 >> 0) & 0xFFFFFFFF), ((COA0_TRIM14 = (COA0_TRIM14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM15  -------------------------------
// SVD Line: 19604

unsigned int COA0_TRIM15 __AT (0x1FFFF03C);



// -------------------------------  Register Item: COA0_TRIM15  -----------------------------------
// SVD Line: 19604

//  <item> SFDITEM_REG__COA0_TRIM15
//    <name> TRIM15 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF03C) System Related Trim Value 15 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM15 >> 0) & 0xFFFFFFFF), ((COA0_TRIM15 = (COA0_TRIM15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM16  -------------------------------
// SVD Line: 19613

unsigned int COA0_TRIM16 __AT (0x1FFFF040);



// -------------------------------  Register Item: COA0_TRIM16  -----------------------------------
// SVD Line: 19613

//  <item> SFDITEM_REG__COA0_TRIM16
//    <name> TRIM16 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF040) System Related Trim Value 16 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM16 >> 0) & 0xFFFFFFFF), ((COA0_TRIM16 = (COA0_TRIM16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM17  -------------------------------
// SVD Line: 19622

unsigned int COA0_TRIM17 __AT (0x1FFFF044);



// -------------------------------  Register Item: COA0_TRIM17  -----------------------------------
// SVD Line: 19622

//  <item> SFDITEM_REG__COA0_TRIM17
//    <name> TRIM17 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF044) System Related Trim Value 17 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM17 >> 0) & 0xFFFFFFFF), ((COA0_TRIM17 = (COA0_TRIM17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM18  -------------------------------
// SVD Line: 19631

unsigned int COA0_TRIM18 __AT (0x1FFFF048);



// -------------------------------  Register Item: COA0_TRIM18  -----------------------------------
// SVD Line: 19631

//  <item> SFDITEM_REG__COA0_TRIM18
//    <name> TRIM18 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF048) System Related Trim Value 18 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM18 >> 0) & 0xFFFFFFFF), ((COA0_TRIM18 = (COA0_TRIM18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM19  -------------------------------
// SVD Line: 19640

unsigned int COA0_TRIM19 __AT (0x1FFFF04C);



// -------------------------------  Register Item: COA0_TRIM19  -----------------------------------
// SVD Line: 19640

//  <item> SFDITEM_REG__COA0_TRIM19
//    <name> TRIM19 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF04C) System Related Trim Value 19 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM19 >> 0) & 0xFFFFFFFF), ((COA0_TRIM19 = (COA0_TRIM19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM20  -------------------------------
// SVD Line: 19649

unsigned int COA0_TRIM20 __AT (0x1FFFF050);



// -------------------------------  Register Item: COA0_TRIM20  -----------------------------------
// SVD Line: 19649

//  <item> SFDITEM_REG__COA0_TRIM20
//    <name> TRIM20 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF050) System Related Trim Value 20 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM20 >> 0) & 0xFFFFFFFF), ((COA0_TRIM20 = (COA0_TRIM20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM21  -------------------------------
// SVD Line: 19658

unsigned int COA0_TRIM21 __AT (0x1FFFF054);



// -------------------------------  Register Item: COA0_TRIM21  -----------------------------------
// SVD Line: 19658

//  <item> SFDITEM_REG__COA0_TRIM21
//    <name> TRIM21 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF054) System Related Trim Value 21 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM21 >> 0) & 0xFFFFFFFF), ((COA0_TRIM21 = (COA0_TRIM21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM22  -------------------------------
// SVD Line: 19667

unsigned int COA0_TRIM22 __AT (0x1FFFF058);



// -------------------------------  Register Item: COA0_TRIM22  -----------------------------------
// SVD Line: 19667

//  <item> SFDITEM_REG__COA0_TRIM22
//    <name> TRIM22 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF058) System Related Trim Value 22 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM22 >> 0) & 0xFFFFFFFF), ((COA0_TRIM22 = (COA0_TRIM22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM23  -------------------------------
// SVD Line: 19676

unsigned int COA0_TRIM23 __AT (0x1FFFF05C);



// -------------------------------  Register Item: COA0_TRIM23  -----------------------------------
// SVD Line: 19676

//  <item> SFDITEM_REG__COA0_TRIM23
//    <name> TRIM23 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF05C) System Related Trim Value 23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM23 >> 0) & 0xFFFFFFFF), ((COA0_TRIM23 = (COA0_TRIM23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM24  -------------------------------
// SVD Line: 19685

unsigned int COA0_TRIM24 __AT (0x1FFFF060);



// -------------------------------  Register Item: COA0_TRIM24  -----------------------------------
// SVD Line: 19685

//  <item> SFDITEM_REG__COA0_TRIM24
//    <name> TRIM24 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF060) System Related Trim Value 24 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM24 >> 0) & 0xFFFFFFFF), ((COA0_TRIM24 = (COA0_TRIM24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM25  -------------------------------
// SVD Line: 19694

unsigned int COA0_TRIM25 __AT (0x1FFFF064);



// -------------------------------  Register Item: COA0_TRIM25  -----------------------------------
// SVD Line: 19694

//  <item> SFDITEM_REG__COA0_TRIM25
//    <name> TRIM25 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF064) System Related Trim Value 25 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM25 >> 0) & 0xFFFFFFFF), ((COA0_TRIM25 = (COA0_TRIM25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM26  -------------------------------
// SVD Line: 19703

unsigned int COA0_TRIM26 __AT (0x1FFFF068);



// -------------------------------  Register Item: COA0_TRIM26  -----------------------------------
// SVD Line: 19703

//  <item> SFDITEM_REG__COA0_TRIM26
//    <name> TRIM26 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF068) System Related Trim Value 26 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM26 >> 0) & 0xFFFFFFFF), ((COA0_TRIM26 = (COA0_TRIM26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM27  -------------------------------
// SVD Line: 19712

unsigned int COA0_TRIM27 __AT (0x1FFFF06C);



// -------------------------------  Register Item: COA0_TRIM27  -----------------------------------
// SVD Line: 19712

//  <item> SFDITEM_REG__COA0_TRIM27
//    <name> TRIM27 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF06C) System Related Trim Value 27 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM27 >> 0) & 0xFFFFFFFF), ((COA0_TRIM27 = (COA0_TRIM27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM28  -------------------------------
// SVD Line: 19721

unsigned int COA0_TRIM28 __AT (0x1FFFF070);



// -------------------------------  Register Item: COA0_TRIM28  -----------------------------------
// SVD Line: 19721

//  <item> SFDITEM_REG__COA0_TRIM28
//    <name> TRIM28 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF070) System Related Trim Value 28 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM28 >> 0) & 0xFFFFFFFF), ((COA0_TRIM28 = (COA0_TRIM28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM29  -------------------------------
// SVD Line: 19730

unsigned int COA0_TRIM29 __AT (0x1FFFF074);



// -------------------------------  Register Item: COA0_TRIM29  -----------------------------------
// SVD Line: 19730

//  <item> SFDITEM_REG__COA0_TRIM29
//    <name> TRIM29 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF074) System Related Trim Value 29 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM29 >> 0) & 0xFFFFFFFF), ((COA0_TRIM29 = (COA0_TRIM29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM30  -------------------------------
// SVD Line: 19739

unsigned int COA0_TRIM30 __AT (0x1FFFF078);



// -------------------------------  Register Item: COA0_TRIM30  -----------------------------------
// SVD Line: 19739

//  <item> SFDITEM_REG__COA0_TRIM30
//    <name> TRIM30 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF078) System Related Trim Value 30 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM30 >> 0) & 0xFFFFFFFF), ((COA0_TRIM30 = (COA0_TRIM30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM31  -------------------------------
// SVD Line: 19748

unsigned int COA0_TRIM31 __AT (0x1FFFF07C);



// -------------------------------  Register Item: COA0_TRIM31  -----------------------------------
// SVD Line: 19748

//  <item> SFDITEM_REG__COA0_TRIM31
//    <name> TRIM31 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF07C) System Related Trim Value 31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM31 >> 0) & 0xFFFFFFFF), ((COA0_TRIM31 = (COA0_TRIM31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: COA0  -------------------------------------
// SVD Line: 19455

//  <view> COA0
//    <name> COA0 </name>
//    <item> SFDITEM_REG__COA0_TRIM00 </item>
//    <item> SFDITEM_REG__COA0_TRIM01 </item>
//    <item> SFDITEM_REG__COA0_TRIM02 </item>
//    <item> SFDITEM_REG__COA0_TRIM03 </item>
//    <item> SFDITEM_REG__COA0_TRIM04 </item>
//    <item> SFDITEM_REG__COA0_TRIM05 </item>
//    <item> SFDITEM_REG__COA0_TRIM06 </item>
//    <item> SFDITEM_REG__COA0_TRIM07 </item>
//    <item> SFDITEM_REG__COA0_TRIM08 </item>
//    <item> SFDITEM_REG__COA0_TRIM09 </item>
//    <item> SFDITEM_REG__COA0_TRIM10 </item>
//    <item> SFDITEM_REG__COA0_TRIM11 </item>
//    <item> SFDITEM_REG__COA0_TRIM12 </item>
//    <item> SFDITEM_REG__COA0_TRIM13 </item>
//    <item> SFDITEM_REG__COA0_TRIM14 </item>
//    <item> SFDITEM_REG__COA0_TRIM15 </item>
//    <item> SFDITEM_REG__COA0_TRIM16 </item>
//    <item> SFDITEM_REG__COA0_TRIM17 </item>
//    <item> SFDITEM_REG__COA0_TRIM18 </item>
//    <item> SFDITEM_REG__COA0_TRIM19 </item>
//    <item> SFDITEM_REG__COA0_TRIM20 </item>
//    <item> SFDITEM_REG__COA0_TRIM21 </item>
//    <item> SFDITEM_REG__COA0_TRIM22 </item>
//    <item> SFDITEM_REG__COA0_TRIM23 </item>
//    <item> SFDITEM_REG__COA0_TRIM24 </item>
//    <item> SFDITEM_REG__COA0_TRIM25 </item>
//    <item> SFDITEM_REG__COA0_TRIM26 </item>
//    <item> SFDITEM_REG__COA0_TRIM27 </item>
//    <item> SFDITEM_REG__COA0_TRIM28 </item>
//    <item> SFDITEM_REG__COA0_TRIM29 </item>
//    <item> SFDITEM_REG__COA0_TRIM30 </item>
//    <item> SFDITEM_REG__COA0_TRIM31 </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA1_RPCNFIG  ------------------------------
// SVD Line: 19773

unsigned int COA1_RPCNFIG __AT (0x1FFFF200);



// -----------------------------  Field Item: COA1_RPCNFIG_WTIDKY  --------------------------------
// SVD Line: 19782

//  <item> SFDITEM_FIELD__COA1_RPCNFIG_WTIDKY
//    <name> WTIDKY </name>
//    <r> 
//    <i> [Bits 31..4] RO (@ 0x1FFFF200) Write Identification Key (0x69c8a27) </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA1_RPCNFIG >> 4) & 0xFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: COA1_RPCNFIG_READP  ---------------------------------
// SVD Line: 19795

//  <item> SFDITEM_FIELD__COA1_RPCNFIG_READP
//    <name> READP </name>
//    <r> 
//    <i> [Bits 1..0] RO (@ 0x1FFFF200) \nRead Protection for Flash Memory Area\n0 : Level2 = 1. Not readable/erasable/writable by 'Debug' / 'Instruction from RAM'  2. Bulk erasable only by 'Instruction from RAM' / 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory'\n1 : Reserved - do not use\n2 : Level1 = 1. Not readable/erasable/writable by 'Debug'  2. Bulk erasable only by 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory and RAM'\n3 : Level0 = No restriction for read/erase/write. </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_RPCNFIG ) </loc>
//      <o.1..0> READP
//        <0=> 0: Level2 = 1. Not readable/erasable/writable by 'Debug' / 'Instruction from RAM'  2. Bulk erasable only by 'Instruction from RAM' / 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory'
//        <1=> 1: 
//        <2=> 2: Level1 = 1. Not readable/erasable/writable by 'Debug'  2. Bulk erasable only by 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory and RAM'
//        <3=> 3: Level0 = No restriction for read/erase/write.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: COA1_RPCNFIG  ----------------------------------
// SVD Line: 19773

//  <rtree> SFDITEM_REG__COA1_RPCNFIG
//    <name> RPCNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF200) Configuration for Read Protection </i>
//    <loc> ( (unsigned int)((COA1_RPCNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_RPCNFIG_WTIDKY </item>
//    <item> SFDITEM_FIELD__COA1_RPCNFIG_READP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COA1_WDTCNFIG  ------------------------------
// SVD Line: 19828

unsigned int COA1_WDTCNFIG __AT (0x1FFFF20C);



// -----------------------------  Field Item: COA1_WDTCNFIG_WRCMF  --------------------------------
// SVD Line: 19837

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRCMF
//    <name> WRCMF </name>
//    <r> 
//    <i> [Bits 15..4] RO (@ 0x1FFFF20C) Watch-Dog Timer RC Oscillator Master Configuration </i>
//    <edit> 
//      <loc> ( (unsigned short)((COA1_WDTCNFIG >> 4) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: COA1_WDTCNFIG_WCLKMF  --------------------------------
// SVD Line: 19860

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCLKMF
//    <name> WCLKMF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x1FFFF20C) \nWatch-Dog Timer Clock Selection Master Configuration\n0 : BySW = By S/W (PPCLKSR Register)\n1 : AlwaysWDTRC = Always WDTRC </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_WDTCNFIG ) </loc>
//      <o.2..2> WCLKMF
//        <0=> 0: BySW = By S/W (PPCLKSR Register)
//        <1=> 1: AlwaysWDTRC = Always WDTRC
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_WDTCNFIG_WRSTMF  --------------------------------
// SVD Line: 19878

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRSTMF
//    <name> WRSTMF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x1FFFF20C) \nWatch-Dog Timer Reset Enable Master Configuration\n0 : AlwaysEnable = Always Enable\n1 : BySW = By S/W (WDTCR Register) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_WDTCNFIG ) </loc>
//      <o.1..1> WRSTMF
//        <0=> 0: AlwaysEnable = Always Enable
//        <1=> 1: BySW = By S/W (WDTCR Register)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_WDTCNFIG_WCNTMF  --------------------------------
// SVD Line: 19896

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCNTMF
//    <name> WCNTMF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x1FFFF20C) \nWatch-Dog Timer Counter Enable Master Configuration\n0 : AlwaysEnable = Always Enable\n1 : BySW = By S/W (WDTCR Register) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_WDTCNFIG ) </loc>
//      <o.0..0> WCNTMF
//        <0=> 0: AlwaysEnable = Always Enable
//        <1=> 1: BySW = By S/W (WDTCR Register)
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: COA1_WDTCNFIG  ---------------------------------
// SVD Line: 19828

//  <rtree> SFDITEM_REG__COA1_WDTCNFIG
//    <name> WDTCNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF20C) Configuration for Watch-Dog Timer </i>
//    <loc> ( (unsigned int)((COA1_WDTCNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRCMF </item>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCLKMF </item>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRSTMF </item>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCNTMF </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COA1_LVRCNFIG  ------------------------------
// SVD Line: 19916

unsigned int COA1_LVRCNFIG __AT (0x1FFFF210);



// ----------------------------  Field Item: COA1_LVRCNFIG_LVRENM  --------------------------------
// SVD Line: 19925

//  <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRENM
//    <name> LVRENM </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x1FFFF210) LVR Reset Operation Control Master Configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((COA1_LVRCNFIG >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: COA1_LVRCNFIG_LVRVS  --------------------------------
// SVD Line: 19943

//  <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRVS
//    <name> LVRVS </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x1FFFF210) \nLVR Voltage Selection\n0 : 4p55 = 4.55V\n1 : 4p25V = 4.25V\n2 : 3p99V = 3.99V\n3 : 3p75V = 3.75V\n4 : 3p55V = 3.55V\n5 : 3p20V = 3.20V\n6 : 3p04V = 3.04V\n7 : 2p67V = 2.67V\n8 : 2p46V = 2.46V\n9 : 2p28V = 2.28V\n10 : 2p13V = 2.13V\n11 : 2p00V = 2.00V\n12 : DNW12 = Do not write.\n13 : DNW13 = Do not write.\n14 : DNW14 = Do not write.\n15 : 1p62V = 1.62V </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_LVRCNFIG ) </loc>
//      <o.3..0> LVRVS
//        <0=> 0: 4p55 = 4.55V
//        <1=> 1: 4p25V = 4.25V
//        <2=> 2: 3p99V = 3.99V
//        <3=> 3: 3p75V = 3.75V
//        <4=> 4: 3p55V = 3.55V
//        <5=> 5: 3p20V = 3.20V
//        <6=> 6: 3p04V = 3.04V
//        <7=> 7: 2p67V = 2.67V
//        <8=> 8: 2p46V = 2.46V
//        <9=> 9: 2p28V = 2.28V
//        <10=> 10: 2p13V = 2.13V
//        <11=> 11: 2p00V = 2.00V
//        <12=> 12: DNW12 = Do not write.
//        <13=> 13: DNW13 = Do not write.
//        <14=> 14: DNW14 = Do not write.
//        <15=> 15: 1p62V = 1.62V
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: COA1_LVRCNFIG  ---------------------------------
// SVD Line: 19916

//  <rtree> SFDITEM_REG__COA1_LVRCNFIG
//    <name> LVRCNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF210) Configuration for Low Voltage Reset </i>
//    <loc> ( (unsigned int)((COA1_LVRCNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRENM </item>
//    <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRVS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COA1_CNFIGWTP1  -----------------------------
// SVD Line: 20033

unsigned int COA1_CNFIGWTP1 __AT (0x1FFFF214);



// ----------------------------  Field Item: COA1_CNFIGWTP1_CP3WP  --------------------------------
// SVD Line: 20042

//  <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP3WP
//    <name> CP3WP </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x1FFFF214) \nConfigure Option Page 3 Erase/Write Protection\n0 : Enable = Enable protection. (Not erasable/writable by instruction)\n1 : Disable = Disable protection. (Erasable/writable by instruction) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_CNFIGWTP1 ) </loc>
//      <o.2..2> CP3WP
//        <0=> 0: Enable = Enable protection. (Not erasable/writable by instruction)
//        <1=> 1: Disable = Disable protection. (Erasable/writable by instruction)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_CNFIGWTP1_CP2WP  --------------------------------
// SVD Line: 20060

//  <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP2WP
//    <name> CP2WP </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x1FFFF214) \nConfigure Option Page 2 Erase/Write Protection\n0 : Enable = Enable protection. (Not erasable/writable by instruction)\n1 : Disable = Disable protection. (Erasable/writable by instruction) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_CNFIGWTP1 ) </loc>
//      <o.1..1> CP2WP
//        <0=> 0: Enable = Enable protection. (Not erasable/writable by instruction)
//        <1=> 1: Disable = Disable protection. (Erasable/writable by instruction)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_CNFIGWTP1_CP1WP  --------------------------------
// SVD Line: 20078

//  <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP1WP
//    <name> CP1WP </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x1FFFF214) \nConfigure Option Page 1 Erase/Write Protection\n0 : Enable = Enable protection. (Not erasable/writable by instruction)\n1 : Disable = Disable protection. (Erasable/writable by instruction) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_CNFIGWTP1 ) </loc>
//      <o.0..0> CP1WP
//        <0=> 0: Enable = Enable protection. (Not erasable/writable by instruction)
//        <1=> 1: Disable = Disable protection. (Erasable/writable by instruction)
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: COA1_CNFIGWTP1  ---------------------------------
// SVD Line: 20033

//  <rtree> SFDITEM_REG__COA1_CNFIGWTP1
//    <name> CNFIGWTP1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF214) Erase/Write Protection for Configure Option Page 1/2/3 </i>
//    <loc> ( (unsigned int)((COA1_CNFIGWTP1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP3WP </item>
//    <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP2WP </item>
//    <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP1WP </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: COA1_FMWTP1  -------------------------------
// SVD Line: 20098

unsigned int COA1_FMWTP1 __AT (0x1FFFF240);



// -----------------------------  Field Item: COA1_FMWTP1_SWTP31  ---------------------------------
// SVD Line: 20107

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP31
//    <name> SWTP31 </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 31\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.31..31> SWTP31
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP30  ---------------------------------
// SVD Line: 20125

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP30
//    <name> SWTP30 </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 30\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.30..30> SWTP30
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP29  ---------------------------------
// SVD Line: 20143

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP29
//    <name> SWTP29 </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 29\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.29..29> SWTP29
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP28  ---------------------------------
// SVD Line: 20161

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP28
//    <name> SWTP28 </name>
//    <r> 
//    <i> [Bit 28] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 28\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.28..28> SWTP28
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP27  ---------------------------------
// SVD Line: 20179

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP27
//    <name> SWTP27 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 27\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.27..27> SWTP27
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP26  ---------------------------------
// SVD Line: 20197

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP26
//    <name> SWTP26 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 26\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.26..26> SWTP26
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP25  ---------------------------------
// SVD Line: 20215

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP25
//    <name> SWTP25 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 25\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.25..25> SWTP25
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP24  ---------------------------------
// SVD Line: 20233

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP24
//    <name> SWTP24 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 24\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.24..24> SWTP24
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP23  ---------------------------------
// SVD Line: 20251

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP23
//    <name> SWTP23 </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 23\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.23..23> SWTP23
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP22  ---------------------------------
// SVD Line: 20269

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP22
//    <name> SWTP22 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 22\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.22..22> SWTP22
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP21  ---------------------------------
// SVD Line: 20287

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP21
//    <name> SWTP21 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 21\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.21..21> SWTP21
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP20  ---------------------------------
// SVD Line: 20305

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP20
//    <name> SWTP20 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 20\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.20..20> SWTP20
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP19  ---------------------------------
// SVD Line: 20323

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP19
//    <name> SWTP19 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 19\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.19..19> SWTP19
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP18  ---------------------------------
// SVD Line: 20341

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP18
//    <name> SWTP18 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 18\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.18..18> SWTP18
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP17  ---------------------------------
// SVD Line: 20359

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP17
//    <name> SWTP17 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 17\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.17..17> SWTP17
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP16  ---------------------------------
// SVD Line: 20377

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP16
//    <name> SWTP16 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 16\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.16..16> SWTP16
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP15  ---------------------------------
// SVD Line: 20395

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP15
//    <name> SWTP15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 15\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.15..15> SWTP15
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP14  ---------------------------------
// SVD Line: 20413

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP14
//    <name> SWTP14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 14\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.14..14> SWTP14
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP13  ---------------------------------
// SVD Line: 20431

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP13
//    <name> SWTP13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 13\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.13..13> SWTP13
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP12  ---------------------------------
// SVD Line: 20449

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP12
//    <name> SWTP12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 12\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.12..12> SWTP12
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP11  ---------------------------------
// SVD Line: 20467

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP11
//    <name> SWTP11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 11\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.11..11> SWTP11
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP10  ---------------------------------
// SVD Line: 20485

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP10
//    <name> SWTP10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 10\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.10..10> SWTP10
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP9  ---------------------------------
// SVD Line: 20503

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP9
//    <name> SWTP9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 9\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.9..9> SWTP9
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP8  ---------------------------------
// SVD Line: 20521

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP8
//    <name> SWTP8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 8\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.8..8> SWTP8
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP7  ---------------------------------
// SVD Line: 20539

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP7
//    <name> SWTP7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 7\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.7..7> SWTP7
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP6  ---------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP6
//    <name> SWTP6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 6\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.6..6> SWTP6
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP5  ---------------------------------
// SVD Line: 20575

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP5
//    <name> SWTP5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 5\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.5..5> SWTP5
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP4  ---------------------------------
// SVD Line: 20593

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP4
//    <name> SWTP4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 4\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.4..4> SWTP4
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP3  ---------------------------------
// SVD Line: 20611

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP3
//    <name> SWTP3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 3\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.3..3> SWTP3
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP2  ---------------------------------
// SVD Line: 20629

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP2
//    <name> SWTP2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 2\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.2..2> SWTP2
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP1  ---------------------------------
// SVD Line: 20647

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP1
//    <name> SWTP1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 1\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.1..1> SWTP1
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP0  ---------------------------------
// SVD Line: 20665

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP0
//    <name> SWTP0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 0\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.0..0> SWTP0
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: COA1_FMWTP1  ----------------------------------
// SVD Line: 20098

//  <rtree> SFDITEM_REG__COA1_FMWTP1
//    <name> FMWTP1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF240) Erase/Write Protection for Flash Memory </i>
//    <loc> ( (unsigned int)((COA1_FMWTP1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP31 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP30 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP29 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP28 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP27 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP26 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP25 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP24 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP23 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP22 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP21 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP20 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP19 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP18 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP17 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP16 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP15 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP14 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP13 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP12 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP11 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP10 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP9 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP8 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP7 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP6 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP5 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP4 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP3 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP2 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP1 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP0 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: COA1  -------------------------------------
// SVD Line: 19759

//  <view> COA1
//    <name> COA1 </name>
//    <item> SFDITEM_REG__COA1_RPCNFIG </item>
//    <item> SFDITEM_REG__COA1_WDTCNFIG </item>
//    <item> SFDITEM_REG__COA1_LVRCNFIG </item>
//    <item> SFDITEM_REG__COA1_CNFIGWTP1 </item>
//    <item> SFDITEM_REG__COA1_FMWTP1 </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA2_UDATA00  ------------------------------
// SVD Line: 20701

unsigned int COA2_UDATA00 __AT (0x1FFFF400);



// -------------------------------  Register Item: COA2_UDATA00  ----------------------------------
// SVD Line: 20701

//  <item> SFDITEM_REG__COA2_UDATA00
//    <name> UDATA00 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF400) User Data 00 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA00 >> 0) & 0xFFFFFFFF), ((COA2_UDATA00 = (COA2_UDATA00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA01  ------------------------------
// SVD Line: 20710

unsigned int COA2_UDATA01 __AT (0x1FFFF404);



// -------------------------------  Register Item: COA2_UDATA01  ----------------------------------
// SVD Line: 20710

//  <item> SFDITEM_REG__COA2_UDATA01
//    <name> UDATA01 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF404) User Data 01 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA01 >> 0) & 0xFFFFFFFF), ((COA2_UDATA01 = (COA2_UDATA01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA02  ------------------------------
// SVD Line: 20719

unsigned int COA2_UDATA02 __AT (0x1FFFF408);



// -------------------------------  Register Item: COA2_UDATA02  ----------------------------------
// SVD Line: 20719

//  <item> SFDITEM_REG__COA2_UDATA02
//    <name> UDATA02 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF408) User Data 02 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA02 >> 0) & 0xFFFFFFFF), ((COA2_UDATA02 = (COA2_UDATA02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA03  ------------------------------
// SVD Line: 20728

unsigned int COA2_UDATA03 __AT (0x1FFFF40C);



// -------------------------------  Register Item: COA2_UDATA03  ----------------------------------
// SVD Line: 20728

//  <item> SFDITEM_REG__COA2_UDATA03
//    <name> UDATA03 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF40C) User Data 03 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA03 >> 0) & 0xFFFFFFFF), ((COA2_UDATA03 = (COA2_UDATA03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA04  ------------------------------
// SVD Line: 20737

unsigned int COA2_UDATA04 __AT (0x1FFFF410);



// -------------------------------  Register Item: COA2_UDATA04  ----------------------------------
// SVD Line: 20737

//  <item> SFDITEM_REG__COA2_UDATA04
//    <name> UDATA04 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF410) User Data 04 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA04 >> 0) & 0xFFFFFFFF), ((COA2_UDATA04 = (COA2_UDATA04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA05  ------------------------------
// SVD Line: 20746

unsigned int COA2_UDATA05 __AT (0x1FFFF414);



// -------------------------------  Register Item: COA2_UDATA05  ----------------------------------
// SVD Line: 20746

//  <item> SFDITEM_REG__COA2_UDATA05
//    <name> UDATA05 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF414) User Data 05 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA05 >> 0) & 0xFFFFFFFF), ((COA2_UDATA05 = (COA2_UDATA05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA06  ------------------------------
// SVD Line: 20755

unsigned int COA2_UDATA06 __AT (0x1FFFF418);



// -------------------------------  Register Item: COA2_UDATA06  ----------------------------------
// SVD Line: 20755

//  <item> SFDITEM_REG__COA2_UDATA06
//    <name> UDATA06 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF418) User Data 06 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA06 >> 0) & 0xFFFFFFFF), ((COA2_UDATA06 = (COA2_UDATA06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA07  ------------------------------
// SVD Line: 20764

unsigned int COA2_UDATA07 __AT (0x1FFFF41C);



// -------------------------------  Register Item: COA2_UDATA07  ----------------------------------
// SVD Line: 20764

//  <item> SFDITEM_REG__COA2_UDATA07
//    <name> UDATA07 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF41C) User Data 07 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA07 >> 0) & 0xFFFFFFFF), ((COA2_UDATA07 = (COA2_UDATA07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA08  ------------------------------
// SVD Line: 20773

unsigned int COA2_UDATA08 __AT (0x1FFFF420);



// -------------------------------  Register Item: COA2_UDATA08  ----------------------------------
// SVD Line: 20773

//  <item> SFDITEM_REG__COA2_UDATA08
//    <name> UDATA08 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF420) User Data 08 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA08 >> 0) & 0xFFFFFFFF), ((COA2_UDATA08 = (COA2_UDATA08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA09  ------------------------------
// SVD Line: 20782

unsigned int COA2_UDATA09 __AT (0x1FFFF424);



// -------------------------------  Register Item: COA2_UDATA09  ----------------------------------
// SVD Line: 20782

//  <item> SFDITEM_REG__COA2_UDATA09
//    <name> UDATA09 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF424) User Data 09 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA09 >> 0) & 0xFFFFFFFF), ((COA2_UDATA09 = (COA2_UDATA09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA10  ------------------------------
// SVD Line: 20791

unsigned int COA2_UDATA10 __AT (0x1FFFF428);



// -------------------------------  Register Item: COA2_UDATA10  ----------------------------------
// SVD Line: 20791

//  <item> SFDITEM_REG__COA2_UDATA10
//    <name> UDATA10 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF428) User Data 10 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA10 >> 0) & 0xFFFFFFFF), ((COA2_UDATA10 = (COA2_UDATA10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA11  ------------------------------
// SVD Line: 20800

unsigned int COA2_UDATA11 __AT (0x1FFFF42C);



// -------------------------------  Register Item: COA2_UDATA11  ----------------------------------
// SVD Line: 20800

//  <item> SFDITEM_REG__COA2_UDATA11
//    <name> UDATA11 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF42C) User Data 11 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA11 >> 0) & 0xFFFFFFFF), ((COA2_UDATA11 = (COA2_UDATA11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA12  ------------------------------
// SVD Line: 20809

unsigned int COA2_UDATA12 __AT (0x1FFFF430);



// -------------------------------  Register Item: COA2_UDATA12  ----------------------------------
// SVD Line: 20809

//  <item> SFDITEM_REG__COA2_UDATA12
//    <name> UDATA12 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF430) User Data 12 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA12 >> 0) & 0xFFFFFFFF), ((COA2_UDATA12 = (COA2_UDATA12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA13  ------------------------------
// SVD Line: 20818

unsigned int COA2_UDATA13 __AT (0x1FFFF434);



// -------------------------------  Register Item: COA2_UDATA13  ----------------------------------
// SVD Line: 20818

//  <item> SFDITEM_REG__COA2_UDATA13
//    <name> UDATA13 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF434) User Data 13 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA13 >> 0) & 0xFFFFFFFF), ((COA2_UDATA13 = (COA2_UDATA13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA14  ------------------------------
// SVD Line: 20827

unsigned int COA2_UDATA14 __AT (0x1FFFF438);



// -------------------------------  Register Item: COA2_UDATA14  ----------------------------------
// SVD Line: 20827

//  <item> SFDITEM_REG__COA2_UDATA14
//    <name> UDATA14 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF438) User Data 14 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA14 >> 0) & 0xFFFFFFFF), ((COA2_UDATA14 = (COA2_UDATA14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA15  ------------------------------
// SVD Line: 20836

unsigned int COA2_UDATA15 __AT (0x1FFFF43C);



// -------------------------------  Register Item: COA2_UDATA15  ----------------------------------
// SVD Line: 20836

//  <item> SFDITEM_REG__COA2_UDATA15
//    <name> UDATA15 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF43C) User Data 15 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA15 >> 0) & 0xFFFFFFFF), ((COA2_UDATA15 = (COA2_UDATA15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA16  ------------------------------
// SVD Line: 20845

unsigned int COA2_UDATA16 __AT (0x1FFFF440);



// -------------------------------  Register Item: COA2_UDATA16  ----------------------------------
// SVD Line: 20845

//  <item> SFDITEM_REG__COA2_UDATA16
//    <name> UDATA16 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF440) User Data 16 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA16 >> 0) & 0xFFFFFFFF), ((COA2_UDATA16 = (COA2_UDATA16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA17  ------------------------------
// SVD Line: 20854

unsigned int COA2_UDATA17 __AT (0x1FFFF444);



// -------------------------------  Register Item: COA2_UDATA17  ----------------------------------
// SVD Line: 20854

//  <item> SFDITEM_REG__COA2_UDATA17
//    <name> UDATA17 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF444) User Data 17 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA17 >> 0) & 0xFFFFFFFF), ((COA2_UDATA17 = (COA2_UDATA17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA18  ------------------------------
// SVD Line: 20863

unsigned int COA2_UDATA18 __AT (0x1FFFF448);



// -------------------------------  Register Item: COA2_UDATA18  ----------------------------------
// SVD Line: 20863

//  <item> SFDITEM_REG__COA2_UDATA18
//    <name> UDATA18 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF448) User Data 18 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA18 >> 0) & 0xFFFFFFFF), ((COA2_UDATA18 = (COA2_UDATA18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA19  ------------------------------
// SVD Line: 20872

unsigned int COA2_UDATA19 __AT (0x1FFFF44C);



// -------------------------------  Register Item: COA2_UDATA19  ----------------------------------
// SVD Line: 20872

//  <item> SFDITEM_REG__COA2_UDATA19
//    <name> UDATA19 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF44C) User Data 19 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA19 >> 0) & 0xFFFFFFFF), ((COA2_UDATA19 = (COA2_UDATA19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA20  ------------------------------
// SVD Line: 20881

unsigned int COA2_UDATA20 __AT (0x1FFFF450);



// -------------------------------  Register Item: COA2_UDATA20  ----------------------------------
// SVD Line: 20881

//  <item> SFDITEM_REG__COA2_UDATA20
//    <name> UDATA20 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF450) User Data 20 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA20 >> 0) & 0xFFFFFFFF), ((COA2_UDATA20 = (COA2_UDATA20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA21  ------------------------------
// SVD Line: 20890

unsigned int COA2_UDATA21 __AT (0x1FFFF454);



// -------------------------------  Register Item: COA2_UDATA21  ----------------------------------
// SVD Line: 20890

//  <item> SFDITEM_REG__COA2_UDATA21
//    <name> UDATA21 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF454) User Data 21 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA21 >> 0) & 0xFFFFFFFF), ((COA2_UDATA21 = (COA2_UDATA21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA22  ------------------------------
// SVD Line: 20899

unsigned int COA2_UDATA22 __AT (0x1FFFF458);



// -------------------------------  Register Item: COA2_UDATA22  ----------------------------------
// SVD Line: 20899

//  <item> SFDITEM_REG__COA2_UDATA22
//    <name> UDATA22 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF458) User Data 22 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA22 >> 0) & 0xFFFFFFFF), ((COA2_UDATA22 = (COA2_UDATA22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA23  ------------------------------
// SVD Line: 20908

unsigned int COA2_UDATA23 __AT (0x1FFFF45C);



// -------------------------------  Register Item: COA2_UDATA23  ----------------------------------
// SVD Line: 20908

//  <item> SFDITEM_REG__COA2_UDATA23
//    <name> UDATA23 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF45C) User Data 23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA23 >> 0) & 0xFFFFFFFF), ((COA2_UDATA23 = (COA2_UDATA23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA24  ------------------------------
// SVD Line: 20917

unsigned int COA2_UDATA24 __AT (0x1FFFF460);



// -------------------------------  Register Item: COA2_UDATA24  ----------------------------------
// SVD Line: 20917

//  <item> SFDITEM_REG__COA2_UDATA24
//    <name> UDATA24 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF460) User Data 24 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA24 >> 0) & 0xFFFFFFFF), ((COA2_UDATA24 = (COA2_UDATA24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA25  ------------------------------
// SVD Line: 20926

unsigned int COA2_UDATA25 __AT (0x1FFFF464);



// -------------------------------  Register Item: COA2_UDATA25  ----------------------------------
// SVD Line: 20926

//  <item> SFDITEM_REG__COA2_UDATA25
//    <name> UDATA25 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF464) User Data 25 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA25 >> 0) & 0xFFFFFFFF), ((COA2_UDATA25 = (COA2_UDATA25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA26  ------------------------------
// SVD Line: 20935

unsigned int COA2_UDATA26 __AT (0x1FFFF468);



// -------------------------------  Register Item: COA2_UDATA26  ----------------------------------
// SVD Line: 20935

//  <item> SFDITEM_REG__COA2_UDATA26
//    <name> UDATA26 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF468) User Data 26 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA26 >> 0) & 0xFFFFFFFF), ((COA2_UDATA26 = (COA2_UDATA26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA27  ------------------------------
// SVD Line: 20944

unsigned int COA2_UDATA27 __AT (0x1FFFF46C);



// -------------------------------  Register Item: COA2_UDATA27  ----------------------------------
// SVD Line: 20944

//  <item> SFDITEM_REG__COA2_UDATA27
//    <name> UDATA27 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF46C) User Data 27 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA27 >> 0) & 0xFFFFFFFF), ((COA2_UDATA27 = (COA2_UDATA27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA28  ------------------------------
// SVD Line: 20953

unsigned int COA2_UDATA28 __AT (0x1FFFF470);



// -------------------------------  Register Item: COA2_UDATA28  ----------------------------------
// SVD Line: 20953

//  <item> SFDITEM_REG__COA2_UDATA28
//    <name> UDATA28 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF470) User Data 28 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA28 >> 0) & 0xFFFFFFFF), ((COA2_UDATA28 = (COA2_UDATA28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA29  ------------------------------
// SVD Line: 20962

unsigned int COA2_UDATA29 __AT (0x1FFFF474);



// -------------------------------  Register Item: COA2_UDATA29  ----------------------------------
// SVD Line: 20962

//  <item> SFDITEM_REG__COA2_UDATA29
//    <name> UDATA29 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF474) User Data 29 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA29 >> 0) & 0xFFFFFFFF), ((COA2_UDATA29 = (COA2_UDATA29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA30  ------------------------------
// SVD Line: 20971

unsigned int COA2_UDATA30 __AT (0x1FFFF478);



// -------------------------------  Register Item: COA2_UDATA30  ----------------------------------
// SVD Line: 20971

//  <item> SFDITEM_REG__COA2_UDATA30
//    <name> UDATA30 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF478) User Data 30 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA30 >> 0) & 0xFFFFFFFF), ((COA2_UDATA30 = (COA2_UDATA30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA31  ------------------------------
// SVD Line: 20980

unsigned int COA2_UDATA31 __AT (0x1FFFF47C);



// -------------------------------  Register Item: COA2_UDATA31  ----------------------------------
// SVD Line: 20980

//  <item> SFDITEM_REG__COA2_UDATA31
//    <name> UDATA31 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF47C) User Data 31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA31 >> 0) & 0xFFFFFFFF), ((COA2_UDATA31 = (COA2_UDATA31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: COA2  -------------------------------------
// SVD Line: 20687

//  <view> COA2
//    <name> COA2 </name>
//    <item> SFDITEM_REG__COA2_UDATA00 </item>
//    <item> SFDITEM_REG__COA2_UDATA01 </item>
//    <item> SFDITEM_REG__COA2_UDATA02 </item>
//    <item> SFDITEM_REG__COA2_UDATA03 </item>
//    <item> SFDITEM_REG__COA2_UDATA04 </item>
//    <item> SFDITEM_REG__COA2_UDATA05 </item>
//    <item> SFDITEM_REG__COA2_UDATA06 </item>
//    <item> SFDITEM_REG__COA2_UDATA07 </item>
//    <item> SFDITEM_REG__COA2_UDATA08 </item>
//    <item> SFDITEM_REG__COA2_UDATA09 </item>
//    <item> SFDITEM_REG__COA2_UDATA10 </item>
//    <item> SFDITEM_REG__COA2_UDATA11 </item>
//    <item> SFDITEM_REG__COA2_UDATA12 </item>
//    <item> SFDITEM_REG__COA2_UDATA13 </item>
//    <item> SFDITEM_REG__COA2_UDATA14 </item>
//    <item> SFDITEM_REG__COA2_UDATA15 </item>
//    <item> SFDITEM_REG__COA2_UDATA16 </item>
//    <item> SFDITEM_REG__COA2_UDATA17 </item>
//    <item> SFDITEM_REG__COA2_UDATA18 </item>
//    <item> SFDITEM_REG__COA2_UDATA19 </item>
//    <item> SFDITEM_REG__COA2_UDATA20 </item>
//    <item> SFDITEM_REG__COA2_UDATA21 </item>
//    <item> SFDITEM_REG__COA2_UDATA22 </item>
//    <item> SFDITEM_REG__COA2_UDATA23 </item>
//    <item> SFDITEM_REG__COA2_UDATA24 </item>
//    <item> SFDITEM_REG__COA2_UDATA25 </item>
//    <item> SFDITEM_REG__COA2_UDATA26 </item>
//    <item> SFDITEM_REG__COA2_UDATA27 </item>
//    <item> SFDITEM_REG__COA2_UDATA28 </item>
//    <item> SFDITEM_REG__COA2_UDATA29 </item>
//    <item> SFDITEM_REG__COA2_UDATA30 </item>
//    <item> SFDITEM_REG__COA2_UDATA31 </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA3_UDATA00  ------------------------------
// SVD Line: 21005

unsigned int COA3_UDATA00 __AT (0x1FFFF600);



// -------------------------------  Register Item: COA3_UDATA00  ----------------------------------
// SVD Line: 21005

//  <item> SFDITEM_REG__COA3_UDATA00
//    <name> UDATA00 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF600) User Data 00 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA00 >> 0) & 0xFFFFFFFF), ((COA3_UDATA00 = (COA3_UDATA00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA01  ------------------------------
// SVD Line: 21014

unsigned int COA3_UDATA01 __AT (0x1FFFF604);



// -------------------------------  Register Item: COA3_UDATA01  ----------------------------------
// SVD Line: 21014

//  <item> SFDITEM_REG__COA3_UDATA01
//    <name> UDATA01 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF604) User Data 01 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA01 >> 0) & 0xFFFFFFFF), ((COA3_UDATA01 = (COA3_UDATA01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA02  ------------------------------
// SVD Line: 21023

unsigned int COA3_UDATA02 __AT (0x1FFFF608);



// -------------------------------  Register Item: COA3_UDATA02  ----------------------------------
// SVD Line: 21023

//  <item> SFDITEM_REG__COA3_UDATA02
//    <name> UDATA02 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF608) User Data 02 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA02 >> 0) & 0xFFFFFFFF), ((COA3_UDATA02 = (COA3_UDATA02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA03  ------------------------------
// SVD Line: 21032

unsigned int COA3_UDATA03 __AT (0x1FFFF60C);



// -------------------------------  Register Item: COA3_UDATA03  ----------------------------------
// SVD Line: 21032

//  <item> SFDITEM_REG__COA3_UDATA03
//    <name> UDATA03 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF60C) User Data 03 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA03 >> 0) & 0xFFFFFFFF), ((COA3_UDATA03 = (COA3_UDATA03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA04  ------------------------------
// SVD Line: 21041

unsigned int COA3_UDATA04 __AT (0x1FFFF610);



// -------------------------------  Register Item: COA3_UDATA04  ----------------------------------
// SVD Line: 21041

//  <item> SFDITEM_REG__COA3_UDATA04
//    <name> UDATA04 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF610) User Data 04 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA04 >> 0) & 0xFFFFFFFF), ((COA3_UDATA04 = (COA3_UDATA04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA05  ------------------------------
// SVD Line: 21050

unsigned int COA3_UDATA05 __AT (0x1FFFF614);



// -------------------------------  Register Item: COA3_UDATA05  ----------------------------------
// SVD Line: 21050

//  <item> SFDITEM_REG__COA3_UDATA05
//    <name> UDATA05 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF614) User Data 05 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA05 >> 0) & 0xFFFFFFFF), ((COA3_UDATA05 = (COA3_UDATA05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA06  ------------------------------
// SVD Line: 21059

unsigned int COA3_UDATA06 __AT (0x1FFFF618);



// -------------------------------  Register Item: COA3_UDATA06  ----------------------------------
// SVD Line: 21059

//  <item> SFDITEM_REG__COA3_UDATA06
//    <name> UDATA06 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF618) User Data 06 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA06 >> 0) & 0xFFFFFFFF), ((COA3_UDATA06 = (COA3_UDATA06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA07  ------------------------------
// SVD Line: 21068

unsigned int COA3_UDATA07 __AT (0x1FFFF61C);



// -------------------------------  Register Item: COA3_UDATA07  ----------------------------------
// SVD Line: 21068

//  <item> SFDITEM_REG__COA3_UDATA07
//    <name> UDATA07 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF61C) User Data 07 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA07 >> 0) & 0xFFFFFFFF), ((COA3_UDATA07 = (COA3_UDATA07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA08  ------------------------------
// SVD Line: 21077

unsigned int COA3_UDATA08 __AT (0x1FFFF620);



// -------------------------------  Register Item: COA3_UDATA08  ----------------------------------
// SVD Line: 21077

//  <item> SFDITEM_REG__COA3_UDATA08
//    <name> UDATA08 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF620) User Data 08 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA08 >> 0) & 0xFFFFFFFF), ((COA3_UDATA08 = (COA3_UDATA08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA09  ------------------------------
// SVD Line: 21086

unsigned int COA3_UDATA09 __AT (0x1FFFF624);



// -------------------------------  Register Item: COA3_UDATA09  ----------------------------------
// SVD Line: 21086

//  <item> SFDITEM_REG__COA3_UDATA09
//    <name> UDATA09 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF624) User Data 09 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA09 >> 0) & 0xFFFFFFFF), ((COA3_UDATA09 = (COA3_UDATA09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA10  ------------------------------
// SVD Line: 21095

unsigned int COA3_UDATA10 __AT (0x1FFFF628);



// -------------------------------  Register Item: COA3_UDATA10  ----------------------------------
// SVD Line: 21095

//  <item> SFDITEM_REG__COA3_UDATA10
//    <name> UDATA10 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF628) User Data 10 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA10 >> 0) & 0xFFFFFFFF), ((COA3_UDATA10 = (COA3_UDATA10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA11  ------------------------------
// SVD Line: 21104

unsigned int COA3_UDATA11 __AT (0x1FFFF62C);



// -------------------------------  Register Item: COA3_UDATA11  ----------------------------------
// SVD Line: 21104

//  <item> SFDITEM_REG__COA3_UDATA11
//    <name> UDATA11 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF62C) User Data 11 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA11 >> 0) & 0xFFFFFFFF), ((COA3_UDATA11 = (COA3_UDATA11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA12  ------------------------------
// SVD Line: 21113

unsigned int COA3_UDATA12 __AT (0x1FFFF630);



// -------------------------------  Register Item: COA3_UDATA12  ----------------------------------
// SVD Line: 21113

//  <item> SFDITEM_REG__COA3_UDATA12
//    <name> UDATA12 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF630) User Data 12 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA12 >> 0) & 0xFFFFFFFF), ((COA3_UDATA12 = (COA3_UDATA12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA13  ------------------------------
// SVD Line: 21122

unsigned int COA3_UDATA13 __AT (0x1FFFF634);



// -------------------------------  Register Item: COA3_UDATA13  ----------------------------------
// SVD Line: 21122

//  <item> SFDITEM_REG__COA3_UDATA13
//    <name> UDATA13 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF634) User Data 13 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA13 >> 0) & 0xFFFFFFFF), ((COA3_UDATA13 = (COA3_UDATA13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA14  ------------------------------
// SVD Line: 21131

unsigned int COA3_UDATA14 __AT (0x1FFFF638);



// -------------------------------  Register Item: COA3_UDATA14  ----------------------------------
// SVD Line: 21131

//  <item> SFDITEM_REG__COA3_UDATA14
//    <name> UDATA14 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF638) User Data 14 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA14 >> 0) & 0xFFFFFFFF), ((COA3_UDATA14 = (COA3_UDATA14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA15  ------------------------------
// SVD Line: 21140

unsigned int COA3_UDATA15 __AT (0x1FFFF63C);



// -------------------------------  Register Item: COA3_UDATA15  ----------------------------------
// SVD Line: 21140

//  <item> SFDITEM_REG__COA3_UDATA15
//    <name> UDATA15 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF63C) User Data 15 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA15 >> 0) & 0xFFFFFFFF), ((COA3_UDATA15 = (COA3_UDATA15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA16  ------------------------------
// SVD Line: 21149

unsigned int COA3_UDATA16 __AT (0x1FFFF640);



// -------------------------------  Register Item: COA3_UDATA16  ----------------------------------
// SVD Line: 21149

//  <item> SFDITEM_REG__COA3_UDATA16
//    <name> UDATA16 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF640) User Data 16 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA16 >> 0) & 0xFFFFFFFF), ((COA3_UDATA16 = (COA3_UDATA16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA17  ------------------------------
// SVD Line: 21158

unsigned int COA3_UDATA17 __AT (0x1FFFF644);



// -------------------------------  Register Item: COA3_UDATA17  ----------------------------------
// SVD Line: 21158

//  <item> SFDITEM_REG__COA3_UDATA17
//    <name> UDATA17 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF644) User Data 17 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA17 >> 0) & 0xFFFFFFFF), ((COA3_UDATA17 = (COA3_UDATA17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA18  ------------------------------
// SVD Line: 21167

unsigned int COA3_UDATA18 __AT (0x1FFFF648);



// -------------------------------  Register Item: COA3_UDATA18  ----------------------------------
// SVD Line: 21167

//  <item> SFDITEM_REG__COA3_UDATA18
//    <name> UDATA18 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF648) User Data 18 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA18 >> 0) & 0xFFFFFFFF), ((COA3_UDATA18 = (COA3_UDATA18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA19  ------------------------------
// SVD Line: 21176

unsigned int COA3_UDATA19 __AT (0x1FFFF64C);



// -------------------------------  Register Item: COA3_UDATA19  ----------------------------------
// SVD Line: 21176

//  <item> SFDITEM_REG__COA3_UDATA19
//    <name> UDATA19 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF64C) User Data 19 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA19 >> 0) & 0xFFFFFFFF), ((COA3_UDATA19 = (COA3_UDATA19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA20  ------------------------------
// SVD Line: 21185

unsigned int COA3_UDATA20 __AT (0x1FFFF650);



// -------------------------------  Register Item: COA3_UDATA20  ----------------------------------
// SVD Line: 21185

//  <item> SFDITEM_REG__COA3_UDATA20
//    <name> UDATA20 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF650) User Data 20 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA20 >> 0) & 0xFFFFFFFF), ((COA3_UDATA20 = (COA3_UDATA20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA21  ------------------------------
// SVD Line: 21194

unsigned int COA3_UDATA21 __AT (0x1FFFF654);



// -------------------------------  Register Item: COA3_UDATA21  ----------------------------------
// SVD Line: 21194

//  <item> SFDITEM_REG__COA3_UDATA21
//    <name> UDATA21 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF654) User Data 21 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA21 >> 0) & 0xFFFFFFFF), ((COA3_UDATA21 = (COA3_UDATA21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA22  ------------------------------
// SVD Line: 21203

unsigned int COA3_UDATA22 __AT (0x1FFFF658);



// -------------------------------  Register Item: COA3_UDATA22  ----------------------------------
// SVD Line: 21203

//  <item> SFDITEM_REG__COA3_UDATA22
//    <name> UDATA22 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF658) User Data 22 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA22 >> 0) & 0xFFFFFFFF), ((COA3_UDATA22 = (COA3_UDATA22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA23  ------------------------------
// SVD Line: 21212

unsigned int COA3_UDATA23 __AT (0x1FFFF65C);



// -------------------------------  Register Item: COA3_UDATA23  ----------------------------------
// SVD Line: 21212

//  <item> SFDITEM_REG__COA3_UDATA23
//    <name> UDATA23 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF65C) User Data 23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA23 >> 0) & 0xFFFFFFFF), ((COA3_UDATA23 = (COA3_UDATA23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA24  ------------------------------
// SVD Line: 21221

unsigned int COA3_UDATA24 __AT (0x1FFFF660);



// -------------------------------  Register Item: COA3_UDATA24  ----------------------------------
// SVD Line: 21221

//  <item> SFDITEM_REG__COA3_UDATA24
//    <name> UDATA24 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF660) User Data 24 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA24 >> 0) & 0xFFFFFFFF), ((COA3_UDATA24 = (COA3_UDATA24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA25  ------------------------------
// SVD Line: 21230

unsigned int COA3_UDATA25 __AT (0x1FFFF664);



// -------------------------------  Register Item: COA3_UDATA25  ----------------------------------
// SVD Line: 21230

//  <item> SFDITEM_REG__COA3_UDATA25
//    <name> UDATA25 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF664) User Data 25 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA25 >> 0) & 0xFFFFFFFF), ((COA3_UDATA25 = (COA3_UDATA25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA26  ------------------------------
// SVD Line: 21239

unsigned int COA3_UDATA26 __AT (0x1FFFF668);



// -------------------------------  Register Item: COA3_UDATA26  ----------------------------------
// SVD Line: 21239

//  <item> SFDITEM_REG__COA3_UDATA26
//    <name> UDATA26 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF668) User Data 26 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA26 >> 0) & 0xFFFFFFFF), ((COA3_UDATA26 = (COA3_UDATA26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA27  ------------------------------
// SVD Line: 21248

unsigned int COA3_UDATA27 __AT (0x1FFFF66C);



// -------------------------------  Register Item: COA3_UDATA27  ----------------------------------
// SVD Line: 21248

//  <item> SFDITEM_REG__COA3_UDATA27
//    <name> UDATA27 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF66C) User Data 27 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA27 >> 0) & 0xFFFFFFFF), ((COA3_UDATA27 = (COA3_UDATA27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA28  ------------------------------
// SVD Line: 21257

unsigned int COA3_UDATA28 __AT (0x1FFFF670);



// -------------------------------  Register Item: COA3_UDATA28  ----------------------------------
// SVD Line: 21257

//  <item> SFDITEM_REG__COA3_UDATA28
//    <name> UDATA28 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF670) User Data 28 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA28 >> 0) & 0xFFFFFFFF), ((COA3_UDATA28 = (COA3_UDATA28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA29  ------------------------------
// SVD Line: 21266

unsigned int COA3_UDATA29 __AT (0x1FFFF674);



// -------------------------------  Register Item: COA3_UDATA29  ----------------------------------
// SVD Line: 21266

//  <item> SFDITEM_REG__COA3_UDATA29
//    <name> UDATA29 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF674) User Data 29 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA29 >> 0) & 0xFFFFFFFF), ((COA3_UDATA29 = (COA3_UDATA29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA30  ------------------------------
// SVD Line: 21275

unsigned int COA3_UDATA30 __AT (0x1FFFF678);



// -------------------------------  Register Item: COA3_UDATA30  ----------------------------------
// SVD Line: 21275

//  <item> SFDITEM_REG__COA3_UDATA30
//    <name> UDATA30 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF678) User Data 30 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA30 >> 0) & 0xFFFFFFFF), ((COA3_UDATA30 = (COA3_UDATA30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA31  ------------------------------
// SVD Line: 21284

unsigned int COA3_UDATA31 __AT (0x1FFFF67C);



// -------------------------------  Register Item: COA3_UDATA31  ----------------------------------
// SVD Line: 21284

//  <item> SFDITEM_REG__COA3_UDATA31
//    <name> UDATA31 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF67C) User Data 31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA31 >> 0) & 0xFFFFFFFF), ((COA3_UDATA31 = (COA3_UDATA31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: COA3  -------------------------------------
// SVD Line: 20991

//  <view> COA3
//    <name> COA3 </name>
//    <item> SFDITEM_REG__COA3_UDATA00 </item>
//    <item> SFDITEM_REG__COA3_UDATA01 </item>
//    <item> SFDITEM_REG__COA3_UDATA02 </item>
//    <item> SFDITEM_REG__COA3_UDATA03 </item>
//    <item> SFDITEM_REG__COA3_UDATA04 </item>
//    <item> SFDITEM_REG__COA3_UDATA05 </item>
//    <item> SFDITEM_REG__COA3_UDATA06 </item>
//    <item> SFDITEM_REG__COA3_UDATA07 </item>
//    <item> SFDITEM_REG__COA3_UDATA08 </item>
//    <item> SFDITEM_REG__COA3_UDATA09 </item>
//    <item> SFDITEM_REG__COA3_UDATA10 </item>
//    <item> SFDITEM_REG__COA3_UDATA11 </item>
//    <item> SFDITEM_REG__COA3_UDATA12 </item>
//    <item> SFDITEM_REG__COA3_UDATA13 </item>
//    <item> SFDITEM_REG__COA3_UDATA14 </item>
//    <item> SFDITEM_REG__COA3_UDATA15 </item>
//    <item> SFDITEM_REG__COA3_UDATA16 </item>
//    <item> SFDITEM_REG__COA3_UDATA17 </item>
//    <item> SFDITEM_REG__COA3_UDATA18 </item>
//    <item> SFDITEM_REG__COA3_UDATA19 </item>
//    <item> SFDITEM_REG__COA3_UDATA20 </item>
//    <item> SFDITEM_REG__COA3_UDATA21 </item>
//    <item> SFDITEM_REG__COA3_UDATA22 </item>
//    <item> SFDITEM_REG__COA3_UDATA23 </item>
//    <item> SFDITEM_REG__COA3_UDATA24 </item>
//    <item> SFDITEM_REG__COA3_UDATA25 </item>
//    <item> SFDITEM_REG__COA3_UDATA26 </item>
//    <item> SFDITEM_REG__COA3_UDATA27 </item>
//    <item> SFDITEM_REG__COA3_UDATA28 </item>
//    <item> SFDITEM_REG__COA3_UDATA29 </item>
//    <item> SFDITEM_REG__COA3_UDATA30 </item>
//    <item> SFDITEM_REG__COA3_UDATA31 </item>
//  </view>
//  


// ------------------------------   IRQ Num definition: A31G12x  ----------------------------------
// SVD Line: 33



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M0+ Specific Interrupt Numbers  ---------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// ---------------------------  A31G12x Specific Interrupt Numbers  -------------------------------

//  <qitem> LVI_IRQ
//    <name> LVI </name>
//    <i> LVI Interrupt </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> WUT_IRQ
//    <name> WUT </name>
//    <i> WUT Interrupt </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> WDT_IRQ
//    <name> WDT </name>
//    <i> WDT Interrupt </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> EINT0_IRQ
//    <name> EINT0 </name>
//    <i> EINT0 Interrupt </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> EINT1_IRQ
//    <name> EINT1 </name>
//    <i> EINT1 Interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> EINT2_IRQ
//    <name> EINT2 </name>
//    <i> EINT2 Interrupt </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> EINT3_IRQ
//    <name> EINT3 </name>
//    <i> EINT3 Interrupt </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> TIMER10_IRQ
//    <name> TIMER10 </name>
//    <i> TIMER10 Interrupt </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> TIMER11_IRQ
//    <name> TIMER11 </name>
//    <i> TIMER11 Interrupt </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> TIMER12_IRQ
//    <name> TIMER12 </name>
//    <i> TIMER12 Interrupt </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> I2C0_IRQ
//    <name> I2C0 </name>
//    <i> I2C0 Interrupt </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> USART10_IRQ
//    <name> USART10 </name>
//    <i> USART10 Interrupt </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> WT_IRQ
//    <name> WT </name>
//    <i> WT Interrupt </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> TIMER30_IRQ
//    <name> TIMER30 </name>
//    <i> TIMER30 Interrupt </i>
//    <loc> 29 </loc>
//  </qitem>
//  
//  <qitem> I2C1_IRQ
//    <name> I2C1 </name>
//    <i> I2C1 Interrupt </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> TIMER20_IRQ
//    <name> TIMER20 </name>
//    <i> TIMER20 Interrupt </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> TIMER21_IRQ
//    <name> TIMER21 </name>
//    <i> TIMER21 Interrupt </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> USART11_IRQ
//    <name> USART11 </name>
//    <i> USART11 Interrupt </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ
//    <name> ADC </name>
//    <i> ADC Interrupt </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> UART0_IRQ
//    <name> UART0 </name>
//    <i> UART0 Interrupt </i>
//    <loc> 35 </loc>
//  </qitem>
//  
//  <qitem> UART1_IRQ
//    <name> UART1 </name>
//    <i> UART1 Interrupt </i>
//    <loc> 36 </loc>
//  </qitem>
//  
//  <qitem> TIMER13_IRQ
//    <name> TIMER13 </name>
//    <i> TIMER13 Interrupt </i>
//    <loc> 37 </loc>
//  </qitem>
//  
//  <qitem> TIMER14_IRQ
//    <name> TIMER14 </name>
//    <i> TIMER14 Interrupt </i>
//    <loc> 38 </loc>
//  </qitem>
//  
//  <qitem> TIMER15_IRQ
//    <name> TIMER15 </name>
//    <i> TIMER15 Interrupt </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> TIMER16_IRQ
//    <name> TIMER16 </name>
//    <i> TIMER16 Interrupt </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> I2C2_IRQ
//    <name> I2C2 </name>
//    <i> I2C2 Interrupt </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> USART12_IRQ
//    <name> USART12 </name>
//    <i> USART12 Interrupt </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> USART13_IRQ
//    <name> USART13 </name>
//    <i> USART13 Interrupt </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <irqtable> A31G12x_IRQTable
//    <name> A31G12x Interrupt Table </name>
//    <nvicPrioBits> 2 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> LVI_IRQ </qitem>
//    <qitem> WUT_IRQ </qitem>
//    <qitem> WDT_IRQ </qitem>
//    <qitem> EINT0_IRQ </qitem>
//    <qitem> EINT1_IRQ </qitem>
//    <qitem> EINT2_IRQ </qitem>
//    <qitem> EINT3_IRQ </qitem>
//    <qitem> TIMER10_IRQ </qitem>
//    <qitem> TIMER11_IRQ </qitem>
//    <qitem> TIMER12_IRQ </qitem>
//    <qitem> I2C0_IRQ </qitem>
//    <qitem> USART10_IRQ </qitem>
//    <qitem> WT_IRQ </qitem>
//    <qitem> TIMER30_IRQ </qitem>
//    <qitem> I2C1_IRQ </qitem>
//    <qitem> TIMER20_IRQ </qitem>
//    <qitem> TIMER21_IRQ </qitem>
//    <qitem> USART11_IRQ </qitem>
//    <qitem> ADC_IRQ </qitem>
//    <qitem> UART0_IRQ </qitem>
//    <qitem> UART1_IRQ </qitem>
//    <qitem> TIMER13_IRQ </qitem>
//    <qitem> TIMER14_IRQ </qitem>
//    <qitem> TIMER15_IRQ </qitem>
//    <qitem> TIMER16_IRQ </qitem>
//    <qitem> I2C2_IRQ </qitem>
//    <qitem> USART12_IRQ </qitem>
//    <qitem> USART13_IRQ </qitem>
//  </irqtable>


// -------------------------------------   Menu: A31G12x  -----------------------------------------
// SVD Line: 33



// -------------------------------  Peripheral Menu: 'A31G12x'  -----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> A/D Converter
//    <m> ADC </m>
//  </b>
//  
//  <b> CRC & Checksum
//    <m> CRC </m>
//  </b>
//  
//  <b> Configuration Option Area
//    <m> COA0 </m>
//    <m> COA1 </m>
//    <m> COA2 </m>
//    <m> COA3 </m>
//  </b>
//  
//  <b> Flash Memory Controller
//    <m> FMC </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C0 </m>
//    <m> I2C1 </m>
//    <m> I2C2 </m>
//    <m> I2Cn </m>
//  </b>
//  
//  <b> Interrupt Controller
//    <m> INTC </m>
//  </b>
//  
//  <b> LCD Driver
//    <m> LCD </m>
//  </b>
//  
//  <b> PCU & GPIO
//    <m> PA </m>
//    <m> PB </m>
//    <m> PC </m>
//    <m> PD </m>
//    <m> PE </m>
//    <m> PF </m>
//    <m> Pn </m>
//  </b>
//  
//  <b> SCU
//    <m> SCUCC </m>
//    <m> SCUCG </m>
//    <m> SCULV </m>
//  </b>
//  
//  <b> Timer/Counter
//    <m> TIMER1n </m>
//    <m> TIMER2n </m>
//    <m> TIMER3n </m>
//    <m> TIMER10 </m>
//    <m> TIMER11 </m>
//    <m> TIMER12 </m>
//    <m> TIMER13 </m>
//    <m> TIMER14 </m>
//    <m> TIMER15 </m>
//    <m> TIMER16 </m>
//    <m> TIMER20 </m>
//    <m> TIMER21 </m>
//    <m> TIMER30 </m>
//  </b>
//  
//  <b> UART
//    <m> UART0 </m>
//    <m> UART1 </m>
//    <m> UARTn </m>
//  </b>
//  
//  <b> USART & SPI
//    <m> USART1n </m>
//    <m> USART10 </m>
//    <m> USART11 </m>
//    <m> USART12 </m>
//    <m> USART13 </m>
//  </b>
//  
//  <b> Watch Timer
//    <m> WT </m>
//  </b>
//  
//  <b> Watch-Dog Timer
//    <m> WDT </m>
//  </b>
//  
