<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="200" />
   <name preferredWidth="298" />
   <export preferredWidth="237" />
   <endaddress preferredWidth="30" />
   <description preferredWidth="418" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="2880" height="1720" x="0" y="0" />
 <generation path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
