Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jun 20 01:58:36 2021
| Host         : houyayuepc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.421        0.000                      0                  159        0.168        0.000                      0                  159        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.421        0.000                      0                  159        0.168        0.000                      0                  159        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 resv_urt_t/clk_num_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resv_urt_t/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.594%)  route 3.244ns (75.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.624     5.145    resv_urt_t/CLK
    SLICE_X4Y99          FDCE                                         r  resv_urt_t/clk_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  resv_urt_t/clk_num_reg[16]/Q
                         net (fo=5, routed)           1.142     6.743    resv_urt_t/clk_num_reg_n_0_[16]
    SLICE_X3Y98          LUT4 (Prop_lut4_I2_O)        0.152     6.895 f  resv_urt_t/FSM_onehot_state[10]_i_4__0/O
                         net (fo=2, routed)           0.980     7.875    resv_urt_t/FSM_onehot_state[10]_i_4__0_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.326     8.201 r  resv_urt_t/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.470     8.671    resv_urt_t/state__21
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.124     8.795 r  resv_urt_t/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.652     9.447    resv_urt_t/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509    14.850    resv_urt_t/CLK
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y93          FDCE (Setup_fdce_C_CE)      -0.205    14.868    resv_urt_t/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 resv_urt_t/clk_num_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resv_urt_t/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.594%)  route 3.244ns (75.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.624     5.145    resv_urt_t/CLK
    SLICE_X4Y99          FDCE                                         r  resv_urt_t/clk_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  resv_urt_t/clk_num_reg[16]/Q
                         net (fo=5, routed)           1.142     6.743    resv_urt_t/clk_num_reg_n_0_[16]
    SLICE_X3Y98          LUT4 (Prop_lut4_I2_O)        0.152     6.895 f  resv_urt_t/FSM_onehot_state[10]_i_4__0/O
                         net (fo=2, routed)           0.980     7.875    resv_urt_t/FSM_onehot_state[10]_i_4__0_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.326     8.201 r  resv_urt_t/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.470     8.671    resv_urt_t/state__21
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.124     8.795 r  resv_urt_t/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.652     9.447    resv_urt_t/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509    14.850    resv_urt_t/CLK
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y93          FDCE (Setup_fdce_C_CE)      -0.205    14.868    resv_urt_t/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 resv_urt_t/clk_num_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resv_urt_t/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.594%)  route 3.244ns (75.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.624     5.145    resv_urt_t/CLK
    SLICE_X4Y99          FDCE                                         r  resv_urt_t/clk_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  resv_urt_t/clk_num_reg[16]/Q
                         net (fo=5, routed)           1.142     6.743    resv_urt_t/clk_num_reg_n_0_[16]
    SLICE_X3Y98          LUT4 (Prop_lut4_I2_O)        0.152     6.895 f  resv_urt_t/FSM_onehot_state[10]_i_4__0/O
                         net (fo=2, routed)           0.980     7.875    resv_urt_t/FSM_onehot_state[10]_i_4__0_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.326     8.201 r  resv_urt_t/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.470     8.671    resv_urt_t/state__21
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.124     8.795 r  resv_urt_t/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.652     9.447    resv_urt_t/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509    14.850    resv_urt_t/CLK
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y93          FDCE (Setup_fdce_C_CE)      -0.205    14.868    resv_urt_t/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 resv_urt_t/clk_num_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resv_urt_t/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.594%)  route 3.244ns (75.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.624     5.145    resv_urt_t/CLK
    SLICE_X4Y99          FDCE                                         r  resv_urt_t/clk_num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  resv_urt_t/clk_num_reg[16]/Q
                         net (fo=5, routed)           1.142     6.743    resv_urt_t/clk_num_reg_n_0_[16]
    SLICE_X3Y98          LUT4 (Prop_lut4_I2_O)        0.152     6.895 f  resv_urt_t/FSM_onehot_state[10]_i_4__0/O
                         net (fo=2, routed)           0.980     7.875    resv_urt_t/FSM_onehot_state[10]_i_4__0_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.326     8.201 r  resv_urt_t/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.470     8.671    resv_urt_t/state__21
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.124     8.795 r  resv_urt_t/FSM_onehot_state[10]_i_1__0/O
                         net (fo=11, routed)          0.652     9.447    resv_urt_t/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509    14.850    resv_urt_t/CLK
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y93          FDCE (Setup_fdce_C_CE)      -0.205    14.868    resv_urt_t/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 send_urt_t/clk_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.857ns (21.113%)  route 3.202ns (78.887%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    send_urt_t/CLK
    SLICE_X0Y93          FDCE                                         r  send_urt_t/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  send_urt_t/clk_num_reg[1]/Q
                         net (fo=2, routed)           0.972     6.575    send_urt_t/clk_num_reg_n_0_[1]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.699 f  send_urt_t/FSM_onehot_state[10]_i_8/O
                         net (fo=1, routed)           0.635     7.334    send_urt_t/FSM_onehot_state[10]_i_8_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  send_urt_t/FSM_onehot_state[10]_i_4/O
                         net (fo=22, routed)          1.087     8.545    send_urt_t/FSM_onehot_state[10]_i_4_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.153     8.698 r  send_urt_t/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.508     9.206    send_urt_t/FSM_onehot_state[10]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    send_urt_t/CLK
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.412    14.658    send_urt_t/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 send_urt_t/clk_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.857ns (21.113%)  route 3.202ns (78.887%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    send_urt_t/CLK
    SLICE_X0Y93          FDCE                                         r  send_urt_t/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  send_urt_t/clk_num_reg[1]/Q
                         net (fo=2, routed)           0.972     6.575    send_urt_t/clk_num_reg_n_0_[1]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.699 f  send_urt_t/FSM_onehot_state[10]_i_8/O
                         net (fo=1, routed)           0.635     7.334    send_urt_t/FSM_onehot_state[10]_i_8_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  send_urt_t/FSM_onehot_state[10]_i_4/O
                         net (fo=22, routed)          1.087     8.545    send_urt_t/FSM_onehot_state[10]_i_4_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.153     8.698 r  send_urt_t/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.508     9.206    send_urt_t/FSM_onehot_state[10]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    send_urt_t/CLK
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.412    14.658    send_urt_t/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 send_urt_t/clk_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.857ns (21.113%)  route 3.202ns (78.887%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    send_urt_t/CLK
    SLICE_X0Y93          FDCE                                         r  send_urt_t/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  send_urt_t/clk_num_reg[1]/Q
                         net (fo=2, routed)           0.972     6.575    send_urt_t/clk_num_reg_n_0_[1]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.699 f  send_urt_t/FSM_onehot_state[10]_i_8/O
                         net (fo=1, routed)           0.635     7.334    send_urt_t/FSM_onehot_state[10]_i_8_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  send_urt_t/FSM_onehot_state[10]_i_4/O
                         net (fo=22, routed)          1.087     8.545    send_urt_t/FSM_onehot_state[10]_i_4_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.153     8.698 r  send_urt_t/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.508     9.206    send_urt_t/FSM_onehot_state[10]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    send_urt_t/CLK
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y92          FDCE (Setup_fdce_C_CE)      -0.412    14.658    send_urt_t/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 send_urt_t/clk_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.857ns (21.113%)  route 3.202ns (78.887%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    send_urt_t/CLK
    SLICE_X0Y93          FDCE                                         r  send_urt_t/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  send_urt_t/clk_num_reg[1]/Q
                         net (fo=2, routed)           0.972     6.575    send_urt_t/clk_num_reg_n_0_[1]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.699 f  send_urt_t/FSM_onehot_state[10]_i_8/O
                         net (fo=1, routed)           0.635     7.334    send_urt_t/FSM_onehot_state[10]_i_8_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  send_urt_t/FSM_onehot_state[10]_i_4/O
                         net (fo=22, routed)          1.087     8.545    send_urt_t/FSM_onehot_state[10]_i_4_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.153     8.698 r  send_urt_t/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.508     9.206    send_urt_t/FSM_onehot_state[10]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    send_urt_t/CLK
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y92          FDCE (Setup_fdce_C_CE)      -0.412    14.658    send_urt_t/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 send_urt_t/clk_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.857ns (21.113%)  route 3.202ns (78.887%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    send_urt_t/CLK
    SLICE_X0Y93          FDCE                                         r  send_urt_t/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  send_urt_t/clk_num_reg[1]/Q
                         net (fo=2, routed)           0.972     6.575    send_urt_t/clk_num_reg_n_0_[1]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.699 f  send_urt_t/FSM_onehot_state[10]_i_8/O
                         net (fo=1, routed)           0.635     7.334    send_urt_t/FSM_onehot_state[10]_i_8_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  send_urt_t/FSM_onehot_state[10]_i_4/O
                         net (fo=22, routed)          1.087     8.545    send_urt_t/FSM_onehot_state[10]_i_4_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.153     8.698 r  send_urt_t/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.508     9.206    send_urt_t/FSM_onehot_state[10]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    send_urt_t/CLK
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y92          FDCE (Setup_fdce_C_CE)      -0.412    14.658    send_urt_t/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 send_urt_t/clk_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.857ns (21.113%)  route 3.202ns (78.887%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.147    send_urt_t/CLK
    SLICE_X0Y93          FDCE                                         r  send_urt_t/clk_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  send_urt_t/clk_num_reg[1]/Q
                         net (fo=2, routed)           0.972     6.575    send_urt_t/clk_num_reg_n_0_[1]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.699 f  send_urt_t/FSM_onehot_state[10]_i_8/O
                         net (fo=1, routed)           0.635     7.334    send_urt_t/FSM_onehot_state[10]_i_8_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.458 f  send_urt_t/FSM_onehot_state[10]_i_4/O
                         net (fo=22, routed)          1.087     8.545    send_urt_t/FSM_onehot_state[10]_i_4_n_0
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.153     8.698 r  send_urt_t/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.508     9.206    send_urt_t/FSM_onehot_state[10]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506    14.847    send_urt_t/CLK
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y92          FDCE (Setup_fdce_C_CE)      -0.412    14.658    send_urt_t/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 send_urt_t/dataset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/senddata_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    send_urt_t/CLK
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  send_urt_t/dataset_reg[0]/Q
                         net (fo=1, routed)           0.086     1.701    send_urt_t/dataset_reg_n_0_[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  send_urt_t/senddata_i_2/O
                         net (fo=1, routed)           0.000     1.746    send_urt_t/senddata_i_2_n_0
    SLICE_X5Y93          FDPE                                         r  send_urt_t/senddata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    send_urt_t/CLK
    SLICE_X5Y93          FDPE                                         r  send_urt_t/senddata_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y93          FDPE (Hold_fdpe_C_D)         0.091     1.578    send_urt_t/senddata_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 resv_urt_t/rxdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/dataset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    resv_urt_t/CLK
    SLICE_X3Y94          FDCE                                         r  resv_urt_t/rxdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  resv_urt_t/rxdata_reg[1]/Q
                         net (fo=2, routed)           0.121     1.738    send_urt_t/D[1]
    SLICE_X3Y93          FDRE                                         r  send_urt_t/dataset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     1.991    send_urt_t/CLK
    SLICE_X3Y93          FDRE                                         r  send_urt_t/dataset_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.070     1.562    send_urt_t/dataset_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 resv_urt_t/rxdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/dataset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    resv_urt_t/CLK
    SLICE_X4Y94          FDCE                                         r  resv_urt_t/rxdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  resv_urt_t/rxdata_reg[4]/Q
                         net (fo=2, routed)           0.129     1.744    send_urt_t/D[4]
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    send_urt_t/CLK
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.072     1.562    send_urt_t/dataset_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 resv_urt_t/rxdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/dataset_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    resv_urt_t/CLK
    SLICE_X6Y93          FDCE                                         r  resv_urt_t/rxdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  resv_urt_t/rxdata_reg[7]/Q
                         net (fo=2, routed)           0.111     1.749    send_urt_t/D[7]
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    send_urt_t/CLK
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.076     1.566    send_urt_t/dataset_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 send_urt_t/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.473    send_urt_t/CLK
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  send_urt_t/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.128     1.742    send_urt_t/FSM_onehot_state_reg_n_0_[4]
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.860     1.988    send_urt_t/CLK
    SLICE_X5Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.070     1.556    send_urt_t/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 send_urt_t/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.613%)  route 0.131ns (44.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.475    send_urt_t/CLK
    SLICE_X2Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  send_urt_t/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.131     1.770    send_urt_t/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.860     1.988    send_urt_t/CLK
    SLICE_X4Y92          FDCE                                         r  send_urt_t/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.070     1.580    send_urt_t/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 resv_urt_t/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    resv_urt_t/CLK
    SLICE_X4Y95          FDCE                                         r  resv_urt_t/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  resv_urt_t/finish_reg/Q
                         net (fo=4, routed)           0.109     1.724    resv_urt_t/recvfinish
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  resv_urt_t/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     1.769    resv_urt_t_n_2
    SLICE_X5Y95          FDCE                                         r  FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_sequential_state_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y95          FDCE (Hold_fdce_C_D)         0.091     1.578    FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resv_urt_t/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resv_urt_t/rxdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.747%)  route 0.148ns (44.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    resv_urt_t/CLK
    SLICE_X5Y94          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  resv_urt_t/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.148     1.763    resv_urt_t/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  resv_urt_t/rxdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.808    resv_urt_t/rxdata[7]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  resv_urt_t/rxdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    resv_urt_t/CLK
    SLICE_X6Y93          FDCE                                         r  resv_urt_t/rxdata_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     1.611    resv_urt_t/rxdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 resv_urt_t/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resv_urt_t/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.014%)  route 0.172ns (54.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    resv_urt_t/CLK
    SLICE_X1Y93          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  resv_urt_t/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.172     1.789    resv_urt_t/FSM_onehot_state_reg_n_0_[7]
    SLICE_X5Y94          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    resv_urt_t/CLK
    SLICE_X5Y94          FDCE                                         r  resv_urt_t/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.070     1.581    resv_urt_t/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 resv_urt_t/rxdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_urt_t/dataset_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.142%)  route 0.158ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    resv_urt_t/CLK
    SLICE_X4Y94          FDCE                                         r  resv_urt_t/rxdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  resv_urt_t/rxdata_reg[6]/Q
                         net (fo=2, routed)           0.158     1.773    send_urt_t/D[6]
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.989    send_urt_t/CLK
    SLICE_X4Y93          FDRE                                         r  send_urt_t/dataset_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.071     1.561    send_urt_t/dataset_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95    FSM_sequential_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97    clk_num_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97    clk_num_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97    clk_num_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97    clk_num_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98    clk_num_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98    clk_num_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98    clk_num_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94    clk_num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    send_urt_t/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    send_urt_t/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    send_urt_t/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    send_urt_t/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    send_urt_t/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    send_urt_t/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    send_urt_t/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95    FSM_sequential_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94    clk_num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94    clk_num_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97    clk_num_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97    clk_num_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97    clk_num_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97    clk_num_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    clk_num_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    clk_num_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    clk_num_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    clk_num_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93    resv_urt_t/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    resv_urt_t/clk_num_reg[13]/C



