m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/diego/Documents/EISE3/VHDL/Projet/Multicycle/src
Ealu
Z1 w1553349929
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src
Z6 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/alu.vhd
Z7 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/alu.vhd
l0
L5
V7`fPGlFUGicG7dX[_j`_g0
!s100 dH8KaL582_FfTkzAJ:>e^3
Z8 OP;C;10.4a;61
32
Z9 !s110 1553368072
!i10b 1
Z10 !s108 1553368072.000000
Z11 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/alu.vhd|
Z12 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/alu.vhd|
!i113 1
Z13 o-work work -O0
Z14 tExplicit 1
Aarch_alu
R2
R3
R4
DEx4 work 3 alu 0 22 7`fPGlFUGicG7dX[_j`_g0
l16
L14
VOY1QO2MMOS:6[zlaDGeaa2
!s100 D9PWfkKLAX]Eo;>V91^110
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ebanc_registr
R1
R2
R3
R4
R5
Z15 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/banc_registr.vhd
Z16 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/banc_registr.vhd
l0
L5
V;><WTDUz7n_R8BcT_a]Q;1
!s100 oXMU@ULVlO^2hnj8XE?e53
R8
32
R9
!i10b 1
R10
Z17 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/banc_registr.vhd|
Z18 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/banc_registr.vhd|
!i113 1
R13
R14
Aarchi_reg
R2
R3
R4
DEx4 work 12 banc_registr 0 22 ;><WTDUz7n_R8BcT_a]Q;1
l32
L15
VQY9`4hggUK438^:L_QbUU2
!s100 :28;kDk=LCH8IKooD<McV3
R8
32
R9
!i10b 1
R10
R17
R18
!i113 1
R13
R14
Eext_signe
R1
R2
R3
R4
R5
Z19 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/ext_signe.vhd
Z20 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/ext_signe.vhd
l0
L5
VE]]<5gddBlcMKhbC=mKDm2
!s100 nlSzTfhEA]Z;m8QKU:M9V2
R8
32
R9
!i10b 1
R10
Z21 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/ext_signe.vhd|
Z22 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/ext_signe.vhd|
!i113 1
R13
R14
Aextender
R2
R3
R4
DEx4 work 9 ext_signe 0 22 E]]<5gddBlcMKhbC=mKDm2
l17
L15
V_MA]F_ZRAekglSmRC6jK41
!s100 4E1J<]<n<a6CNZ3fZ^0`H2
R8
32
R9
!i10b 1
R10
R21
R22
!i113 1
R13
R14
Emultip2v1
R1
R2
R3
R4
R5
Z23 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip2v1.vhd
Z24 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip2v1.vhd
l0
L5
VVj_T9>I2]j[I9]ZQCEo^z1
!s100 mDGF<ocRID1z<;P[GDGn;2
R8
32
R9
!i10b 1
R10
Z25 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip2v1.vhd|
Z26 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip2v1.vhd|
!i113 1
R13
R14
Amult
R2
R3
R4
DEx4 work 9 multip2v1 0 22 Vj_T9>I2]j[I9]ZQCEo^z1
l18
L16
V7l[PQWTQ^;]WTAHoLEW5n2
!s100 6nF;`Wk841zi58gh9SfHc1
R8
32
R9
!i10b 1
R10
R25
R26
!i113 1
R13
R14
Emultip4v1
Z27 w1553367974
R2
R3
R4
R5
Z28 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip4v1.vhd
Z29 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip4v1.vhd
l0
L5
V9Y9WRk1]2dT?JC[OD;YMT0
!s100 [a>Zco`8TH_mo[l:P>L[a3
R8
32
Z30 !s110 1553368073
!i10b 1
Z31 !s108 1553368073.000000
Z32 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip4v1.vhd|
Z33 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/multip4v1.vhd|
!i113 1
R13
R14
Amult
R2
R3
R4
DEx4 work 9 multip4v1 0 22 9Y9WRk1]2dT?JC[OD;YMT0
l18
L16
V?6SdKA9;4obgO<e17?@@M0
!s100 eMV<]HRf3h;hB`ViPcB2X3
R8
32
R30
!i10b 1
R31
R32
R33
!i113 1
R13
R14
Epc
R1
R2
R3
R4
R5
Z34 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/pc.vhd
Z35 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/pc.vhd
l0
L5
V5lO]DdX3`Oh0:2AHkPhM62
!s100 NDCBbLZKNg9;BOHH4f]Y12
R8
32
Z36 !s110 1553367759
!i10b 1
Z37 !s108 1553367759.000000
Z38 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/pc.vhd|
Z39 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/pc.vhd|
!i113 1
R13
R14
Aarch_pc
R2
R3
R4
DEx4 work 2 pc 0 22 5lO]DdX3`Oh0:2AHkPhM62
l17
L14
VcD?dK2^e4HJ6lCAPGOR[a3
!s100 bUn;7aQI51V?10V01fABg2
R8
32
R36
!i10b 1
R37
R38
R39
!i113 1
R13
R14
Epsr
R1
R2
R3
R4
R5
Z40 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/psr.vhd
Z41 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/psr.vhd
l0
L5
Vh[:RTeO1>ccR5136>3PfG3
!s100 ljA9zPzgeE>aaPQ0`jFGP2
R8
32
R36
!i10b 1
R37
Z42 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/psr.vhd|
Z43 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/psr.vhd|
!i113 1
R13
R14
Aarch_reg32
R2
R3
R4
DEx4 work 3 psr 0 22 h[:RTeO1>ccR5136>3PfG3
l16
L14
VRXJ5;iA`9BolfGG:F17jC1
!s100 Xz[ib5[4V95nWnPgJ0SML2
R8
32
R36
!i10b 1
R37
R42
R43
!i113 1
R13
R14
Ereg_pc
R1
R2
R3
R4
R5
Z44 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/reg_pc.vhd
Z45 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/reg_pc.vhd
l0
L5
Vz?i>V9nizGl9ok??J]kFh0
!s100 GZW>RRXAMQ@U:?X5S;IaK1
R8
32
R36
!i10b 1
R37
Z46 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/reg_pc.vhd|
Z47 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/reg_pc.vhd|
!i113 1
R13
R14
Areg
R2
R3
R4
DEx4 work 6 reg_pc 0 22 z?i>V9nizGl9ok??J]kFh0
l16
L14
V=fKPd;43L5mic3;IZQ;GX3
!s100 M4Ik::n5I8?dX=T_[cUlK2
R8
32
R36
!i10b 1
R37
R46
R47
!i113 1
R13
R14
Eregistr
Z48 w1550235966
R2
R3
R4
R0
Z49 8C:/Users/diego/Documents/EISE3/VHDL/Projet/Multicycle/src/banc_registr.vhd
Z50 FC:/Users/diego/Documents/EISE3/VHDL/Projet/Multicycle/src/banc_registr.vhd
l0
L5
VE62DRH6aXe]IJ7e?lgzlP0
!s100 oA8nbUD2bHWYWH<^iFi0;2
R8
32
Z51 !s110 1551872554
!i10b 1
Z52 !s108 1551872554.000000
Z53 !s90 -reportprogress|300|-work|work|C:/Users/diego/Documents/EISE3/VHDL/Projet/Multicycle/src/banc_registr.vhd|
Z54 !s107 C:/Users/diego/Documents/EISE3/VHDL/Projet/Multicycle/src/banc_registr.vhd|
!i113 1
R13
R14
Aarchi_reg
R2
R3
R4
DEx4 work 7 registr 0 22 E62DRH6aXe]IJ7e?lgzlP0
l32
L15
Va>:NL3Ejb>JUTCPM27O=d0
!s100 8F>n:kzSHWNEilz4R@DDk0
R8
32
R51
!i10b 1
R52
R53
R54
!i113 1
R13
R14
Eregistre32
R1
R2
R3
R4
R5
Z55 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32.vhd
Z56 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32.vhd
l0
L5
VCCRV97c`;Ubeh[D]Id0>11
!s100 LciAXN9]0NZ1H<hO9EDHG0
R8
32
R30
!i10b 1
R31
Z57 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32.vhd|
Z58 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32.vhd|
!i113 1
R13
R14
Areg
R2
R3
R4
DEx4 work 10 registre32 0 22 CCRV97c`;Ubeh[D]Id0>11
l17
L13
Vnm4iAH=?Z83W>15Y^<35Z3
!s100 fPSo<fjMO0icT;@_YOUod3
R8
32
R30
!i10b 1
R31
R57
R58
!i113 1
R13
R14
Eregistre32ld
R1
R2
R3
R4
R5
Z59 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32Ld.vhd
Z60 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32Ld.vhd
l0
L5
VPg4VmM1XHUJfY7lo:RSlh2
!s100 ELYUl]3<o<6mc<UD`V?H63
R8
32
R30
!i10b 1
R31
Z61 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32Ld.vhd|
Z62 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/registre32Ld.vhd|
!i113 1
R13
R14
Areg
R2
R3
R4
DEx4 work 12 registre32ld 0 22 Pg4VmM1XHUJfY7lo:RSlh2
l18
L14
V0UJ^dZ]Ueggf^P3IZQzWX0
!s100 9>Cdg7IRWGDU8F=5Ge46e1
R8
32
R30
!i10b 1
R31
R61
R62
!i113 1
R13
R14
Evic
R1
R2
R3
R4
R5
Z63 8C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/vic.vhd
Z64 FC:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/vic.vhd
l0
L5
Vk1ehc5:H2aVRm?Dn0]WSo3
!s100 kznN^HT33[0B08X_0I45Q1
R8
32
R30
!i10b 1
R31
Z65 !s90 -reportprogress|300|-work|work|C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/vic.vhd|
Z66 !s107 C:/users/panepo/Mis Documentos/EISE3/ProjetVHDL/GitHubMulti/src/vic.vhd|
!i113 1
R13
R14
Acontrintvect
R2
R3
R4
Z67 DEx4 work 3 vic 0 22 k1ehc5:H2aVRm?Dn0]WSo3
l18
L15
Z68 VGKFL43e?NXHd`JjHIZ;DR2
Z69 !s100 I5S?Ez^[K[=_N1CJQSI?F2
R8
32
R30
!i10b 1
R31
R65
R66
!i113 1
R13
R14
