###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:27:03 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                 17.621
= Slack Time                    2.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.446 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |    2.478 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |    2.507 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |    2.790 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |    2.918 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |    3.075 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.507 | 0.666 |   1.295 |    3.741 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.184 | 0.188 |   1.483 |    3.929 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.113 | 0.307 |   1.790 |    4.236 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.215 |   2.005 |    4.451 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.169 | 0.320 |   2.325 |    4.771 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.114 | 0.248 |   2.573 |    5.019 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.481 |   3.054 |    5.500 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.273 | 0.321 |   3.375 |    5.821 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.289 |   3.664 |    6.110 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.133 |    6.579 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.446 |    6.892 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.234 | 0.300 |   4.746 |    7.192 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.146 | 0.270 |   5.016 |    7.462 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.472 |   5.488 |    7.934 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.828 |    8.274 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   6.142 |    8.588 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.254 | 0.313 |   6.455 |    8.901 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.263 |   6.718 |    9.165 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.186 |    9.632 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   7.524 |    9.970 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |   7.860 |   10.306 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.119 | 0.320 |   8.180 |   10.626 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.304 | 0.431 |   8.611 |   11.057 | 
     | U0_ALU/div_52/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.276 |   8.887 |   11.333 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.476 |   9.363 |   11.809 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |   9.713 |   12.159 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  10.059 |   12.506 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  10.405 |   12.851 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |  10.723 |   13.170 | 
     | U0_ALU/div_52/U69                       | A v -> Y v   | AND2X1M    | 0.377 | 0.389 |  11.113 |   13.559 | 
     | U0_ALU/div_52/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.295 |  11.407 |   13.853 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.476 |  11.883 |   14.329 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  12.230 |   14.676 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.142 | 0.357 |  12.587 |   15.033 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.348 |  12.935 |   15.381 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  13.281 |   15.727 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.317 |  13.597 |   16.043 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X1M    | 0.476 | 0.447 |  14.044 |   16.490 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.102 | 0.290 |  14.334 |   16.780 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.464 |  14.798 |   17.245 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.145 | 0.362 |  15.160 |   17.606 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.346 |  15.506 |   17.952 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  15.853 |   18.299 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.139 | 0.353 |  16.205 |   18.651 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.139 | 0.354 |  16.559 |   19.005 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  16.911 |   19.357 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M  | 0.620 | 0.499 |  17.410 |   19.856 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M   | 0.210 | 0.211 |  17.621 |   20.067 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.210 | 0.000 |  17.621 |   20.067 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.446 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |   -2.414 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |   -2.385 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |   -2.102 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |   -1.792 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |   -1.787 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.259 | 0.005 |   0.659 |   -1.787 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                 14.607
= Slack Time                    5.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.461 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |    5.493 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |    5.522 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |    5.805 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |    5.932 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |    6.090 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.507 | 0.666 |   1.295 |    6.756 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.184 | 0.188 |   1.483 |    6.944 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.113 | 0.307 |   1.790 |    7.251 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.215 |   2.005 |    7.466 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.169 | 0.320 |   2.325 |    7.786 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.114 | 0.248 |   2.573 |    8.034 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.481 |   3.054 |    8.515 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.273 | 0.321 |   3.375 |    8.836 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.289 |   3.664 |    9.125 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.133 |    9.594 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.446 |    9.907 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.234 | 0.300 |   4.746 |   10.207 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.146 | 0.270 |   5.016 |   10.477 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.472 |   5.488 |   10.949 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.828 |   11.289 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   6.142 |   11.603 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.254 | 0.313 |   6.455 |   11.916 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.263 |   6.718 |   12.179 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.186 |   12.647 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   7.524 |   12.984 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |   7.860 |   13.321 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.119 | 0.320 |   8.180 |   13.641 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.304 | 0.431 |   8.611 |   14.072 | 
     | U0_ALU/div_52/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.276 |   8.887 |   14.348 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.476 |   9.363 |   14.823 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |   9.713 |   15.174 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  10.059 |   15.520 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  10.405 |   15.865 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |  10.723 |   16.184 | 
     | U0_ALU/div_52/U69                       | A v -> Y v   | AND2X1M    | 0.377 | 0.389 |  11.113 |   16.573 | 
     | U0_ALU/div_52/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.295 |  11.407 |   16.868 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.476 |  11.883 |   17.344 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  12.230 |   17.691 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.142 | 0.357 |  12.587 |   18.048 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.348 |  12.935 |   18.396 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  13.281 |   18.742 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.317 |  13.597 |   19.058 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X1M    | 0.476 | 0.447 |  14.044 |   19.505 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M  | 0.498 | 0.366 |  14.410 |   19.871 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M   | 0.208 | 0.196 |  14.607 |   20.067 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.208 | 0.000 |  14.607 |   20.068 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.461 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |   -5.429 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |   -5.400 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |   -5.117 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |   -4.806 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |   -4.802 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.259 | 0.005 |   0.659 |   -4.802 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                 11.852
= Slack Time                    8.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.215 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |    8.247 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |    8.276 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |    8.559 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |    8.686 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |    8.844 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.507 | 0.666 |   1.295 |    9.510 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.184 | 0.188 |   1.483 |    9.698 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.113 | 0.307 |   1.790 |   10.005 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.215 |   2.005 |   10.220 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.169 | 0.320 |   2.325 |   10.540 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.114 | 0.248 |   2.573 |   10.788 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.481 |   3.054 |   11.269 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.273 | 0.321 |   3.375 |   11.590 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.289 |   3.664 |   11.879 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.133 |   12.348 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.446 |   12.661 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.234 | 0.300 |   4.746 |   12.961 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.146 | 0.270 |   5.016 |   13.231 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.472 |   5.488 |   13.703 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.828 |   14.043 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   6.142 |   14.357 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.254 | 0.313 |   6.455 |   14.670 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.263 |   6.718 |   14.933 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.186 |   15.401 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   7.524 |   15.739 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |   7.860 |   16.075 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.119 | 0.320 |   8.180 |   16.395 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.304 | 0.431 |   8.611 |   16.826 | 
     | U0_ALU/div_52/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.276 |   8.887 |   17.102 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.476 |   9.363 |   17.578 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |   9.713 |   17.928 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  10.059 |   18.274 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  10.405 |   18.619 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.319 |  10.723 |   18.938 | 
     | U0_ALU/div_52/U69                       | A v -> Y v   | AND2X1M    | 0.377 | 0.389 |  11.113 |   19.327 | 
     | U0_ALU/U64                              | C0 v -> Y ^  | AOI222X1M  | 0.605 | 0.539 |  11.651 |   19.866 | 
     | U0_ALU/U61                              | A1 ^ -> Y v  | AOI31X2M   | 0.212 | 0.200 |  11.852 |   20.066 | 
     | U0_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.212 | 0.000 |  11.852 |   20.067 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.215 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |   -8.183 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |   -8.154 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |   -7.871 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |   -7.560 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |   -7.556 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |   -7.556 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.071
- Arrival Time                  9.311
= Slack Time                   10.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.760 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   10.792 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   10.821 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   11.104 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   11.231 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   11.389 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.507 | 0.666 |   1.295 |   12.055 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.184 | 0.188 |   1.483 |   12.242 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.113 | 0.307 |   1.790 |   12.550 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.215 |   2.005 |   12.765 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.169 | 0.320 |   2.325 |   13.085 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.114 | 0.248 |   2.573 |   13.332 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.481 |   3.054 |   13.814 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.273 | 0.321 |   3.375 |   14.135 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.289 |   3.664 |   14.424 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.133 |   14.893 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.446 |   15.206 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.234 | 0.300 |   4.746 |   15.506 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.146 | 0.270 |   5.016 |   15.776 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.472 |   5.488 |   16.248 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.828 |   16.588 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   6.142 |   16.902 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.254 | 0.313 |   6.455 |   17.215 | 
     | U0_ALU/div_52/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.263 |   6.718 |   17.478 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   7.186 |   17.946 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   7.524 |   18.283 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |   7.860 |   18.619 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.119 | 0.320 |   8.180 |   18.939 | 
     | U0_ALU/div_52/U68                       | C v -> Y v   | AND3X1M    | 0.304 | 0.431 |   8.611 |   19.370 | 
     | U0_ALU/U68                              | C0 v -> Y ^  | AOI222X1M  | 0.576 | 0.508 |   9.119 |   19.879 | 
     | U0_ALU/U65                              | A1 ^ -> Y v  | AOI31X2M   | 0.191 | 0.192 |   9.311 |   20.070 | 
     | U0_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.191 | 0.000 |   9.311 |   20.071 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.760 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -10.727 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -10.699 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -10.416 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -10.105 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -10.101 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |  -10.101 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.657
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.091
- Arrival Time                  7.813
= Slack Time                   12.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.278 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.311 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   12.339 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   12.622 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   12.750 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   12.907 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   13.634 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   13.881 | 
     | U0_ALU/mult_49/U114          | B v -> Y ^   | NOR2X1M    | 0.240 | 0.210 |   1.812 |   14.091 | 
     | U0_ALU/mult_49/U5            | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.171 |   1.983 |   14.262 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.535 |   14.814 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.560 |   3.095 |   15.373 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.656 |   15.935 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.221 |   16.499 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.777 |   17.056 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.165 | 0.602 |   5.380 |   17.658 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.322 |   5.702 |   17.980 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.781 |   18.059 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.171 |   18.450 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.275 |   6.447 |   18.725 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.141 | 0.410 |   6.857 |   19.135 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.368 | 0.272 |   7.129 |   19.407 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.119 | 0.142 |   7.271 |   19.549 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.064 | 0.182 |   7.453 |   19.731 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.118 | 0.170 |   7.623 |   19.902 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.190 |   7.813 |   20.091 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.813 |   20.091 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.278 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.246 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.217 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -11.934 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -11.624 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.657 |  -11.621 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.259 | 0.002 |   0.657 |  -11.621 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.657
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.093
- Arrival Time                  7.570
= Slack Time                   12.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.523 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.555 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   12.583 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   12.867 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   12.994 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   13.152 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   13.878 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   14.125 | 
     | U0_ALU/mult_49/U114          | B v -> Y ^   | NOR2X1M    | 0.240 | 0.210 |   1.812 |   14.335 | 
     | U0_ALU/mult_49/U5            | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.171 |   1.983 |   14.506 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.535 |   15.058 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.560 |   3.095 |   15.617 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.656 |   16.179 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.221 |   16.743 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.777 |   17.300 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.165 | 0.602 |   5.380 |   17.902 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.322 |   5.702 |   18.224 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.781 |   18.303 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.171 |   18.694 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.275 |   6.447 |   18.969 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.141 | 0.410 |   6.857 |   19.379 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.368 | 0.272 |   7.129 |   19.651 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.147 | 0.247 |   7.376 |   19.899 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.194 |   7.570 |   20.093 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.570 |   20.093 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.522 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.490 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.462 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -12.178 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -11.868 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.657 |  -11.865 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.259 | 0.003 |   0.657 |  -11.865 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.658
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.093
- Arrival Time                  7.199
= Slack Time                   12.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.894 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.927 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   12.955 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   13.238 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   13.366 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   13.523 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   14.250 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   14.497 | 
     | U0_ALU/mult_49/U114          | B v -> Y ^   | NOR2X1M    | 0.240 | 0.210 |   1.812 |   14.707 | 
     | U0_ALU/mult_49/U5            | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.171 |   1.983 |   14.878 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.535 |   15.430 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.560 |   3.095 |   15.989 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.656 |   16.551 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.221 |   17.115 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.777 |   17.672 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.165 | 0.602 |   5.380 |   18.274 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.322 |   5.702 |   18.596 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.781 |   18.675 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.171 |   19.066 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.275 |   6.447 |   19.341 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.141 | 0.410 |   6.857 |   19.751 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.117 | 0.156 |   7.013 |   19.908 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.185 |   7.199 |   20.093 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.199 |   20.093 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.894 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.862 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.834 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -12.550 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -12.240 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.658 |  -12.237 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.259 | 0.003 |   0.658 |  -12.237 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  7.154
= Slack Time                   12.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.915 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   12.947 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   12.976 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   13.259 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   13.386 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   13.544 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.507 | 0.666 |   1.295 |   14.210 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.184 | 0.188 |   1.483 |   14.398 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.113 | 0.307 |   1.790 |   14.705 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.215 |   2.005 |   14.920 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.169 | 0.320 |   2.325 |   15.240 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.114 | 0.248 |   2.573 |   15.488 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.481 |   3.054 |   15.969 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.273 | 0.321 |   3.375 |   16.290 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.289 |   3.664 |   16.579 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.133 |   17.048 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.446 |   17.361 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.234 | 0.300 |   4.746 |   17.661 | 
     | U0_ALU/div_52/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.146 | 0.270 |   5.016 |   17.931 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.472 |   5.488 |   18.403 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.828 |   18.743 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   6.142 |   19.057 | 
     | U0_ALU/div_52/U66                       | A v -> Y v   | AND2X1M    | 0.254 | 0.313 |   6.455 |   19.370 | 
     | U0_ALU/U72                              | C0 v -> Y ^  | AOI222X1M  | 0.565 | 0.492 |   6.947 |   19.862 | 
     | U0_ALU/U69                              | A1 ^ -> Y v  | AOI31X2M   | 0.203 | 0.206 |   7.153 |   20.068 | 
     | U0_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.203 | 0.000 |   7.154 |   20.068 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.915 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -12.882 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -12.854 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -12.571 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -12.260 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -12.256 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |  -12.256 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.658
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.093
- Arrival Time                  6.858
= Slack Time                   13.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.235 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   13.267 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.296 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   13.579 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   13.707 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   13.864 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   14.590 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   14.837 | 
     | U0_ALU/mult_49/U114          | B v -> Y ^   | NOR2X1M    | 0.240 | 0.210 |   1.812 |   15.047 | 
     | U0_ALU/mult_49/U5            | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.171 |   1.983 |   15.218 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.535 |   15.770 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.560 |   3.095 |   16.330 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.656 |   16.892 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.221 |   17.456 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.777 |   18.012 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.165 | 0.602 |   5.380 |   18.615 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.322 |   5.702 |   18.937 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.781 |   19.016 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.171 |   19.406 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.275 |   6.447 |   19.682 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.090 | 0.233 |   6.680 |   19.915 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.179 |   6.858 |   20.093 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.858 |   20.093 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.235 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -13.203 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -13.174 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -12.891 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -12.580 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.658 |  -12.577 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.658 |  -12.577 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.658
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.094
- Arrival Time                  6.509
= Slack Time                   13.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.585 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   13.617 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.645 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   13.929 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   14.056 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   14.214 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   14.940 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   15.187 | 
     | U0_ALU/mult_49/U114          | B v -> Y ^   | NOR2X1M    | 0.240 | 0.210 |   1.812 |   15.397 | 
     | U0_ALU/mult_49/U5            | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.171 |   1.983 |   15.568 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.535 |   16.120 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.560 |   3.095 |   16.679 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.656 |   17.241 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.221 |   17.805 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.777 |   18.362 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.165 | 0.602 |   5.379 |   18.964 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.322 |   5.702 |   19.286 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.781 |   19.365 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.171 |   19.756 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.113 | 0.154 |   6.326 |   19.910 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.183 |   6.509 |   20.094 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.509 |   20.094 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.584 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -13.552 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -13.524 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -13.240 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -12.930 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.658 |  -12.926 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.658 |  -12.926 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.095
- Arrival Time                  6.334
= Slack Time                   13.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.761 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   13.794 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   13.822 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   14.105 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   14.233 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   14.390 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   15.116 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   15.363 | 
     | U0_ALU/mult_49/U113          | B v -> Y ^   | NOR2X1M    | 0.245 | 0.213 |   1.816 |   15.577 | 
     | U0_ALU/mult_49/U4            | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.169 |   1.985 |   15.746 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.112 | 0.545 |   2.530 |   16.291 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.089 |   16.851 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.651 |   17.412 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.214 |   17.975 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.782 |   18.543 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.592 |   5.375 |   19.136 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.121 | 0.272 |   5.646 |   19.407 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.175 | 0.150 |   5.796 |   19.557 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.158 |   5.954 |   19.716 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.208 |   6.162 |   19.923 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.072 | 0.172 |   6.334 |   20.095 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.072 | 0.000 |   6.334 |   20.095 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.761 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -13.729 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -13.700 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -13.417 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -13.107 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -13.102 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |  -13.102 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  6.000
= Slack Time                   14.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.083 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.116 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.144 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   14.427 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   14.555 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.213 | 0.158 |   0.629 |   14.712 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   15.438 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v  | INVX2M     | 0.241 | 0.247 |   1.602 |   15.685 | 
     | U0_ALU/mult_49/U115          | B v -> Y ^  | NOR2X1M    | 0.249 | 0.215 |   1.817 |   15.900 | 
     | U0_ALU/mult_49/U6            | A ^ -> Y ^  | AND2X2M    | 0.082 | 0.172 |   1.989 |   16.072 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.543 |   16.626 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.567 |   3.110 |   17.193 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.673 |   17.757 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.559 |   4.232 |   18.316 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.793 |   18.876 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.160 | 0.597 |   5.390 |   19.474 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.078 | 0.084 |   5.475 |   19.558 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.571 |   19.654 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.071 | 0.075 |   5.646 |   19.729 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.031 | 0.038 |   5.684 |   19.767 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.293 | 0.200 |   5.884 |   19.967 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.130 | 0.116 |   6.000 |   20.083 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.130 | 0.000 |   6.000 |   20.083 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.083 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.051 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.022 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -13.739 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -13.429 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -13.425 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |  -13.425 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.658
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.092
- Arrival Time                  5.999
= Slack Time                   14.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.094 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.126 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.154 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   14.438 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   14.565 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   14.723 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.726 |   1.355 |   15.449 | 
     | U0_ALU/mult_49/U40           | A ^ -> Y v   | INVX2M     | 0.241 | 0.247 |   1.602 |   15.696 | 
     | U0_ALU/mult_49/U114          | B v -> Y ^   | NOR2X1M    | 0.240 | 0.210 |   1.812 |   15.906 | 
     | U0_ALU/mult_49/U5            | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.171 |   1.983 |   16.077 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.535 |   16.629 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.560 |   3.095 |   17.188 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.656 |   17.750 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   4.221 |   18.314 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.777 |   18.871 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.165 | 0.602 |   5.379 |   19.473 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.137 | 0.287 |   5.667 |   19.760 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.109 | 0.143 |   5.810 |   19.903 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.084 | 0.189 |   5.999 |   20.092 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.084 | 0.000 |   5.999 |   20.092 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.093 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.061 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.033 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -13.749 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -13.439 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.658 |  -13.435 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.658 |  -13.435 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.076
- Arrival Time                  5.913
= Slack Time                   14.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.164 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.196 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.225 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   14.508 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   14.635 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.213 | 0.158 |   0.629 |   14.793 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.632 | 0.728 |   1.357 |   15.521 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v  | INVX2M     | 0.234 | 0.238 |   1.595 |   15.759 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.278 | 0.230 |   1.824 |   15.988 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.177 |   2.001 |   16.165 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.559 |   2.561 |   16.725 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.566 |   3.127 |   17.290 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   3.687 |   17.851 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   4.252 |   18.416 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.817 |   18.981 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.148 | 0.581 |   5.398 |   19.562 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.057 | 0.162 |   5.561 |   19.724 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.268 | 0.210 |   5.771 |   19.935 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.162 | 0.142 |   5.913 |   20.076 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.162 | 0.000 |   5.913 |   20.076 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.164 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.131 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.103 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -13.820 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -13.509 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -13.505 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |  -13.505 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.074
- Arrival Time                  5.421
= Slack Time                   14.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.653 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.685 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.713 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   14.997 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.124 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.213 | 0.158 |   0.629 |   15.282 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.632 | 0.728 |   1.357 |   16.010 | 
     | U0_ALU/mult_49/U39           | A ^ -> Y v  | INVX2M     | 0.234 | 0.238 |   1.595 |   16.247 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.278 | 0.230 |   1.824 |   16.477 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.177 |   2.001 |   16.654 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.559 |   2.561 |   17.213 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.566 |   3.127 |   17.779 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   3.687 |   18.340 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   4.252 |   18.905 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.138 | 0.567 |   4.819 |   19.472 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.060 | 0.162 |   4.981 |   19.633 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.498 | 0.264 |   5.245 |   19.897 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.179 | 0.176 |   5.421 |   20.073 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.179 | 0.000 |   5.421 |   20.074 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.653 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.620 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.592 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -14.309 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -13.998 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -13.993 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.259 | 0.005 |   0.659 |  -13.993 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][5] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.072
- Arrival Time                  5.387
= Slack Time                   14.685
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.685 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.032 |   0.032 |   14.717 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.019 | 0.029 |   0.061 |   14.746 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.029 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.156 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M | 0.213 | 0.158 |   0.629 |   15.314 | 
     | U0_RegFile/\regArr_reg[1][5]            | CK ^ -> Q ^  | SDFFRQX2M  | 0.507 | 0.666 |   1.295 |   15.980 | 
     | U0_ALU/div_52/U32                       | A ^ -> Y v   | INVX2M     | 0.184 | 0.188 |   1.483 |   16.168 | 
     | U0_ALU/div_52/U67                       | C v -> Y v   | AND3X1M    | 0.113 | 0.307 |   1.790 |   16.475 | 
     | U0_ALU/div_52/U65                       | A v -> Y v   | AND2X1M    | 0.112 | 0.215 |   2.005 |   16.690 | 
     | U0_ALU/div_52/U62                       | B v -> Y v   | AND4X1M    | 0.169 | 0.320 |   2.325 |   17.010 | 
     | U0_ALU/div_52/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.114 | 0.248 |   2.573 |   17.258 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.117 | 0.481 |   3.054 |   17.739 | 
     | U0_ALU/div_52/U63                       | C ^ -> Y ^   | AND3X1M    | 0.273 | 0.321 |   3.375 |   18.060 | 
     | U0_ALU/div_52/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.289 |   3.664 |   18.349 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.469 |   4.133 |   18.818 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   4.446 |   19.131 | 
     | U0_ALU/div_52/U64                       | A v -> Y v   | AND2X1M    | 0.234 | 0.300 |   4.746 |   19.431 | 
     | U0_ALU/U76                              | C0 v -> Y ^  | AOI222X1M  | 0.515 | 0.461 |   5.207 |   19.892 | 
     | U0_ALU/U73                              | A1 ^ -> Y v  | AOI31X2M   | 0.188 | 0.180 |   5.386 |   20.071 | 
     | U0_ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.188 | 0.000 |   5.387 |   20.072 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.685 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.036 | 0.032 |   0.032 |  -14.653 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.019 | 0.029 |   0.061 |  -14.624 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.292 | 0.283 |   0.344 |  -14.341 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.259 | 0.311 |   0.655 |  -14.030 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.659 |  -14.026 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.259 | 0.004 |   0.659 |  -14.026 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.060
- Arrival Time                  4.934
= Slack Time                   15.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.127 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.159 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.187 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.471 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.598 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   15.753 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.330 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.632 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   16.839 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.070 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.187 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.481 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   17.995 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.224 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.866 | 0.539 |   3.637 |   18.764 | 
     | U0_RegFile/U274                   | S0 ^ -> Y v | MX4X1M     | 0.215 | 0.569 |   4.206 |   19.333 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.140 | 0.391 |   4.597 |   19.724 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.110 | 0.336 |   4.934 |   20.060 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.110 | 0.000 |   4.934 |   20.060 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.127 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.094 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.066 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.783 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.655 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.498 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   0.639 |  -14.487 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.382
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  4.926
= Slack Time                   15.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.133 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.165 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.194 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.477 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.604 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   15.759 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.336 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.639 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   16.845 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.076 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.194 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.487 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.002 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.231 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.866 | 0.539 |   3.637 |   18.770 | 
     | U0_RegFile/U293                   | S0 ^ -> Y v | MX4X1M     | 0.188 | 0.536 |   4.174 |   19.307 | 
     | U0_RegFile/U264                   | C v -> Y v  | MX4X1M     | 0.152 | 0.399 |   4.573 |   19.706 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.122 | 0.353 |   4.926 |   20.059 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.122 | 0.000 |   4.926 |   20.059 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.133 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.101 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.072 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.789 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.661 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.504 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -14.492 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.640
- Setup                         0.383
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  4.919
= Slack Time                   15.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.139 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.171 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.199 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.483 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.610 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   15.765 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.342 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.644 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   16.851 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.082 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.199 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.493 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.007 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.236 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   18.765 | 
     | U0_RegFile/U262                   | S0 ^ -> Y v | MX4X1M     | 0.185 | 0.537 |   4.163 |   19.302 | 
     | U0_RegFile/U260                   | B v -> Y v  | MX4X1M     | 0.153 | 0.395 |   4.559 |   19.697 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.128 | 0.360 |   4.918 |   20.057 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.128 | 0.000 |   4.919 |   20.057 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.138 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.106 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.078 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.794 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.667 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.627 |  -14.512 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.215 | 0.013 |   0.640 |  -14.499 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.920
= Slack Time                   15.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.142 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.174 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.202 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.486 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.613 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   15.768 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.345 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.647 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   16.854 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.085 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.202 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.496 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.010 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.239 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.866 | 0.539 |   3.637 |   18.779 | 
     | U0_RegFile/U278                   | S0 ^ -> Y v | MX4X1M     | 0.225 | 0.577 |   4.215 |   19.356 | 
     | U0_RegFile/U276                   | B v -> Y v  | MX4X1M     | 0.122 | 0.373 |   4.588 |   19.729 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.111 | 0.333 |   4.920 |   20.062 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.111 | 0.000 |   4.920 |   20.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.142 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.109 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.081 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.798 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.670 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.513 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -14.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  4.908
= Slack Time                   15.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.151 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.183 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.212 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.495 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.622 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   15.778 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.354 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.657 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   16.864 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.095 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.212 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.505 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.020 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.249 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.866 | 0.539 |   3.637 |   18.789 | 
     | U0_RegFile/U270                   | S0 ^ -> Y v | MX4X1M     | 0.197 | 0.553 |   4.191 |   19.342 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.134 | 0.378 |   4.569 |   19.720 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.114 | 0.340 |   4.908 |   20.059 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.114 | 0.000 |   4.908 |   20.059 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.151 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.119 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.090 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.807 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.680 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.522 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   0.639 |  -14.512 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.378
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.063
- Arrival Time                  4.895
= Slack Time                   15.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.167 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.200 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.228 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.511 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.639 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   15.794 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.370 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.673 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   16.880 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.111 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.228 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.522 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.036 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.265 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.866 | 0.539 |   3.637 |   18.805 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.207 | 0.559 |   4.196 |   19.363 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.124 | 0.370 |   4.566 |   19.733 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.107 | 0.330 |   4.895 |   20.063 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.895 |   20.063 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.167 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.135 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.106 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.823 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.696 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.538 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -14.526 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.378
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.063
- Arrival Time                  4.888
= Slack Time                   15.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.174 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.207 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.235 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.518 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.646 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   15.801 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.378 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.680 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   16.887 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.118 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.235 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.529 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.043 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.272 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   18.801 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M     | 0.196 | 0.549 |   4.175 |   19.350 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M     | 0.135 | 0.382 |   4.557 |   19.731 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.107 | 0.331 |   4.888 |   20.063 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.888 |   20.063 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.174 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.142 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.113 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.830 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.703 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.545 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -14.533 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.886
= Slack Time                   15.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.176 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.209 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.237 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   15.520 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   15.648 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   15.803 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.379 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   16.682 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   16.889 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.120 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.237 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   17.531 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.045 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.274 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   18.802 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.191 | 0.544 |   4.170 |   19.346 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.136 | 0.382 |   4.552 |   19.728 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.334 |   4.886 |   20.062 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.886 |   20.062 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.176 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.144 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.115 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -14.832 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -14.705 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -14.547 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -14.535 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.043
- Arrival Time                  4.366
= Slack Time                   15.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.677 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.710 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.738 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.021 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.149 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.304 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.880 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.183 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.390 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.621 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.738 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.032 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.546 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.775 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.303 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.512 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.860 | 
     | U0_RegFile/U215                   | B1 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.183 |   4.366 |   20.043 | 
     | U0_RegFile/\regArr_reg[10][4]     | D v         | SDFFRQX2M  | 0.184 | 0.000 |   4.366 |   20.043 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.677 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.645 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.616 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.333 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.206 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.048 | 
     | U0_RegFile/\regArr_reg[10][4] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   0.638 |  -15.040 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.040
- Arrival Time                  4.360
= Slack Time                   15.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.681 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.713 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.741 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.025 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.152 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.307 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.884 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.186 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.393 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.624 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.741 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.035 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.549 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.778 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.307 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.515 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.496 | 0.341 |   4.175 |   19.856 | 
     | U0_RegFile/U245                   | B1 ^ -> Y v | OAI2BB2X1M | 0.179 | 0.184 |   4.360 |   20.040 | 
     | U0_RegFile/\regArr_reg[14][2]     | D v         | SDFFRQX2M  | 0.179 | 0.000 |   4.360 |   20.040 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.681 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.648 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.620 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.337 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.209 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.051 | 
     | U0_RegFile/\regArr_reg[14][2] | CK ^       | SDFFRQX2M  | 0.214 | 0.004 |   0.634 |  -15.047 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.644
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.365
= Slack Time                   15.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.687 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.719 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.748 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.031 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.158 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.313 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.890 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.193 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.399 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.630 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.748 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.041 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.555 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.785 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.313 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.527 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.871 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.181 |   4.365 |   20.051 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.184 | 0.000 |   4.365 |   20.051 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.687 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.654 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.626 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.343 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.215 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.626 |  -15.060 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.221 | 0.018 |   0.644 |  -15.042 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.045
- Arrival Time                  4.355
= Slack Time                   15.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.690 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.722 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.751 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.034 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.162 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.317 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.893 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.196 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.403 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.634 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.751 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.045 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.559 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.788 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.316 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.524 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.873 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.173 |   4.355 |   20.045 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.355 |   20.045 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.690 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.658 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.629 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.346 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.219 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.061 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   0.636 |  -15.054 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.355
= Slack Time                   15.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.694 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.727 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.755 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.038 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.166 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.321 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.897 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.200 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.407 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.638 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.755 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.049 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.563 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.792 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.320 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.529 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.877 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.173 |   4.355 |   20.049 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.355 |   20.050 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.694 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.662 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.633 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.350 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.223 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.065 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   0.639 |  -15.055 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.350
= Slack Time                   15.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.697 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.729 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.758 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.041 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.168 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.324 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.900 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.203 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.410 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.641 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.758 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.051 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.566 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.795 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.531 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.880 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.167 |   4.350 |   20.047 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.350 |   20.047 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.697 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.665 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.636 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.353 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.226 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.068 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   0.638 |  -15.059 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.349
= Slack Time                   15.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.698 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.730 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.759 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.169 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.324 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.901 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.204 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.410 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.641 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.759 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.052 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.566 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.796 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.324 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.532 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.496 | 0.341 |   4.175 |   19.873 | 
     | U0_RegFile/U249                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.174 |   4.349 |   20.047 | 
     | U0_RegFile/\regArr_reg[14][6]     | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.349 |   20.047 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.698 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.665 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.637 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.354 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.226 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.069 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   0.638 |  -15.060 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  4.357
= Slack Time                   15.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.698 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.731 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.759 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.170 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   16.325 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.901 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.204 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.411 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.642 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.759 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.053 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.567 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.796 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.325 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.539 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.882 | 
     | U0_RegFile/U351                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.174 |   4.357 |   20.056 | 
     | U0_RegFile/\regArr_reg[6][7]      | D v         | SDFFRQX2M  | 0.169 | 0.000 |   4.357 |   20.056 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.698 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.666 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.637 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.354 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.227 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.627 |  -15.072 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M  | 0.222 | 0.019 |   0.646 |  -15.053 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.353
= Slack Time                   15.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.698 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.731 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.759 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.170 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.325 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.902 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.204 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.411 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.642 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.759 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.053 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.567 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.796 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.325 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.533 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.881 | 
     | U0_RegFile/U213                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.170 |   4.353 |   20.051 | 
     | U0_RegFile/\regArr_reg[10][2]     | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.353 |   20.051 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.698 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.666 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.637 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.354 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.227 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.069 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -15.057 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.048
- Arrival Time                  4.349
= Slack Time                   15.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.700 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.732 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.044 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.171 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.326 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.903 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.206 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.412 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.643 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.761 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.054 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.798 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.326 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.534 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.481 | 0.332 |   4.167 |   19.867 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.181 |   4.348 |   20.048 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.349 |   20.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.700 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.668 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.639 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.356 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.229 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.071 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -15.059 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.640
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  4.351
= Slack Time                   15.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.700 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.733 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.044 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.172 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   16.327 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.903 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.206 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.413 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.761 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.055 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.798 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.326 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.541 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.884 | 
     | U0_RegFile/U344                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.167 |   4.351 |   20.051 | 
     | U0_RegFile/\regArr_reg[6][0]      | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.351 |   20.052 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.700 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.668 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.639 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.356 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.229 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.071 | 
     | U0_RegFile/\regArr_reg[6][0] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   0.640 |  -15.060 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.045
- Arrival Time                  4.344
= Slack Time                   15.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.701 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.733 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.045 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.172 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   16.327 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.904 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.206 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.413 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.761 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.055 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.798 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.327 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.535 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.481 | 0.332 |   4.167 |   19.867 | 
     | U0_RegFile/U201                   | B1 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.177 |   4.344 |   20.044 | 
     | U0_RegFile/\regArr_reg[8][6]      | D v         | SDFFRQX2M  | 0.174 | 0.000 |   4.344 |   20.045 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.701 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.668 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.640 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.357 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.229 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.072 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   0.637 |  -15.064 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.346
= Slack Time                   15.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.701 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.733 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.762 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.045 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.172 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.327 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.904 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.207 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.413 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.762 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.055 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.799 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.327 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.535 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.883 | 
     | U0_RegFile/U218                   | B1 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.164 |   4.346 |   20.047 | 
     | U0_RegFile/\regArr_reg[10][7]     | D v         | SDFFRQX2M  | 0.158 | 0.000 |   4.346 |   20.047 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.701 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.668 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.640 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.357 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.229 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.072 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   0.636 |  -15.065 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.046
- Arrival Time                  4.344
= Slack Time                   15.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.702 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.734 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.763 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.046 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.174 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.905 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.208 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.415 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.646 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.763 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.057 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.571 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.800 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.328 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.537 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.496 | 0.341 |   4.175 |   19.877 | 
     | U0_RegFile/U246                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.168 |   4.344 |   20.046 | 
     | U0_RegFile/\regArr_reg[14][3]     | D v         | SDFFRQX2M  | 0.169 | 0.000 |   4.344 |   20.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.702 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.670 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.641 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.358 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.231 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.073 | 
     | U0_RegFile/\regArr_reg[14][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   0.637 |  -15.065 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  4.347
= Slack Time                   15.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.709 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.741 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.770 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.053 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.180 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.335 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.912 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.215 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.421 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.652 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.770 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.063 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.577 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.807 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.335 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.549 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.892 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.163 |   4.347 |   20.056 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.347 |   20.056 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.709 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.676 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.365 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.237 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.627 |  -15.082 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M  | 0.222 | 0.018 |   0.645 |  -15.064 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.034
- Arrival Time                  4.325
= Slack Time                   15.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.709 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.741 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.770 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.053 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.180 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.335 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.912 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.215 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.421 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.652 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.770 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.063 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.577 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.807 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.335 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.549 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.426 | 0.311 |   4.152 |   19.861 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.173 |   4.325 |   20.034 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.170 | 0.000 |   4.325 |   20.034 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.709 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.677 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.365 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.237 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.080 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.217 | 0.014 |   0.643 |  -15.066 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.053
- Arrival Time                  4.342
= Slack Time                   15.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.711 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.744 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.772 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.183 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.338 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.914 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.217 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.424 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.655 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.772 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.066 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.580 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.809 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.337 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.546 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.894 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.160 |   4.342 |   20.053 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.342 |   20.053 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.711 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.679 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.650 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.367 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.240 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.082 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   0.641 |  -15.070 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                  4.337
= Slack Time                   15.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.745 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.773 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.056 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.184 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.339 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.916 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.218 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.425 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.656 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.773 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.067 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.581 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.810 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.339 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.547 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.496 | 0.341 |   4.175 |   19.887 | 
     | U0_RegFile/U250                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.162 |   4.337 |   20.049 | 
     | U0_RegFile/\regArr_reg[14][7]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.337 |   20.049 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.712 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.680 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.651 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.368 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.241 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.083 | 
     | U0_RegFile/\regArr_reg[14][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   0.637 |  -15.075 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.333
= Slack Time                   15.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.713 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.746 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.774 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.057 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.185 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.340 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.916 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.219 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.426 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.657 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.774 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.068 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.811 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.339 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.548 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.496 | 0.341 |   4.175 |   19.888 | 
     | U0_RegFile/U243                   | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.158 |   4.333 |   20.047 | 
     | U0_RegFile/\regArr_reg[14][0]     | D v         | SDFFRQX2M  | 0.148 | 0.000 |   4.333 |   20.047 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.713 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.681 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.652 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.369 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.242 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.084 | 
     | U0_RegFile/\regArr_reg[14][0] | CK ^       | SDFFRQX2M  | 0.214 | 0.005 |   0.634 |  -15.080 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.640
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.337
= Slack Time                   15.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.714 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.746 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.775 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.058 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.185 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.340 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.917 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.220 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.426 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.657 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.775 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.068 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.812 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.340 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.548 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.481 | 0.332 |   4.167 |   19.881 | 
     | U0_RegFile/U195                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.170 |   4.337 |   20.050 | 
     | U0_RegFile/\regArr_reg[8][0]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.337 |   20.050 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.714 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.681 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.653 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.370 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.242 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.085 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   0.640 |  -15.074 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  4.341
= Slack Time                   15.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.715 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.748 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.776 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.059 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.187 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.626 |   16.342 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.918 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.221 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.428 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.659 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.776 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.070 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.813 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.341 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.556 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.459 | 0.330 |   4.170 |   19.886 | 
     | U0_RegFile/U335                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.170 |   4.340 |   20.056 | 
     | U0_RegFile/\regArr_reg[4][7]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.341 |   20.056 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.715 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.683 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.654 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.371 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.244 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.627 |  -15.089 | 
     | U0_RegFile/\regArr_reg[4][7] | CK ^       | SDFFRQX2M  | 0.222 | 0.019 |   0.646 |  -15.070 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  4.337
= Slack Time                   15.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.715 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.748 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.776 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.059 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.187 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.342 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.918 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.221 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.428 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.659 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.776 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.070 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.813 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.342 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.556 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.899 | 
     | U0_RegFile/U345                   | B1 ^ -> Y v | OAI2BB2X1M | 0.146 | 0.153 |   4.337 |   20.052 | 
     | U0_RegFile/\regArr_reg[6][1]      | D v         | SDFFRQX2M  | 0.146 | 0.000 |   4.337 |   20.052 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.715 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.683 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.655 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.371 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.244 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.086 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   0.639 |  -15.076 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.334
= Slack Time                   15.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.716 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.748 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.777 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.060 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.187 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.342 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.919 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.222 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.713 |   17.428 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.659 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.777 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.070 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.814 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.342 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.550 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.496 | 0.341 |   4.175 |   19.891 | 
     | U0_RegFile/U248                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.159 |   4.334 |   20.050 | 
     | U0_RegFile/\regArr_reg[14][5]     | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.334 |   20.050 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.716 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.683 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.655 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.372 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.244 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.087 | 
     | U0_RegFile/\regArr_reg[14][5] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   0.638 |  -15.077 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.050
- Arrival Time                  4.334
= Slack Time                   15.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.716 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.748 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.777 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.060 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.187 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.342 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.919 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.222 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.428 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.659 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.777 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.070 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.584 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.814 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.342 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.231 | 0.208 |   3.834 |   19.550 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.509 | 0.348 |   4.183 |   19.898 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.152 |   4.334 |   20.050 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.149 | 0.000 |   4.334 |   20.050 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.716 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.684 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.655 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.372 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.244 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.087 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   0.638 |  -15.078 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                  4.333
= Slack Time                   15.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.716 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.749 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.777 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.060 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.188 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.343 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.919 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.222 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.429 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.943 |   17.660 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.777 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.071 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.585 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.814 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.343 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.557 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.900 | 
     | U0_RegFile/U347                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.149 |   4.333 |   20.049 | 
     | U0_RegFile/\regArr_reg[6][3]      | D v         | SDFFRQX4M  | 0.151 | 0.000 |   4.333 |   20.049 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.716 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.684 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.656 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.372 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.245 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   0.629 |  -15.087 | 
     | U0_RegFile/\regArr_reg[6][3] | CK ^       | SDFFRQX4M  | 0.214 | 0.009 |   0.638 |  -15.078 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.060
- Arrival Time                  4.341
= Slack Time                   15.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   15.719 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.032 |   0.032 |   15.751 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.019 | 0.029 |   0.061 |   15.780 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.292 | 0.283 |   0.344 |   16.063 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.127 |   0.471 |   16.190 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^  | CLKINVX40M | 0.211 | 0.155 |   0.627 |   16.345 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.185 | 0.577 |   1.203 |   16.922 | 
     | U0_SYS_CTRL/U63                   | B v -> Y ^  | NOR2X2M    | 0.423 | 0.303 |   1.506 |   17.225 | 
     | U0_SYS_CTRL/U64                   | C ^ -> Y v  | NAND3X2M   | 0.219 | 0.207 |   1.712 |   17.431 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.297 | 0.231 |   1.944 |   17.662 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.113 | 0.117 |   2.061 |   17.779 | 
     | U0_SYS_CTRL/U68                   | B1 v -> Y ^ | OAI221X1M  | 0.431 | 0.294 |   2.354 |   18.073 | 
     | U5                                | A ^ -> Y ^  | BUFX2M     | 0.702 | 0.514 |   2.869 |   18.587 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.232 | 0.229 |   3.098 |   18.817 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.843 | 0.528 |   3.626 |   19.345 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.234 | 0.214 |   3.841 |   19.559 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.483 | 0.343 |   4.184 |   19.902 | 
     | U0_RegFile/U350                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.157 |   4.341 |   20.060 | 
     | U0_RegFile/\regArr_reg[6][6]      | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.341 |   20.060 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.719 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -15.686 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -15.658 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -15.375 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -15.247 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.627 |  -15.092 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^       | SDFFRQX2M  | 0.222 | 0.019 |   0.646 |  -15.073 | 
     +---------------------------------------------------------------------------------------------+ 

