Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_clock_in.ip --block-symbol-file --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_clock_in --family="Arria 10" --part=10AX115N2F40E2LG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_clock_in.ip --synthesis=VERILOG --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_clock_in --family="Arria 10" --part=10AX115N2F40E2LG
Info: bram_clock_in: "Transforming system: bram_clock_in"
Info: bram_clock_in: "Naming system components in system: bram_clock_in"
Info: bram_clock_in: "Processing generation queue"
Info: bram_clock_in: "Generating: bram_clock_in"
Info: bram_clock_in: Done "bram_clock_in" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
