plane	,	V_3
DC_COM_HSPI_CS_DC	,	V_276
parent	,	V_372
tegra_dc_destroy	,	F_58
tegra_crtc_mode_set	,	F_74
of_match_node	,	F_126
drm_vblank_put	,	F_53
"failed to unregister host1x client: %d\n"	,	L_21
stride	,	V_74
WIN_B_UF_INT	,	V_224
DC_DISP_H_PULSE0_POSITION_A	,	V_285
DC_DISP_CURSOR_START_ADDR_NS	,	V_332
tegra_dc_enable_vblank	,	F_42
DC_DISP_ACTIVE	,	V_203
dev	,	V_158
DC_DISP_DISP_MISC_CONTROL	,	V_345
DC_WIN_BUFFER_ADDR_MODE_LINEAR	,	V_83
DC_COM_CRC_CHECKSUM	,	V_266
dfixed_div	,	F_11
ARRAY_SIZE	,	F_40
dfixed_frac	,	F_14
debugfs_files	,	V_369
planar	,	V_22
DC_DISP_DISP_SIGNAL_OPTIONS1	,	V_283
CURSOR_ALPHA	,	V_172
DC_DISP_DISP_SIGNAL_OPTIONS0	,	V_282
host1x_client_register	,	F_138
DC_DISP_LCD_SPI_OPTIONS	,	V_324
"dc"	,	L_16
page_flip_flags	,	V_183
DC_DISP_CURSOR_FOREGROUND	,	V_330
reset_control_deassert	,	F_78
WIN_COLOR_DEPTH_YUV422R	,	V_27
of_node	,	V_378
DC_WIN_BUFFER_ADDR_MODE_TILE_UV	,	V_80
drm_plane	,	V_2
WIN_COLOR_DEPTH_YUV422P	,	V_25
DRM_FORMAT_UYVY	,	V_14
tegra_fb_get_plane	,	F_30
hdisplay	,	V_201
bottom_up	,	V_76
tegra_dc_rgb_exit	,	F_120
usleep_range	,	F_79
DC_DISP_CURSOR_POSITION	,	V_174
DC_WIN_BUFFER_CONTROL	,	V_353
bo	,	V_122
of_property_read_u32	,	F_122
DC_DISP_DI_CONTROL	,	V_313
WIN_COLOR_DEPTH_R8G8B8A8	,	V_9
DC_DISP_V_PULSE3_CONTROL	,	V_309
EBUSY	,	V_184
DC_DISP_COLOR_KEY1_UPPER	,	V_329
drm_crtc	,	V_106
tegra_dc_rgb_init	,	F_114
DC_WIN_WIN_OPTIONS	,	V_97
DC_CMD_STATE_CONTROL	,	V_104
drm_vblank_get	,	F_56
SYNCPT_VBLANK1	,	V_219
COLOR_EXPAND	,	V_95
SYNCPT_VBLANK0	,	V_220
DC_DISP_V_PULSE0_CONTROL	,	V_299
h	,	V_61
compute_initial_dda	,	F_13
i	,	V_119
irq	,	V_234
h_offset	,	V_44
ENOENT	,	V_159
WIN_COLOR_DEPTH_B5G6R5	,	V_13
DC_WIN_BLEND_2WIN_Y	,	V_101
p	,	V_118
DC_WIN_BLEND_2WIN_X	,	V_100
s	,	V_241
vsync_end	,	V_192
v	,	V_32
w	,	V_62
supports_cursor	,	V_151
DC_COM_GPIO_CTRL	,	V_279
x	,	V_59
WIN_COLOR_DEPTH_YUV420P	,	V_24
y	,	V_58
CURSOR_THRESHOLD	,	F_80
tegra_crtc_mode_fixup	,	F_64
tegra_plane	,	V_1
platform_device	,	V_379
dc	,	V_40
DRM_DEBUG_KMS	,	F_71
drm_crtc_cleanup	,	F_59
dc_client_ops	,	V_389
DC_COM_SPI_START_BYTE	,	V_273
DC_DISP_SPI_INIT_SEQ_DATA_A	,	V_335
DC_DISP_SPI_INIT_SEQ_DATA_B	,	V_336
DC_DISP_SPI_INIT_SEQ_DATA_C	,	V_337
to_tegra_dc	,	F_26
DC_DISP_SPI_INIT_SEQ_DATA_D	,	V_338
tegra_dc_exit	,	F_118
tegra_dc_debugfs_init	,	F_100
drm_gem_object	,	V_148
DC_DISP_H_PULSE2_POSITION_D	,	V_298
WIN_C_OF_INT	,	V_229
dda_inc	,	V_36
DC_CMD_DISPLAY_COMMAND	,	V_258
"failed to enable root plane\n"	,	L_6
tegra_dc_init	,	F_108
CURSOR_ENABLE	,	V_165
tegra_dc_debugfs_exit	,	F_106
list	,	V_386
"failed to initialize RGB output: %d\n"	,	L_8
spin_unlock_irqrestore	,	F_44
DRM_ERROR	,	F_31
DC_WIN_HP_FETCH_CONTROL	,	V_355
to_tegra_bo	,	F_48
platform_get_resource	,	F_134
fb	,	V_109
DC_COM_PIN_PM1_CONTROL	,	V_270
DC_WINBUF_ADDR_V_OFFSET	,	V_78
private	,	V_244
DC_DISP_SYNC_WIDTH	,	V_196
tegra_crtc_funcs	,	V_373
DC_CMD_WIN_C_INCR_SYNCPT	,	V_254
DC_DISP_DISP_COLOR_CONTROL	,	V_320
DC_DISP_PP_SELECT_A	,	V_315
DC_CMD_WIN_A_INCR_SYNCPT	,	V_248
DC_DISP_PP_SELECT_B	,	V_316
debugfs_remove	,	F_105
DC_DISP_PP_SELECT_C	,	V_317
DC_DISP_PP_SELECT_D	,	V_318
DC_WINBUF_START_ADDR	,	V_71
WIN_A_ACT_REQ	,	V_105
DC_CMD_GENERAL_INCR_SYNCPT_ERROR	,	V_247
debugfs_create_dir	,	F_102
DC_WINBUF_CD_UFLOW_STATUS	,	V_364
DC_DISP_BORDER_COLOR	,	V_325
DC_COM_PIN_PM0_DUTY_CYCLE	,	V_269
DC_DISP_PP_CONTROL	,	V_314
client	,	V_371
yuv	,	V_51
encoder_to_output	,	F_68
DC_DISP_COLOR_KEY0_LOWER	,	V_326
drm_format_num_planes	,	F_29
WIN_COLOR_DEPTH_YUV422	,	V_23
v_size	,	V_47
DC_DISP_H_PULSE2_CONTROL	,	V_294
DC_DISP_H_PULSE2_POSITION_A	,	V_295
hot_y	,	V_146
DC_DISP_H_PULSE2_POSITION_C	,	V_297
crtc_h	,	V_113
hot_x	,	V_145
DC_DISP_H_PULSE2_POSITION_B	,	V_296
DC_DISP_V_PULSE2_POSITION_A	,	V_308
DC_WIN_BUF_STRIDE	,	V_70
DC_WIN_COLOR_DEPTH	,	V_55
DC_DISP_H_PULSE0_POSITION_D	,	V_288
DC_DISP_H_PULSE0_POSITION_B	,	V_286
tegra_dc_parse_dt	,	F_121
DC_DISP_H_PULSE0_POSITION_C	,	V_287
crtc_y	,	V_111
DC_WINBUF_BD_UFLOW_STATUS	,	V_363
host1x_client_to_dc	,	F_110
crtc_w	,	V_112
crtc_x	,	V_110
DC_DISP_DISP_CLOCK_CONTROL	,	V_212
ENOMEM	,	V_130
dev_get_drvdata	,	F_109
PIXEL_CLK_DIVIDER_PCD1	,	V_211
WIN_A_UF_INT	,	V_223
DC_WIN_BLEND_NOKEY	,	V_98
bits_per_pixel	,	V_52
WIN_C_UF_INT	,	V_225
output	,	V_206
WINDOW_A_THRESHOLD	,	F_81
tegra_bo	,	V_121
"dc.%d"	,	L_7
event_lock	,	V_179
lock	,	V_138
"failed to register host1x client: %d\n"	,	L_20
DC_DISP_V_PULSE2_CONTROL	,	V_307
id	,	V_382
CURSOR_ACT_REQ	,	V_173
tegra_dc_probe	,	F_124
clk	,	V_210
in	,	V_30
h_ref_to_sync	,	V_188
DC_DISP_SD_LUT	,	F_97
index	,	V_41
DC_DISP_REF_TO_SYNC	,	V_191
tegra_output	,	V_205
handle	,	V_143
tegra_crtc_prepare	,	F_77
tegra_dc	,	V_39
encoder	,	V_208
IRQ_HANDLED	,	V_239
DC_DISP_SD_BL_TF	,	F_99
DC_COM_CRC_CHECKSUM_LATCHED	,	V_281
drm_plane_init	,	F_39
"failed to get reset\n"	,	L_17
WINDOW_C_THRESHOLD	,	F_83
DC_DISP_INIT_SEQ_CONTROL	,	V_334
status	,	V_236
dfixed_init	,	F_7
tegra_plane_destroy	,	F_34
tegra_crtc_helper_funcs	,	V_374
"failed to probe RGB output: %d\n"	,	L_19
SHIFT_CLK_DIVIDER	,	F_73
DC_WINBUF_ADDR_V_OFFSET_NS	,	V_360
file	,	V_142
drm_handle_vblank	,	F_88
WIN_COLOR_DEPTH_YCbCr422	,	V_15
DC_CMD_GENERAL_INCR_SYNCPT_CNTRL	,	V_221
DC_WIN_SIZE	,	V_63
DC_WINBUF_START_ADDR_V	,	V_73
err	,	V_128
max	,	V_37
DC_WINBUF_START_ADDR_U	,	V_72
DC_WINBUF_ADDR_H_OFFSET_NS	,	V_359
for_each_matching_node	,	F_123
DC_DISP_BACK_PORCH	,	V_199
DC_DISP_H_PULSE0_CONTROL	,	V_284
DC_WIN_CSC_KVR	,	V_89
WINDOW_B_THRESHOLD	,	F_82
DC_DISP_CURSOR_START_ADDR	,	V_162
DC_CMD_STATE_ACCESS	,	V_178
DC_WINBUF_UFLOW_STATUS	,	V_361
DC_WIN_CSC_KVG	,	V_91
DC_DISP_INTERLACE_CONTROL	,	V_215
drm_debugfs_create_files	,	F_104
DC_WIN_CSC_KVB	,	V_93
CSC_ENABLE	,	V_94
DC_COM_PIN_INPUT_ENABLE	,	F_94
BYTE_SWAP_NOSWAP	,	V_7
hsync_end	,	V_194
minor	,	V_366
debugfs	,	V_367
soc	,	V_150
vsync_start	,	V_193
DC_DISP_SD_CONTROL	,	V_346
H_DDA_INC	,	F_24
DC_CMD_DISPLAY_WINDOW_HEADER	,	V_54
DC_WIN_POSITION	,	V_60
DC_WIN_CSC_KUR	,	V_88
mode	,	V_186
pdev	,	V_380
high	,	V_161
drm_encoder	,	V_207
u32	,	T_2
DC_CMD_WIN_A_INCR_SYNCPT_ERROR	,	V_250
host1x_client	,	V_370
pitches	,	V_125
DC_WIN_CSC_KUG	,	V_90
pipe	,	V_131
drm_debugfs_remove_files	,	F_107
DC_WIN_CSC_KUB	,	V_92
drm	,	V_127
tegra_crtc_disable	,	F_60
swap	,	V_6
DRM_FORMAT_RGB565	,	V_12
tegra_plane_update	,	F_25
H_SIZE	,	F_20
adjusted	,	V_187
tegra_dc_irq	,	F_87
DC_DISP_MCCIF_DISPLAY1B_HYST	,	V_343
FRAME_END_INT	,	V_238
DC_COM_PIN_OUTPUT_SELECT	,	F_96
DC_WIN_BLEND_3WIN_XY	,	V_102
DC_DISP_SD_BL_CONTROL	,	V_350
DC_WIN_CSC_YOF	,	V_86
spin_lock_irqsave	,	F_43
CURSOR_MODE_NORMAL	,	V_169
"unsupported UV-plane configuration\n"	,	L_2
list_for_each_entry	,	F_67
DC_DISP_SERIAL_INTERFACE_OPTIONS	,	V_323
"debugfs cleanup failed: %d\n"	,	L_11
platform_set_drvdata	,	F_139
devm_kzalloc	,	F_125
DC_DISP_CURSOR_START_ADDR_HI	,	V_163
DC_COM_SCRATCH_REGISTER_B	,	V_278
np	,	V_377
DC_COM_SCRATCH_REGISTER_A	,	V_277
platform_get_drvdata	,	F_141
dst	,	V_57
ENXIO	,	V_152
DC_CMD_WIN_B_INCR_SYNCPT	,	V_251
tegra_dc_format_is_yuv	,	F_5
WIN_ENABLE	,	V_85
WARN_ON_ONCE	,	F_8
devm_reset_control_get	,	F_132
drm_framebuffer	,	V_108
DC_COM_GPIO_DEBOUNCE_COUNTER	,	V_280
plane_formats	,	V_133
"failed to setup clock: %ld\n"	,	L_3
tegra_dc_cancel_page_flip	,	F_54
DC_DISP_MCCIF_DISPLAY0B_HYST	,	V_341
DC_DISP_V_PULSE1_CONTROL	,	V_303
dev_name	,	F_117
tiled	,	V_79
bpp	,	V_33
src	,	V_64
DC_DISP_DATA_ENABLE_OPTIONS	,	V_322
tegra_crtc_mode_set_base	,	F_76
CURSOR_SIZE_256x256	,	V_157
CURSOR_SIZE_128x128	,	V_156
"unsupported pixel format %u, using default\n"	,	L_1
container_of	,	F_2
DC_COM_CRC_CONTROL	,	V_265
DC_DISP_V_PULSE3_POSITION_A	,	V_310
DC_DISP_DISP_MEM_HIGH_PRIORITY	,	V_231
offsets	,	V_124
tegra_fb_is_tiled	,	F_28
"debugfs setup failed: %d\n"	,	L_9
CURSOR_DST_BLEND_NEG_K1_TIMES_SRC	,	V_170
drm_file	,	V_141
devm_request_irq	,	F_116
IS_ERR	,	F_130
drm_info_node	,	V_242
spin_lock_init	,	F_127
H_POSITION	,	F_18
tegra_dc_show_regs	,	F_89
DC_DISP_DC_PIXEL_COUNT	,	V_349
DC_CMD_WIN_B_INCR_SYNCPT_CNTRL	,	V_252
v_offset	,	V_45
DC_CMD_DISPLAY_COMMAND_OPTION0	,	V_257
"failed to remove RGB output: %d\n"	,	L_22
pixel_format	,	V_120
DC_CMD_WIN_A_INCR_SYNCPT_CNTRL	,	V_249
CONFIG_DEBUG_FS	,	V_375
DC_COM_HSPI_WRITE_DATA_AB	,	V_274
file_priv	,	V_180
drm_vblank_pre_modeset	,	F_75
height	,	V_134
WIN_A_UPDATE	,	V_103
"nvidia,head"	,	L_13
DC_DISP_H_PULSE1_CONTROL	,	V_289
DC_DISP_DISP_MEM_HIGH_PRIORITY_TIMER	,	V_232
node	,	V_243
v_dda	,	V_49
CURSOR_SIZE_32x32	,	V_154
paddr	,	V_123
tegra_output_setup_clock	,	F_69
DC_CMD_REG_ACT_CONTROL	,	V_264
GFP_KERNEL	,	V_129
drm_vblank_post_modeset	,	F_85
DC_DISP_DISP_WIN_OPTIONS	,	V_164
DC_CMD_INT_POLARITY	,	V_230
DC_CMD_SIGNAL_RAISE	,	V_259
tegra_dc_window	,	V_42
tegra_dc_writel	,	F_16
drm_minor	,	V_365
src_h	,	V_117
DC_WINBUF_START_ADDR_V_NS	,	V_358
DC_WIN_BUFFER_ADDR_MODE_LINEAR_UV	,	V_82
DC_DISP_SD_FLICKER_CONTROL	,	V_348
device_node	,	V_376
tegra_dc_set_base	,	F_41
tegra_dc_set_timings	,	F_65
DC_DISP_DISP_INTERFACE_CONTROL	,	V_319
rst	,	V_218
src_x	,	V_114
src_w	,	V_116
src_y	,	V_115
drm_framebuffer_unreference	,	F_62
CURSOR_DST_BLEND_MASK	,	V_167
WIN_COLOR_DEPTH_B8G8R8A8	,	V_11
old_fb	,	V_213
devm_ioremap_resource	,	F_135
drm_vblank_off	,	F_63
seq_file	,	V_240
V_SIZE	,	F_19
uint32_t	,	T_1
DC_CMD_GENERAL_INCR_SYNCPT	,	V_246
regs	,	V_384
h_dda	,	V_48
drm_mode_crtc_set_gamma_size	,	F_112
CURSOR_SRC_BLEND_MASK	,	V_168
max_t	,	F_9
"failed to request IRQ#%u: %d\n"	,	L_10
DC_DISP_CURSOR_BACKGROUND	,	V_331
tegra_dc_finish_page_flip	,	F_51
V_DIRECTION	,	V_96
GENERAL_UPDATE	,	V_135
tegra_dc_page_flip	,	F_55
DC_DISP_M1_CONTROL	,	V_312
CONFIG_ARCH_DMA_ADDR_T_64BIT	,	F_49
READ_MUX	,	V_177
WIN_A_OF_INT	,	V_226
pclk	,	V_204
DC_DISP_SD_CSC_COEFF	,	V_347
DC_CMD_WIN_B_INCR_SYNCPT_ERROR	,	V_253
INIT_LIST_HEAD	,	F_128
DC_DISP_SD_MAN_K_VALUES	,	V_352
hsync_start	,	V_195
DC_DISP_SD_HISTOGRAM	,	F_98
CURSOR_SRC_BLEND_K1_TIMES_SRC	,	V_171
tegra_dc_rgb_remove	,	F_143
kasprintf	,	F_101
platform_get_irq	,	F_136
drm_display_mode	,	V_185
DC_CMD_WIN_C_INCR_SYNCPT_ERROR	,	V_256
DC_WINBUF_START_ADDR_U_NS	,	V_357
drm_crtc_init	,	F_111
WARN	,	F_4
clk_get_rate	,	F_72
tegra_plane_funcs	,	V_132
ops	,	V_388
DC_WIN_DV_CONTROL	,	V_354
DC_WIN_V_INITIAL_DDA	,	V_68
DC_DISP_COLOR_KEY1_LOWER	,	V_328
name	,	T_6
host1x_client_unregister	,	F_142
DC_WIN_BLEND_1WIN	,	V_99
DC_WIN_CSC_KYRGB	,	V_87
drm_crtc_clear	,	F_57
DC_WINBUF_ADDR_H_OFFSET	,	V_77
full	,	V_38
DC_DISP_COLOR_KEY0_UPPER	,	V_327
"failed to get IRQ\n"	,	L_18
to_tegra_plane	,	F_1
syncpt	,	V_217
tegra_dc_add_planes	,	F_37
DC_COM_PIN_OUTPUT_ENABLE	,	F_91
DC_DISP_V_PULSE0_POSITION_C	,	V_302
DC_DISP_V_PULSE0_POSITION_B	,	V_301
tegra_dc_rgb_probe	,	F_137
v_ref_to_sync	,	V_189
DC_DISP_V_PULSE0_POSITION_A	,	V_300
WIN_COLOR_DEPTH_YCbCr420P	,	V_19
dev_err	,	F_70
kzalloc	,	F_38
DC_COM_SPI_CONTROL	,	V_272
WIN_COLOR_DEPTH_YCbCr422RA	,	V_28
DC_WIN_BYTE_SWAP	,	V_56
of_device_id	,	V_381
DC_CMD_INT_STATUS	,	V_237
vdisplay	,	V_200
devm_clk_get	,	F_129
DC_DISP_SD_HW_K_VALUES	,	V_351
clk_disable_unprepare	,	F_144
outf	,	V_34
tegra_dc_format	,	F_3
DRM_FORMAT_XRGB8888	,	V_10
window	,	V_43
base	,	V_4
DC_DISP_DC_MCCIF_FIFOCTRL	,	V_339
drm_plane_cleanup	,	F_35
WIN_COLOR_DEPTH_YCbCr422P	,	V_21
WIN_COLOR_DEPTH_YCbCr422R	,	V_26
drm_device	,	V_126
"failed to setup clock for CRTC: %d\n"	,	L_5
DC_DISP_V_PULSE1_POSITION_B	,	V_305
DC_DISP_V_PULSE1_POSITION_A	,	V_304
DC_DISP_V_PULSE1_POSITION_C	,	V_306
DC_WINBUF_AD_UFLOW_STATUS	,	V_362
drm_for_each_legacy_plane	,	F_61
tegra_plane_disable	,	F_32
WIN_COLOR_DEPTH_YUV422RA	,	V_29
V_DDA_INC	,	F_23
tegra_dc_cursor_move	,	F_50
destroy	,	V_181
DC_WIN_BUFFER_ADDR_MODE	,	V_84
DC_WINBUF_START_ADDR_NS	,	V_356
WINDOW_A_SELECT	,	V_53
CURSOR_CLIP_DISPLAY	,	V_147
"failed to get clock\n"	,	L_15
crtc	,	V_107
primary	,	V_176
ENODEV	,	V_209
kfree	,	F_36
flags	,	V_137
DC_DISP_FRONT_PORCH	,	V_202
supports_interlacing	,	V_214
gem	,	V_149
out	,	V_31
DC_WIN_H_INITIAL_DDA	,	V_67
tegra_dc_of_match	,	V_385
drm_crtc_helper_add	,	F_113
DC_WIN_PRESCALED_SIZE	,	V_65
tegra_dc_readl	,	F_33
event	,	V_175
tegra_dc_disable_vblank	,	F_45
clk_prepare_enable	,	F_133
DC_WIN_BUFFER_ADDR_MODE_TILE	,	V_81
debugfs_root	,	V_368
tegra_dc_cursor_set2	,	F_46
drm_send_vblank_event	,	F_52
DRM_FORMAT_YUYV	,	V_16
EINVAL	,	V_153
"missing \"nvidia,head\" property\n"	,	L_14
DC_DISP_SHIFT_CLOCK_OPTIONS	,	V_321
GENERAL_ACT_REQ	,	V_136
width	,	V_144
DC_DISP_DISP_TIMING_OPTIONS	,	V_190
DRM_FORMAT_XBGR8888	,	V_8
DC_CMD_INT_ENABLE	,	V_233
tegra_dc_remove	,	F_140
info_ent	,	V_245
vtotal	,	V_197
CURSOR_SIZE_64x64	,	V_155
compute_dda_inc	,	F_6
tegra_crtc_load_lut	,	F_86
data	,	V_235
"rate: %lu, div: %u\n"	,	L_4
IS_ENABLED	,	F_115
DRM_FORMAT_YUV422	,	V_20
WIN_B_OF_INT	,	V_228
DRM_FORMAT_YUV420	,	V_18
DC_COM_PIN_PM1_DUTY_CYCLE	,	V_271
h_size	,	V_46
DUMP_REG	,	F_90
DC_COM_PIN_INPUT_DATA	,	F_95
DC_CMD_INT_MASK	,	V_139
H_PRESCALED_SIZE	,	F_22
BYTE_SWAP_SWAP2	,	V_17
int32_t	,	T_4
drm_pending_vblank_event	,	V_182
DC_DISP_DAC_CRT_CTRL	,	V_344
resource	,	V_383
format	,	V_5
VBLANK_INT	,	V_140
PTR_ERR	,	F_131
DC_DISP_MCCIF_DISPLAY0A_HYST	,	V_340
dfixed_const	,	F_10
V_POSITION	,	F_17
DC_DISP_CURSOR_POSITION_NS	,	V_333
DC_COM_PIN_MISC_CONTROL	,	V_267
INTERLACE_ENABLE	,	V_216
DC_DISP_H_PULSE1_POSITION_C	,	V_292
DC_DISP_BLEND_CURSOR_CONTROL	,	V_166
DC_COM_PIN_OUTPUT_DATA	,	F_93
DC_DISP_H_PULSE1_POSITION_D	,	V_293
DC_DISP_M0_CONTROL	,	V_311
kmemdup	,	F_103
V_PRESCALED_SIZE	,	F_21
drm_gem_object_lookup	,	F_47
devm_free_irq	,	F_119
htotal	,	V_198
DC_CMD_SIGNAL_RAISE1	,	V_261
DC_WIN_DDA_INC	,	V_66
DC_CMD_INT_TYPE	,	V_227
DC_CMD_SIGNAL_RAISE2	,	V_262
DC_CMD_SIGNAL_RAISE3	,	V_263
DC_COM_HSPI_WRITE_DATA_CD	,	V_275
DC_CMD_DISPLAY_POWER_CONTROL	,	V_260
addr	,	V_160
"failed to shutdown RGB output: %d\n"	,	L_12
IORESOURCE_MEM	,	V_387
value	,	V_50
DC_COM_PIN_OUTPUT_POLARITY	,	F_92
inf	,	V_35
tegra_dc_setup_window	,	F_15
tegra_fb_is_bottom_up	,	F_27
DC_CMD_WIN_C_INCR_SYNCPT_CNTRL	,	V_255
irqreturn_t	,	T_5
DC_WIN_UV_BUF_STRIDE	,	V_69
tegra_crtc_setup_clk	,	F_66
tegra_crtc_commit	,	F_84
DC_DISP_MCCIF_DISPLAY1A_HYST	,	V_342
min_t	,	F_12
DC_WIN_LINE_STRIDE	,	V_75
DC_COM_PIN_PM0_CONTROL	,	V_268
DC_DISP_H_PULSE1_POSITION_A	,	V_290
DC_DISP_H_PULSE1_POSITION_B	,	V_291
DC_CMD_CONT_SYNCPT_VSYNC	,	V_222
fixed20_12	,	T_3
