#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Apr 12 20:09:12 2025
# Process ID: 29256
# Current directory: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34676 E:\Projects\FPGA\Sparring_Wario_Game\Sparring_Wario\Sparring_Wario.xpr
# Log file: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/vivado.log
# Journal file: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario\vivado.jou
# Running On: DESKTOP-88C58FM, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 29952 MB
#-----------------------------------------------------------
start_gui
open_project E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/Projects/FPGA/Sparring_Wario' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1528.961 ; gain = 151.004
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset audio_rom E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci
INFO: [Project 1-386] Moving file 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci' from fileset 'audio_rom' to fileset 'sources_1'.
file delete -force E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom
file delete -force e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/audio.coe' provided. It will be converted relative to IP Instance files '../../../../audio.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name audio_rom
set_property -dict [list \
  CONFIG.Coe_File {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/audio.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Core {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {120000} \
  CONFIG.Write_Width_A {8} \
] [get_ips audio_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/audio.coe' provided. It will be converted relative to IP Instance files '../../../../audio.coe'
generate_target {instantiation_template} [get_files e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audio_rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audio_rom'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.965 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all audio_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_rom
export_ip_user_files -of_objects [get_files e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci]
launch_runs audio_rom_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_rom
[Sat Apr 12 20:11:09 2025] Launched audio_rom_synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/audio_rom_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'audio_rom'... please wait for 'audio_rom_synth_1' run to finish...
wait_on_run audio_rom_synth_1
[Sat Apr 12 20:11:09 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:11:14 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:11:19 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:11:24 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:11:34 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:11:45 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:11:55 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:12:05 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:12:25 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:12:45 2025] Waiting for audio_rom_synth_1 to finish...
[Sat Apr 12 20:13:05 2025] Waiting for audio_rom_synth_1 to finish...

*** Running vivado
    with args -log audio_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_rom.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source audio_rom.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 441.336 ; gain = 162.578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_rom
Command: synth_design -top audio_rom -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36144
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.965 ; gain = 409.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized27 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1709.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/audio_rom_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/audio_rom_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1709.227 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/audio_rom_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 130   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT5     |    37|
|2     |LUT6     |    65|
|3     |MUXF7    |    32|
|4     |RAMB18E1 |     1|
|5     |RAMB36E1 |    29|
|34    |FDRE     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 1709.227 ; gain = 858.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1709.227 ; gain = 858.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 1709.227 ; gain = 858.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1709.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1709.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e3a9ae6c
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:35 . Memory (MB): peak = 1709.227 ; gain = 1238.039
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/audio_rom_synth_1/audio_rom.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP audio_rom, cache-ID = 5027babf5c15e82b
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/audio_rom_synth_1/audio_rom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_rom_utilization_synth.rpt -pb audio_rom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 20:12:59 2025...
[Sat Apr 12 20:13:05 2025] audio_rom_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:01:56 . Memory (MB): peak = 1623.379 ; gain = 7.414
export_simulation -of_objects [get_files e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci] -directory E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.ip_user_files/sim_scripts -ip_user_files_dir E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.ip_user_files -ipstatic_source_dir E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/compile_simlib/modelsim} {questa=E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/compile_simlib/questa} {riviera=E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/compile_simlib/riviera} {activehdl=E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run rom1_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom1'...
[Sat Apr 12 20:21:59 2025] Launched rom1_synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/rom1_synth_1/runme.log
[Sat Apr 12 20:21:59 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr 12 20:25:49 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Apr 12 20:29:57 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 12 20:43:46 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1641.051 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 12 20:49:16 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sat Apr 12 20:49:16 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.129 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/audio.coe' provided. It will be converted relative to IP Instance files '../../../../audio.coe'
set_property CONFIG.Coe_File {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/audio.coe} [get_ips audio_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/audio.coe' provided. It will be converted relative to IP Instance files '../../../../audio.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1713.309 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/output.coe' provided. It will be converted relative to IP Instance files '../../../../output.coe'
set_property -dict [list \
  CONFIG.Coe_File {E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/output.coe} \
  CONFIG.Write_Depth_A {240000} \
] [get_ips audio_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/output.coe' provided. It will be converted relative to IP Instance files '../../../../output.coe'
generate_target all [get_files  e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'audio_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audio_rom'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.793 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all audio_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_rom
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1409de0fa5c547d0 to dir: e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/ip/2023.1/1/4/1409de0fa5c547d0/audio_rom.dcp to e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/ip/2023.1/1/4/1409de0fa5c547d0/audio_rom_sim_netlist.v to e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/ip/2023.1/1/4/1409de0fa5c547d0/audio_rom_sim_netlist.vhdl to e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/ip/2023.1/1/4/1409de0fa5c547d0/audio_rom_stub.v to e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.cache/ip/2023.1/1/4/1409de0fa5c547d0/audio_rom_stub.vhdl to e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom/audio_rom_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_rom, cache-ID = 1409de0fa5c547d0; cache size = 6.763 MB.
catch { [ delete_ip_run [get_ips -all audio_rom] ] }
INFO: [Project 1-386] Moving file 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci' from fileset 'audio_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci' is already up-to-date
[Sat Apr 12 21:07:17 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sat Apr 12 21:07:17 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci' is already up-to-date
[Sat Apr 12 21:08:07 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci' is already up-to-date
[Sat Apr 12 21:11:36 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
open_project E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Projects/FPGA/Sparring_Wario/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.781 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.781 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
current_project Sparring_Wario
close_project
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 12 23:58:20 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sat Apr 12 23:58:20 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 12 23:59:27 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sat Apr 12 23:59:27 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 00:19:38 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 00:19:38 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7s50_0 ]]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario/audio_mono.coe' provided. It will be converted relative to IP Instance files '../../../../../../Sparring_Wario/audio_mono.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name audio_rom2
set_property -dict [list \
  CONFIG.Coe_File {E:/Projects/FPGA/Sparring_Wario/audio_mono.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Core {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {240000} \
  CONFIG.Write_Width_A {8} \
] [get_ips audio_rom2]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario/audio_mono.coe' provided. It will be converted relative to IP Instance files '../../../../audio_mono.coe'
generate_target {instantiation_template} [get_files e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom2/audio_rom2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audio_rom2'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom2/audio_rom2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_rom2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audio_rom2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'audio_rom2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audio_rom2'...
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1823.871 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all audio_rom2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_rom2
export_ip_user_files -of_objects [get_files e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom2/audio_rom2.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom2/audio_rom2.xci'
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_rom2
[Sun Apr 13 00:54:09 2025] Launched audio_rom2_synth_1, synth_1...
Run output will be captured here:
audio_rom2_synth_1: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/audio_rom2_synth_1/runme.log
synth_1: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 00:54:09 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1823.871 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 01:10:53 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 01:10:53 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 01:28:57 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 01:28:57 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs synth_1 -jobs 6
[Sun Apr 13 02:00:30 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Apr 13 02:03:56 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 02:08:50 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: VGA_To_HDMI
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2560.953 ; gain = 396.398
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'sx' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:153]
WARNING: [Synth 8-9112] actual for formal port 'sy' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:154]
WARNING: [Synth 8-9112] actual for formal port 'sx' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:169]
WARNING: [Synth 8-9112] actual for formal port 'sy' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:170]
INFO: [Synth 8-638] synthesizing module 'VGA_To_HDMI' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:39]
INFO: [Synth 8-638] synthesizing module 'clk_divide_125Hz' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/clk_divide_125Hz.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'clk_divide_125Hz' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/clk_divide_125Hz.vhd:47]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'C1' of component 'clk_wiz_0' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:159]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:75' bound to instance 'V1' of component 'vga_controller_640_60' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:169]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'CHAR_GEN' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:38' bound to instance 'G1' of component 'CHAR_GEN' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:180]
INFO: [Synth 8-638] synthesizing module 'CHAR_GEN' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:47]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-638] synthesizing module 'rom1' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'CHAR_GEN' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:47]
INFO: [Synth 8-3491] module 'audio_playback' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:5' bound to instance 'A1' of component 'audio_playback' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:198]
INFO: [Synth 8-638] synthesizing module 'audio_playback' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:17]
INFO: [Synth 8-3491] module 'audio_rom2' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/audio_rom2_stub.vhdl:6' bound to instance 'audio_inst2' of component 'audio_rom2' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:48]
INFO: [Synth 8-638] synthesizing module 'audio_rom2' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/audio_rom2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'audio_playback' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:17]
INFO: [Synth 8-3491] module 'MY_PIXEL_DRIVER' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:33' bound to instance 'M1' of component 'MY_PIXEL_DRIVER' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:209]
INFO: [Synth 8-638] synthesizing module 'MY_PIXEL_DRIVER' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:45]
INFO: [Synth 8-3491] module 'draw_background' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:30' bound to instance 'BG' of component 'draw_background' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:135]
INFO: [Synth 8-638] synthesizing module 'draw_background' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:41]
INFO: [Synth 8-3491] module 'draw_chain' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:28' bound to instance 'CHAIN' of component 'draw_chain' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:147]
INFO: [Synth 8-638] synthesizing module 'draw_chain' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:42]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:254]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:300]
WARNING: [Synth 8-614] signal 'bmap_x1' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:375]
WARNING: [Synth 8-614] signal 'bmap_y1' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:375]
WARNING: [Synth 8-614] signal 'bmap_x2' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:407]
WARNING: [Synth 8-614] signal 'bmap_y2' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:407]
WARNING: [Synth 8-614] signal 'bmap_x3' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:438]
WARNING: [Synth 8-614] signal 'bmap_y3' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:438]
WARNING: [Synth 8-614] signal 'bmap_x4' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:469]
WARNING: [Synth 8-614] signal 'bmap_y4' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:469]
WARNING: [Synth 8-614] signal 'bmap_x5' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:499]
WARNING: [Synth 8-614] signal 'bmap_y5' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:499]
WARNING: [Synth 8-614] signal 'bmap_x6' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:530]
WARNING: [Synth 8-614] signal 'bmap_y6' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:530]
WARNING: [Synth 8-614] signal 'bmap_x7' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:561]
WARNING: [Synth 8-614] signal 'bmap_y7' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:561]
WARNING: [Synth 8-614] signal 'bmap_x_ball' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:592]
WARNING: [Synth 8-614] signal 'bmap_y_ball' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:592]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM1' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:627]
INFO: [Synth 8-638] synthesizing module 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'chain_bram' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:50]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM2' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:635]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM3' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:643]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM4' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:651]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM5' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:659]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM6' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:667]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM7' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:675]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BALLBRAM1' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:683]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:700]
INFO: [Synth 8-256] done synthesizing module 'draw_chain' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:42]
INFO: [Synth 8-3491] module 'draw_wario' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:48' bound to instance 'WARIO' of component 'draw_wario' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:163]
INFO: [Synth 8-638] synthesizing module 'draw_wario' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:63]
WARNING: [Synth 8-614] signal 'bmap_x' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:262]
WARNING: [Synth 8-614] signal 'bmap_y' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:262]
INFO: [Synth 8-3491] module 'sprite_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:57' bound to instance 'BRAM00' of component 'sprite_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:295]
INFO: [Synth 8-638] synthesizing module 'sprite_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'sprite_bram' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:66]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'draw_wario' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:63]
WARNING: [Synth 8-614] signal 'hit_detected' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:313]
WARNING: [Synth 8-614] signal 'game_won_count' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:313]
WARNING: [Synth 8-614] signal 'chain_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'alpha_chain' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'wario_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'alpha_wario' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'char_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'MY_PIXEL_DRIVER' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:45]
INFO: [Synth 8-3491] module 'hdmi_tx_0' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/hdmi_tx_0_stub.vhdl:6' bound to instance 'H1' of component 'hdmi_tx_0' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:257]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_0' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/hdmi_tx_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_To_HDMI' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element clk_60fps_reg was removed.  [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:193]
WARNING: [Synth 8-7129] Port vsync in module draw_background is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module MY_PIXEL_DRIVER is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module CHAR_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module debouncer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.375 ; gain = 605.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.375 ; gain = 605.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.375 ; gain = 605.820
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'C1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'H1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/rom1/rom1.dcp' for cell 'G1/CHAR_LOOP[0].rom_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom2/audio_rom2.dcp' for cell 'A1/audio_inst2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2770.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'C1/inst'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'C1/inst'
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'C1/inst'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'C1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_To_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_To_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'audio_left'. [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'audio_left'. [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'audio_right'. [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'audio_right'. [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc:22]
Finished Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_To_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2826.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.754 ; gain = 744.199
76 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2908.754 ; gain = 1082.996
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 02:25:22 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 02:25:22 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Apr 13 02:33:23 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Apr 13 02:36:52 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 02:43:21 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2917.145 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 02:52:12 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 02:52:12 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 03:05:47 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 03:05:47 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 11:03:49 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 11:03:49 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.867 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'sx' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:153]
WARNING: [Synth 8-9112] actual for formal port 'sy' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:154]
WARNING: [Synth 8-9112] actual for formal port 'sx' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:169]
WARNING: [Synth 8-9112] actual for formal port 'sy' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:170]
INFO: [Synth 8-638] synthesizing module 'VGA_To_HDMI' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:39]
INFO: [Synth 8-638] synthesizing module 'clk_divide_125Hz' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/clk_divide_125Hz.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'clk_divide_125Hz' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/clk_divide_125Hz.vhd:47]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'C1' of component 'clk_wiz_0' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:159]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:75' bound to instance 'V1' of component 'vga_controller_640_60' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:169]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'CHAR_GEN' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:38' bound to instance 'G1' of component 'CHAR_GEN' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:180]
INFO: [Synth 8-638] synthesizing module 'CHAR_GEN' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:47]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-638] synthesizing module 'rom1' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'CHAR_GEN' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:47]
INFO: [Synth 8-3491] module 'audio_playback' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:5' bound to instance 'A1' of component 'audio_playback' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:190]
INFO: [Synth 8-638] synthesizing module 'audio_playback' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:14]
INFO: [Synth 8-3491] module 'audio_rom2' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/audio_rom2_stub.vhdl:6' bound to instance 'audio_inst2' of component 'audio_rom2' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:43]
INFO: [Synth 8-638] synthesizing module 'audio_rom2' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/audio_rom2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'audio_playback' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:14]
INFO: [Synth 8-3491] module 'MY_PIXEL_DRIVER' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:33' bound to instance 'M1' of component 'MY_PIXEL_DRIVER' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:209]
INFO: [Synth 8-638] synthesizing module 'MY_PIXEL_DRIVER' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:45]
INFO: [Synth 8-3491] module 'draw_background' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:30' bound to instance 'BG' of component 'draw_background' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:135]
INFO: [Synth 8-638] synthesizing module 'draw_background' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:41]
INFO: [Synth 8-3491] module 'draw_chain' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:28' bound to instance 'CHAIN' of component 'draw_chain' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:147]
INFO: [Synth 8-638] synthesizing module 'draw_chain' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:42]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:254]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:300]
WARNING: [Synth 8-614] signal 'bmap_x1' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:375]
WARNING: [Synth 8-614] signal 'bmap_y1' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:375]
WARNING: [Synth 8-614] signal 'bmap_x2' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:407]
WARNING: [Synth 8-614] signal 'bmap_y2' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:407]
WARNING: [Synth 8-614] signal 'bmap_x3' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:438]
WARNING: [Synth 8-614] signal 'bmap_y3' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:438]
WARNING: [Synth 8-614] signal 'bmap_x4' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:469]
WARNING: [Synth 8-614] signal 'bmap_y4' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:469]
WARNING: [Synth 8-614] signal 'bmap_x5' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:499]
WARNING: [Synth 8-614] signal 'bmap_y5' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:499]
WARNING: [Synth 8-614] signal 'bmap_x6' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:530]
WARNING: [Synth 8-614] signal 'bmap_y6' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:530]
WARNING: [Synth 8-614] signal 'bmap_x7' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:561]
WARNING: [Synth 8-614] signal 'bmap_y7' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:561]
WARNING: [Synth 8-614] signal 'bmap_x_ball' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:592]
WARNING: [Synth 8-614] signal 'bmap_y_ball' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:592]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM1' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:627]
INFO: [Synth 8-638] synthesizing module 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'chain_bram' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:50]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM2' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:635]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM3' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:643]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM4' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:651]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM5' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:659]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM6' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:667]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM7' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:675]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BALLBRAM1' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:683]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:700]
INFO: [Synth 8-256] done synthesizing module 'draw_chain' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:42]
INFO: [Synth 8-3491] module 'draw_wario' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:48' bound to instance 'WARIO' of component 'draw_wario' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:163]
INFO: [Synth 8-638] synthesizing module 'draw_wario' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:63]
WARNING: [Synth 8-614] signal 'bmap_x' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:262]
WARNING: [Synth 8-614] signal 'bmap_y' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:262]
INFO: [Synth 8-3491] module 'sprite_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:57' bound to instance 'BRAM00' of component 'sprite_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:295]
INFO: [Synth 8-638] synthesizing module 'sprite_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'sprite_bram' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:66]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'draw_wario' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:63]
WARNING: [Synth 8-614] signal 'hit_detected' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:313]
WARNING: [Synth 8-614] signal 'game_won_count' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:313]
WARNING: [Synth 8-614] signal 'chain_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'alpha_chain' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'wario_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'alpha_wario' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'char_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'MY_PIXEL_DRIVER' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:45]
INFO: [Synth 8-3491] module 'hdmi_tx_0' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/hdmi_tx_0_stub.vhdl:6' bound to instance 'H1' of component 'hdmi_tx_0' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:236]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_0' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/hdmi_tx_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_To_HDMI' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element clk_60fps_reg was removed.  [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:193]
WARNING: [Synth 8-7129] Port vsync in module draw_background is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module MY_PIXEL_DRIVER is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module CHAR_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module debouncer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3111.992 ; gain = 170.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.859 ; gain = 192.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.859 ; gain = 192.992
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'C1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'H1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/rom1/rom1.dcp' for cell 'G1/CHAR_LOOP[0].rom_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom2/audio_rom2.dcp' for cell 'A1/audio_inst2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 3157.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'C1/inst'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'C1/inst'
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'C1/inst'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'C1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_To_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_To_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc]
Finished Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3157.309 ; gain = 215.441
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario/sound.coe' provided. It will be converted relative to IP Instance files '../../../../../../Sparring_Wario/sound.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sound_rom
set_property -dict [list \
  CONFIG.Coe_File {E:/Projects/FPGA/Sparring_Wario/sound.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Core {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {44000} \
  CONFIG.Write_Width_A {8} \
] [get_ips sound_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Projects/FPGA/Sparring_Wario/sound.coe' provided. It will be converted relative to IP Instance files '../../../../sound.coe'
generate_target {instantiation_template} [get_files e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sound_rom'...
generate_target all [get_files  e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sound_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sound_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sound_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sound_rom'...
catch { config_ip_cache -export [get_ips -all sound_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sound_rom
export_ip_user_files -of_objects [get_files e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci]
launch_runs sound_rom_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sound_rom
[Sun Apr 13 18:58:26 2025] Launched sound_rom_synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/sound_rom_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'sound_rom'... please wait for 'sound_rom_synth_1' run to finish...
wait_on_run sound_rom_synth_1
[Sun Apr 13 18:58:27 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:58:32 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:58:37 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:58:42 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:58:52 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:59:02 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:59:12 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:59:22 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 18:59:42 2025] Waiting for sound_rom_synth_1 to finish...
[Sun Apr 13 19:00:02 2025] Waiting for sound_rom_synth_1 to finish...

*** Running vivado
    with args -log sound_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sound_rom.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sound_rom.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 440.285 ; gain = 164.090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Projects/FPGA/Sparring_Wario/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sound_rom
Command: synth_design -top sound_rom -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.238 ; gain = 409.848
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1630.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/sound_rom/sound_rom_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/sound_rom/sound_rom_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/sound_rom_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/sound_rom_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1630.449 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/sound_rom_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT4     |    11|
|2     |LUT5     |     8|
|3     |LUT6     |    24|
|4     |RAMB36E1 |    11|
|15    |FDRE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 1630.449 ; gain = 781.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 1630.449 ; gain = 781.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1630.449 ; gain = 781.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1630.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 46abb2e1
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 1630.449 ; gain = 1159.309
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/sound_rom_synth_1/sound_rom.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sound_rom, cache-ID = d9cafc4e7091d486
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/sound_rom_synth_1/sound_rom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sound_rom_utilization_synth.rpt -pb sound_rom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 19:00:14 2025...
[Sun Apr 13 19:00:17 2025] sound_rom_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3157.309 ; gain = 0.000
export_simulation -of_objects [get_files e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci] -directory E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.ip_user_files/sim_scripts -ip_user_files_dir E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.ip_user_files -ipstatic_source_dir E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.cache/compile_simlib/modelsim} {questa=E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.cache/compile_simlib/questa} {riviera=E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.cache/compile_simlib/riviera} {activehdl=E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
reset_run audio_rom2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Apr 13 21:37:21 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Sun Apr 13 21:37:21 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Apr 14 01:36:44 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Apr 14 01:42:55 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 14 01:50:05 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: VGA_To_HDMI
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3157.309 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'sx' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:153]
WARNING: [Synth 8-9112] actual for formal port 'sy' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:154]
WARNING: [Synth 8-9112] actual for formal port 'sx' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:169]
WARNING: [Synth 8-9112] actual for formal port 'sy' is neither a static name nor a globally static expression [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:170]
INFO: [Synth 8-638] synthesizing module 'VGA_To_HDMI' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:39]
INFO: [Synth 8-638] synthesizing module 'clk_divide_125Hz' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/clk_divide_125Hz.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'clk_divide_125Hz' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/clk_divide_125Hz.vhd:47]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'C1' of component 'clk_wiz_0' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:159]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:75' bound to instance 'V1' of component 'vga_controller_640_60' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:169]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'CHAR_GEN' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:38' bound to instance 'G1' of component 'CHAR_GEN' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:180]
INFO: [Synth 8-638] synthesizing module 'CHAR_GEN' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:47]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-638] synthesizing module 'rom1' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-3491] module 'rom1' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/rom1_stub.vhdl:6' bound to instance 'rom_inst' of component 'rom1' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'CHAR_GEN' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/CHAR_GEN.vhd:47]
INFO: [Synth 8-3491] module 'audio_playback' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:5' bound to instance 'A1' of component 'audio_playback' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:190]
INFO: [Synth 8-638] synthesizing module 'audio_playback' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:14]
INFO: [Synth 8-3491] module 'sound_rom' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/sound_rom_stub.vhdl:6' bound to instance 'sound_inst' of component 'sound_rom' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:57]
INFO: [Synth 8-638] synthesizing module 'sound_rom' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/sound_rom_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'audio_playback' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/audio_playback.vhd:14]
INFO: [Synth 8-3491] module 'MY_PIXEL_DRIVER' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:33' bound to instance 'M1' of component 'MY_PIXEL_DRIVER' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:209]
INFO: [Synth 8-638] synthesizing module 'MY_PIXEL_DRIVER' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:45]
INFO: [Synth 8-3491] module 'draw_background' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:30' bound to instance 'BG' of component 'draw_background' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:135]
INFO: [Synth 8-638] synthesizing module 'draw_background' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_background.vhd:41]
INFO: [Synth 8-3491] module 'draw_chain' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:28' bound to instance 'CHAIN' of component 'draw_chain' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:147]
INFO: [Synth 8-638] synthesizing module 'draw_chain' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:42]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:254]
INFO: [Synth 8-226] default block is never used [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:300]
WARNING: [Synth 8-614] signal 'bmap_x1' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:375]
WARNING: [Synth 8-614] signal 'bmap_y1' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:375]
WARNING: [Synth 8-614] signal 'bmap_x2' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:407]
WARNING: [Synth 8-614] signal 'bmap_y2' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:407]
WARNING: [Synth 8-614] signal 'bmap_x3' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:438]
WARNING: [Synth 8-614] signal 'bmap_y3' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:438]
WARNING: [Synth 8-614] signal 'bmap_x4' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:469]
WARNING: [Synth 8-614] signal 'bmap_y4' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:469]
WARNING: [Synth 8-614] signal 'bmap_x5' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:499]
WARNING: [Synth 8-614] signal 'bmap_y5' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:499]
WARNING: [Synth 8-614] signal 'bmap_x6' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:530]
WARNING: [Synth 8-614] signal 'bmap_y6' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:530]
WARNING: [Synth 8-614] signal 'bmap_x7' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:561]
WARNING: [Synth 8-614] signal 'bmap_y7' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:561]
WARNING: [Synth 8-614] signal 'bmap_x_ball' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:592]
WARNING: [Synth 8-614] signal 'bmap_y_ball' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:592]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM1' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:627]
INFO: [Synth 8-638] synthesizing module 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'chain_bram' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:50]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM2' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:635]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM3' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:643]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM4' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:651]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM5' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:659]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM6' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:667]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BRAM7' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:675]
INFO: [Synth 8-3491] module 'chain_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/chain_bram.vhd:41' bound to instance 'BALLBRAM1' of component 'chain_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:683]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:700]
INFO: [Synth 8-256] done synthesizing module 'draw_chain' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:42]
INFO: [Synth 8-3491] module 'draw_wario' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:48' bound to instance 'WARIO' of component 'draw_wario' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:163]
INFO: [Synth 8-638] synthesizing module 'draw_wario' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:63]
WARNING: [Synth 8-614] signal 'bmap_x' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:262]
WARNING: [Synth 8-614] signal 'bmap_y' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:262]
INFO: [Synth 8-3491] module 'sprite_bram' declared at 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:57' bound to instance 'BRAM00' of component 'sprite_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:295]
INFO: [Synth 8-638] synthesizing module 'sprite_bram' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'sprite_bram' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/sprite_bram.vhd:66]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'draw_wario' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_wario.vhd:63]
WARNING: [Synth 8-614] signal 'hit_detected' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:313]
WARNING: [Synth 8-614] signal 'game_won_count' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:313]
WARNING: [Synth 8-614] signal 'chain_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'alpha_chain' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'wario_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'alpha_wario' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
WARNING: [Synth 8-614] signal 'char_enable' is read in the process but is not in the sensitivity list [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'MY_PIXEL_DRIVER' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/MY_PIXEL_DRIVER.vhd:45]
INFO: [Synth 8-3491] module 'hdmi_tx_0' declared at 'E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/hdmi_tx_0_stub.vhdl:6' bound to instance 'H1' of component 'hdmi_tx_0' [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:236]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_0' [E:/Projects/FPGA/Sparring_Wario_Game/Sparring_Wario/.Xil/Vivado-29256-DESKTOP-88C58FM/realtime/hdmi_tx_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_To_HDMI' (0#1) [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/VGA_To_HDMI.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element clk_60fps_reg was removed.  [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/new/draw_chain.vhd:193]
WARNING: [Synth 8-7129] Port vsync in module draw_background is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module MY_PIXEL_DRIVER is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module CHAR_GEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module debouncer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'C1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'H1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/rom1/rom1.dcp' for cell 'G1/CHAR_LOOP[0].rom_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/sound_rom/sound_rom.dcp' for cell 'A1/sound_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3157.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'C1/inst'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'C1/inst'
Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'C1/inst'
Finished Parsing XDC File [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'C1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_To_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_To_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc]
Finished Parsing XDC File [E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/constrs_1/new/vga_pins.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3157.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3157.309 ; gain = 0.000
75 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3157.309 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 14 02:32:49 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Mon Apr 14 02:32:49 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_rom2'...
[Mon Apr 14 02:45:39 2025] Launched audio_rom2_synth_1, synth_1...
Run output will be captured here:
audio_rom2_synth_1: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/audio_rom2_synth_1/runme.log
synth_1: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Mon Apr 14 02:45:39 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 14 11:17:39 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Mon Apr 14 11:17:39 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 14 11:39:23 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Mon Apr 14 11:39:23 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.205 . Memory (MB): peak = 3157.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'C1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3533.484 ; gain = 6.641
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3533.484 ; gain = 6.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3533.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3609.215 ; gain = 451.906
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/utils_1/imports/synth_1/VGA_To_HDMI.dcp with file E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/VGA_To_HDMI.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 14 12:49:46 2025] Launched synth_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/synth_1/runme.log
[Mon Apr 14 12:49:47 2025] Launched impl_1...
Run output will be captured here: E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887248200163A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_design
close_design
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.runs/impl_1/VGA_To_HDMI.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset audio_rom E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci
INFO: [Project 1-386] Moving file 'E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom/audio_rom.xci' from fileset 'audio_rom' to fileset 'sources_1'.
file delete -force E:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/audio_rom
file delete -force e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/audio_rom
export_ip_user_files -of_objects  [get_files e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset sound_rom e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci
INFO: [Project 1-386] Moving file 'e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom/sound_rom.xci' from fileset 'sound_rom' to fileset 'sources_1'.
file delete -force e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.srcs/sources_1/ip/sound_rom
file delete -force e:/Projects/FPGA/Sparring_Wario/Sparring_Wario.gen/sources_1/ip/sound_rom
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project LA13 E:/Projects/FPGA/LA13 -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic_0
set_property -dict [list \
  CONFIG.Data_Format {SignedFraction} \
  CONFIG.Functional_Selection {Sin_and_Cos} \
] [get_ips cordic_0]
generate_target {instantiation_template} [get_files e:/Projects/FPGA/LA13/LA13.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
generate_target all [get_files  e:/Projects/FPGA/LA13/LA13.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
catch { config_ip_cache -export [get_ips -all cordic_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cordic_0
export_ip_user_files -of_objects [get_files e:/Projects/FPGA/LA13/LA13.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Projects/FPGA/LA13/LA13.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_runs cordic_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cordic_0
[Mon Apr 14 16:57:29 2025] Launched cordic_0_synth_1...
Run output will be captured here: E:/Projects/FPGA/LA13/LA13.runs/cordic_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'cordic_0'... please wait for 'cordic_0_synth_1' run to finish...
wait_on_run cordic_0_synth_1
[Mon Apr 14 16:57:29 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:57:34 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:57:39 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:57:44 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:57:54 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:58:04 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:58:14 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:58:24 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:58:44 2025] Waiting for cordic_0_synth_1 to finish...
[Mon Apr 14 16:59:04 2025] Waiting for cordic_0_synth_1 to finish...

*** Running vivado
    with args -log cordic_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cordic_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cordic_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 440.406 ; gain = 163.230
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cordic_0
Command: synth_design -top cordic_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1260.051 ; gain = 411.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic_0' [e:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 2 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 1 - type: integer 
	Parameter C_DATA_FORMAT bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -2 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_19' declared at 'e:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_19' [e:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/synth/cordic_0.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (0#1) [e:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
WARNING: [Synth 8-7129] Port round_in[3] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[2] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[1] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[0] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_15_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_15_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_15_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_15_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_15_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_15_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_15_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_15_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_15_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_15_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay_bit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_bit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_bit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_bit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module cordic_ctrl_slice_par is either unconnected or has no load
WARNING: [Synth 8-7129] Port nd_in in module cordic_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[15] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[14] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[13] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[12] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[11] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[10] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[9] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[8] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[7] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[6] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[5] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[4] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[3] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[2] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[1] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[0] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[15] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[14] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[13] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[12] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[11] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[10] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[9] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[8] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[7] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[6] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[5] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[4] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[3] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[2] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[1] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[0] in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port ND in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cordic_v6_0_19_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_phase_tuser[0] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_phase_tlast in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tvalid in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tuser[0] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tlast in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[31] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[30] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[29] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[28] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[27] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[26] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[25] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[24] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[23] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[22] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[21] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[20] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[19] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[18] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[17] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[16] in module cordic_v6_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_dout_tready in module cordic_v6_0_19_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1737.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1968 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/Projects/FPGA/LA13/LA13.runs/cordic_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/FPGA/LA13/LA13.runs/cordic_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1737.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1737.117 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/Projects/FPGA/LA13/LA13.runs/cordic_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_addsub_v12_0_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port BYPASS in module c_addsub_v12_0_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_addsub_v12_0_15_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    94|
|2     |LUT2    |   372|
|3     |LUT3    |   554|
|4     |LUT4    |     4|
|5     |LUT5    |     1|
|6     |LUT6    |    15|
|7     |MUXCY   |   893|
|8     |SRL16E  |     5|
|9     |SRLC32E |     1|
|10    |XORCY   |   875|
|11    |FDRE    |   999|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1737.117 ; gain = 888.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1737.117 ; gain = 888.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1737.117 ; gain = 888.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1737.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1737.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 235 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 235 instances

Synth Design complete | Checksum: f2e0ee89
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 1737.117 ; gain = 1266.887
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/LA13/LA13.runs/cordic_0_synth_1/cordic_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cordic_0, cache-ID = b1c990440d866e1f
INFO: [Coretcl 2-1174] Renamed 345 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/FPGA/LA13/LA13.runs/cordic_0_synth_1/cordic_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cordic_0_utilization_synth.rpt -pb cordic_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 16:59:09 2025...
[Mon Apr 14 16:59:14 2025] cordic_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:01:45 . Memory (MB): peak = 4012.852 ; gain = 0.000
export_simulation -of_objects [get_files e:/Projects/FPGA/LA13/LA13.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory E:/Projects/FPGA/LA13/LA13.ip_user_files/sim_scripts -ip_user_files_dir E:/Projects/FPGA/LA13/LA13.ip_user_files -ipstatic_source_dir E:/Projects/FPGA/LA13/LA13.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Projects/FPGA/LA13/LA13.cache/compile_simlib/modelsim} {questa=E:/Projects/FPGA/LA13/LA13.cache/compile_simlib/questa} {riviera=E:/Projects/FPGA/LA13/LA13.cache/compile_simlib/riviera} {activehdl=E:/Projects/FPGA/LA13/LA13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
file mkdir E:/Projects/FPGA/LA13/LA13.srcs/sources_1/new
close [ open E:/Projects/FPGA/LA13/LA13.srcs/sources_1/new/cordic.vhd w ]
add_files E:/Projects/FPGA/LA13/LA13.srcs/sources_1/new/cordic.vhd
file mkdir E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd w ]
add_files -fileset sim_1 E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.srcs/sources_1/new/cordic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_19.cordic_v6_0_19_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_19.cordic_pack
Compiling package cordic_v6_0_19.cordic_hdl_comps
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=2,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=1,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng [\cordic_eng(p_xdevicefamily="spa...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_round [\cordic_round(p_xdevicefamily="s...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_synth [\cordic_v6_0_19_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_viv [\cordic_v6_0_19_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_19.cordic_v6_0_19 [\cordic_v6_0_19(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic [cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_tb
Built simulation snapshot cordic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4012.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 4012.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_19.cordic_v6_0_19_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_19.cordic_pack
Compiling package cordic_v6_0_19.cordic_hdl_comps
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=2,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=1,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng [\cordic_eng(p_xdevicefamily="spa...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_round [\cordic_round(p_xdevicefamily="s...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_synth [\cordic_v6_0_19_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_viv [\cordic_v6_0_19_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_19.cordic_v6_0_19 [\cordic_v6_0_19(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic [cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_tb
Built simulation snapshot cordic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4012.852 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4012.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_19.cordic_v6_0_19_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_19.cordic_pack
Compiling package cordic_v6_0_19.cordic_hdl_comps
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=2,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=1,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng [\cordic_eng(p_xdevicefamily="spa...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_round [\cordic_round(p_xdevicefamily="s...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_synth [\cordic_v6_0_19_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_viv [\cordic_v6_0_19_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_19.cordic_v6_0_19 [\cordic_v6_0_19(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic [cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_tb
Built simulation snapshot cordic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.852 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4012.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4012.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_19.cordic_v6_0_19_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_19.cordic_pack
Compiling package cordic_v6_0_19.cordic_hdl_comps
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=2,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=1,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng [\cordic_eng(p_xdevicefamily="spa...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_round [\cordic_round(p_xdevicefamily="s...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_synth [\cordic_v6_0_19_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_viv [\cordic_v6_0_19_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_19.cordic_v6_0_19 [\cordic_v6_0_19(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic [cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_tb
Built simulation snapshot cordic_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.852 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4012.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4012.852 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cordic_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/FPGA/LA13/LA13.srcs/sim_1/new/cordic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cordic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/FPGA/LA13/LA13.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_19 -L secureip -L xpm --snapshot cordic_tb_behav xil_defaultlib.cordic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_19.cordic_v6_0_19_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_19.cordic_pack
Compiling package cordic_v6_0_19.cordic_hdl_comps
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=2,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=1,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_eng [\cordic_eng(p_xdevicefamily="spa...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_round [\cordic_round(p_xdevicefamily="s...]
Compiling architecture struct_all of entity cordic_v6_0_19.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_synth [\cordic_v6_0_19_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_19.cordic_v6_0_19_viv [\cordic_v6_0_19_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_19.cordic_v6_0_19 [\cordic_v6_0_19(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic [cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_tb
Built simulation snapshot cordic_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4012.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4012.852 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 4012.852 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cordic_tb/cos_int}} {{/cordic_tb/sin_int}} {{/cordic_tb/cos_real}} {{/cordic_tb/sin_real}} 
relaunch_sim
