{"vcs1":{"timestamp_begin":1731177147.091010534, "rt":4.12, "ut":2.08, "st":0.22}}
{"vcselab":{"timestamp_begin":1731177151.281720512, "rt":0.93, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1731177152.269809596, "rt":0.33, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731177146.530992907}
{"VCS_COMP_START_TIME": 1731177146.530992907}
{"VCS_COMP_END_TIME": 1731177155.844639823}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336560}}
{"stitch_vcselab": {"peak_mem": 231624}}
