--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf
Top1.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkcam
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<0>|   -2.340(F)|    4.341(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<1>|   -2.901(F)|    4.858(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<2>|   -3.187(F)|    5.121(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<3>|   -3.105(F)|    5.044(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<4>|   -2.934(F)|    4.887(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<5>|   -3.130(F)|    5.068(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<6>|   -3.144(F)|    5.079(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<7>|   -2.897(F)|    4.849(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<0>|   -4.032(F)|    5.898(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<1>|   -3.718(F)|    5.609(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<2>|   -3.878(F)|    5.755(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<3>|   -3.953(F)|    5.821(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<4>|   -3.900(F)|    5.774(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<5>|   -4.064(F)|    5.925(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<6>|   -3.986(F)|    5.853(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<7>|   -4.020(F)|    5.880(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<0>|   -5.261(F)|    7.026(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<1>|   -5.218(F)|    6.987(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<2>|   -5.120(F)|    6.897(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<3>|   -5.279(F)|    7.041(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<4>|   -5.284(F)|    7.050(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<5>|   -5.106(F)|    6.884(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<6>|   -5.202(F)|    6.971(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<7>|   -4.970(F)|    6.756(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<0>|   -5.108(F)|    6.888(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<1>|   -4.868(F)|    6.665(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<2>|   -5.126(F)|    6.903(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<3>|   -4.771(F)|    6.575(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<4>|   -4.856(F)|    6.655(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<5>|   -4.893(F)|    6.687(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<6>|   -5.227(F)|    6.992(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<7>|   -4.877(F)|    6.671(F)|ov7670_pclkbufmux |   0.000|
ov7670_href1   |   -3.310(F)|    5.235(F)|ov7670_pclkbufmux |   0.000|
ov7670_href2   |   -4.299(F)|    6.142(F)|ov7670_pclkbufmux |   0.000|
ov7670_href3   |   -5.196(F)|    6.968(F)|ov7670_pclkbufmux |   0.000|
ov7670_href4   |   -4.789(F)|    6.593(F)|ov7670_pclkbufmux |   0.000|
ov7670_pclk1   |    3.712(R)|   -1.454(R)|clkcambuf         |   0.000|
ov7670_pclk2   |    1.356(R)|    0.715(R)|clkcambuf         |   0.000|
ov7670_pclk3   |    1.456(R)|    0.652(R)|clkcambuf         |   0.000|
ov7670_pclk4   |    1.279(R)|    0.786(R)|clkcambuf         |   0.000|
ov7670_vsync1  |   -2.683(F)|    4.661(F)|ov7670_pclkbufmux |   0.000|
ov7670_vsync2  |   -3.814(F)|    5.701(F)|ov7670_pclkbufmux |   0.000|
ov7670_vsync3  |   -5.181(F)|    6.958(F)|ov7670_pclkbufmux |   0.000|
ov7670_vsync4  |   -5.062(F)|    6.848(F)|ov7670_pclkbufmux |   0.000|
pb             |    0.773(R)|    1.995(R)|clkcambuf         |   0.000|
sw<0>          |   -0.887(R)|    2.799(R)|clkcambuf         |   0.000|
               |   -2.805(F)|    5.694(F)|ov7670_pclkbufmux |   0.000|
sw<1>          |   -1.018(R)|    2.976(R)|clkcambuf         |   0.000|
               |   -2.738(F)|    5.822(F)|ov7670_pclkbufmux |   0.000|
sw<2>          |   -1.566(R)|    3.301(R)|clkcambuf         |   0.000|
               |   -4.227(F)|    6.433(F)|ov7670_pclkbufmux |   0.000|
sw<3>          |   -0.473(R)|    2.320(R)|clkcambuf         |   0.000|
               |   -3.973(F)|    6.513(F)|ov7670_pclkbufmux |   0.000|
---------------+------------+------------+------------------+--------+

Clock clkcam to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
o_debug<4>   |   12.578(R)|clkcambuf         |   0.000|
ov7670_pwdn1 |   12.033(R)|clkcambuf         |   0.000|
ov7670_pwdn2 |   12.422(R)|clkcambuf         |   0.000|
ov7670_pwdn3 |   12.575(R)|clkcambuf         |   0.000|
ov7670_pwdn4 |   12.684(R)|clkcambuf         |   0.000|
ov7670_reset1|   11.742(R)|clkcambuf         |   0.000|
ov7670_reset2|   11.192(R)|clkcambuf         |   0.000|
ov7670_reset3|   11.401(R)|clkcambuf         |   0.000|
ov7670_reset4|   11.361(R)|clkcambuf         |   0.000|
ov7670_sioc1 |   12.343(R)|clkcambuf         |   0.000|
ov7670_sioc2 |   11.884(R)|clkcambuf         |   0.000|
ov7670_sioc3 |   12.157(R)|clkcambuf         |   0.000|
ov7670_sioc4 |   11.872(R)|clkcambuf         |   0.000|
ov7670_siod1 |   16.697(R)|clkcambuf         |   0.000|
ov7670_siod2 |   16.267(R)|clkcambuf         |   0.000|
ov7670_siod3 |   16.764(R)|clkcambuf         |   0.000|
ov7670_siod4 |   16.032(R)|clkcambuf         |   0.000|
ov7670_xclk1 |   10.943(R)|clkcambuf         |   0.000|
ov7670_xclk2 |   11.868(R)|clkcambuf         |   0.000|
ov7670_xclk3 |   10.975(R)|clkcambuf         |   0.000|
ov7670_xclk4 |   10.974(R)|clkcambuf         |   0.000|
vga_o_clk25  |   13.025(R)|clkcambuf         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    7.180|    4.062|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ov7670_data1<0>|o_debug<3>     |    6.814|
ov7670_href1   |o_debug<1>     |    6.596|
ov7670_pclk1   |o_debug<0>     |   12.691|
ov7670_vsync1  |o_debug<2>     |    7.098|
---------------+---------------+---------+


Analysis completed Wed Aug 24 22:25:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 496 MB



