0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/jayaa/Documents/Vivado/assign1_halfadder/assign1_halfadder.sim/sim_1/behav/xsim/glbl.v,1513215260,verilog,,,,glbl,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign1_halfadder/assign1_halfadder.srcs/sim_1/new/half_add_tb.v,1647685072,verilog,,,,half_add_tb,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign1_halfadder/assign1_halfadder.srcs/sources_1/new/Half_add.v,1647684350,verilog,,C:/Users/jayaa/Documents/Vivado/assign1_halfadder/assign1_halfadder.srcs/sim_1/new/half_add_tb.v,,Half_add,,,,,,,,
C:/Users/jayaa/Documents/Vivado/assign1_halfadder/assign1_halfadder.srcs/sources_1/new/Halfadder.v,1647683980,verilog,,,,Halfadder,,,,,,,,
