
# ğŸš€ Week 2 â€” BabySoC Fundamentals & Functional Modelling  

Welcome to **Week 2 Research**!  
This week, we zoom into the **fundamentals of BabySoC design** and explore how **functional modelling** helps us translate theory into working prototypes.  

Think of BabySoC as the â€œminiature DNA of a chipâ€ â€” small, simple, yet powerful enough to demonstrate how **processors, memory, and interconnects** interact.  
Here, weâ€™re not just studying block diagrams â€” weâ€™re building intuition on **how ideas turn into models** and eventually real hardware. ğŸŒŸ  

---

## ğŸ“‘ Contents  
ğŸ“˜ About Week 2  
ğŸ› ï¸ Prerequisites  
ğŸ“‚ Research & Lab Roadmap  
ğŸ¯ Learning Outcomes  
ğŸ™ Acknowledgements  

---

## ğŸ“˜ About Week 2  

This module is designed to give you a strong **conceptual foundation** of SoC architecture while teaching you how to **model functionality** step by step.  

Youâ€™ll explore:  
- ğŸ”¹ **BabySoC architecture basics** (building blocks, data/control flow)  
- ğŸ”¹ Abstraction levels in SoC design  
- ğŸ”¹ Translating **theory â†’ functional models**  
- ğŸ”¹ Applications of functional modelling in **verification and early design exploration**  

---

## ğŸ› ï¸ Prerequisites  

Before diving in, make sure youâ€™re comfortable with:  
- âœ… Basics of digital logic (mux, flip-flops, datapath control)  
- âœ… Introductory SoC concepts (CPU, memory, I/O)  
- âœ… Installed tools (recommended):  
  - Verilog simulator (Icarus Verilog / Verilator)  
  - Python/Matlab (for high-level modelling)  
  - GTKWave (for visualization)  

ğŸ’¡ *Tip: If Week 1 was about â€œknowing the languageâ€ (RTL), Week 2 is about â€œthinking in systems.â€*  

---

## ğŸ“‚ Research & Lab Roadmap  

This week is structured in two major parts:  

ğŸ“… Part	ğŸ“ Focus Area	ğŸ”— Link  
1ï¸âƒ£	**Theory (Conceptual Understanding)** â†’ BabySoC fundamentals, SoC abstraction levels, mapping specifications to models	`Part1-Theory`  
2ï¸âƒ£	**Hands-on Functional Modelling** â†’ Building a BabySoC functional model, exploring interactions, running basic experiments	`Part2-FunctionalModelling`  

ğŸ” Each part includes:  
âœ”ï¸ Concept notes with clear diagrams  
âœ”ï¸ Hands-on modelling exercises  
âœ”ï¸ Step-by-step workflows for BabySoC  
âœ”ï¸ Reflections connecting **Week 1 RTL basics â†’ Week 2 system-level thinking**  

---

## ğŸ¯ Learning Outcomes  

By the end of Week 2, you will:  
- ğŸ§  Understand **BabySoC architecture** and its functional layers  
- ğŸ› ï¸ Model the **behavior of a simplified SoC**  
- ğŸ”„ Bridge the gap between **conceptual theory & implementation**  
- ğŸš€ Prepare for Week 3, where we move into **deeper RTL integration**  

---

## ğŸ™ Acknowledgements  

This research builds on the efforts of the **open-source VLSI community**:  

ğŸ‘¨â€ğŸ’» Kunal Ghosh (VSDI)  
ğŸ› ï¸ Open-source ecosystem: Sky130 PDK, Icarus Verilog, Verilator  
ğŸ“˜ Collaborative learners & contributors shaping BabySoC insights  

âœ¨ *â€œEvery SoC starts as a simple model â€” mastering functional modelling is your first step to becoming a chip architect.â€* âœ¨  

---

**Author:** *jaynandan-kushwaha*  
