

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_float_multiply_loop'
================================================================
* Date:           Tue Oct 14 10:12:01 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49158|    49158|  0.492 ms|  0.492 ms|  49158|  49158|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- float_multiply_loop  |    49156|    49156|         6|          1|          1|  49152|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:401]   --->   Operation 12 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.10ns)   --->   "%icmp_ln401 = icmp_eq  i16 %i_10, i16 49152" [activation_accelerator.cpp:401]   --->   Operation 13 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln401 = add i16 %i_10, i16 1" [activation_accelerator.cpp:401]   --->   Operation 15 'add' 'add_ln401' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %for.body.i.split, void %if.end72.loopexit.exitStub" [activation_accelerator.cpp:401]   --->   Operation 16 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i16 %i_10" [activation_accelerator.cpp:401]   --->   Operation 17 'zext' 'zext_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln401" [activation_accelerator.cpp:403]   --->   Operation 18 'getelementptr' 'x_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:403]   --->   Operation 19 'load' 'x_load' <Predicate = (!icmp_ln401)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln401" [activation_accelerator.cpp:403]   --->   Operation 20 'getelementptr' 'y_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%y_load = load i16 %y_addr" [activation_accelerator.cpp:403]   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln401)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln401 = store i16 %add_ln401, i16 %i" [activation_accelerator.cpp:401]   --->   Operation 22 'store' 'store_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:403]   --->   Operation 23 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%y_load = load i16 %y_addr" [activation_accelerator.cpp:403]   --->   Operation 24 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 25 [3/3] (7.01ns)   --->   "%mut = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:403]   --->   Operation 25 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 26 [2/3] (7.01ns)   --->   "%mut = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:403]   --->   Operation 26 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 27 [1/3] (7.01ns)   --->   "%mut = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:403]   --->   Operation 27 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln405 = bitcast i32 %mut" [activation_accelerator.cpp:405]   --->   Operation 28 'bitcast' 'bitcast_ln405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln405, i32 16, i32 31" [activation_accelerator.cpp:405]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln401)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln402 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:402]   --->   Operation 30 'specpipeline' 'specpipeline_ln402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln401 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:401]   --->   Operation 31 'specloopname' 'specloopname_ln401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %zext_ln401" [activation_accelerator.cpp:405]   --->   Operation 32 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln405 = store i16 %trunc_ln, i16 %buf2_addr" [activation_accelerator.cpp:405]   --->   Operation 33 'store' 'store_ln405' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.body.i" [activation_accelerator.cpp:401]   --->   Operation 34 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:401) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln401', activation_accelerator.cpp:401) [11]  (0.853 ns)
	'store' operation ('store_ln401', activation_accelerator.cpp:401) of variable 'add_ln401', activation_accelerator.cpp:401 on local variable 'i' [26]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:403) on array 'x' [18]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mut', activation_accelerator.cpp:403) [21]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mut', activation_accelerator.cpp:403) [21]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mut', activation_accelerator.cpp:403) [21]  (7.02 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('buf2_addr', activation_accelerator.cpp:405) [24]  (0 ns)
	'store' operation ('store_ln405', activation_accelerator.cpp:405) of variable 'trunc_ln', activation_accelerator.cpp:405 on array 'buf2' [25]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
