============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:13:17 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (232 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P1[63]
          Clock: (R) VCLK
       Endpoint: (F) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     402                  
             Slack:=     232                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_64_1 
  output_delay             133             counter.sdc_line_14      

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  P1[63]         -       -     R     (arrival)      1  0.3     0     0     533    (-,-) 
  g59921__5953/Y -       A->Y  F     XNOR2X1        1  0.5     8    42     576    (-,-) 
  g59916__2391/Y -       B->Y  R     XNOR2X1        1  0.7     9    36     611    (-,-) 
  g59654__1474/S -       CI->S F     ADDFX1         2  0.5    10    60     671    (-,-) 
  g59401__5019/Y -       B->Y  R     XNOR2X1        1  0.6     8    35     707    (-,-) 
  g59396__5795/Y -       B->Y  F     XNOR2X1        1  1.0    11    32     739    (-,-) 
  g59263__2900/S -       B->S  R     ADDFX1         2  0.6    10    66     805    (-,-) 
  g59137__7114/Y -       B->Y  F     XNOR2X1        1  0.5     8    31     836    (-,-) 
  g59134__1786/Y -       B->Y  R     XNOR2X1        1  1.1    11    37     873    (-,-) 
  g59062__8780/S -       B->S  F     ADDFX1         1  0.0     7    62     935    (-,-) 
  SUM[63]        -       -     F     (port)         -    -     -     0     935    (-,-) 
#---------------------------------------------------------------------------------------

