# ISA I3xM â€” Emulator/Simulator pentru un subset RISC-V ğŸ› ï¸  

![Language](https://img.shields.io/badge/C-11-informational)
![License](https://img.shields.io/badge/License-MIT-blue)
![Pipeline](https://gitlab.com/<group>/<repo>/badges/main/pipeline.svg)
![Open Issues](https://img.shields.io/gitlab/issues/<group>/<repo>)

> Proiect didactic dezvoltat de **BoÈ›oc Indi**, **Codreanu Mihai-Constantin**, **Isac Marco-Deian** È™i **Nedelea Maria-Paula**.

---

<details>
<summary>ğŸ“‘ Cuprins</summary>

1. [Introducere](#introducere)  
2. [ArhitecturÄƒ generalÄƒ](#arhitecturÄƒ-generalÄƒ)  
3. [Memorie, registre & flag-uri](#memorie-registre--flag-uri)  
4. [Setul de instrucÈ›iuni](#setul-de-instrucÈ›iuni)  
5. [Module software](#module-software)  
6. [UI & InteracÈ›iune](#ui--interacÈ›iune)  
7. [Assembler integrat](#assembler-integrat)  
8. [Compilare & rulare](#compilare--rulare)  
9. [Exemple](#exemple)  
10. [Structura repository-ului](#structura-repository-ului)  
11. [LimitÄƒri & direcÈ›ii viitoare](#limitÄƒri--direcÈ›ii-viitoare)  
12. [Bibliografie](#bibliografie)  
13. [LicenÈ›Äƒ](#licenÈ›Äƒ)  

</details>

---

## Introducere

**ISA I3xM** este un emulator/simulator scris Ã®n C 11 care reproduce ciclul _fetch â†’ decode â†’ execute_ pentru un procesor simplificat, inspirat de arhitectura RISC-V. Scopul principal este de a ilustra, Ã®n laborator, impactul fiecÄƒrei instrucÈ›iuni asupra memoriei, registrelor È™i flag-urilor procesorului, utilizÃ¢nd o interfaÈ›Äƒ **ncurses** Ã®n terminal :contentReference[oaicite:0]{index=0}.

---

## ArhitecturÄƒ generalÄƒ

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ ISA / UI (ncurses) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Gestionare ferestre & evenimente tastaturÄƒ â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ PARSE_CODE â”‚ ENCODER (bin out) â”‚
â”‚ (analizor asm)â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ DECODER/EXECUTOR â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
â”‚

## MEMORIE & REGISTRE


* **Decoder** â€“ mapeazÄƒ instrucÈ›iunile brute Ã®n structuri interne.  
* **Encoder** â€“ transformÄƒ instrucÈ›iunile text Ã®n cod binar.  
* **Executor** â€“ evalueazÄƒ ÅŸi ruleazÄƒ instrucÅ£iunile; actualizeazÄƒ memoria, registrele ÅŸi flag-urile.  
* **Memorie** â€“ abstractizeazÄƒ segmentele instrucÈ›iuni/date/stivÄƒ ÅŸi oferÄƒ operaÅ£ii sigure.  
* **InterfaÅ£Äƒ** â€“ afiÈ™eazÄƒ permanent codul, memoria ÅŸi registrele ÅŸi preia input-ul utilizatorului. :contentReference[oaicite:1]{index=1}

---

## Memorie, registre & flag-uri

| ComponentÄƒ | Detalii |
|------------|---------|
| **Memorie segmentatÄƒ** | InstrucÈ›iuni, date È™i stivÄƒ sunt pÄƒstrate Ã®n zone contigue separate pentru claritate È™i protecÈ›ie :contentReference[oaicite:2]{index=2} |
| **Registre** | 32 registre generale (`x0-x31`) + specialele `PC` (Program Counter) È™i `SP` (Stack Pointer) |
| **Flag-uri** | `ZF` â€“ Zero, `SF` â€“ Sign, `CF` â€“ Carry, `OF` â€“ Overflow; actualizate de instrucÈ›iunile aritmetice/logice :contentReference[oaicite:3]{index=3} |

---

## Setul de instrucÈ›iuni

Subsetul implementeazÄƒ tipurile **R**, **I** È™i **B** + cÃ¢teva pseudo-instrucÈ›iuni de stivÄƒ È™i memorie.  
Diagrama de cÃ¢mpuri urmeazÄƒ convenÈ›ia RISC-V, cu adaptÄƒri minore :contentReference[oaicite:4]{index=4}.

<details>
<summary>ğŸ” InstrucÈ›iuni tip R</summary>

| InstrucÈ›iune | OPCODE | FUNCT3 | FUNCT7 | Descriere |
|--------------|--------|--------|--------|-----------|
| `add` | `0110011` | `000` | `0000000` | Adunare registre |
| `sub` | `0110011` | `000` | `0100000` | ScÄƒdere registre |
| `mul` | `0110011` | `000` | `0000001` | ÃnmulÈ›ire registre |
| `udv` | `0110011` | `101` | `0000001` | ÃmpÄƒrÈ›ire (cÃ¢t) |
| `mod` | `0110011` | `110` | `0000001` | ÃmpÄƒrÈ›ire (rest) |
| `lsl` | `0110011` | `001` | `0000000` | Shift logic stÃ¢nga |
| `lsr` | `0110011` | `101` | `0000000` | Shift logic dreapta |
| `cmp` | `0110011` | `010` | `0000000` | Comparare registre |
| `and`, `xor`, `or`, `mov` â€¦ | â€¦ | â€¦ | â€¦ | OperaÈ›ii logice / mutare |  

</details>

<details>
<summary>ğŸ” InstrucÈ›iuni tip I (+ pseudo-I)</summary>

| InstrucÈ›iune | OPCODE (`0010011`) | FUNCT3 | Descriere |
|--------------|-------------------|--------|-----------|
| `addi`, `subi`, `xori`, `ori`, `andi` | `000`â€¦`111` | AritmeticÄƒ imediat |
| `lsl`, `lsr`, `asr` | `001` / `101` | Shift cu imediate |
| `cmp` | `010` | SLTIâ€based compare |
| `movi` | `000` | Mutare imediatÄƒ |
| **Pseudo:** `lda`, `ldr`, `str`, `sta` | `0000011`/`0100011` | Load/Store addr/reg |
| `psh`, `pop`, `ret`, `hlt` | `0100011` / `0000011` / `1110011` | StivÄƒ & control |  

</details>

<details>
<summary>ğŸ” InstrucÈ›iuni tip B (branch)</summary>

| InstrucÈ›iune | CondiÈ›ie / scop | Descriere |
|--------------|-----------------|-----------|
| `bra` | â€” | Salt absolut |
| `beq`, `bne` | `rs1 == rs2`, `rs1 != rs2` | Salt condiÈ›ionat pe egalitate |
| `blt`, `bge`, `bgt`, `ble` | ComparÄƒri semnate |
| `brz`, `brp`, `bmi` | Flag-uri `ZF`, `SF` |
| `bvs`, `bcs` | Flag-uri `OF`, `CF` |
| `jms` | Salt subrutinÄƒ (push `PC`, branch) |  

</details>

---

## Module software

| Modul | ResponsabilitÄƒÈ›i principale |
|-------|-----------------------------|
| **ISA** | IniÈ›ializeazÄƒ/Ã®nchide interfaÈ›a, deseneazÄƒ ferestrele, primeÈ™te input, trimite cod cÄƒtre analizor :contentReference[oaicite:8]{index=8} |
| **PARSE_CODE** | Extrage etichete, tokenizeazÄƒ liniile, formeazÄƒ un tabel de instrucÈ›iuni  |
| **ENCODER** | CodificÄƒ R/I/B Ã®n format binar RISC-V adaptat :contentReference[oaicite:10]{index=10} |
| **DECODER/EXECUTOR** | DecodificÄƒ, actualizeazÄƒ flag-urile, rularea efectivÄƒ È™i ciclul procesorului :contentReference[oaicite:11]{index=11} |
| **MEMORY** | Acces aliniat, protecÈ›ie segmente, push/pop stivÄƒ |
| **UI layer** | Ferestre separate: cod, memorie, registre, log execuÈ›ie |

---

## UI & InteracÈ›iune

* **ncurses** redÄƒ patru panouri: cod sursÄƒ, registre, memorie, log.  
* Control la runtime: `Space` (step), `Enter` (run/pause), `q` (quit).  
* Mesaje de eroare/avertizare apar Ã®ntr-un overlay modal :contentReference[oaicite:12]{index=12}.

---

## Assembler integrat

Emulatorul poate rula direct fiÈ™iere `.asm`; pipeline-ul intern:
.asm â”€â–º PARSE_CODE â”€â–º ENCODER (bin) â”€â–º DECODER/EXECUTOR


Etichetele sunt rezolvate Ã®ntr-o primÄƒ trecere; instrucÈ›iunile sunt puse Ã®ntr-un **string table** È™i apoi traduse Ã®n binar, dupÄƒ care sunt Ã®ncÄƒrcate Ã®n segmentul _instrucÈ›iuni_ al memoriei :contentReference[oaicite:13]{index=13}.

---

## Compilare & rulare

```bash
# Clonare
git clone https://gitlab.com/<group>/<repo>.git
cd isa-i3xm

# Build (Release)
make                         # sau  make DEBUG=1  pentru simboluri

# Rulare binar
./i3xm build/hello.bin

# Rulare direct din .asm
./i3xm examples/factorial.asm
```

DependenÈ›e: GCC â‰¥ 9 (sau Clang), GNU Make, libncursesw5-dev pe Linux sau brew install ncurses pe macOS .

## Bibliografie:

Pentru bibliografie, puteti consulta pdf-ul din proiect
