*.vcd
*.log
runs/
*.out
*.py
bsr_input/
bsr_output/
verilog/rtl/bsr*.v