
Pract_GPS_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c9c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a4  08006e40  08006e40  00007e40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074e4  080074e4  000091e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080074e4  080074e4  000084e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074ec  080074ec  000091e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074ec  080074ec  000084ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074f0  080074f0  000084f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  080074f4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001e4  080076d8  000091e4  2**2
                  ALLOC
 10 .noinit       00000008  200004a0  080076d8  000094a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004a8  080076d8  000094a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a0cf  00000000  00000000  00009214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e17  00000000  00000000  000132e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000880  00000000  00000000  00015100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000066b  00000000  00000000  00015980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016b6d  00000000  00000000  00015feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ab34  00000000  00000000  0002cb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087da3  00000000  00000000  0003768c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000bf42f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003468  00000000  00000000  000bf474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000045  00000000  00000000  000c28dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006e24 	.word	0x08006e24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08006e24 	.word	0x08006e24

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2uiz>:
 8000b5c:	004a      	lsls	r2, r1, #1
 8000b5e:	d211      	bcs.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b64:	d211      	bcs.n	8000b8a <__aeabi_d2uiz+0x2e>
 8000b66:	d50d      	bpl.n	8000b84 <__aeabi_d2uiz+0x28>
 8000b68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d40e      	bmi.n	8000b90 <__aeabi_d2uiz+0x34>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8e:	d102      	bne.n	8000b96 <__aeabi_d2uiz+0x3a>
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295
 8000b94:	4770      	bx	lr
 8000b96:	f04f 0000 	mov.w	r0, #0
 8000b9a:	4770      	bx	lr

08000b9c <__aeabi_uldivmod>:
 8000b9c:	b953      	cbnz	r3, 8000bb4 <__aeabi_uldivmod+0x18>
 8000b9e:	b94a      	cbnz	r2, 8000bb4 <__aeabi_uldivmod+0x18>
 8000ba0:	2900      	cmp	r1, #0
 8000ba2:	bf08      	it	eq
 8000ba4:	2800      	cmpeq	r0, #0
 8000ba6:	bf1c      	itt	ne
 8000ba8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bac:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb0:	f000 b9be 	b.w	8000f30 <__aeabi_idiv0>
 8000bb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bbc:	f000 f83c 	bl	8000c38 <__udivmoddi4>
 8000bc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc8:	b004      	add	sp, #16
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2lz>:
 8000bcc:	b538      	push	{r3, r4, r5, lr}
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	4604      	mov	r4, r0
 8000bd4:	460d      	mov	r5, r1
 8000bd6:	f7ff ff99 	bl	8000b0c <__aeabi_dcmplt>
 8000bda:	b928      	cbnz	r0, 8000be8 <__aeabi_d2lz+0x1c>
 8000bdc:	4620      	mov	r0, r4
 8000bde:	4629      	mov	r1, r5
 8000be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000be4:	f000 b80a 	b.w	8000bfc <__aeabi_d2ulz>
 8000be8:	4620      	mov	r0, r4
 8000bea:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000bee:	f000 f805 	bl	8000bfc <__aeabi_d2ulz>
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	bd38      	pop	{r3, r4, r5, pc}
 8000bfa:	bf00      	nop

08000bfc <__aeabi_d2ulz>:
 8000bfc:	b5d0      	push	{r4, r6, r7, lr}
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <__aeabi_d2ulz+0x34>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	4606      	mov	r6, r0
 8000c04:	460f      	mov	r7, r1
 8000c06:	f7ff fd0f 	bl	8000628 <__aeabi_dmul>
 8000c0a:	f7ff ffa7 	bl	8000b5c <__aeabi_d2uiz>
 8000c0e:	4604      	mov	r4, r0
 8000c10:	f7ff fc90 	bl	8000534 <__aeabi_ui2d>
 8000c14:	4b07      	ldr	r3, [pc, #28]	@ (8000c34 <__aeabi_d2ulz+0x38>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	f7ff fd06 	bl	8000628 <__aeabi_dmul>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	460b      	mov	r3, r1
 8000c20:	4630      	mov	r0, r6
 8000c22:	4639      	mov	r1, r7
 8000c24:	f7ff fb48 	bl	80002b8 <__aeabi_dsub>
 8000c28:	f7ff ff98 	bl	8000b5c <__aeabi_d2uiz>
 8000c2c:	4621      	mov	r1, r4
 8000c2e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c30:	3df00000 	.word	0x3df00000
 8000c34:	41f00000 	.word	0x41f00000

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	468e      	mov	lr, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d962      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	b14e      	cbz	r6, 8000c68 <__udivmoddi4+0x30>
 8000c54:	f1c6 0320 	rsb	r3, r6, #32
 8000c58:	fa01 f806 	lsl.w	r8, r1, r6
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	40b7      	lsls	r7, r6
 8000c62:	ea43 0808 	orr.w	r8, r3, r8
 8000c66:	40b4      	lsls	r4, r6
 8000c68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c74:	0c23      	lsrs	r3, r4, #16
 8000c76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c8c:	f080 80ea 	bcs.w	8000e64 <__udivmoddi4+0x22c>
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f240 80e7 	bls.w	8000e64 <__udivmoddi4+0x22c>
 8000c96:	3902      	subs	r1, #2
 8000c98:	443b      	add	r3, r7
 8000c9a:	1a9a      	subs	r2, r3, r2
 8000c9c:	b2a3      	uxth	r3, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000caa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cae:	459c      	cmp	ip, r3
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb8:	f080 80d6 	bcs.w	8000e68 <__udivmoddi4+0x230>
 8000cbc:	459c      	cmp	ip, r3
 8000cbe:	f240 80d3 	bls.w	8000e68 <__udivmoddi4+0x230>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	eba3 030c 	sub.w	r3, r3, ip
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11d      	cbz	r5, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40f3      	lsrs	r3, r6
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d905      	bls.n	8000cee <__udivmoddi4+0xb6>
 8000ce2:	b10d      	cbz	r5, 8000ce8 <__udivmoddi4+0xb0>
 8000ce4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4608      	mov	r0, r1
 8000cec:	e7f5      	b.n	8000cda <__udivmoddi4+0xa2>
 8000cee:	fab3 f183 	clz	r1, r3
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d146      	bne.n	8000d84 <__udivmoddi4+0x14c>
 8000cf6:	4573      	cmp	r3, lr
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xc8>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 8105 	bhi.w	8000f0a <__udivmoddi4+0x2d2>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	4690      	mov	r8, r2
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f000 8090 	beq.w	8000e3a <__udivmoddi4+0x202>
 8000d1a:	fab2 f682 	clz	r6, r2
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	f040 80a4 	bne.w	8000e6c <__udivmoddi4+0x234>
 8000d24:	1a8a      	subs	r2, r1, r2
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d907      	bls.n	8000d56 <__udivmoddi4+0x11e>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x11c>
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f200 80e0 	bhi.w	8000f14 <__udivmoddi4+0x2dc>
 8000d54:	46c4      	mov	ip, r8
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d64:	fb02 f404 	mul.w	r4, r2, r4
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x144>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x142>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f200 80ca 	bhi.w	8000f0e <__udivmoddi4+0x2d6>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	1b1b      	subs	r3, r3, r4
 8000d7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d82:	e7a5      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d84:	f1c1 0620 	rsb	r6, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	431f      	orrs	r7, r3
 8000d90:	fa0e f401 	lsl.w	r4, lr, r1
 8000d94:	fa20 f306 	lsr.w	r3, r0, r6
 8000d98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	fa1f fc87 	uxth.w	ip, r7
 8000daa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000db8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x1a0>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dca:	f080 809c 	bcs.w	8000f06 <__udivmoddi4+0x2ce>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f240 8099 	bls.w	8000f06 <__udivmoddi4+0x2ce>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 040e 	sub.w	r4, r4, lr
 8000ddc:	fa1f fe83 	uxth.w	lr, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1ce>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dfa:	f080 8082 	bcs.w	8000f02 <__udivmoddi4+0x2ca>
 8000dfe:	45a4      	cmp	ip, r4
 8000e00:	d97f      	bls.n	8000f02 <__udivmoddi4+0x2ca>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	443c      	add	r4, r7
 8000e06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0a:	eba4 040c 	sub.w	r4, r4, ip
 8000e0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e12:	4564      	cmp	r4, ip
 8000e14:	4673      	mov	r3, lr
 8000e16:	46e1      	mov	r9, ip
 8000e18:	d362      	bcc.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e1a:	d05f      	beq.n	8000edc <__udivmoddi4+0x2a4>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x1fe>
 8000e1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e22:	eb64 0409 	sbc.w	r4, r4, r9
 8000e26:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e2e:	431e      	orrs	r6, r3
 8000e30:	40cc      	lsrs	r4, r1
 8000e32:	e9c5 6400 	strd	r6, r4, [r5]
 8000e36:	2100      	movs	r1, #0
 8000e38:	e74f      	b.n	8000cda <__udivmoddi4+0xa2>
 8000e3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e3e:	0c01      	lsrs	r1, r0, #16
 8000e40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e44:	b280      	uxth	r0, r0
 8000e46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	463c      	mov	r4, r7
 8000e50:	46b8      	mov	r8, r7
 8000e52:	46be      	mov	lr, r7
 8000e54:	2620      	movs	r6, #32
 8000e56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5a:	eba2 0208 	sub.w	r2, r2, r8
 8000e5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e62:	e766      	b.n	8000d32 <__udivmoddi4+0xfa>
 8000e64:	4601      	mov	r1, r0
 8000e66:	e718      	b.n	8000c9a <__udivmoddi4+0x62>
 8000e68:	4610      	mov	r0, r2
 8000e6a:	e72c      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000e6c:	f1c6 0220 	rsb	r2, r6, #32
 8000e70:	fa2e f302 	lsr.w	r3, lr, r2
 8000e74:	40b7      	lsls	r7, r6
 8000e76:	40b1      	lsls	r1, r6
 8000e78:	fa20 f202 	lsr.w	r2, r0, r2
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e86:	b2bc      	uxth	r4, r7
 8000e88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb08 f904 	mul.w	r9, r8, r4
 8000e96:	40b0      	lsls	r0, r6
 8000e98:	4589      	cmp	r9, r1
 8000e9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e9e:	b280      	uxth	r0, r0
 8000ea0:	d93e      	bls.n	8000f20 <__udivmoddi4+0x2e8>
 8000ea2:	1879      	adds	r1, r7, r1
 8000ea4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ea8:	d201      	bcs.n	8000eae <__udivmoddi4+0x276>
 8000eaa:	4589      	cmp	r9, r1
 8000eac:	d81f      	bhi.n	8000eee <__udivmoddi4+0x2b6>
 8000eae:	eba1 0109 	sub.w	r1, r1, r9
 8000eb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb6:	fb09 f804 	mul.w	r8, r9, r4
 8000eba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d229      	bcs.n	8000f1c <__udivmoddi4+0x2e4>
 8000ec8:	18ba      	adds	r2, r7, r2
 8000eca:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ece:	d2c4      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d2c2      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ed8:	443a      	add	r2, r7
 8000eda:	e7be      	b.n	8000e5a <__udivmoddi4+0x222>
 8000edc:	45f0      	cmp	r8, lr
 8000ede:	d29d      	bcs.n	8000e1c <__udivmoddi4+0x1e4>
 8000ee0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ee8:	3801      	subs	r0, #1
 8000eea:	46e1      	mov	r9, ip
 8000eec:	e796      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000eee:	eba7 0909 	sub.w	r9, r7, r9
 8000ef2:	4449      	add	r1, r9
 8000ef4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ef8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efc:	fb09 f804 	mul.w	r8, r9, r4
 8000f00:	e7db      	b.n	8000eba <__udivmoddi4+0x282>
 8000f02:	4673      	mov	r3, lr
 8000f04:	e77f      	b.n	8000e06 <__udivmoddi4+0x1ce>
 8000f06:	4650      	mov	r0, sl
 8000f08:	e766      	b.n	8000dd8 <__udivmoddi4+0x1a0>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e6fd      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000f0e:	443b      	add	r3, r7
 8000f10:	3a02      	subs	r2, #2
 8000f12:	e733      	b.n	8000d7c <__udivmoddi4+0x144>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	443b      	add	r3, r7
 8000f1a:	e71c      	b.n	8000d56 <__udivmoddi4+0x11e>
 8000f1c:	4649      	mov	r1, r9
 8000f1e:	e79c      	b.n	8000e5a <__udivmoddi4+0x222>
 8000f20:	eba1 0109 	sub.w	r1, r1, r9
 8000f24:	46c4      	mov	ip, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c4      	b.n	8000eba <__udivmoddi4+0x282>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <GpsGetData>:
static void GpsGetData(void);
static char* GpsGetRelevant(uint8_t pos);


static void GpsGetData(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart6, TransBuff, strlen((char*)TransBuff), HAL_MAX_DELAY);
 8000f38:	480a      	ldr	r0, [pc, #40]	@ (8000f64 <GpsGetData+0x30>)
 8000f3a:	f7ff f95b 	bl	80001f4 <strlen>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295
 8000f46:	4907      	ldr	r1, [pc, #28]	@ (8000f64 <GpsGetData+0x30>)
 8000f48:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <GpsGetData+0x34>)
 8000f4a:	f001 ff5d 	bl	8002e08 <HAL_UART_Transmit>
	RecStatus = RecFlagSet;
 8000f4e:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <GpsGetData+0x38>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart6,(uint8_t*)&data, 1);
 8000f54:	2201      	movs	r2, #1
 8000f56:	4906      	ldr	r1, [pc, #24]	@ (8000f70 <GpsGetData+0x3c>)
 8000f58:	4803      	ldr	r0, [pc, #12]	@ (8000f68 <GpsGetData+0x34>)
 8000f5a:	f001 ffe0 	bl	8002f1e <HAL_UART_Receive_IT>

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000304 	.word	0x20000304
 8000f6c:	20000234 	.word	0x20000234
 8000f70:	20000232 	.word	0x20000232

08000f74 <GpsGetRelevant>:
//$GPRMC,,V,3128.86787,N,07611.25512,E,0.564,,250925,,,A*76


static char* GpsGetRelevant(uint8_t pos)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
    static char field[20];
    uint8_t count = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	73fb      	strb	r3, [r7, #15]
    uint8_t i = 0, j = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	73bb      	strb	r3, [r7, #14]
 8000f86:	2300      	movs	r3, #0
 8000f88:	737b      	strb	r3, [r7, #13]

    while (RecBuff[i] != '\0' && count < pos)
 8000f8a:	e026      	b.n	8000fda <GpsGetRelevant+0x66>
    {
        if (RecBuff[i] == ',')
 8000f8c:	7bbb      	ldrb	r3, [r7, #14]
 8000f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8001004 <GpsGetRelevant+0x90>)
 8000f90:	5cd3      	ldrb	r3, [r2, r3]
 8000f92:	2b2c      	cmp	r3, #44	@ 0x2c
 8000f94:	d106      	bne.n	8000fa4 <GpsGetRelevant+0x30>
        {
            count++;
 8000f96:	7bfb      	ldrb	r3, [r7, #15]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	73fb      	strb	r3, [r7, #15]
            i++;
 8000f9c:	7bbb      	ldrb	r3, [r7, #14]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	73bb      	strb	r3, [r7, #14]
            continue;
 8000fa2:	e01a      	b.n	8000fda <GpsGetRelevant+0x66>
        }

        if (count == pos - 1)
 8000fa4:	7bfa      	ldrb	r2, [r7, #15]
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d112      	bne.n	8000fd4 <GpsGetRelevant+0x60>
        {
            if (RecBuff[i] == ',' || RecBuff[i] == '\0')
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <GpsGetRelevant+0x90>)
 8000fb2:	5cd3      	ldrb	r3, [r2, r3]
 8000fb4:	2b2c      	cmp	r3, #44	@ 0x2c
 8000fb6:	d019      	beq.n	8000fec <GpsGetRelevant+0x78>
 8000fb8:	7bbb      	ldrb	r3, [r7, #14]
 8000fba:	4a12      	ldr	r2, [pc, #72]	@ (8001004 <GpsGetRelevant+0x90>)
 8000fbc:	5cd3      	ldrb	r3, [r2, r3]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d014      	beq.n	8000fec <GpsGetRelevant+0x78>
                break;

            field[j++] = RecBuff[i];
 8000fc2:	7bba      	ldrb	r2, [r7, #14]
 8000fc4:	7b7b      	ldrb	r3, [r7, #13]
 8000fc6:	1c59      	adds	r1, r3, #1
 8000fc8:	7379      	strb	r1, [r7, #13]
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <GpsGetRelevant+0x90>)
 8000fce:	5c9a      	ldrb	r2, [r3, r2]
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <GpsGetRelevant+0x94>)
 8000fd2:	545a      	strb	r2, [r3, r1]
        }
        i++;
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	73bb      	strb	r3, [r7, #14]
    while (RecBuff[i] != '\0' && count < pos)
 8000fda:	7bbb      	ldrb	r3, [r7, #14]
 8000fdc:	4a09      	ldr	r2, [pc, #36]	@ (8001004 <GpsGetRelevant+0x90>)
 8000fde:	5cd3      	ldrb	r3, [r2, r3]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d003      	beq.n	8000fec <GpsGetRelevant+0x78>
 8000fe4:	7bfa      	ldrb	r2, [r7, #15]
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d3cf      	bcc.n	8000f8c <GpsGetRelevant+0x18>
    }

    field[j] = '\0';
 8000fec:	7b7b      	ldrb	r3, [r7, #13]
 8000fee:	4a06      	ldr	r2, [pc, #24]	@ (8001008 <GpsGetRelevant+0x94>)
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	54d1      	strb	r1, [r2, r3]
    return field;
 8000ff4:	4b04      	ldr	r3, [pc, #16]	@ (8001008 <GpsGetRelevant+0x94>)
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000200 	.word	0x20000200
 8001008:	20000238 	.word	0x20000238

0800100c <GspInit>:

void GspInit(void)
{
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b08a      	sub	sp, #40	@ 0x28
 8001010:	af00      	add	r7, sp, #0
	uint8_t baudcmd[] = "$PUBX,41,1,0007,0003,9600,0*10\r\n";
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <GspInit+0x50>)
 8001014:	1d3c      	adds	r4, r7, #4
 8001016:	461d      	mov	r5, r3
 8001018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800101a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800101c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800101e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001020:	682b      	ldr	r3, [r5, #0]
 8001022:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, baudcmd, strlen((char*)baudcmd), HAL_MAX_DELAY);
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f8e4 	bl	80001f4 <strlen>
 800102c:	4603      	mov	r3, r0
 800102e:	b29a      	uxth	r2, r3
 8001030:	1d39      	adds	r1, r7, #4
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	480a      	ldr	r0, [pc, #40]	@ (8001060 <GspInit+0x54>)
 8001038:	f001 fee6 	bl	8002e08 <HAL_UART_Transmit>
	huart6.Init.BaudRate = 9600;
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <GspInit+0x54>)
 800103e:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001042:	605a      	str	r2, [r3, #4]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001044:	4806      	ldr	r0, [pc, #24]	@ (8001060 <GspInit+0x54>)
 8001046:	f001 fe8f 	bl	8002d68 <HAL_UART_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <GspInit+0x48>
  {
	Error_Handler();
 8001050:	f000 fc5a 	bl	8001908 <Error_Handler>
  }

}
 8001054:	bf00      	nop
 8001056:	3728      	adds	r7, #40	@ 0x28
 8001058:	46bd      	mov	sp, r7
 800105a:	bdb0      	pop	{r4, r5, r7, pc}
 800105c:	08006e40 	.word	0x08006e40
 8001060:	20000304 	.word	0x20000304

08001064 <GpsGetStatus>:

Gps_Status GpsGetStatus(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
	GpsGetData();
 800106a:	f7ff ff63 	bl	8000f34 <GpsGetData>
	while(RecStatus != RecFlagClear);
 800106e:	bf00      	nop
 8001070:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <GpsGetStatus+0x4c>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b00      	cmp	r3, #0
 8001078:	d1fa      	bne.n	8001070 <GpsGetStatus+0xc>
	char *status = GpsGetRelevant(STATUSPOS);
 800107a:	2003      	movs	r0, #3
 800107c:	f7ff ff7a 	bl	8000f74 <GpsGetRelevant>
 8001080:	6078      	str	r0, [r7, #4]
	if (status != NULL && status[0] == 'V')
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <GpsGetStatus+0x30>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b56      	cmp	r3, #86	@ 0x56
 800108e:	d101      	bne.n	8001094 <GpsGetStatus+0x30>
		return Void;
 8001090:	2300      	movs	r3, #0
 8001092:	e009      	b.n	80010a8 <GpsGetStatus+0x44>
	else if(status != NULL && status[0] == 'A')
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d005      	beq.n	80010a6 <GpsGetStatus+0x42>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b41      	cmp	r3, #65	@ 0x41
 80010a0:	d101      	bne.n	80010a6 <GpsGetStatus+0x42>
		return Active;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <GpsGetStatus+0x44>

	return Error;
 80010a6:	2302      	movs	r3, #2

}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000234 	.word	0x20000234

080010b4 <GpsGetTime>:

uint32_t GpsGetTime(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
	GpsGetData();
 80010ba:	f7ff ff3b 	bl	8000f34 <GpsGetData>
	while(RecStatus != RecFlagClear);
 80010be:	bf00      	nop
 80010c0:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <GpsGetTime+0x48>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d1fa      	bne.n	80010c0 <GpsGetTime+0xc>
	char *time = GpsGetRelevant(TIMEPOS);
 80010ca:	2002      	movs	r0, #2
 80010cc:	f7ff ff52 	bl	8000f74 <GpsGetRelevant>
 80010d0:	6078      	str	r0, [r7, #4]
	if(time != NULL)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d00a      	beq.n	80010ee <GpsGetTime+0x3a>
	{
		return atof(time);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f002 feb1 	bl	8003e40 <atof>
 80010de:	ec53 2b10 	vmov	r2, r3, d0
 80010e2:	4610      	mov	r0, r2
 80010e4:	4619      	mov	r1, r3
 80010e6:	f7ff fd39 	bl	8000b5c <__aeabi_d2uiz>
 80010ea:	4603      	mov	r3, r0
 80010ec:	e001      	b.n	80010f2 <GpsGetTime+0x3e>
	}
	return -1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000234 	.word	0x20000234

08001100 <GpsGetLatitude>:

uint32_t GpsGetLatitude(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	GpsGetData();
 8001106:	f7ff ff15 	bl	8000f34 <GpsGetData>
	while(RecStatus != RecFlagClear);
 800110a:	bf00      	nop
 800110c:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <GpsGetLatitude+0x48>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b2db      	uxtb	r3, r3
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1fa      	bne.n	800110c <GpsGetLatitude+0xc>
	char *lat = GpsGetRelevant(LATITUDEPOS);
 8001116:	2004      	movs	r0, #4
 8001118:	f7ff ff2c 	bl	8000f74 <GpsGetRelevant>
 800111c:	6078      	str	r0, [r7, #4]
	if(lat != NULL)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00a      	beq.n	800113a <GpsGetLatitude+0x3a>
	{
		return atof(lat);
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f002 fe8b 	bl	8003e40 <atof>
 800112a:	ec53 2b10 	vmov	r2, r3, d0
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f7ff fd13 	bl	8000b5c <__aeabi_d2uiz>
 8001136:	4603      	mov	r3, r0
 8001138:	e001      	b.n	800113e <GpsGetLatitude+0x3e>
	}
	return -1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800113e:	4618      	mov	r0, r3
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000234 	.word	0x20000234

0800114c <GpsGetLongitute>:

uint32_t GpsGetLongitute(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
	GpsGetData();
 8001152:	f7ff feef 	bl	8000f34 <GpsGetData>
	while(RecStatus != RecFlagClear);
 8001156:	bf00      	nop
 8001158:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <GpsGetLongitute+0x48>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	2b00      	cmp	r3, #0
 8001160:	d1fa      	bne.n	8001158 <GpsGetLongitute+0xc>
	char *longi = GpsGetRelevant(LONGITUDEPOS);
 8001162:	2006      	movs	r0, #6
 8001164:	f7ff ff06 	bl	8000f74 <GpsGetRelevant>
 8001168:	6078      	str	r0, [r7, #4]
	if(longi != NULL)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d00a      	beq.n	8001186 <GpsGetLongitute+0x3a>
	{
		return atof(longi);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f002 fe65 	bl	8003e40 <atof>
 8001176:	ec53 2b10 	vmov	r2, r3, d0
 800117a:	4610      	mov	r0, r2
 800117c:	4619      	mov	r1, r3
 800117e:	f7ff fced 	bl	8000b5c <__aeabi_d2uiz>
 8001182:	4603      	mov	r3, r0
 8001184:	e001      	b.n	800118a <GpsGetLongitute+0x3e>
	}
	return -1;
 8001186:	f04f 33ff 	mov.w	r3, #4294967295
}
 800118a:	4618      	mov	r0, r3
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000234 	.word	0x20000234

08001198 <GpsGetSpeed>:

uint32_t GpsGetSpeed(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
	GpsGetData();
 800119e:	f7ff fec9 	bl	8000f34 <GpsGetData>
	while(RecStatus != RecFlagClear);
 80011a2:	bf00      	nop
 80011a4:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <GpsGetSpeed+0x60>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1fa      	bne.n	80011a4 <GpsGetSpeed+0xc>
	char *speed = GpsGetRelevant(LONGITUDEPOS);
 80011ae:	2006      	movs	r0, #6
 80011b0:	f7ff fee0 	bl	8000f74 <GpsGetRelevant>
 80011b4:	6078      	str	r0, [r7, #4]
	if(speed != NULL)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d011      	beq.n	80011e0 <GpsGetSpeed+0x48>
	{
		return atof(speed) * 1.852;
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f002 fe3f 	bl	8003e40 <atof>
 80011c2:	ec51 0b10 	vmov	r0, r1, d0
 80011c6:	a30a      	add	r3, pc, #40	@ (adr r3, 80011f0 <GpsGetSpeed+0x58>)
 80011c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011cc:	f7ff fa2c 	bl	8000628 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fcc0 	bl	8000b5c <__aeabi_d2uiz>
 80011dc:	4603      	mov	r3, r0
 80011de:	e001      	b.n	80011e4 <GpsGetSpeed+0x4c>
	}
	return -1;
 80011e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	f3af 8000 	nop.w
 80011f0:	c083126f 	.word	0xc083126f
 80011f4:	3ffda1ca 	.word	0x3ffda1ca
 80011f8:	20000234 	.word	0x20000234

080011fc <GpsCallbackHandler>:
	return -1;
}


void GpsCallbackHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

	if(data != '\n')
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <GpsCallbackHandler+0x58>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b0a      	cmp	r3, #10
 8001208:	d015      	beq.n	8001236 <GpsCallbackHandler+0x3a>
	{
		RecBuff[data_pos] = data;
 800120a:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <GpsCallbackHandler+0x5c>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	b2db      	uxtb	r3, r3
 8001210:	461a      	mov	r2, r3
 8001212:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <GpsCallbackHandler+0x58>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b2d9      	uxtb	r1, r3
 8001218:	4b10      	ldr	r3, [pc, #64]	@ (800125c <GpsCallbackHandler+0x60>)
 800121a:	5499      	strb	r1, [r3, r2]
		data_pos++;
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <GpsCallbackHandler+0x5c>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b2db      	uxtb	r3, r3
 8001222:	3301      	adds	r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <GpsCallbackHandler+0x5c>)
 8001228:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart6, (uint8_t*)&data, 1);
 800122a:	2201      	movs	r2, #1
 800122c:	4909      	ldr	r1, [pc, #36]	@ (8001254 <GpsCallbackHandler+0x58>)
 800122e:	480c      	ldr	r0, [pc, #48]	@ (8001260 <GpsCallbackHandler+0x64>)
 8001230:	f001 fe75 	bl	8002f1e <HAL_UART_Receive_IT>
	{
		RecBuff[data_pos] = '\0';
		data_pos = 0;
		RecStatus = RecFlagClear;
	}
}
 8001234:	e00c      	b.n	8001250 <GpsCallbackHandler+0x54>
		RecBuff[data_pos] = '\0';
 8001236:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <GpsCallbackHandler+0x5c>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	461a      	mov	r2, r3
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <GpsCallbackHandler+0x60>)
 8001240:	2100      	movs	r1, #0
 8001242:	5499      	strb	r1, [r3, r2]
		data_pos = 0;
 8001244:	4b04      	ldr	r3, [pc, #16]	@ (8001258 <GpsCallbackHandler+0x5c>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
		RecStatus = RecFlagClear;
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <GpsCallbackHandler+0x68>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000232 	.word	0x20000232
 8001258:	20000233 	.word	0x20000233
 800125c:	20000200 	.word	0x20000200
 8001260:	20000304 	.word	0x20000304
 8001264:	20000234 	.word	0x20000234

08001268 <GsmSendCommand>:
	static uint8_t data_pos = 0;
	static volatile uint32_t prev_tick = 0;


	static void GsmSendCommand(char* command)
	{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart2, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7fe ffbf 	bl	80001f4 <strlen>
 8001276:	4603      	mov	r3, r0
 8001278:	b29a      	uxth	r2, r3
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	4804      	ldr	r0, [pc, #16]	@ (8001294 <GsmSendCommand+0x2c>)
 8001282:	f001 fdc1 	bl	8002e08 <HAL_UART_Transmit>
		HAL_Delay(200);
 8001286:	20c8      	movs	r0, #200	@ 0xc8
 8001288:	f000 fdb0 	bl	8001dec <HAL_Delay>
	}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200002bc 	.word	0x200002bc

08001298 <GsmGetResponse>:

	static void GsmGetResponse(char* command)
	{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
		data_pos = 0;
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <GsmGetResponse+0x54>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
		nextlinecount = 0;
 80012a6:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <GsmGetResponse+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	701a      	strb	r2, [r3, #0]
		memset((char*)RecBuffer, 0, sizeof(RecBuffer));
 80012ac:	2264      	movs	r2, #100	@ 0x64
 80012ae:	2100      	movs	r1, #0
 80012b0:	4810      	ldr	r0, [pc, #64]	@ (80012f4 <GsmGetResponse+0x5c>)
 80012b2:	f003 fd36 	bl	8004d22 <memset>
		HAL_UART_Transmit(&huart2, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7fe ff9c 	bl	80001f4 <strlen>
 80012bc:	4603      	mov	r3, r0
 80012be:	b29a      	uxth	r2, r3
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <GsmGetResponse+0x60>)
 80012c8:	f001 fd9e 	bl	8002e08 <HAL_UART_Transmit>
		RecStatus = Busy;
 80012cc:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <GsmGetResponse+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&data, 1);
 80012d2:	2201      	movs	r2, #1
 80012d4:	490a      	ldr	r1, [pc, #40]	@ (8001300 <GsmGetResponse+0x68>)
 80012d6:	4808      	ldr	r0, [pc, #32]	@ (80012f8 <GsmGetResponse+0x60>)
 80012d8:	f001 fe21 	bl	8002f1e <HAL_UART_Receive_IT>
		HAL_Delay(TIMEOUT);
 80012dc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012e0:	f000 fd84 	bl	8001dec <HAL_Delay>

	}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200002b6 	.word	0x200002b6
 80012f0:	200002b5 	.word	0x200002b5
 80012f4:	20000250 	.word	0x20000250
 80012f8:	200002bc 	.word	0x200002bc
 80012fc:	2000024c 	.word	0x2000024c
 8001300:	200002b4 	.word	0x200002b4

08001304 <GsmInit>:

	void GsmInit(void)
	{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0

		GsmSendCommand("AT+RST\r\n");
 8001308:	4812      	ldr	r0, [pc, #72]	@ (8001354 <GsmInit+0x50>)
 800130a:	f7ff ffad 	bl	8001268 <GsmSendCommand>
		GsmSendCommand("AT+IPR=9600\r\n");
 800130e:	4812      	ldr	r0, [pc, #72]	@ (8001358 <GsmInit+0x54>)
 8001310:	f7ff ffaa 	bl	8001268 <GsmSendCommand>
		huart2.Init.BaudRate = 9600;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <GsmInit+0x58>)
 8001316:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800131a:	605a      	str	r2, [r3, #4]
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131c:	480f      	ldr	r0, [pc, #60]	@ (800135c <GsmInit+0x58>)
 800131e:	f001 fd23 	bl	8002d68 <HAL_UART_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <GsmInit+0x28>
	  {
		Error_Handler();
 8001328:	f000 faee 	bl	8001908 <Error_Handler>
	  }
		GsmSendCommand("ATE0\r\n");          // Disable echo
 800132c:	480c      	ldr	r0, [pc, #48]	@ (8001360 <GsmInit+0x5c>)
 800132e:	f7ff ff9b 	bl	8001268 <GsmSendCommand>
		GsmSendCommand("AT+CMEE=0\r\n");     // Disable verbose errors
 8001332:	480c      	ldr	r0, [pc, #48]	@ (8001364 <GsmInit+0x60>)
 8001334:	f7ff ff98 	bl	8001268 <GsmSendCommand>
		GsmSendCommand("AT+CREG=0\r\n");     // Disable network registration URC
 8001338:	480b      	ldr	r0, [pc, #44]	@ (8001368 <GsmInit+0x64>)
 800133a:	f7ff ff95 	bl	8001268 <GsmSendCommand>
		GsmSendCommand("AT+CGREG=0\r\n");    // Disable GPRS registration URC
 800133e:	480b      	ldr	r0, [pc, #44]	@ (800136c <GsmInit+0x68>)
 8001340:	f7ff ff92 	bl	8001268 <GsmSendCommand>
		GsmSendCommand("AT+CNMI=0,0,0,0,0\r\n"); // Disable SMS notifications
 8001344:	480a      	ldr	r0, [pc, #40]	@ (8001370 <GsmInit+0x6c>)
 8001346:	f7ff ff8f 	bl	8001268 <GsmSendCommand>
		GsmSendCommand("AT+CLIP=0\r\n");     // Disable caller ID notifications
 800134a:	480a      	ldr	r0, [pc, #40]	@ (8001374 <GsmInit+0x70>)
 800134c:	f7ff ff8c 	bl	8001268 <GsmSendCommand>
		//GsmSendCommand("AT&W\r\n");          // Save settings permanently



	}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	08006e64 	.word	0x08006e64
 8001358:	08006e70 	.word	0x08006e70
 800135c:	200002bc 	.word	0x200002bc
 8001360:	08006e80 	.word	0x08006e80
 8001364:	08006e88 	.word	0x08006e88
 8001368:	08006e94 	.word	0x08006e94
 800136c:	08006ea0 	.word	0x08006ea0
 8001370:	08006eb0 	.word	0x08006eb0
 8001374:	08006ec4 	.word	0x08006ec4

08001378 <GsmGetStatus>:

	Gsm_Status_def GsmGetStatus(void)
	{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
		prev_tick = HAL_GetTick();
 800137c:	f000 fd2a 	bl	8001dd4 <HAL_GetTick>
 8001380:	4603      	mov	r3, r0
 8001382:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <GsmGetStatus+0x2c>)
 8001384:	6013      	str	r3, [r2, #0]
		GsmGetResponse("AT\r\n");
 8001386:	4808      	ldr	r0, [pc, #32]	@ (80013a8 <GsmGetStatus+0x30>)
 8001388:	f7ff ff86 	bl	8001298 <GsmGetResponse>
		//while(RecStatus != Available);
		if (strcmp((char*)RecBuffer, "OK") == 0)
 800138c:	4907      	ldr	r1, [pc, #28]	@ (80013ac <GsmGetStatus+0x34>)
 800138e:	4808      	ldr	r0, [pc, #32]	@ (80013b0 <GsmGetStatus+0x38>)
 8001390:	f7fe ff26 	bl	80001e0 <strcmp>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <GsmGetStatus+0x26>
		{
			return GsmActive;
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <GsmGetStatus+0x28>
		}
		else
		{
			return GsmError;
 800139e:	2301      	movs	r3, #1
		}


	}
 80013a0:	4618      	mov	r0, r3
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200002b8 	.word	0x200002b8
 80013a8:	08006ed0 	.word	0x08006ed0
 80013ac:	08006ed8 	.word	0x08006ed8
 80013b0:	20000250 	.word	0x20000250

080013b4 <GsmGetSimStatus>:

	Sim_Status_def GsmGetSimStatus(void) // AT+CPIN?
	{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
		prev_tick = HAL_GetTick();
 80013b8:	f000 fd0c 	bl	8001dd4 <HAL_GetTick>
 80013bc:	4603      	mov	r3, r0
 80013be:	4a1a      	ldr	r2, [pc, #104]	@ (8001428 <GsmGetSimStatus+0x74>)
 80013c0:	6013      	str	r3, [r2, #0]
		GsmGetResponse("AT+CPIN?\r\n");
 80013c2:	481a      	ldr	r0, [pc, #104]	@ (800142c <GsmGetSimStatus+0x78>)
 80013c4:	f7ff ff68 	bl	8001298 <GsmGetResponse>
		//while(RecStatus != Available);
		if (strcmp((char*)RecBuffer, "+CPIN:READYOK") == 0)
 80013c8:	4919      	ldr	r1, [pc, #100]	@ (8001430 <GsmGetSimStatus+0x7c>)
 80013ca:	481a      	ldr	r0, [pc, #104]	@ (8001434 <GsmGetSimStatus+0x80>)
 80013cc:	f7fe ff08 	bl	80001e0 <strcmp>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <GsmGetSimStatus+0x26>
		{
			return SimReady;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e024      	b.n	8001424 <GsmGetSimStatus+0x70>
		}
		else if (strcmp((char*)RecBuffer, "+CPIN:SIM PINOK") == 0)
 80013da:	4917      	ldr	r1, [pc, #92]	@ (8001438 <GsmGetSimStatus+0x84>)
 80013dc:	4815      	ldr	r0, [pc, #84]	@ (8001434 <GsmGetSimStatus+0x80>)
 80013de:	f7fe feff 	bl	80001e0 <strcmp>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d101      	bne.n	80013ec <GsmGetSimStatus+0x38>
		{
			return SimLocked;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e01b      	b.n	8001424 <GsmGetSimStatus+0x70>
		}
		else if (strcmp((char*)RecBuffer, "+CPIN:SIM PUKOK") == 0)
 80013ec:	4913      	ldr	r1, [pc, #76]	@ (800143c <GsmGetSimStatus+0x88>)
 80013ee:	4811      	ldr	r0, [pc, #68]	@ (8001434 <GsmGetSimStatus+0x80>)
 80013f0:	f7fe fef6 	bl	80001e0 <strcmp>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d101      	bne.n	80013fe <GsmGetSimStatus+0x4a>
		{
			return SimPuk;
 80013fa:	2302      	movs	r3, #2
 80013fc:	e012      	b.n	8001424 <GsmGetSimStatus+0x70>
		}

		else if (strcmp((char*)RecBuffer, "+CPIN:NO SIMOK") == 0)
 80013fe:	4910      	ldr	r1, [pc, #64]	@ (8001440 <GsmGetSimStatus+0x8c>)
 8001400:	480c      	ldr	r0, [pc, #48]	@ (8001434 <GsmGetSimStatus+0x80>)
 8001402:	f7fe feed 	bl	80001e0 <strcmp>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d101      	bne.n	8001410 <GsmGetSimStatus+0x5c>
		{
			return NotPresent;
 800140c:	2303      	movs	r3, #3
 800140e:	e009      	b.n	8001424 <GsmGetSimStatus+0x70>
		}
		else if (strcmp((char*)RecBuffer, "+CPIN:SIM FAILUREOK") == 0)
 8001410:	490c      	ldr	r1, [pc, #48]	@ (8001444 <GsmGetSimStatus+0x90>)
 8001412:	4808      	ldr	r0, [pc, #32]	@ (8001434 <GsmGetSimStatus+0x80>)
 8001414:	f7fe fee4 	bl	80001e0 <strcmp>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <GsmGetSimStatus+0x6e>
		{
			return SimFailure;
 800141e:	2304      	movs	r3, #4
 8001420:	e000      	b.n	8001424 <GsmGetSimStatus+0x70>
		}
		else
		{
			return UnknownError;
 8001422:	2305      	movs	r3, #5
		}



	}
 8001424:	4618      	mov	r0, r3
 8001426:	bd80      	pop	{r7, pc}
 8001428:	200002b8 	.word	0x200002b8
 800142c:	08006edc 	.word	0x08006edc
 8001430:	08006ee8 	.word	0x08006ee8
 8001434:	20000250 	.word	0x20000250
 8001438:	08006ef8 	.word	0x08006ef8
 800143c:	08006f08 	.word	0x08006f08
 8001440:	08006f18 	.word	0x08006f18
 8001444:	08006f28 	.word	0x08006f28

08001448 <GsmSendSMS>:
		}
	}
	Call_Status_def GsmCallHangUp(void); //ATH

	void GsmSendSMS(const char* number, const char* message)
	{
 8001448:	b580      	push	{r7, lr}
 800144a:	b092      	sub	sp, #72	@ 0x48
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
		char cmd[50];
		char ctrlZ = 26;  // ASCII for Ctrl+Z
 8001452:	231a      	movs	r3, #26
 8001454:	73fb      	strb	r3, [r7, #15]

		// 1. Set SMS text mode
		const char *setTextMode = "AT+CMGF=1\r\n";
 8001456:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <GsmSendSMS+0xa0>)
 8001458:	647b      	str	r3, [r7, #68]	@ 0x44
		HAL_UART_Transmit(&huart2, (uint8_t*)setTextMode, strlen(setTextMode), HAL_MAX_DELAY);
 800145a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800145c:	f7fe feca 	bl	80001f4 <strlen>
 8001460:	4603      	mov	r3, r0
 8001462:	b29a      	uxth	r2, r3
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800146a:	4820      	ldr	r0, [pc, #128]	@ (80014ec <GsmSendSMS+0xa4>)
 800146c:	f001 fccc 	bl	8002e08 <HAL_UART_Transmit>
		HAL_Delay(500);
 8001470:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001474:	f000 fcba 	bl	8001dec <HAL_Delay>

		// 2. Set receiver number
		sprintf(cmd, "AT+CMGS=\"%s\"\r\n", number);
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	491c      	ldr	r1, [pc, #112]	@ (80014f0 <GsmSendSMS+0xa8>)
 8001480:	4618      	mov	r0, r3
 8001482:	f003 fbe9 	bl	8004c58 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8001486:	f107 0310 	add.w	r3, r7, #16
 800148a:	4618      	mov	r0, r3
 800148c:	f7fe feb2 	bl	80001f4 <strlen>
 8001490:	4603      	mov	r3, r0
 8001492:	b29a      	uxth	r2, r3
 8001494:	f107 0110 	add.w	r1, r7, #16
 8001498:	f04f 33ff 	mov.w	r3, #4294967295
 800149c:	4813      	ldr	r0, [pc, #76]	@ (80014ec <GsmSendSMS+0xa4>)
 800149e:	f001 fcb3 	bl	8002e08 <HAL_UART_Transmit>
		HAL_Delay(500);
 80014a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014a6:	f000 fca1 	bl	8001dec <HAL_Delay>

		// 3. Send the message body
		HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 80014aa:	6838      	ldr	r0, [r7, #0]
 80014ac:	f7fe fea2 	bl	80001f4 <strlen>
 80014b0:	4603      	mov	r3, r0
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	f04f 33ff 	mov.w	r3, #4294967295
 80014b8:	6839      	ldr	r1, [r7, #0]
 80014ba:	480c      	ldr	r0, [pc, #48]	@ (80014ec <GsmSendSMS+0xa4>)
 80014bc:	f001 fca4 	bl	8002e08 <HAL_UART_Transmit>
		HAL_Delay(100);
 80014c0:	2064      	movs	r0, #100	@ 0x64
 80014c2:	f000 fc93 	bl	8001dec <HAL_Delay>

		// 4. Send Ctrl+Z to indicate end of message
		HAL_UART_Transmit(&huart2, (uint8_t*)&ctrlZ, 1, HAL_MAX_DELAY);
 80014c6:	f107 010f 	add.w	r1, r7, #15
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
 80014ce:	2201      	movs	r2, #1
 80014d0:	4806      	ldr	r0, [pc, #24]	@ (80014ec <GsmSendSMS+0xa4>)
 80014d2:	f001 fc99 	bl	8002e08 <HAL_UART_Transmit>
		HAL_Delay(5000); // wait for module to send message
 80014d6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80014da:	f000 fc87 	bl	8001dec <HAL_Delay>

	}
 80014de:	bf00      	nop
 80014e0:	3748      	adds	r7, #72	@ 0x48
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	08006f74 	.word	0x08006f74
 80014ec:	200002bc 	.word	0x200002bc
 80014f0:	08006f80 	.word	0x08006f80

080014f4 <GsmCallbackHandler>:
	//Alternate Implementation

	// for previous tick you have to initilize the previous tick as global and volatile and change it just
	//before calling the receive api
	void GsmCallbackHandler(void)
	{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0

		if(data != '\r' && data != '\n')
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <GsmCallbackHandler+0x44>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b0d      	cmp	r3, #13
 8001500:	d012      	beq.n	8001528 <GsmCallbackHandler+0x34>
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <GsmCallbackHandler+0x44>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b0a      	cmp	r3, #10
 800150a:	d00d      	beq.n	8001528 <GsmCallbackHandler+0x34>
		{
		RecBuffer[data_pos] = data;
 800150c:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <GsmCallbackHandler+0x48>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	461a      	mov	r2, r3
 8001512:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <GsmCallbackHandler+0x44>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2d9      	uxtb	r1, r3
 8001518:	4b09      	ldr	r3, [pc, #36]	@ (8001540 <GsmCallbackHandler+0x4c>)
 800151a:	5499      	strb	r1, [r3, r2]
		data_pos++;
 800151c:	4b07      	ldr	r3, [pc, #28]	@ (800153c <GsmCallbackHandler+0x48>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	b2da      	uxtb	r2, r3
 8001524:	4b05      	ldr	r3, [pc, #20]	@ (800153c <GsmCallbackHandler+0x48>)
 8001526:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&data, 1);
 8001528:	2201      	movs	r2, #1
 800152a:	4903      	ldr	r1, [pc, #12]	@ (8001538 <GsmCallbackHandler+0x44>)
 800152c:	4805      	ldr	r0, [pc, #20]	@ (8001544 <GsmCallbackHandler+0x50>)
 800152e:	f001 fcf6 	bl	8002f1e <HAL_UART_Receive_IT>
	//				HAL_UART_Receive_IT(&huart2, (uint8_t*)&data, 1);
	//			}
	//
	//		}

	}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200002b4 	.word	0x200002b4
 800153c:	200002b6 	.word	0x200002b6
 8001540:	20000250 	.word	0x20000250
 8001544:	200002bc 	.word	0x200002bc

08001548 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800154c:	f3bf 8f4f 	dsb	sy
}
 8001550:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <__NVIC_SystemReset+0x24>)
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800155a:	4904      	ldr	r1, [pc, #16]	@ (800156c <__NVIC_SystemReset+0x24>)
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <__NVIC_SystemReset+0x28>)
 800155e:	4313      	orrs	r3, r2
 8001560:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001562:	f3bf 8f4f 	dsb	sy
}
 8001566:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001568:	bf00      	nop
 800156a:	e7fd      	b.n	8001568 <__NVIC_SystemReset+0x20>
 800156c:	e000ed00 	.word	0xe000ed00
 8001570:	05fa0004 	.word	0x05fa0004

08001574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b0ca      	sub	sp, #296	@ 0x128
 8001578:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800157a:	f000 fbc5 	bl	8001d08 <HAL_Init>

  /* USER CODE BEGIN Init */
  if (reset_magic != RESET_MAGIC)
 800157e:	4b41      	ldr	r3, [pc, #260]	@ (8001684 <main+0x110>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a41      	ldr	r2, [pc, #260]	@ (8001688 <main+0x114>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d005      	beq.n	8001594 <main+0x20>
  {

      reset_magic   = RESET_MAGIC;
 8001588:	4b3e      	ldr	r3, [pc, #248]	@ (8001684 <main+0x110>)
 800158a:	4a3f      	ldr	r2, [pc, #252]	@ (8001688 <main+0x114>)
 800158c:	601a      	str	r2, [r3, #0]
      reset_counter = 0;
 800158e:	4b3f      	ldr	r3, [pc, #252]	@ (800168c <main+0x118>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001594:	f000 f880 	bl	8001698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001598:	f000 f930 	bl	80017fc <MX_GPIO_Init>
  MX_USART6_UART_Init();
 800159c:	f000 f904 	bl	80017a8 <MX_USART6_UART_Init>
  MX_USART2_UART_Init();
 80015a0:	f000 f8d8 	bl	8001754 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 80015a4:	f000 f92a 	bl	80017fc <MX_GPIO_Init>
  MX_USART6_UART_Init();
 80015a8:	f000 f8fe 	bl	80017a8 <MX_USART6_UART_Init>
  MX_USART2_UART_Init();
 80015ac:	f000 f8d2 	bl	8001754 <MX_USART2_UART_Init>

  GspInit();
 80015b0:	f7ff fd2c 	bl	800100c <GspInit>
  Gps_Status s = GpsGetStatus();
 80015b4:	f7ff fd56 	bl	8001064 <GpsGetStatus>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  if(s != Active){ errorhandler();}
 80015be:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d001      	beq.n	80015ca <main+0x56>
 80015c6:	f000 f95d 	bl	8001884 <errorhandler>
  HAL_Delay(1000);
 80015ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015ce:	f000 fc0d 	bl	8001dec <HAL_Delay>

  GsmInit();
 80015d2:	f7ff fe97 	bl	8001304 <GsmInit>
  Gsm_Status_def k = GsmGetStatus();
 80015d6:	f7ff fecf 	bl	8001378 <GsmGetStatus>
 80015da:	4603      	mov	r3, r0
 80015dc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  if(k != GsmActive){ errorhandler();}
 80015e0:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <main+0x78>
 80015e8:	f000 f94c 	bl	8001884 <errorhandler>

  Sim_Status_def y =GsmGetSimStatus();
 80015ec:	f7ff fee2 	bl	80013b4 <GsmGetSimStatus>
 80015f0:	4603      	mov	r3, r0
 80015f2:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
  if(y != SimReady){ errorhandler();}
 80015f6:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <main+0x8e>
 80015fe:	f000 f941 	bl	8001884 <errorhandler>

  char phno[] = "7017586549";
 8001602:	4a23      	ldr	r2, [pc, #140]	@ (8001690 <main+0x11c>)
 8001604:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001608:	ca07      	ldmia	r2, {r0, r1, r2}
 800160a:	c303      	stmia	r3!, {r0, r1}
 800160c:	801a      	strh	r2, [r3, #0]
 800160e:	3302      	adds	r3, #2
 8001610:	0c12      	lsrs	r2, r2, #16
 8001612:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   uint32_t t = GpsGetTime();
 8001614:	f7ff fd4e 	bl	80010b4 <GpsGetTime>
 8001618:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
	   HAL_Delay(1000);
 800161c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001620:	f000 fbe4 	bl	8001dec <HAL_Delay>
	   uint32_t lat = GpsGetLatitude();
 8001624:	f7ff fd6c 	bl	8001100 <GpsGetLatitude>
 8001628:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
	   HAL_Delay(1000);
 800162c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001630:	f000 fbdc 	bl	8001dec <HAL_Delay>
	   uint32_t longi = GpsGetLongitute();
 8001634:	f7ff fd8a 	bl	800114c <GpsGetLongitute>
 8001638:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
	   HAL_Delay(1000);
 800163c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001640:	f000 fbd4 	bl	8001dec <HAL_Delay>
	   uint32_t speed = GpsGetSpeed();
 8001644:	f7ff fda8 	bl	8001198 <GpsGetSpeed>
 8001648:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	   HAL_Delay(1000);
 800164c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001650:	f000 fbcc 	bl	8001dec <HAL_Delay>
	   snprintf(data, sizeof(data),
 8001654:	4638      	mov	r0, r7
 8001656:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800165a:	9301      	str	r3, [sp, #4]
 800165c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001666:	4a0b      	ldr	r2, [pc, #44]	@ (8001694 <main+0x120>)
 8001668:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800166c:	f003 fabe 	bl	8004bec <sniprintf>
	       "\"latitude\":%lu,"
	       "\"longitude\":%lu,"
	       "\"locationName\":\"Testing Outside Zone (OK)\""
	       "}",\
	       speed, lat, longi);
	   GsmSendSMS(phno, data);
 8001670:	463a      	mov	r2, r7
 8001672:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001676:	4611      	mov	r1, r2
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fee5 	bl	8001448 <GsmSendSMS>
  {
 800167e:	bf00      	nop
 8001680:	e7c8      	b.n	8001614 <main+0xa0>
 8001682:	bf00      	nop
 8001684:	200004a0 	.word	0x200004a0
 8001688:	a5a55a5a 	.word	0xa5a55a5a
 800168c:	200004a4 	.word	0x200004a4
 8001690:	08007104 	.word	0x08007104
 8001694:	08007088 	.word	0x08007088

08001698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b094      	sub	sp, #80	@ 0x50
 800169c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800169e:	f107 0320 	add.w	r3, r7, #32
 80016a2:	2230      	movs	r2, #48	@ 0x30
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f003 fb3b 	bl	8004d22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ac:	f107 030c 	add.w	r3, r7, #12
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	4b22      	ldr	r3, [pc, #136]	@ (800174c <SystemClock_Config+0xb4>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	4a21      	ldr	r2, [pc, #132]	@ (800174c <SystemClock_Config+0xb4>)
 80016c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80016cc:	4b1f      	ldr	r3, [pc, #124]	@ (800174c <SystemClock_Config+0xb4>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016d8:	2300      	movs	r3, #0
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001750 <SystemClock_Config+0xb8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001750 <SystemClock_Config+0xb8>)
 80016e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	4b19      	ldr	r3, [pc, #100]	@ (8001750 <SystemClock_Config+0xb8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016f4:	2302      	movs	r3, #2
 80016f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f8:	2301      	movs	r3, #1
 80016fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016fc:	2310      	movs	r3, #16
 80016fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001700:	2300      	movs	r3, #0
 8001702:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001704:	f107 0320 	add.w	r3, r7, #32
 8001708:	4618      	mov	r0, r3
 800170a:	f000 fed5 	bl	80024b8 <HAL_RCC_OscConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001714:	f000 f8f8 	bl	8001908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001718:	230f      	movs	r3, #15
 800171a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f001 f938 	bl	80029a8 <HAL_RCC_ClockConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800173e:	f000 f8e3 	bl	8001908 <Error_Handler>
  }
}
 8001742:	bf00      	nop
 8001744:	3750      	adds	r7, #80	@ 0x50
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800
 8001750:	40007000 	.word	0x40007000

08001754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800175a:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <MX_USART2_UART_Init+0x50>)
 800175c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800175e:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001760:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001766:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001772:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001778:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800177a:	220c      	movs	r2, #12
 800177c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177e:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 8001786:	2200      	movs	r2, #0
 8001788:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800178a:	4805      	ldr	r0, [pc, #20]	@ (80017a0 <MX_USART2_UART_Init+0x4c>)
 800178c:	f001 faec 	bl	8002d68 <HAL_UART_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001796:	f000 f8b7 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200002bc 	.word	0x200002bc
 80017a4:	40004400 	.word	0x40004400

080017a8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017ae:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <MX_USART6_UART_Init+0x50>)
 80017b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80017b2:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80017cc:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017ce:	220c      	movs	r2, #12
 80017d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d8:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <MX_USART6_UART_Init+0x4c>)
 80017e0:	f001 fac2 	bl	8002d68 <HAL_UART_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80017ea:	f000 f88d 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000304 	.word	0x20000304
 80017f8:	40011400 	.word	0x40011400

080017fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	4b19      	ldr	r3, [pc, #100]	@ (800187c <MX_GPIO_Init+0x80>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a18      	ldr	r2, [pc, #96]	@ (800187c <MX_GPIO_Init+0x80>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b16      	ldr	r3, [pc, #88]	@ (800187c <MX_GPIO_Init+0x80>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b12      	ldr	r3, [pc, #72]	@ (800187c <MX_GPIO_Init+0x80>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a11      	ldr	r2, [pc, #68]	@ (800187c <MX_GPIO_Init+0x80>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <MX_GPIO_Init+0x80>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001850:	480b      	ldr	r0, [pc, #44]	@ (8001880 <MX_GPIO_Init+0x84>)
 8001852:	f000 fe17 	bl	8002484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001856:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800185a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185c:	2301      	movs	r3, #1
 800185e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001864:	2300      	movs	r3, #0
 8001866:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	4619      	mov	r1, r3
 800186e:	4804      	ldr	r0, [pc, #16]	@ (8001880 <MX_GPIO_Init+0x84>)
 8001870:	f000 fc84 	bl	800217c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001874:	bf00      	nop
 8001876:	3720      	adds	r7, #32
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40023800 	.word	0x40023800
 8001880:	40020800 	.word	0x40020800

08001884 <errorhandler>:
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}

static void errorhandler(void){
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	if(reset_counter >= 5){
 8001888:	4b0f      	ldr	r3, [pc, #60]	@ (80018c8 <errorhandler+0x44>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b04      	cmp	r3, #4
 800188e:	d913      	bls.n	80018b8 <errorhandler+0x34>
		while(1)
		{
			// error led
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001890:	2201      	movs	r2, #1
 8001892:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001896:	480d      	ldr	r0, [pc, #52]	@ (80018cc <errorhandler+0x48>)
 8001898:	f000 fdf4 	bl	8002484 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800189c:	2064      	movs	r0, #100	@ 0x64
 800189e:	f000 faa5 	bl	8001dec <HAL_Delay>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018a8:	4808      	ldr	r0, [pc, #32]	@ (80018cc <errorhandler+0x48>)
 80018aa:	f000 fdeb 	bl	8002484 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 80018ae:	2064      	movs	r0, #100	@ 0x64
 80018b0:	f000 fa9c 	bl	8001dec <HAL_Delay>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80018b4:	bf00      	nop
 80018b6:	e7eb      	b.n	8001890 <errorhandler+0xc>

		}
	}
	reset_counter++;
 80018b8:	4b03      	ldr	r3, [pc, #12]	@ (80018c8 <errorhandler+0x44>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	3301      	adds	r3, #1
 80018be:	4a02      	ldr	r2, [pc, #8]	@ (80018c8 <errorhandler+0x44>)
 80018c0:	6013      	str	r3, [r2, #0]
	NVIC_SystemReset();
 80018c2:	f7ff fe41 	bl	8001548 <__NVIC_SystemReset>
 80018c6:	bf00      	nop
 80018c8:	200004a4 	.word	0x200004a4
 80018cc:	40020800 	.word	0x40020800

080018d0 <HAL_UART_RxCpltCallback>:

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <HAL_UART_RxCpltCallback+0x30>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d102      	bne.n	80018e8 <HAL_UART_RxCpltCallback+0x18>
	{
		GpsCallbackHandler();
 80018e2:	f7ff fc8b 	bl	80011fc <GpsCallbackHandler>
	}
	else if(huart->Instance == USART2)
	{
		GsmCallbackHandler();
	}
}
 80018e6:	e006      	b.n	80018f6 <HAL_UART_RxCpltCallback+0x26>
	else if(huart->Instance == USART2)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a05      	ldr	r2, [pc, #20]	@ (8001904 <HAL_UART_RxCpltCallback+0x34>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d101      	bne.n	80018f6 <HAL_UART_RxCpltCallback+0x26>
		GsmCallbackHandler();
 80018f2:	f7ff fdff 	bl	80014f4 <GsmCallbackHandler>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40011400 	.word	0x40011400
 8001904:	40004400 	.word	0x40004400

08001908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800190c:	b672      	cpsid	i
}
 800190e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <Error_Handler+0x8>

08001914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	4b10      	ldr	r3, [pc, #64]	@ (8001960 <HAL_MspInit+0x4c>)
 8001920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001922:	4a0f      	ldr	r2, [pc, #60]	@ (8001960 <HAL_MspInit+0x4c>)
 8001924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001928:	6453      	str	r3, [r2, #68]	@ 0x44
 800192a:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <HAL_MspInit+0x4c>)
 800192c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	603b      	str	r3, [r7, #0]
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <HAL_MspInit+0x4c>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193e:	4a08      	ldr	r2, [pc, #32]	@ (8001960 <HAL_MspInit+0x4c>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001944:	6413      	str	r3, [r2, #64]	@ 0x40
 8001946:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_MspInit+0x4c>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08c      	sub	sp, #48	@ 0x30
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 031c 	add.w	r3, r7, #28
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a3a      	ldr	r2, [pc, #232]	@ (8001a6c <HAL_UART_MspInit+0x108>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d134      	bne.n	80019f0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
 800198a:	4b39      	ldr	r3, [pc, #228]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	4a38      	ldr	r2, [pc, #224]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001990:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001994:	6413      	str	r3, [r2, #64]	@ 0x40
 8001996:	4b36      	ldr	r3, [pc, #216]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	61bb      	str	r3, [r7, #24]
 80019a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	4b32      	ldr	r3, [pc, #200]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	4a31      	ldr	r2, [pc, #196]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019be:	230c      	movs	r3, #12
 80019c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c2:	2302      	movs	r3, #2
 80019c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ca:	2303      	movs	r3, #3
 80019cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ce:	2307      	movs	r3, #7
 80019d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d2:	f107 031c 	add.w	r3, r7, #28
 80019d6:	4619      	mov	r1, r3
 80019d8:	4826      	ldr	r0, [pc, #152]	@ (8001a74 <HAL_UART_MspInit+0x110>)
 80019da:	f000 fbcf 	bl	800217c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	2026      	movs	r0, #38	@ 0x26
 80019e4:	f000 fb01 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019e8:	2026      	movs	r0, #38	@ 0x26
 80019ea:	f000 fb1a 	bl	8002022 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80019ee:	e039      	b.n	8001a64 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a20      	ldr	r2, [pc, #128]	@ (8001a78 <HAL_UART_MspInit+0x114>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d134      	bne.n	8001a64 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a02:	4a1b      	ldr	r2, [pc, #108]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001a04:	f043 0320 	orr.w	r3, r3, #32
 8001a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a0a:	4b19      	ldr	r3, [pc, #100]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0e:	f003 0320 	and.w	r3, r3, #32
 8001a12:	613b      	str	r3, [r7, #16]
 8001a14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	4a14      	ldr	r2, [pc, #80]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a26:	4b12      	ldr	r3, [pc, #72]	@ (8001a70 <HAL_UART_MspInit+0x10c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a32:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a40:	2303      	movs	r3, #3
 8001a42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a44:	2308      	movs	r3, #8
 8001a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4809      	ldr	r0, [pc, #36]	@ (8001a74 <HAL_UART_MspInit+0x110>)
 8001a50:	f000 fb94 	bl	800217c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2100      	movs	r1, #0
 8001a58:	2047      	movs	r0, #71	@ 0x47
 8001a5a:	f000 fac6 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001a5e:	2047      	movs	r0, #71	@ 0x47
 8001a60:	f000 fadf 	bl	8002022 <HAL_NVIC_EnableIRQ>
}
 8001a64:	bf00      	nop
 8001a66:	3730      	adds	r7, #48	@ 0x30
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40004400 	.word	0x40004400
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020000 	.word	0x40020000
 8001a78:	40011400 	.word	0x40011400

08001a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <NMI_Handler+0x4>

08001a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <HardFault_Handler+0x4>

08001a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <MemManage_Handler+0x4>

08001a94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad2:	f000 f96b 	bl	8001dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ae0:	4802      	ldr	r0, [pc, #8]	@ (8001aec <USART2_IRQHandler+0x10>)
 8001ae2:	f001 fa41 	bl	8002f68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200002bc 	.word	0x200002bc

08001af0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001af4:	4802      	ldr	r0, [pc, #8]	@ (8001b00 <USART6_IRQHandler+0x10>)
 8001af6:	f001 fa37 	bl	8002f68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000304 	.word	0x20000304

08001b04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return 1;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <_kill>:

int _kill(int pid, int sig)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b1e:	f003 f961 	bl	8004de4 <__errno>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2216      	movs	r2, #22
 8001b26:	601a      	str	r2, [r3, #0]
  return -1;
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_exit>:

void _exit (int status)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ffe7 	bl	8001b14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b46:	bf00      	nop
 8001b48:	e7fd      	b.n	8001b46 <_exit+0x12>

08001b4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	e00a      	b.n	8001b72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b5c:	f3af 8000 	nop.w
 8001b60:	4601      	mov	r1, r0
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	60ba      	str	r2, [r7, #8]
 8001b68:	b2ca      	uxtb	r2, r1
 8001b6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	dbf0      	blt.n	8001b5c <_read+0x12>
  }

  return len;
 8001b7a:	687b      	ldr	r3, [r7, #4]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	e009      	b.n	8001baa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	1c5a      	adds	r2, r3, #1
 8001b9a:	60ba      	str	r2, [r7, #8]
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	dbf1      	blt.n	8001b96 <_write+0x12>
  }
  return len;
 8001bb2:	687b      	ldr	r3, [r7, #4]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <_close>:

int _close(int file)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001be4:	605a      	str	r2, [r3, #4]
  return 0;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_isatty>:

int _isatty(int file)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b085      	sub	sp, #20
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	60f8      	str	r0, [r7, #12]
 8001c12:	60b9      	str	r1, [r7, #8]
 8001c14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c2c:	4a14      	ldr	r2, [pc, #80]	@ (8001c80 <_sbrk+0x5c>)
 8001c2e:	4b15      	ldr	r3, [pc, #84]	@ (8001c84 <_sbrk+0x60>)
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c38:	4b13      	ldr	r3, [pc, #76]	@ (8001c88 <_sbrk+0x64>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d102      	bne.n	8001c46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <_sbrk+0x64>)
 8001c42:	4a12      	ldr	r2, [pc, #72]	@ (8001c8c <_sbrk+0x68>)
 8001c44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c46:	4b10      	ldr	r3, [pc, #64]	@ (8001c88 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d207      	bcs.n	8001c64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c54:	f003 f8c6 	bl	8004de4 <__errno>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	220c      	movs	r2, #12
 8001c5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c62:	e009      	b.n	8001c78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c64:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <_sbrk+0x64>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6a:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <_sbrk+0x64>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	4a05      	ldr	r2, [pc, #20]	@ (8001c88 <_sbrk+0x64>)
 8001c74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c76:	68fb      	ldr	r3, [r7, #12]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20020000 	.word	0x20020000
 8001c84:	00000400 	.word	0x00000400
 8001c88:	2000034c 	.word	0x2000034c
 8001c8c:	200004a8 	.word	0x200004a8

08001c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <SystemInit+0x20>)
 8001c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9a:	4a05      	ldr	r2, [pc, #20]	@ (8001cb0 <SystemInit+0x20>)
 8001c9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cb8:	f7ff ffea 	bl	8001c90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cbc:	480c      	ldr	r0, [pc, #48]	@ (8001cf0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cbe:	490d      	ldr	r1, [pc, #52]	@ (8001cf4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc4:	e002      	b.n	8001ccc <LoopCopyDataInit>

08001cc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cca:	3304      	adds	r3, #4

08001ccc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ccc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd0:	d3f9      	bcc.n	8001cc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cd4:	4c0a      	ldr	r4, [pc, #40]	@ (8001d00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd8:	e001      	b.n	8001cde <LoopFillZerobss>

08001cda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cdc:	3204      	adds	r2, #4

08001cde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce0:	d3fb      	bcc.n	8001cda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ce2:	f003 f885 	bl	8004df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ce6:	f7ff fc45 	bl	8001574 <main>
  bx  lr    
 8001cea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001cf8:	080074f4 	.word	0x080074f4
  ldr r2, =_sbss
 8001cfc:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001d00:	200004a0 	.word	0x200004a0

08001d04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d04:	e7fe      	b.n	8001d04 <ADC_IRQHandler>
	...

08001d08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <HAL_Init+0x40>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <HAL_Init+0x40>)
 8001d12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <HAL_Init+0x40>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <HAL_Init+0x40>)
 8001d1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d24:	4b08      	ldr	r3, [pc, #32]	@ (8001d48 <HAL_Init+0x40>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a07      	ldr	r2, [pc, #28]	@ (8001d48 <HAL_Init+0x40>)
 8001d2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d30:	2003      	movs	r0, #3
 8001d32:	f000 f94f 	bl	8001fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d36:	200f      	movs	r0, #15
 8001d38:	f000 f808 	bl	8001d4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d3c:	f7ff fdea 	bl	8001914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40023c00 	.word	0x40023c00

08001d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d54:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <HAL_InitTick+0x54>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <HAL_InitTick+0x58>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 f967 	bl	800203e <HAL_SYSTICK_Config>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e00e      	b.n	8001d98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b0f      	cmp	r3, #15
 8001d7e:	d80a      	bhi.n	8001d96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d80:	2200      	movs	r2, #0
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	f04f 30ff 	mov.w	r0, #4294967295
 8001d88:	f000 f92f 	bl	8001fea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d8c:	4a06      	ldr	r2, [pc, #24]	@ (8001da8 <HAL_InitTick+0x5c>)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e000      	b.n	8001d98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000010 	.word	0x20000010
 8001da4:	20000018 	.word	0x20000018
 8001da8:	20000014 	.word	0x20000014

08001dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <HAL_IncTick+0x20>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <HAL_IncTick+0x24>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	4a04      	ldr	r2, [pc, #16]	@ (8001dd0 <HAL_IncTick+0x24>)
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000018 	.word	0x20000018
 8001dd0:	20000350 	.word	0x20000350

08001dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	@ (8001de8 <HAL_GetTick+0x14>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	20000350 	.word	0x20000350

08001dec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df4:	f7ff ffee 	bl	8001dd4 <HAL_GetTick>
 8001df8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e04:	d005      	beq.n	8001e12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e06:	4b0a      	ldr	r3, [pc, #40]	@ (8001e30 <HAL_Delay+0x44>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4413      	add	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e12:	bf00      	nop
 8001e14:	f7ff ffde 	bl	8001dd4 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d8f7      	bhi.n	8001e14 <HAL_Delay+0x28>
  {
  }
}
 8001e24:	bf00      	nop
 8001e26:	bf00      	nop
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000018 	.word	0x20000018

08001e34 <__NVIC_SetPriorityGrouping>:
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e44:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <__NVIC_SetPriorityGrouping+0x44>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e50:	4013      	ands	r3, r2
 8001e52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e66:	4a04      	ldr	r2, [pc, #16]	@ (8001e78 <__NVIC_SetPriorityGrouping+0x44>)
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	60d3      	str	r3, [r2, #12]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <__NVIC_GetPriorityGrouping>:
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e80:	4b04      	ldr	r3, [pc, #16]	@ (8001e94 <__NVIC_GetPriorityGrouping+0x18>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	f003 0307 	and.w	r3, r3, #7
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <__NVIC_EnableIRQ>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	db0b      	blt.n	8001ec2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	f003 021f 	and.w	r2, r3, #31
 8001eb0:	4907      	ldr	r1, [pc, #28]	@ (8001ed0 <__NVIC_EnableIRQ+0x38>)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	095b      	lsrs	r3, r3, #5
 8001eb8:	2001      	movs	r0, #1
 8001eba:	fa00 f202 	lsl.w	r2, r0, r2
 8001ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000e100 	.word	0xe000e100

08001ed4 <__NVIC_SetPriority>:
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	6039      	str	r1, [r7, #0]
 8001ede:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	db0a      	blt.n	8001efe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	490c      	ldr	r1, [pc, #48]	@ (8001f20 <__NVIC_SetPriority+0x4c>)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	0112      	lsls	r2, r2, #4
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001efc:	e00a      	b.n	8001f14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	4908      	ldr	r1, [pc, #32]	@ (8001f24 <__NVIC_SetPriority+0x50>)
 8001f04:	79fb      	ldrb	r3, [r7, #7]
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	3b04      	subs	r3, #4
 8001f0c:	0112      	lsls	r2, r2, #4
 8001f0e:	b2d2      	uxtb	r2, r2
 8001f10:	440b      	add	r3, r1
 8001f12:	761a      	strb	r2, [r3, #24]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000e100 	.word	0xe000e100
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <NVIC_EncodePriority>:
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b089      	sub	sp, #36	@ 0x24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f1c3 0307 	rsb	r3, r3, #7
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	bf28      	it	cs
 8001f46:	2304      	movcs	r3, #4
 8001f48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	2b06      	cmp	r3, #6
 8001f50:	d902      	bls.n	8001f58 <NVIC_EncodePriority+0x30>
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3b03      	subs	r3, #3
 8001f56:	e000      	b.n	8001f5a <NVIC_EncodePriority+0x32>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43da      	mvns	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f70:	f04f 31ff 	mov.w	r1, #4294967295
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7a:	43d9      	mvns	r1, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f80:	4313      	orrs	r3, r2
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3724      	adds	r7, #36	@ 0x24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fa0:	d301      	bcc.n	8001fa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e00f      	b.n	8001fc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <SysTick_Config+0x40>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fae:	210f      	movs	r1, #15
 8001fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb4:	f7ff ff8e 	bl	8001ed4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fb8:	4b05      	ldr	r3, [pc, #20]	@ (8001fd0 <SysTick_Config+0x40>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fbe:	4b04      	ldr	r3, [pc, #16]	@ (8001fd0 <SysTick_Config+0x40>)
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	e000e010 	.word	0xe000e010

08001fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ff29 	bl	8001e34 <__NVIC_SetPriorityGrouping>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ffc:	f7ff ff3e 	bl	8001e7c <__NVIC_GetPriorityGrouping>
 8002000:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	6978      	ldr	r0, [r7, #20]
 8002008:	f7ff ff8e 	bl	8001f28 <NVIC_EncodePriority>
 800200c:	4602      	mov	r2, r0
 800200e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff5d 	bl	8001ed4 <__NVIC_SetPriority>
}
 800201a:	bf00      	nop
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800202c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ff31 	bl	8001e98 <__NVIC_EnableIRQ>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ffa2 	bl	8001f90 <SysTick_Config>
 800204c:	4603      	mov	r3, r0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b084      	sub	sp, #16
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002062:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002064:	f7ff feb6 	bl	8001dd4 <HAL_GetTick>
 8002068:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d008      	beq.n	8002088 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2280      	movs	r2, #128	@ 0x80
 800207a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e052      	b.n	800212e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0216 	bic.w	r2, r2, #22
 8002096:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695a      	ldr	r2, [r3, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d103      	bne.n	80020b8 <HAL_DMA_Abort+0x62>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d007      	beq.n	80020c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0208 	bic.w	r2, r2, #8
 80020c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020d8:	e013      	b.n	8002102 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020da:	f7ff fe7b 	bl	8001dd4 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b05      	cmp	r3, #5
 80020e6:	d90c      	bls.n	8002102 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2220      	movs	r2, #32
 80020ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2203      	movs	r2, #3
 80020f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e015      	b.n	800212e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1e4      	bne.n	80020da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002114:	223f      	movs	r2, #63	@ 0x3f
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d004      	beq.n	8002154 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2280      	movs	r2, #128	@ 0x80
 800214e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e00c      	b.n	800216e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2205      	movs	r2, #5
 8002158:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0201 	bic.w	r2, r2, #1
 800216a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
	...

0800217c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800217c:	b480      	push	{r7}
 800217e:	b089      	sub	sp, #36	@ 0x24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800218e:	2300      	movs	r3, #0
 8002190:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
 8002196:	e159      	b.n	800244c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002198:	2201      	movs	r2, #1
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	4013      	ands	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	f040 8148 	bne.w	8002446 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d005      	beq.n	80021ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d130      	bne.n	8002230 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	2203      	movs	r2, #3
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002204:	2201      	movs	r2, #1
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	f003 0201 	and.w	r2, r3, #1
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4313      	orrs	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	2b03      	cmp	r3, #3
 800223a:	d017      	beq.n	800226c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	2203      	movs	r2, #3
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	43db      	mvns	r3, r3
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4013      	ands	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4313      	orrs	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	2b02      	cmp	r3, #2
 8002276:	d123      	bne.n	80022c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	08da      	lsrs	r2, r3, #3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3208      	adds	r2, #8
 8002280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002284:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	220f      	movs	r2, #15
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4013      	ands	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	08da      	lsrs	r2, r3, #3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	3208      	adds	r2, #8
 80022ba:	69b9      	ldr	r1, [r7, #24]
 80022bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	2203      	movs	r2, #3
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	4013      	ands	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 0203 	and.w	r2, r3, #3
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 80a2 	beq.w	8002446 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	4b57      	ldr	r3, [pc, #348]	@ (8002464 <HAL_GPIO_Init+0x2e8>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	4a56      	ldr	r2, [pc, #344]	@ (8002464 <HAL_GPIO_Init+0x2e8>)
 800230c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002310:	6453      	str	r3, [r2, #68]	@ 0x44
 8002312:	4b54      	ldr	r3, [pc, #336]	@ (8002464 <HAL_GPIO_Init+0x2e8>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002316:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800231e:	4a52      	ldr	r2, [pc, #328]	@ (8002468 <HAL_GPIO_Init+0x2ec>)
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	089b      	lsrs	r3, r3, #2
 8002324:	3302      	adds	r3, #2
 8002326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	220f      	movs	r2, #15
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4013      	ands	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a49      	ldr	r2, [pc, #292]	@ (800246c <HAL_GPIO_Init+0x2f0>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d019      	beq.n	800237e <HAL_GPIO_Init+0x202>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a48      	ldr	r2, [pc, #288]	@ (8002470 <HAL_GPIO_Init+0x2f4>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d013      	beq.n	800237a <HAL_GPIO_Init+0x1fe>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a47      	ldr	r2, [pc, #284]	@ (8002474 <HAL_GPIO_Init+0x2f8>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d00d      	beq.n	8002376 <HAL_GPIO_Init+0x1fa>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a46      	ldr	r2, [pc, #280]	@ (8002478 <HAL_GPIO_Init+0x2fc>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d007      	beq.n	8002372 <HAL_GPIO_Init+0x1f6>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a45      	ldr	r2, [pc, #276]	@ (800247c <HAL_GPIO_Init+0x300>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d101      	bne.n	800236e <HAL_GPIO_Init+0x1f2>
 800236a:	2304      	movs	r3, #4
 800236c:	e008      	b.n	8002380 <HAL_GPIO_Init+0x204>
 800236e:	2307      	movs	r3, #7
 8002370:	e006      	b.n	8002380 <HAL_GPIO_Init+0x204>
 8002372:	2303      	movs	r3, #3
 8002374:	e004      	b.n	8002380 <HAL_GPIO_Init+0x204>
 8002376:	2302      	movs	r3, #2
 8002378:	e002      	b.n	8002380 <HAL_GPIO_Init+0x204>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <HAL_GPIO_Init+0x204>
 800237e:	2300      	movs	r3, #0
 8002380:	69fa      	ldr	r2, [r7, #28]
 8002382:	f002 0203 	and.w	r2, r2, #3
 8002386:	0092      	lsls	r2, r2, #2
 8002388:	4093      	lsls	r3, r2
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002390:	4935      	ldr	r1, [pc, #212]	@ (8002468 <HAL_GPIO_Init+0x2ec>)
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	3302      	adds	r3, #2
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800239e:	4b38      	ldr	r3, [pc, #224]	@ (8002480 <HAL_GPIO_Init+0x304>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4013      	ands	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002480 <HAL_GPIO_Init+0x304>)
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002480 <HAL_GPIO_Init+0x304>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4013      	ands	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023ec:	4a24      	ldr	r2, [pc, #144]	@ (8002480 <HAL_GPIO_Init+0x304>)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023f2:	4b23      	ldr	r3, [pc, #140]	@ (8002480 <HAL_GPIO_Init+0x304>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4013      	ands	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002416:	4a1a      	ldr	r2, [pc, #104]	@ (8002480 <HAL_GPIO_Init+0x304>)
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800241c:	4b18      	ldr	r3, [pc, #96]	@ (8002480 <HAL_GPIO_Init+0x304>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002440:	4a0f      	ldr	r2, [pc, #60]	@ (8002480 <HAL_GPIO_Init+0x304>)
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3301      	adds	r3, #1
 800244a:	61fb      	str	r3, [r7, #28]
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	2b0f      	cmp	r3, #15
 8002450:	f67f aea2 	bls.w	8002198 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002454:	bf00      	nop
 8002456:	bf00      	nop
 8002458:	3724      	adds	r7, #36	@ 0x24
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40023800 	.word	0x40023800
 8002468:	40013800 	.word	0x40013800
 800246c:	40020000 	.word	0x40020000
 8002470:	40020400 	.word	0x40020400
 8002474:	40020800 	.word	0x40020800
 8002478:	40020c00 	.word	0x40020c00
 800247c:	40021000 	.word	0x40021000
 8002480:	40013c00 	.word	0x40013c00

08002484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]
 8002490:	4613      	mov	r3, r2
 8002492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002494:	787b      	ldrb	r3, [r7, #1]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800249a:	887a      	ldrh	r2, [r7, #2]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024a0:	e003      	b.n	80024aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024a2:	887b      	ldrh	r3, [r7, #2]
 80024a4:	041a      	lsls	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	619a      	str	r2, [r3, #24]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e267      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d075      	beq.n	80025c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024d6:	4b88      	ldr	r3, [pc, #544]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	2b04      	cmp	r3, #4
 80024e0:	d00c      	beq.n	80024fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024e2:	4b85      	ldr	r3, [pc, #532]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d112      	bne.n	8002514 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ee:	4b82      	ldr	r3, [pc, #520]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024fa:	d10b      	bne.n	8002514 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fc:	4b7e      	ldr	r3, [pc, #504]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d05b      	beq.n	80025c0 <HAL_RCC_OscConfig+0x108>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d157      	bne.n	80025c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e242      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800251c:	d106      	bne.n	800252c <HAL_RCC_OscConfig+0x74>
 800251e:	4b76      	ldr	r3, [pc, #472]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a75      	ldr	r2, [pc, #468]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002528:	6013      	str	r3, [r2, #0]
 800252a:	e01d      	b.n	8002568 <HAL_RCC_OscConfig+0xb0>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002534:	d10c      	bne.n	8002550 <HAL_RCC_OscConfig+0x98>
 8002536:	4b70      	ldr	r3, [pc, #448]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a6f      	ldr	r2, [pc, #444]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800253c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	4b6d      	ldr	r3, [pc, #436]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a6c      	ldr	r2, [pc, #432]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	e00b      	b.n	8002568 <HAL_RCC_OscConfig+0xb0>
 8002550:	4b69      	ldr	r3, [pc, #420]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a68      	ldr	r2, [pc, #416]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800255a:	6013      	str	r3, [r2, #0]
 800255c:	4b66      	ldr	r3, [pc, #408]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a65      	ldr	r2, [pc, #404]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d013      	beq.n	8002598 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002570:	f7ff fc30 	bl	8001dd4 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002578:	f7ff fc2c 	bl	8001dd4 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b64      	cmp	r3, #100	@ 0x64
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e207      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258a:	4b5b      	ldr	r3, [pc, #364]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0f0      	beq.n	8002578 <HAL_RCC_OscConfig+0xc0>
 8002596:	e014      	b.n	80025c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002598:	f7ff fc1c 	bl	8001dd4 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a0:	f7ff fc18 	bl	8001dd4 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b64      	cmp	r3, #100	@ 0x64
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e1f3      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b2:	4b51      	ldr	r3, [pc, #324]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f0      	bne.n	80025a0 <HAL_RCC_OscConfig+0xe8>
 80025be:	e000      	b.n	80025c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d063      	beq.n	8002696 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025ce:	4b4a      	ldr	r3, [pc, #296]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 030c 	and.w	r3, r3, #12
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00b      	beq.n	80025f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025da:	4b47      	ldr	r3, [pc, #284]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d11c      	bne.n	8002620 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025e6:	4b44      	ldr	r3, [pc, #272]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d116      	bne.n	8002620 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025f2:	4b41      	ldr	r3, [pc, #260]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d005      	beq.n	800260a <HAL_RCC_OscConfig+0x152>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d001      	beq.n	800260a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e1c7      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800260a:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	4937      	ldr	r1, [pc, #220]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800261a:	4313      	orrs	r3, r2
 800261c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800261e:	e03a      	b.n	8002696 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d020      	beq.n	800266a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002628:	4b34      	ldr	r3, [pc, #208]	@ (80026fc <HAL_RCC_OscConfig+0x244>)
 800262a:	2201      	movs	r2, #1
 800262c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262e:	f7ff fbd1 	bl	8001dd4 <HAL_GetTick>
 8002632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002636:	f7ff fbcd 	bl	8001dd4 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e1a8      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002648:	4b2b      	ldr	r3, [pc, #172]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0f0      	beq.n	8002636 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002654:	4b28      	ldr	r3, [pc, #160]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	4925      	ldr	r1, [pc, #148]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 8002664:	4313      	orrs	r3, r2
 8002666:	600b      	str	r3, [r1, #0]
 8002668:	e015      	b.n	8002696 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800266a:	4b24      	ldr	r3, [pc, #144]	@ (80026fc <HAL_RCC_OscConfig+0x244>)
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002670:	f7ff fbb0 	bl	8001dd4 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002678:	f7ff fbac 	bl	8001dd4 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e187      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800268a:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d036      	beq.n	8002710 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d016      	beq.n	80026d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <HAL_RCC_OscConfig+0x248>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b0:	f7ff fb90 	bl	8001dd4 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026b8:	f7ff fb8c 	bl	8001dd4 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e167      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ca:	4b0b      	ldr	r3, [pc, #44]	@ (80026f8 <HAL_RCC_OscConfig+0x240>)
 80026cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0x200>
 80026d6:	e01b      	b.n	8002710 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026d8:	4b09      	ldr	r3, [pc, #36]	@ (8002700 <HAL_RCC_OscConfig+0x248>)
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026de:	f7ff fb79 	bl	8001dd4 <HAL_GetTick>
 80026e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e4:	e00e      	b.n	8002704 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e6:	f7ff fb75 	bl	8001dd4 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d907      	bls.n	8002704 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e150      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
 80026f8:	40023800 	.word	0x40023800
 80026fc:	42470000 	.word	0x42470000
 8002700:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002704:	4b88      	ldr	r3, [pc, #544]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002706:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1ea      	bne.n	80026e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 8097 	beq.w	800284c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800271e:	2300      	movs	r3, #0
 8002720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002722:	4b81      	ldr	r3, [pc, #516]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10f      	bne.n	800274e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	4b7d      	ldr	r3, [pc, #500]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	4a7c      	ldr	r2, [pc, #496]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	@ 0x40
 800273e:	4b7a      	ldr	r3, [pc, #488]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002746:	60bb      	str	r3, [r7, #8]
 8002748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800274a:	2301      	movs	r3, #1
 800274c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274e:	4b77      	ldr	r3, [pc, #476]	@ (800292c <HAL_RCC_OscConfig+0x474>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002756:	2b00      	cmp	r3, #0
 8002758:	d118      	bne.n	800278c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800275a:	4b74      	ldr	r3, [pc, #464]	@ (800292c <HAL_RCC_OscConfig+0x474>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a73      	ldr	r2, [pc, #460]	@ (800292c <HAL_RCC_OscConfig+0x474>)
 8002760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002766:	f7ff fb35 	bl	8001dd4 <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800276e:	f7ff fb31 	bl	8001dd4 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e10c      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002780:	4b6a      	ldr	r3, [pc, #424]	@ (800292c <HAL_RCC_OscConfig+0x474>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d0f0      	beq.n	800276e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d106      	bne.n	80027a2 <HAL_RCC_OscConfig+0x2ea>
 8002794:	4b64      	ldr	r3, [pc, #400]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002798:	4a63      	ldr	r2, [pc, #396]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a0:	e01c      	b.n	80027dc <HAL_RCC_OscConfig+0x324>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b05      	cmp	r3, #5
 80027a8:	d10c      	bne.n	80027c4 <HAL_RCC_OscConfig+0x30c>
 80027aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027b0:	f043 0304 	orr.w	r3, r3, #4
 80027b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027c2:	e00b      	b.n	80027dc <HAL_RCC_OscConfig+0x324>
 80027c4:	4b58      	ldr	r3, [pc, #352]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c8:	4a57      	ldr	r2, [pc, #348]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027ca:	f023 0301 	bic.w	r3, r3, #1
 80027ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80027d0:	4b55      	ldr	r3, [pc, #340]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d4:	4a54      	ldr	r2, [pc, #336]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80027d6:	f023 0304 	bic.w	r3, r3, #4
 80027da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d015      	beq.n	8002810 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e4:	f7ff faf6 	bl	8001dd4 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ea:	e00a      	b.n	8002802 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ec:	f7ff faf2 	bl	8001dd4 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e0cb      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002802:	4b49      	ldr	r3, [pc, #292]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0ee      	beq.n	80027ec <HAL_RCC_OscConfig+0x334>
 800280e:	e014      	b.n	800283a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002810:	f7ff fae0 	bl	8001dd4 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002816:	e00a      	b.n	800282e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002818:	f7ff fadc 	bl	8001dd4 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002826:	4293      	cmp	r3, r2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e0b5      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800282e:	4b3e      	ldr	r3, [pc, #248]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1ee      	bne.n	8002818 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800283a:	7dfb      	ldrb	r3, [r7, #23]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d105      	bne.n	800284c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002840:	4b39      	ldr	r3, [pc, #228]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002844:	4a38      	ldr	r2, [pc, #224]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002846:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800284a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 80a1 	beq.w	8002998 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002856:	4b34      	ldr	r3, [pc, #208]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	2b08      	cmp	r3, #8
 8002860:	d05c      	beq.n	800291c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d141      	bne.n	80028ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286a:	4b31      	ldr	r3, [pc, #196]	@ (8002930 <HAL_RCC_OscConfig+0x478>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7ff fab0 	bl	8001dd4 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002878:	f7ff faac 	bl	8001dd4 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e087      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800288a:	4b27      	ldr	r3, [pc, #156]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f0      	bne.n	8002878 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69da      	ldr	r2, [r3, #28]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a1b      	ldr	r3, [r3, #32]
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a4:	019b      	lsls	r3, r3, #6
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ac:	085b      	lsrs	r3, r3, #1
 80028ae:	3b01      	subs	r3, #1
 80028b0:	041b      	lsls	r3, r3, #16
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b8:	061b      	lsls	r3, r3, #24
 80028ba:	491b      	ldr	r1, [pc, #108]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002930 <HAL_RCC_OscConfig+0x478>)
 80028c2:	2201      	movs	r2, #1
 80028c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c6:	f7ff fa85 	bl	8001dd4 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028cc:	e008      	b.n	80028e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ce:	f7ff fa81 	bl	8001dd4 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e05c      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e0:	4b11      	ldr	r3, [pc, #68]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0f0      	beq.n	80028ce <HAL_RCC_OscConfig+0x416>
 80028ec:	e054      	b.n	8002998 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ee:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <HAL_RCC_OscConfig+0x478>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7ff fa6e 	bl	8001dd4 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028fc:	f7ff fa6a 	bl	8001dd4 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e045      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290e:	4b06      	ldr	r3, [pc, #24]	@ (8002928 <HAL_RCC_OscConfig+0x470>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x444>
 800291a:	e03d      	b.n	8002998 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d107      	bne.n	8002934 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e038      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
 8002928:	40023800 	.word	0x40023800
 800292c:	40007000 	.word	0x40007000
 8002930:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002934:	4b1b      	ldr	r3, [pc, #108]	@ (80029a4 <HAL_RCC_OscConfig+0x4ec>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d028      	beq.n	8002994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800294c:	429a      	cmp	r2, r3
 800294e:	d121      	bne.n	8002994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800295a:	429a      	cmp	r2, r3
 800295c:	d11a      	bne.n	8002994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002964:	4013      	ands	r3, r2
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800296a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800296c:	4293      	cmp	r3, r2
 800296e:	d111      	bne.n	8002994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297a:	085b      	lsrs	r3, r3, #1
 800297c:	3b01      	subs	r3, #1
 800297e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002980:	429a      	cmp	r2, r3
 8002982:	d107      	bne.n	8002994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002990:	429a      	cmp	r2, r3
 8002992:	d001      	beq.n	8002998 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40023800 	.word	0x40023800

080029a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0cc      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029bc:	4b68      	ldr	r3, [pc, #416]	@ (8002b60 <HAL_RCC_ClockConfig+0x1b8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d90c      	bls.n	80029e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ca:	4b65      	ldr	r3, [pc, #404]	@ (8002b60 <HAL_RCC_ClockConfig+0x1b8>)
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d2:	4b63      	ldr	r3, [pc, #396]	@ (8002b60 <HAL_RCC_ClockConfig+0x1b8>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d001      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e0b8      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d020      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d005      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029fc:	4b59      	ldr	r3, [pc, #356]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	4a58      	ldr	r2, [pc, #352]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a14:	4b53      	ldr	r3, [pc, #332]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	4a52      	ldr	r2, [pc, #328]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a20:	4b50      	ldr	r3, [pc, #320]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	494d      	ldr	r1, [pc, #308]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d044      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d107      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a46:	4b47      	ldr	r3, [pc, #284]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d119      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e07f      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d003      	beq.n	8002a66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	d107      	bne.n	8002a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a66:	4b3f      	ldr	r3, [pc, #252]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d109      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e06f      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a76:	4b3b      	ldr	r3, [pc, #236]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e067      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a86:	4b37      	ldr	r3, [pc, #220]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f023 0203 	bic.w	r2, r3, #3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	4934      	ldr	r1, [pc, #208]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a98:	f7ff f99c 	bl	8001dd4 <HAL_GetTick>
 8002a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a9e:	e00a      	b.n	8002ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa0:	f7ff f998 	bl	8001dd4 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e04f      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 020c 	and.w	r2, r3, #12
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d1eb      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ac8:	4b25      	ldr	r3, [pc, #148]	@ (8002b60 <HAL_RCC_ClockConfig+0x1b8>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d20c      	bcs.n	8002af0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ad6:	4b22      	ldr	r3, [pc, #136]	@ (8002b60 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	b2d2      	uxtb	r2, r2
 8002adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ade:	4b20      	ldr	r3, [pc, #128]	@ (8002b60 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e032      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002afc:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	4916      	ldr	r1, [pc, #88]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d009      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b1a:	4b12      	ldr	r3, [pc, #72]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	490e      	ldr	r1, [pc, #56]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b2e:	f000 f821 	bl	8002b74 <HAL_RCC_GetSysClockFreq>
 8002b32:	4602      	mov	r2, r0
 8002b34:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	490a      	ldr	r1, [pc, #40]	@ (8002b68 <HAL_RCC_ClockConfig+0x1c0>)
 8002b40:	5ccb      	ldrb	r3, [r1, r3]
 8002b42:	fa22 f303 	lsr.w	r3, r2, r3
 8002b46:	4a09      	ldr	r2, [pc, #36]	@ (8002b6c <HAL_RCC_ClockConfig+0x1c4>)
 8002b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b4a:	4b09      	ldr	r3, [pc, #36]	@ (8002b70 <HAL_RCC_ClockConfig+0x1c8>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff f8fc 	bl	8001d4c <HAL_InitTick>

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023c00 	.word	0x40023c00
 8002b64:	40023800 	.word	0x40023800
 8002b68:	08007110 	.word	0x08007110
 8002b6c:	20000010 	.word	0x20000010
 8002b70:	20000014 	.word	0x20000014

08002b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b78:	b090      	sub	sp, #64	@ 0x40
 8002b7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b8c:	4b59      	ldr	r3, [pc, #356]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 030c 	and.w	r3, r3, #12
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d00d      	beq.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x40>
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	f200 80a1 	bhi.w	8002ce0 <HAL_RCC_GetSysClockFreq+0x16c>
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d002      	beq.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	d003      	beq.n	8002bae <HAL_RCC_GetSysClockFreq+0x3a>
 8002ba6:	e09b      	b.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ba8:	4b53      	ldr	r3, [pc, #332]	@ (8002cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002baa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002bac:	e09b      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bae:	4b53      	ldr	r3, [pc, #332]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8002bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002bb2:	e098      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bb4:	4b4f      	ldr	r3, [pc, #316]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bbc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bbe:	4b4d      	ldr	r3, [pc, #308]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d028      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bca:	4b4a      	ldr	r3, [pc, #296]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	099b      	lsrs	r3, r3, #6
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	623b      	str	r3, [r7, #32]
 8002bd4:	627a      	str	r2, [r7, #36]	@ 0x24
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002bdc:	2100      	movs	r1, #0
 8002bde:	4b47      	ldr	r3, [pc, #284]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8002be0:	fb03 f201 	mul.w	r2, r3, r1
 8002be4:	2300      	movs	r3, #0
 8002be6:	fb00 f303 	mul.w	r3, r0, r3
 8002bea:	4413      	add	r3, r2
 8002bec:	4a43      	ldr	r2, [pc, #268]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8002bee:	fba0 1202 	umull	r1, r2, r0, r2
 8002bf2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bf4:	460a      	mov	r2, r1
 8002bf6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002bf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bfa:	4413      	add	r3, r2
 8002bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c00:	2200      	movs	r2, #0
 8002c02:	61bb      	str	r3, [r7, #24]
 8002c04:	61fa      	str	r2, [r7, #28]
 8002c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002c0e:	f7fd ffc5 	bl	8000b9c <__aeabi_uldivmod>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	4613      	mov	r3, r2
 8002c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c1a:	e053      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c1c:	4b35      	ldr	r3, [pc, #212]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	099b      	lsrs	r3, r3, #6
 8002c22:	2200      	movs	r2, #0
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	617a      	str	r2, [r7, #20]
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c2e:	f04f 0b00 	mov.w	fp, #0
 8002c32:	4652      	mov	r2, sl
 8002c34:	465b      	mov	r3, fp
 8002c36:	f04f 0000 	mov.w	r0, #0
 8002c3a:	f04f 0100 	mov.w	r1, #0
 8002c3e:	0159      	lsls	r1, r3, #5
 8002c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c44:	0150      	lsls	r0, r2, #5
 8002c46:	4602      	mov	r2, r0
 8002c48:	460b      	mov	r3, r1
 8002c4a:	ebb2 080a 	subs.w	r8, r2, sl
 8002c4e:	eb63 090b 	sbc.w	r9, r3, fp
 8002c52:	f04f 0200 	mov.w	r2, #0
 8002c56:	f04f 0300 	mov.w	r3, #0
 8002c5a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002c5e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002c62:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002c66:	ebb2 0408 	subs.w	r4, r2, r8
 8002c6a:	eb63 0509 	sbc.w	r5, r3, r9
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	00eb      	lsls	r3, r5, #3
 8002c78:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c7c:	00e2      	lsls	r2, r4, #3
 8002c7e:	4614      	mov	r4, r2
 8002c80:	461d      	mov	r5, r3
 8002c82:	eb14 030a 	adds.w	r3, r4, sl
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	eb45 030b 	adc.w	r3, r5, fp
 8002c8c:	607b      	str	r3, [r7, #4]
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	f04f 0300 	mov.w	r3, #0
 8002c96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c9a:	4629      	mov	r1, r5
 8002c9c:	028b      	lsls	r3, r1, #10
 8002c9e:	4621      	mov	r1, r4
 8002ca0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ca4:	4621      	mov	r1, r4
 8002ca6:	028a      	lsls	r2, r1, #10
 8002ca8:	4610      	mov	r0, r2
 8002caa:	4619      	mov	r1, r3
 8002cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cae:	2200      	movs	r2, #0
 8002cb0:	60bb      	str	r3, [r7, #8]
 8002cb2:	60fa      	str	r2, [r7, #12]
 8002cb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cb8:	f7fd ff70 	bl	8000b9c <__aeabi_uldivmod>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	0c1b      	lsrs	r3, r3, #16
 8002cca:	f003 0303 	and.w	r3, r3, #3
 8002cce:	3301      	adds	r3, #1
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002cd4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002cde:	e002      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ce0:	4b05      	ldr	r3, [pc, #20]	@ (8002cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3740      	adds	r7, #64	@ 0x40
 8002cec:	46bd      	mov	sp, r7
 8002cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	00f42400 	.word	0x00f42400
 8002cfc:	017d7840 	.word	0x017d7840

08002d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d04:	4b03      	ldr	r3, [pc, #12]	@ (8002d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d06:	681b      	ldr	r3, [r3, #0]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	20000010 	.word	0x20000010

08002d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d1c:	f7ff fff0 	bl	8002d00 <HAL_RCC_GetHCLKFreq>
 8002d20:	4602      	mov	r2, r0
 8002d22:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	0a9b      	lsrs	r3, r3, #10
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	4903      	ldr	r1, [pc, #12]	@ (8002d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d2e:	5ccb      	ldrb	r3, [r1, r3]
 8002d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	08007120 	.word	0x08007120

08002d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d44:	f7ff ffdc 	bl	8002d00 <HAL_RCC_GetHCLKFreq>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	4b05      	ldr	r3, [pc, #20]	@ (8002d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	0b5b      	lsrs	r3, r3, #13
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	4903      	ldr	r1, [pc, #12]	@ (8002d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d56:	5ccb      	ldrb	r3, [r1, r3]
 8002d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40023800 	.word	0x40023800
 8002d64:	08007120 	.word	0x08007120

08002d68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e042      	b.n	8002e00 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7fe fde8 	bl	8001964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2224      	movs	r2, #36	@ 0x24
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002daa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 fdd3 	bl	8003958 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695a      	ldr	r2, [r3, #20]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002de0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2220      	movs	r2, #32
 8002df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08a      	sub	sp, #40	@ 0x28
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	4613      	mov	r3, r2
 8002e16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b20      	cmp	r3, #32
 8002e26:	d175      	bne.n	8002f14 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_UART_Transmit+0x2c>
 8002e2e:	88fb      	ldrh	r3, [r7, #6]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e06e      	b.n	8002f16 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2221      	movs	r2, #33	@ 0x21
 8002e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e46:	f7fe ffc5 	bl	8001dd4 <HAL_GetTick>
 8002e4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	88fa      	ldrh	r2, [r7, #6]
 8002e50:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	88fa      	ldrh	r2, [r7, #6]
 8002e56:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e60:	d108      	bne.n	8002e74 <HAL_UART_Transmit+0x6c>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d104      	bne.n	8002e74 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	e003      	b.n	8002e7c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e7c:	e02e      	b.n	8002edc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2200      	movs	r2, #0
 8002e86:	2180      	movs	r1, #128	@ 0x80
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f000 fb37 	bl	80034fc <UART_WaitOnFlagUntilTimeout>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e03a      	b.n	8002f16 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10b      	bne.n	8002ebe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	881b      	ldrh	r3, [r3, #0]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002eb4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	3302      	adds	r3, #2
 8002eba:	61bb      	str	r3, [r7, #24]
 8002ebc:	e007      	b.n	8002ece <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	781a      	ldrb	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1cb      	bne.n	8002e7e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2200      	movs	r2, #0
 8002eee:	2140      	movs	r1, #64	@ 0x40
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f000 fb03 	bl	80034fc <UART_WaitOnFlagUntilTimeout>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d005      	beq.n	8002f08 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e006      	b.n	8002f16 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e000      	b.n	8002f16 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f14:	2302      	movs	r3, #2
  }
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3720      	adds	r7, #32
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b084      	sub	sp, #16
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	60f8      	str	r0, [r7, #12]
 8002f26:	60b9      	str	r1, [r7, #8]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	d112      	bne.n	8002f5e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_UART_Receive_IT+0x26>
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e00b      	b.n	8002f60 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002f4e:	88fb      	ldrh	r3, [r7, #6]
 8002f50:	461a      	mov	r2, r3
 8002f52:	68b9      	ldr	r1, [r7, #8]
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f000 fb2a 	bl	80035ae <UART_Start_Receive_IT>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	e000      	b.n	8002f60 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002f5e:	2302      	movs	r3, #2
  }
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b0ba      	sub	sp, #232	@ 0xe8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002fa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10f      	bne.n	8002fce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fb2:	f003 0320 	and.w	r3, r3, #32
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d009      	beq.n	8002fce <HAL_UART_IRQHandler+0x66>
 8002fba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fbe:	f003 0320 	and.w	r3, r3, #32
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 fc07 	bl	80037da <UART_Receive_IT>
      return;
 8002fcc:	e273      	b.n	80034b6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002fce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f000 80de 	beq.w	8003194 <HAL_UART_IRQHandler+0x22c>
 8002fd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d106      	bne.n	8002ff2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fe8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80d1 	beq.w	8003194 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00b      	beq.n	8003016 <HAL_UART_IRQHandler+0xae>
 8002ffe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003006:	2b00      	cmp	r3, #0
 8003008:	d005      	beq.n	8003016 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300e:	f043 0201 	orr.w	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00b      	beq.n	800303a <HAL_UART_IRQHandler+0xd2>
 8003022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d005      	beq.n	800303a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003032:	f043 0202 	orr.w	r2, r3, #2
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800303a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00b      	beq.n	800305e <HAL_UART_IRQHandler+0xf6>
 8003046:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003056:	f043 0204 	orr.w	r2, r3, #4
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800305e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003062:	f003 0308 	and.w	r3, r3, #8
 8003066:	2b00      	cmp	r3, #0
 8003068:	d011      	beq.n	800308e <HAL_UART_IRQHandler+0x126>
 800306a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800306e:	f003 0320 	and.w	r3, r3, #32
 8003072:	2b00      	cmp	r3, #0
 8003074:	d105      	bne.n	8003082 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d005      	beq.n	800308e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003086:	f043 0208 	orr.w	r2, r3, #8
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003092:	2b00      	cmp	r3, #0
 8003094:	f000 820a 	beq.w	80034ac <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800309c:	f003 0320 	and.w	r3, r3, #32
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <HAL_UART_IRQHandler+0x14e>
 80030a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030a8:	f003 0320 	and.w	r3, r3, #32
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d002      	beq.n	80030b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fb92 	bl	80037da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c0:	2b40      	cmp	r3, #64	@ 0x40
 80030c2:	bf0c      	ite	eq
 80030c4:	2301      	moveq	r3, #1
 80030c6:	2300      	movne	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d103      	bne.n	80030e2 <HAL_UART_IRQHandler+0x17a>
 80030da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d04f      	beq.n	8003182 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fa9d 	bl	8003622 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f2:	2b40      	cmp	r3, #64	@ 0x40
 80030f4:	d141      	bne.n	800317a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	3314      	adds	r3, #20
 80030fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003100:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003104:	e853 3f00 	ldrex	r3, [r3]
 8003108:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800310c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003110:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003114:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	3314      	adds	r3, #20
 800311e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003122:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003126:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800312e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003132:	e841 2300 	strex	r3, r2, [r1]
 8003136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800313a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1d9      	bne.n	80030f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003146:	2b00      	cmp	r3, #0
 8003148:	d013      	beq.n	8003172 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800314e:	4a8a      	ldr	r2, [pc, #552]	@ (8003378 <HAL_UART_IRQHandler+0x410>)
 8003150:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003156:	4618      	mov	r0, r3
 8003158:	f7fe ffed 	bl	8002136 <HAL_DMA_Abort_IT>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d016      	beq.n	8003190 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800316c:	4610      	mov	r0, r2
 800316e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003170:	e00e      	b.n	8003190 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 f9ac 	bl	80034d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003178:	e00a      	b.n	8003190 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f9a8 	bl	80034d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003180:	e006      	b.n	8003190 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f9a4 	bl	80034d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800318e:	e18d      	b.n	80034ac <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003190:	bf00      	nop
    return;
 8003192:	e18b      	b.n	80034ac <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003198:	2b01      	cmp	r3, #1
 800319a:	f040 8167 	bne.w	800346c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800319e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031a2:	f003 0310 	and.w	r3, r3, #16
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 8160 	beq.w	800346c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80031ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 8159 	beq.w	800346c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031ba:	2300      	movs	r3, #0
 80031bc:	60bb      	str	r3, [r7, #8]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	60bb      	str	r3, [r7, #8]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	60bb      	str	r3, [r7, #8]
 80031ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031da:	2b40      	cmp	r3, #64	@ 0x40
 80031dc:	f040 80ce 	bne.w	800337c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80031ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 80a9 	beq.w	8003348 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80031fe:	429a      	cmp	r2, r3
 8003200:	f080 80a2 	bcs.w	8003348 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800320a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003216:	f000 8088 	beq.w	800332a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	330c      	adds	r3, #12
 8003220:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003224:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003228:	e853 3f00 	ldrex	r3, [r3]
 800322c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003230:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003238:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	330c      	adds	r3, #12
 8003242:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003246:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800324a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003252:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003256:	e841 2300 	strex	r3, r2, [r1]
 800325a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800325e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1d9      	bne.n	800321a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	3314      	adds	r3, #20
 800326c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003270:	e853 3f00 	ldrex	r3, [r3]
 8003274:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003276:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003278:	f023 0301 	bic.w	r3, r3, #1
 800327c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3314      	adds	r3, #20
 8003286:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800328a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800328e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003290:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003292:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003296:	e841 2300 	strex	r3, r2, [r1]
 800329a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800329c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1e1      	bne.n	8003266 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	3314      	adds	r3, #20
 80032a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032ac:	e853 3f00 	ldrex	r3, [r3]
 80032b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80032b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	3314      	adds	r3, #20
 80032c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80032c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80032c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80032cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80032ce:	e841 2300 	strex	r3, r2, [r1]
 80032d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80032d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1e3      	bne.n	80032a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2220      	movs	r2, #32
 80032de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	330c      	adds	r3, #12
 80032ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80032f2:	e853 3f00 	ldrex	r3, [r3]
 80032f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80032f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032fa:	f023 0310 	bic.w	r3, r3, #16
 80032fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	330c      	adds	r3, #12
 8003308:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800330c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800330e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003310:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003312:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003314:	e841 2300 	strex	r3, r2, [r1]
 8003318:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800331a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1e3      	bne.n	80032e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003324:	4618      	mov	r0, r3
 8003326:	f7fe fe96 	bl	8002056 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2202      	movs	r2, #2
 800332e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003338:	b29b      	uxth	r3, r3
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	b29b      	uxth	r3, r3
 800333e:	4619      	mov	r1, r3
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f000 f8cf 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003346:	e0b3      	b.n	80034b0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800334c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003350:	429a      	cmp	r2, r3
 8003352:	f040 80ad 	bne.w	80034b0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003360:	f040 80a6 	bne.w	80034b0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800336e:	4619      	mov	r1, r3
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 f8b7 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
      return;
 8003376:	e09b      	b.n	80034b0 <HAL_UART_IRQHandler+0x548>
 8003378:	080036e9 	.word	0x080036e9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003384:	b29b      	uxth	r3, r3
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	f000 808e 	beq.w	80034b4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003398:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8089 	beq.w	80034b4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	330c      	adds	r3, #12
 80033a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	e853 3f00 	ldrex	r3, [r3]
 80033b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80033b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	330c      	adds	r3, #12
 80033c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80033c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80033c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80033cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033ce:	e841 2300 	strex	r3, r2, [r1]
 80033d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80033d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1e3      	bne.n	80033a2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	3314      	adds	r3, #20
 80033e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	e853 3f00 	ldrex	r3, [r3]
 80033e8:	623b      	str	r3, [r7, #32]
   return(result);
 80033ea:	6a3b      	ldr	r3, [r7, #32]
 80033ec:	f023 0301 	bic.w	r3, r3, #1
 80033f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	3314      	adds	r3, #20
 80033fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80033fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8003400:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003404:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800340c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e3      	bne.n	80033da <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	330c      	adds	r3, #12
 8003426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	e853 3f00 	ldrex	r3, [r3]
 800342e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 0310 	bic.w	r3, r3, #16
 8003436:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	330c      	adds	r3, #12
 8003440:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003444:	61fa      	str	r2, [r7, #28]
 8003446:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003448:	69b9      	ldr	r1, [r7, #24]
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	e841 2300 	strex	r3, r2, [r1]
 8003450:	617b      	str	r3, [r7, #20]
   return(result);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1e3      	bne.n	8003420 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800345e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003462:	4619      	mov	r1, r3
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f83d 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800346a:	e023      	b.n	80034b4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800346c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003474:	2b00      	cmp	r3, #0
 8003476:	d009      	beq.n	800348c <HAL_UART_IRQHandler+0x524>
 8003478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800347c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f940 	bl	800370a <UART_Transmit_IT>
    return;
 800348a:	e014      	b.n	80034b6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800348c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00e      	beq.n	80034b6 <HAL_UART_IRQHandler+0x54e>
 8003498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800349c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f980 	bl	80037aa <UART_EndTransmit_IT>
    return;
 80034aa:	e004      	b.n	80034b6 <HAL_UART_IRQHandler+0x54e>
    return;
 80034ac:	bf00      	nop
 80034ae:	e002      	b.n	80034b6 <HAL_UART_IRQHandler+0x54e>
      return;
 80034b0:	bf00      	nop
 80034b2:	e000      	b.n	80034b6 <HAL_UART_IRQHandler+0x54e>
      return;
 80034b4:	bf00      	nop
  }
}
 80034b6:	37e8      	adds	r7, #232	@ 0xe8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	603b      	str	r3, [r7, #0]
 8003508:	4613      	mov	r3, r2
 800350a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350c:	e03b      	b.n	8003586 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003514:	d037      	beq.n	8003586 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003516:	f7fe fc5d 	bl	8001dd4 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	6a3a      	ldr	r2, [r7, #32]
 8003522:	429a      	cmp	r2, r3
 8003524:	d302      	bcc.n	800352c <UART_WaitOnFlagUntilTimeout+0x30>
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e03a      	b.n	80035a6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d023      	beq.n	8003586 <UART_WaitOnFlagUntilTimeout+0x8a>
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b80      	cmp	r3, #128	@ 0x80
 8003542:	d020      	beq.n	8003586 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2b40      	cmp	r3, #64	@ 0x40
 8003548:	d01d      	beq.n	8003586 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b08      	cmp	r3, #8
 8003556:	d116      	bne.n	8003586 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 f857 	bl	8003622 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2208      	movs	r2, #8
 8003578:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e00f      	b.n	80035a6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4013      	ands	r3, r2
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	429a      	cmp	r2, r3
 8003594:	bf0c      	ite	eq
 8003596:	2301      	moveq	r3, #1
 8003598:	2300      	movne	r3, #0
 800359a:	b2db      	uxtb	r3, r3
 800359c:	461a      	mov	r2, r3
 800359e:	79fb      	ldrb	r3, [r7, #7]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d0b4      	beq.n	800350e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035ae:	b480      	push	{r7}
 80035b0:	b085      	sub	sp, #20
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	60f8      	str	r0, [r7, #12]
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	4613      	mov	r3, r2
 80035ba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	88fa      	ldrh	r2, [r7, #6]
 80035c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	88fa      	ldrh	r2, [r7, #6]
 80035cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2222      	movs	r2, #34	@ 0x22
 80035d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d007      	beq.n	80035f4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035f2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695a      	ldr	r2, [r3, #20]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0201 	orr.w	r2, r2, #1
 8003602:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68da      	ldr	r2, [r3, #12]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0220 	orr.w	r2, r2, #32
 8003612:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003622:	b480      	push	{r7}
 8003624:	b095      	sub	sp, #84	@ 0x54
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	330c      	adds	r3, #12
 8003630:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003634:	e853 3f00 	ldrex	r3, [r3]
 8003638:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800363a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003640:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	330c      	adds	r3, #12
 8003648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800364a:	643a      	str	r2, [r7, #64]	@ 0x40
 800364c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003650:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003652:	e841 2300 	strex	r3, r2, [r1]
 8003656:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1e5      	bne.n	800362a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	3314      	adds	r3, #20
 8003664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	e853 3f00 	ldrex	r3, [r3]
 800366c:	61fb      	str	r3, [r7, #28]
   return(result);
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	f023 0301 	bic.w	r3, r3, #1
 8003674:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3314      	adds	r3, #20
 800367c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800367e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003680:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003682:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003684:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003686:	e841 2300 	strex	r3, r2, [r1]
 800368a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1e5      	bne.n	800365e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003696:	2b01      	cmp	r3, #1
 8003698:	d119      	bne.n	80036ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	330c      	adds	r3, #12
 80036a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	e853 3f00 	ldrex	r3, [r3]
 80036a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f023 0310 	bic.w	r3, r3, #16
 80036b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	330c      	adds	r3, #12
 80036b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036ba:	61ba      	str	r2, [r7, #24]
 80036bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036be:	6979      	ldr	r1, [r7, #20]
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	e841 2300 	strex	r3, r2, [r1]
 80036c6:	613b      	str	r3, [r7, #16]
   return(result);
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1e5      	bne.n	800369a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2220      	movs	r2, #32
 80036d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80036dc:	bf00      	nop
 80036de:	3754      	adds	r7, #84	@ 0x54
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f7ff fee7 	bl	80034d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800370a:	b480      	push	{r7}
 800370c:	b085      	sub	sp, #20
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b21      	cmp	r3, #33	@ 0x21
 800371c:	d13e      	bne.n	800379c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003726:	d114      	bne.n	8003752 <UART_Transmit_IT+0x48>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d110      	bne.n	8003752 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003744:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	1c9a      	adds	r2, r3, #2
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	621a      	str	r2, [r3, #32]
 8003750:	e008      	b.n	8003764 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	1c59      	adds	r1, r3, #1
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6211      	str	r1, [r2, #32]
 800375c:	781a      	ldrb	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29b      	uxth	r3, r3
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	4619      	mov	r1, r3
 8003772:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10f      	bne.n	8003798 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003786:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68da      	ldr	r2, [r3, #12]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003796:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003798:	2300      	movs	r3, #0
 800379a:	e000      	b.n	800379e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800379c:	2302      	movs	r3, #2
  }
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2220      	movs	r2, #32
 80037c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff fe76 	bl	80034bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b08c      	sub	sp, #48	@ 0x30
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80037e2:	2300      	movs	r3, #0
 80037e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b22      	cmp	r3, #34	@ 0x22
 80037f4:	f040 80aa 	bne.w	800394c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003800:	d115      	bne.n	800382e <UART_Receive_IT+0x54>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d111      	bne.n	800382e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	b29b      	uxth	r3, r3
 8003818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800381c:	b29a      	uxth	r2, r3
 800381e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003820:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003826:	1c9a      	adds	r2, r3, #2
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	629a      	str	r2, [r3, #40]	@ 0x28
 800382c:	e024      	b.n	8003878 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003832:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800383c:	d007      	beq.n	800384e <UART_Receive_IT+0x74>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10a      	bne.n	800385c <UART_Receive_IT+0x82>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d106      	bne.n	800385c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	b2da      	uxtb	r2, r3
 8003856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e008      	b.n	800386e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003868:	b2da      	uxtb	r2, r3
 800386a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800386c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003872:	1c5a      	adds	r2, r3, #1
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800387c:	b29b      	uxth	r3, r3
 800387e:	3b01      	subs	r3, #1
 8003880:	b29b      	uxth	r3, r3
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	4619      	mov	r1, r3
 8003886:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003888:	2b00      	cmp	r3, #0
 800388a:	d15d      	bne.n	8003948 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0220 	bic.w	r2, r2, #32
 800389a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695a      	ldr	r2, [r3, #20]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 0201 	bic.w	r2, r2, #1
 80038ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d135      	bne.n	800393e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	330c      	adds	r3, #12
 80038de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	e853 3f00 	ldrex	r3, [r3]
 80038e6:	613b      	str	r3, [r7, #16]
   return(result);
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f023 0310 	bic.w	r3, r3, #16
 80038ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	330c      	adds	r3, #12
 80038f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f8:	623a      	str	r2, [r7, #32]
 80038fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fc:	69f9      	ldr	r1, [r7, #28]
 80038fe:	6a3a      	ldr	r2, [r7, #32]
 8003900:	e841 2300 	strex	r3, r2, [r1]
 8003904:	61bb      	str	r3, [r7, #24]
   return(result);
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1e5      	bne.n	80038d8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0310 	and.w	r3, r3, #16
 8003916:	2b10      	cmp	r3, #16
 8003918:	d10a      	bne.n	8003930 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800391a:	2300      	movs	r3, #0
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003934:	4619      	mov	r1, r3
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff fdd4 	bl	80034e4 <HAL_UARTEx_RxEventCallback>
 800393c:	e002      	b.n	8003944 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7fd ffc6 	bl	80018d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	e002      	b.n	800394e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003948:	2300      	movs	r3, #0
 800394a:	e000      	b.n	800394e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800394c:	2302      	movs	r3, #2
  }
}
 800394e:	4618      	mov	r0, r3
 8003950:	3730      	adds	r7, #48	@ 0x30
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800395c:	b0c0      	sub	sp, #256	@ 0x100
 800395e:	af00      	add	r7, sp, #0
 8003960:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003974:	68d9      	ldr	r1, [r3, #12]
 8003976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	ea40 0301 	orr.w	r3, r0, r1
 8003980:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	431a      	orrs	r2, r3
 8003990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	431a      	orrs	r2, r3
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	4313      	orrs	r3, r2
 80039a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80039a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80039b0:	f021 010c 	bic.w	r1, r1, #12
 80039b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039be:	430b      	orrs	r3, r1
 80039c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d2:	6999      	ldr	r1, [r3, #24]
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	ea40 0301 	orr.w	r3, r0, r1
 80039de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	4b8f      	ldr	r3, [pc, #572]	@ (8003c24 <UART_SetConfig+0x2cc>)
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d005      	beq.n	80039f8 <UART_SetConfig+0xa0>
 80039ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003c28 <UART_SetConfig+0x2d0>)
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d104      	bne.n	8003a02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039f8:	f7ff f9a2 	bl	8002d40 <HAL_RCC_GetPCLK2Freq>
 80039fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003a00:	e003      	b.n	8003a0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a02:	f7ff f989 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8003a06:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a14:	f040 810c 	bne.w	8003c30 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a22:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a2a:	4622      	mov	r2, r4
 8003a2c:	462b      	mov	r3, r5
 8003a2e:	1891      	adds	r1, r2, r2
 8003a30:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a32:	415b      	adcs	r3, r3
 8003a34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a3a:	4621      	mov	r1, r4
 8003a3c:	eb12 0801 	adds.w	r8, r2, r1
 8003a40:	4629      	mov	r1, r5
 8003a42:	eb43 0901 	adc.w	r9, r3, r1
 8003a46:	f04f 0200 	mov.w	r2, #0
 8003a4a:	f04f 0300 	mov.w	r3, #0
 8003a4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a5a:	4690      	mov	r8, r2
 8003a5c:	4699      	mov	r9, r3
 8003a5e:	4623      	mov	r3, r4
 8003a60:	eb18 0303 	adds.w	r3, r8, r3
 8003a64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a68:	462b      	mov	r3, r5
 8003a6a:	eb49 0303 	adc.w	r3, r9, r3
 8003a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a7e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a86:	460b      	mov	r3, r1
 8003a88:	18db      	adds	r3, r3, r3
 8003a8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	eb42 0303 	adc.w	r3, r2, r3
 8003a92:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a9c:	f7fd f87e 	bl	8000b9c <__aeabi_uldivmod>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4b61      	ldr	r3, [pc, #388]	@ (8003c2c <UART_SetConfig+0x2d4>)
 8003aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	011c      	lsls	r4, r3, #4
 8003aae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ab8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003abc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ac0:	4642      	mov	r2, r8
 8003ac2:	464b      	mov	r3, r9
 8003ac4:	1891      	adds	r1, r2, r2
 8003ac6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003ac8:	415b      	adcs	r3, r3
 8003aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003acc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ad0:	4641      	mov	r1, r8
 8003ad2:	eb12 0a01 	adds.w	sl, r2, r1
 8003ad6:	4649      	mov	r1, r9
 8003ad8:	eb43 0b01 	adc.w	fp, r3, r1
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ae8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003aec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003af0:	4692      	mov	sl, r2
 8003af2:	469b      	mov	fp, r3
 8003af4:	4643      	mov	r3, r8
 8003af6:	eb1a 0303 	adds.w	r3, sl, r3
 8003afa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003afe:	464b      	mov	r3, r9
 8003b00:	eb4b 0303 	adc.w	r3, fp, r3
 8003b04:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b14:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b18:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	18db      	adds	r3, r3, r3
 8003b20:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b22:	4613      	mov	r3, r2
 8003b24:	eb42 0303 	adc.w	r3, r2, r3
 8003b28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b2e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b32:	f7fd f833 	bl	8000b9c <__aeabi_uldivmod>
 8003b36:	4602      	mov	r2, r0
 8003b38:	460b      	mov	r3, r1
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c2c <UART_SetConfig+0x2d4>)
 8003b3e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b42:	095b      	lsrs	r3, r3, #5
 8003b44:	2264      	movs	r2, #100	@ 0x64
 8003b46:	fb02 f303 	mul.w	r3, r2, r3
 8003b4a:	1acb      	subs	r3, r1, r3
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b52:	4b36      	ldr	r3, [pc, #216]	@ (8003c2c <UART_SetConfig+0x2d4>)
 8003b54:	fba3 2302 	umull	r2, r3, r3, r2
 8003b58:	095b      	lsrs	r3, r3, #5
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b60:	441c      	add	r4, r3
 8003b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b66:	2200      	movs	r2, #0
 8003b68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b6c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b70:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b74:	4642      	mov	r2, r8
 8003b76:	464b      	mov	r3, r9
 8003b78:	1891      	adds	r1, r2, r2
 8003b7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b7c:	415b      	adcs	r3, r3
 8003b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b80:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b84:	4641      	mov	r1, r8
 8003b86:	1851      	adds	r1, r2, r1
 8003b88:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b8a:	4649      	mov	r1, r9
 8003b8c:	414b      	adcs	r3, r1
 8003b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b9c:	4659      	mov	r1, fp
 8003b9e:	00cb      	lsls	r3, r1, #3
 8003ba0:	4651      	mov	r1, sl
 8003ba2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ba6:	4651      	mov	r1, sl
 8003ba8:	00ca      	lsls	r2, r1, #3
 8003baa:	4610      	mov	r0, r2
 8003bac:	4619      	mov	r1, r3
 8003bae:	4603      	mov	r3, r0
 8003bb0:	4642      	mov	r2, r8
 8003bb2:	189b      	adds	r3, r3, r2
 8003bb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bb8:	464b      	mov	r3, r9
 8003bba:	460a      	mov	r2, r1
 8003bbc:	eb42 0303 	adc.w	r3, r2, r3
 8003bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bd0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bd4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bd8:	460b      	mov	r3, r1
 8003bda:	18db      	adds	r3, r3, r3
 8003bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bde:	4613      	mov	r3, r2
 8003be0:	eb42 0303 	adc.w	r3, r2, r3
 8003be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003be6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003bee:	f7fc ffd5 	bl	8000b9c <__aeabi_uldivmod>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8003c2c <UART_SetConfig+0x2d4>)
 8003bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	2164      	movs	r1, #100	@ 0x64
 8003c00:	fb01 f303 	mul.w	r3, r1, r3
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	3332      	adds	r3, #50	@ 0x32
 8003c0a:	4a08      	ldr	r2, [pc, #32]	@ (8003c2c <UART_SetConfig+0x2d4>)
 8003c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c10:	095b      	lsrs	r3, r3, #5
 8003c12:	f003 0207 	and.w	r2, r3, #7
 8003c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4422      	add	r2, r4
 8003c1e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c20:	e106      	b.n	8003e30 <UART_SetConfig+0x4d8>
 8003c22:	bf00      	nop
 8003c24:	40011000 	.word	0x40011000
 8003c28:	40011400 	.word	0x40011400
 8003c2c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c34:	2200      	movs	r2, #0
 8003c36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c3a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c3e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c42:	4642      	mov	r2, r8
 8003c44:	464b      	mov	r3, r9
 8003c46:	1891      	adds	r1, r2, r2
 8003c48:	6239      	str	r1, [r7, #32]
 8003c4a:	415b      	adcs	r3, r3
 8003c4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c52:	4641      	mov	r1, r8
 8003c54:	1854      	adds	r4, r2, r1
 8003c56:	4649      	mov	r1, r9
 8003c58:	eb43 0501 	adc.w	r5, r3, r1
 8003c5c:	f04f 0200 	mov.w	r2, #0
 8003c60:	f04f 0300 	mov.w	r3, #0
 8003c64:	00eb      	lsls	r3, r5, #3
 8003c66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c6a:	00e2      	lsls	r2, r4, #3
 8003c6c:	4614      	mov	r4, r2
 8003c6e:	461d      	mov	r5, r3
 8003c70:	4643      	mov	r3, r8
 8003c72:	18e3      	adds	r3, r4, r3
 8003c74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c78:	464b      	mov	r3, r9
 8003c7a:	eb45 0303 	adc.w	r3, r5, r3
 8003c7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c8e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	f04f 0300 	mov.w	r3, #0
 8003c9a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	008b      	lsls	r3, r1, #2
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ca8:	4621      	mov	r1, r4
 8003caa:	008a      	lsls	r2, r1, #2
 8003cac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003cb0:	f7fc ff74 	bl	8000b9c <__aeabi_uldivmod>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4b60      	ldr	r3, [pc, #384]	@ (8003e3c <UART_SetConfig+0x4e4>)
 8003cba:	fba3 2302 	umull	r2, r3, r3, r2
 8003cbe:	095b      	lsrs	r3, r3, #5
 8003cc0:	011c      	lsls	r4, r3, #4
 8003cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ccc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cd0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cd4:	4642      	mov	r2, r8
 8003cd6:	464b      	mov	r3, r9
 8003cd8:	1891      	adds	r1, r2, r2
 8003cda:	61b9      	str	r1, [r7, #24]
 8003cdc:	415b      	adcs	r3, r3
 8003cde:	61fb      	str	r3, [r7, #28]
 8003ce0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ce4:	4641      	mov	r1, r8
 8003ce6:	1851      	adds	r1, r2, r1
 8003ce8:	6139      	str	r1, [r7, #16]
 8003cea:	4649      	mov	r1, r9
 8003cec:	414b      	adcs	r3, r1
 8003cee:	617b      	str	r3, [r7, #20]
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	f04f 0300 	mov.w	r3, #0
 8003cf8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cfc:	4659      	mov	r1, fp
 8003cfe:	00cb      	lsls	r3, r1, #3
 8003d00:	4651      	mov	r1, sl
 8003d02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d06:	4651      	mov	r1, sl
 8003d08:	00ca      	lsls	r2, r1, #3
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	4603      	mov	r3, r0
 8003d10:	4642      	mov	r2, r8
 8003d12:	189b      	adds	r3, r3, r2
 8003d14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d18:	464b      	mov	r3, r9
 8003d1a:	460a      	mov	r2, r1
 8003d1c:	eb42 0303 	adc.w	r3, r2, r3
 8003d20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d2e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d30:	f04f 0200 	mov.w	r2, #0
 8003d34:	f04f 0300 	mov.w	r3, #0
 8003d38:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d3c:	4649      	mov	r1, r9
 8003d3e:	008b      	lsls	r3, r1, #2
 8003d40:	4641      	mov	r1, r8
 8003d42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d46:	4641      	mov	r1, r8
 8003d48:	008a      	lsls	r2, r1, #2
 8003d4a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d4e:	f7fc ff25 	bl	8000b9c <__aeabi_uldivmod>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	4611      	mov	r1, r2
 8003d58:	4b38      	ldr	r3, [pc, #224]	@ (8003e3c <UART_SetConfig+0x4e4>)
 8003d5a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d5e:	095b      	lsrs	r3, r3, #5
 8003d60:	2264      	movs	r2, #100	@ 0x64
 8003d62:	fb02 f303 	mul.w	r3, r2, r3
 8003d66:	1acb      	subs	r3, r1, r3
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	3332      	adds	r3, #50	@ 0x32
 8003d6c:	4a33      	ldr	r2, [pc, #204]	@ (8003e3c <UART_SetConfig+0x4e4>)
 8003d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d72:	095b      	lsrs	r3, r3, #5
 8003d74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d78:	441c      	add	r4, r3
 8003d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d7e:	2200      	movs	r2, #0
 8003d80:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d82:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d84:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d88:	4642      	mov	r2, r8
 8003d8a:	464b      	mov	r3, r9
 8003d8c:	1891      	adds	r1, r2, r2
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	415b      	adcs	r3, r3
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d98:	4641      	mov	r1, r8
 8003d9a:	1851      	adds	r1, r2, r1
 8003d9c:	6039      	str	r1, [r7, #0]
 8003d9e:	4649      	mov	r1, r9
 8003da0:	414b      	adcs	r3, r1
 8003da2:	607b      	str	r3, [r7, #4]
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003db0:	4659      	mov	r1, fp
 8003db2:	00cb      	lsls	r3, r1, #3
 8003db4:	4651      	mov	r1, sl
 8003db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dba:	4651      	mov	r1, sl
 8003dbc:	00ca      	lsls	r2, r1, #3
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	4642      	mov	r2, r8
 8003dc6:	189b      	adds	r3, r3, r2
 8003dc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dca:	464b      	mov	r3, r9
 8003dcc:	460a      	mov	r2, r1
 8003dce:	eb42 0303 	adc.w	r3, r2, r3
 8003dd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dde:	667a      	str	r2, [r7, #100]	@ 0x64
 8003de0:	f04f 0200 	mov.w	r2, #0
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003dec:	4649      	mov	r1, r9
 8003dee:	008b      	lsls	r3, r1, #2
 8003df0:	4641      	mov	r1, r8
 8003df2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003df6:	4641      	mov	r1, r8
 8003df8:	008a      	lsls	r2, r1, #2
 8003dfa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003dfe:	f7fc fecd 	bl	8000b9c <__aeabi_uldivmod>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	4b0d      	ldr	r3, [pc, #52]	@ (8003e3c <UART_SetConfig+0x4e4>)
 8003e08:	fba3 1302 	umull	r1, r3, r3, r2
 8003e0c:	095b      	lsrs	r3, r3, #5
 8003e0e:	2164      	movs	r1, #100	@ 0x64
 8003e10:	fb01 f303 	mul.w	r3, r1, r3
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	3332      	adds	r3, #50	@ 0x32
 8003e1a:	4a08      	ldr	r2, [pc, #32]	@ (8003e3c <UART_SetConfig+0x4e4>)
 8003e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e20:	095b      	lsrs	r3, r3, #5
 8003e22:	f003 020f 	and.w	r2, r3, #15
 8003e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4422      	add	r2, r4
 8003e2e:	609a      	str	r2, [r3, #8]
}
 8003e30:	bf00      	nop
 8003e32:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e36:	46bd      	mov	sp, r7
 8003e38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e3c:	51eb851f 	.word	0x51eb851f

08003e40 <atof>:
 8003e40:	2100      	movs	r1, #0
 8003e42:	f000 be05 	b.w	8004a50 <strtod>

08003e46 <sulp>:
 8003e46:	b570      	push	{r4, r5, r6, lr}
 8003e48:	4604      	mov	r4, r0
 8003e4a:	460d      	mov	r5, r1
 8003e4c:	ec45 4b10 	vmov	d0, r4, r5
 8003e50:	4616      	mov	r6, r2
 8003e52:	f001 ffbd 	bl	8005dd0 <__ulp>
 8003e56:	ec51 0b10 	vmov	r0, r1, d0
 8003e5a:	b17e      	cbz	r6, 8003e7c <sulp+0x36>
 8003e5c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8003e60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	dd09      	ble.n	8003e7c <sulp+0x36>
 8003e68:	051b      	lsls	r3, r3, #20
 8003e6a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8003e6e:	2400      	movs	r4, #0
 8003e70:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8003e74:	4622      	mov	r2, r4
 8003e76:	462b      	mov	r3, r5
 8003e78:	f7fc fbd6 	bl	8000628 <__aeabi_dmul>
 8003e7c:	ec41 0b10 	vmov	d0, r0, r1
 8003e80:	bd70      	pop	{r4, r5, r6, pc}
 8003e82:	0000      	movs	r0, r0
 8003e84:	0000      	movs	r0, r0
	...

08003e88 <_strtod_l>:
 8003e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e8c:	b09f      	sub	sp, #124	@ 0x7c
 8003e8e:	460c      	mov	r4, r1
 8003e90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8003e92:	2200      	movs	r2, #0
 8003e94:	921a      	str	r2, [sp, #104]	@ 0x68
 8003e96:	9005      	str	r0, [sp, #20]
 8003e98:	f04f 0a00 	mov.w	sl, #0
 8003e9c:	f04f 0b00 	mov.w	fp, #0
 8003ea0:	460a      	mov	r2, r1
 8003ea2:	9219      	str	r2, [sp, #100]	@ 0x64
 8003ea4:	7811      	ldrb	r1, [r2, #0]
 8003ea6:	292b      	cmp	r1, #43	@ 0x2b
 8003ea8:	d04a      	beq.n	8003f40 <_strtod_l+0xb8>
 8003eaa:	d838      	bhi.n	8003f1e <_strtod_l+0x96>
 8003eac:	290d      	cmp	r1, #13
 8003eae:	d832      	bhi.n	8003f16 <_strtod_l+0x8e>
 8003eb0:	2908      	cmp	r1, #8
 8003eb2:	d832      	bhi.n	8003f1a <_strtod_l+0x92>
 8003eb4:	2900      	cmp	r1, #0
 8003eb6:	d03b      	beq.n	8003f30 <_strtod_l+0xa8>
 8003eb8:	2200      	movs	r2, #0
 8003eba:	920e      	str	r2, [sp, #56]	@ 0x38
 8003ebc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8003ebe:	782a      	ldrb	r2, [r5, #0]
 8003ec0:	2a30      	cmp	r2, #48	@ 0x30
 8003ec2:	f040 80b2 	bne.w	800402a <_strtod_l+0x1a2>
 8003ec6:	786a      	ldrb	r2, [r5, #1]
 8003ec8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003ecc:	2a58      	cmp	r2, #88	@ 0x58
 8003ece:	d16e      	bne.n	8003fae <_strtod_l+0x126>
 8003ed0:	9302      	str	r3, [sp, #8]
 8003ed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ed4:	9301      	str	r3, [sp, #4]
 8003ed6:	ab1a      	add	r3, sp, #104	@ 0x68
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	4a8f      	ldr	r2, [pc, #572]	@ (8004118 <_strtod_l+0x290>)
 8003edc:	9805      	ldr	r0, [sp, #20]
 8003ede:	ab1b      	add	r3, sp, #108	@ 0x6c
 8003ee0:	a919      	add	r1, sp, #100	@ 0x64
 8003ee2:	f001 f877 	bl	8004fd4 <__gethex>
 8003ee6:	f010 060f 	ands.w	r6, r0, #15
 8003eea:	4604      	mov	r4, r0
 8003eec:	d005      	beq.n	8003efa <_strtod_l+0x72>
 8003eee:	2e06      	cmp	r6, #6
 8003ef0:	d128      	bne.n	8003f44 <_strtod_l+0xbc>
 8003ef2:	3501      	adds	r5, #1
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	9519      	str	r5, [sp, #100]	@ 0x64
 8003ef8:	930e      	str	r3, [sp, #56]	@ 0x38
 8003efa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f040 858e 	bne.w	8004a1e <_strtod_l+0xb96>
 8003f02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003f04:	b1cb      	cbz	r3, 8003f3a <_strtod_l+0xb2>
 8003f06:	4652      	mov	r2, sl
 8003f08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8003f0c:	ec43 2b10 	vmov	d0, r2, r3
 8003f10:	b01f      	add	sp, #124	@ 0x7c
 8003f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f16:	2920      	cmp	r1, #32
 8003f18:	d1ce      	bne.n	8003eb8 <_strtod_l+0x30>
 8003f1a:	3201      	adds	r2, #1
 8003f1c:	e7c1      	b.n	8003ea2 <_strtod_l+0x1a>
 8003f1e:	292d      	cmp	r1, #45	@ 0x2d
 8003f20:	d1ca      	bne.n	8003eb8 <_strtod_l+0x30>
 8003f22:	2101      	movs	r1, #1
 8003f24:	910e      	str	r1, [sp, #56]	@ 0x38
 8003f26:	1c51      	adds	r1, r2, #1
 8003f28:	9119      	str	r1, [sp, #100]	@ 0x64
 8003f2a:	7852      	ldrb	r2, [r2, #1]
 8003f2c:	2a00      	cmp	r2, #0
 8003f2e:	d1c5      	bne.n	8003ebc <_strtod_l+0x34>
 8003f30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8003f32:	9419      	str	r4, [sp, #100]	@ 0x64
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f040 8570 	bne.w	8004a1a <_strtod_l+0xb92>
 8003f3a:	4652      	mov	r2, sl
 8003f3c:	465b      	mov	r3, fp
 8003f3e:	e7e5      	b.n	8003f0c <_strtod_l+0x84>
 8003f40:	2100      	movs	r1, #0
 8003f42:	e7ef      	b.n	8003f24 <_strtod_l+0x9c>
 8003f44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8003f46:	b13a      	cbz	r2, 8003f58 <_strtod_l+0xd0>
 8003f48:	2135      	movs	r1, #53	@ 0x35
 8003f4a:	a81c      	add	r0, sp, #112	@ 0x70
 8003f4c:	f002 f83a 	bl	8005fc4 <__copybits>
 8003f50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003f52:	9805      	ldr	r0, [sp, #20]
 8003f54:	f001 fc10 	bl	8005778 <_Bfree>
 8003f58:	3e01      	subs	r6, #1
 8003f5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8003f5c:	2e04      	cmp	r6, #4
 8003f5e:	d806      	bhi.n	8003f6e <_strtod_l+0xe6>
 8003f60:	e8df f006 	tbb	[pc, r6]
 8003f64:	201d0314 	.word	0x201d0314
 8003f68:	14          	.byte	0x14
 8003f69:	00          	.byte	0x00
 8003f6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8003f6e:	05e1      	lsls	r1, r4, #23
 8003f70:	bf48      	it	mi
 8003f72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8003f76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8003f7a:	0d1b      	lsrs	r3, r3, #20
 8003f7c:	051b      	lsls	r3, r3, #20
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1bb      	bne.n	8003efa <_strtod_l+0x72>
 8003f82:	f000 ff2f 	bl	8004de4 <__errno>
 8003f86:	2322      	movs	r3, #34	@ 0x22
 8003f88:	6003      	str	r3, [r0, #0]
 8003f8a:	e7b6      	b.n	8003efa <_strtod_l+0x72>
 8003f8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8003f90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8003f94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003f98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8003f9c:	e7e7      	b.n	8003f6e <_strtod_l+0xe6>
 8003f9e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8004120 <_strtod_l+0x298>
 8003fa2:	e7e4      	b.n	8003f6e <_strtod_l+0xe6>
 8003fa4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8003fa8:	f04f 3aff 	mov.w	sl, #4294967295
 8003fac:	e7df      	b.n	8003f6e <_strtod_l+0xe6>
 8003fae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8003fb4:	785b      	ldrb	r3, [r3, #1]
 8003fb6:	2b30      	cmp	r3, #48	@ 0x30
 8003fb8:	d0f9      	beq.n	8003fae <_strtod_l+0x126>
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d09d      	beq.n	8003efa <_strtod_l+0x72>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	2700      	movs	r7, #0
 8003fc2:	9308      	str	r3, [sp, #32]
 8003fc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8003fc6:	930c      	str	r3, [sp, #48]	@ 0x30
 8003fc8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8003fca:	46b9      	mov	r9, r7
 8003fcc:	220a      	movs	r2, #10
 8003fce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8003fd0:	7805      	ldrb	r5, [r0, #0]
 8003fd2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8003fd6:	b2d9      	uxtb	r1, r3
 8003fd8:	2909      	cmp	r1, #9
 8003fda:	d928      	bls.n	800402e <_strtod_l+0x1a6>
 8003fdc:	494f      	ldr	r1, [pc, #316]	@ (800411c <_strtod_l+0x294>)
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f000 fea7 	bl	8004d32 <strncmp>
 8003fe4:	2800      	cmp	r0, #0
 8003fe6:	d032      	beq.n	800404e <_strtod_l+0x1c6>
 8003fe8:	2000      	movs	r0, #0
 8003fea:	462a      	mov	r2, r5
 8003fec:	900a      	str	r0, [sp, #40]	@ 0x28
 8003fee:	464d      	mov	r5, r9
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2a65      	cmp	r2, #101	@ 0x65
 8003ff4:	d001      	beq.n	8003ffa <_strtod_l+0x172>
 8003ff6:	2a45      	cmp	r2, #69	@ 0x45
 8003ff8:	d114      	bne.n	8004024 <_strtod_l+0x19c>
 8003ffa:	b91d      	cbnz	r5, 8004004 <_strtod_l+0x17c>
 8003ffc:	9a08      	ldr	r2, [sp, #32]
 8003ffe:	4302      	orrs	r2, r0
 8004000:	d096      	beq.n	8003f30 <_strtod_l+0xa8>
 8004002:	2500      	movs	r5, #0
 8004004:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004006:	1c62      	adds	r2, r4, #1
 8004008:	9219      	str	r2, [sp, #100]	@ 0x64
 800400a:	7862      	ldrb	r2, [r4, #1]
 800400c:	2a2b      	cmp	r2, #43	@ 0x2b
 800400e:	d07a      	beq.n	8004106 <_strtod_l+0x27e>
 8004010:	2a2d      	cmp	r2, #45	@ 0x2d
 8004012:	d07e      	beq.n	8004112 <_strtod_l+0x28a>
 8004014:	f04f 0c00 	mov.w	ip, #0
 8004018:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800401c:	2909      	cmp	r1, #9
 800401e:	f240 8085 	bls.w	800412c <_strtod_l+0x2a4>
 8004022:	9419      	str	r4, [sp, #100]	@ 0x64
 8004024:	f04f 0800 	mov.w	r8, #0
 8004028:	e0a5      	b.n	8004176 <_strtod_l+0x2ee>
 800402a:	2300      	movs	r3, #0
 800402c:	e7c8      	b.n	8003fc0 <_strtod_l+0x138>
 800402e:	f1b9 0f08 	cmp.w	r9, #8
 8004032:	bfd8      	it	le
 8004034:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8004036:	f100 0001 	add.w	r0, r0, #1
 800403a:	bfda      	itte	le
 800403c:	fb02 3301 	mlale	r3, r2, r1, r3
 8004040:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8004042:	fb02 3707 	mlagt	r7, r2, r7, r3
 8004046:	f109 0901 	add.w	r9, r9, #1
 800404a:	9019      	str	r0, [sp, #100]	@ 0x64
 800404c:	e7bf      	b.n	8003fce <_strtod_l+0x146>
 800404e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	9219      	str	r2, [sp, #100]	@ 0x64
 8004054:	785a      	ldrb	r2, [r3, #1]
 8004056:	f1b9 0f00 	cmp.w	r9, #0
 800405a:	d03b      	beq.n	80040d4 <_strtod_l+0x24c>
 800405c:	900a      	str	r0, [sp, #40]	@ 0x28
 800405e:	464d      	mov	r5, r9
 8004060:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004064:	2b09      	cmp	r3, #9
 8004066:	d912      	bls.n	800408e <_strtod_l+0x206>
 8004068:	2301      	movs	r3, #1
 800406a:	e7c2      	b.n	8003ff2 <_strtod_l+0x16a>
 800406c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800406e:	1c5a      	adds	r2, r3, #1
 8004070:	9219      	str	r2, [sp, #100]	@ 0x64
 8004072:	785a      	ldrb	r2, [r3, #1]
 8004074:	3001      	adds	r0, #1
 8004076:	2a30      	cmp	r2, #48	@ 0x30
 8004078:	d0f8      	beq.n	800406c <_strtod_l+0x1e4>
 800407a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800407e:	2b08      	cmp	r3, #8
 8004080:	f200 84d2 	bhi.w	8004a28 <_strtod_l+0xba0>
 8004084:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004086:	900a      	str	r0, [sp, #40]	@ 0x28
 8004088:	2000      	movs	r0, #0
 800408a:	930c      	str	r3, [sp, #48]	@ 0x30
 800408c:	4605      	mov	r5, r0
 800408e:	3a30      	subs	r2, #48	@ 0x30
 8004090:	f100 0301 	add.w	r3, r0, #1
 8004094:	d018      	beq.n	80040c8 <_strtod_l+0x240>
 8004096:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004098:	4419      	add	r1, r3
 800409a:	910a      	str	r1, [sp, #40]	@ 0x28
 800409c:	462e      	mov	r6, r5
 800409e:	f04f 0e0a 	mov.w	lr, #10
 80040a2:	1c71      	adds	r1, r6, #1
 80040a4:	eba1 0c05 	sub.w	ip, r1, r5
 80040a8:	4563      	cmp	r3, ip
 80040aa:	dc15      	bgt.n	80040d8 <_strtod_l+0x250>
 80040ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80040b0:	182b      	adds	r3, r5, r0
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	f105 0501 	add.w	r5, r5, #1
 80040b8:	4405      	add	r5, r0
 80040ba:	dc1a      	bgt.n	80040f2 <_strtod_l+0x26a>
 80040bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80040be:	230a      	movs	r3, #10
 80040c0:	fb03 2301 	mla	r3, r3, r1, r2
 80040c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80040c6:	2300      	movs	r3, #0
 80040c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80040ca:	1c51      	adds	r1, r2, #1
 80040cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80040ce:	7852      	ldrb	r2, [r2, #1]
 80040d0:	4618      	mov	r0, r3
 80040d2:	e7c5      	b.n	8004060 <_strtod_l+0x1d8>
 80040d4:	4648      	mov	r0, r9
 80040d6:	e7ce      	b.n	8004076 <_strtod_l+0x1ee>
 80040d8:	2e08      	cmp	r6, #8
 80040da:	dc05      	bgt.n	80040e8 <_strtod_l+0x260>
 80040dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80040de:	fb0e f606 	mul.w	r6, lr, r6
 80040e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80040e4:	460e      	mov	r6, r1
 80040e6:	e7dc      	b.n	80040a2 <_strtod_l+0x21a>
 80040e8:	2910      	cmp	r1, #16
 80040ea:	bfd8      	it	le
 80040ec:	fb0e f707 	mulle.w	r7, lr, r7
 80040f0:	e7f8      	b.n	80040e4 <_strtod_l+0x25c>
 80040f2:	2b0f      	cmp	r3, #15
 80040f4:	bfdc      	itt	le
 80040f6:	230a      	movle	r3, #10
 80040f8:	fb03 2707 	mlale	r7, r3, r7, r2
 80040fc:	e7e3      	b.n	80040c6 <_strtod_l+0x23e>
 80040fe:	2300      	movs	r3, #0
 8004100:	930a      	str	r3, [sp, #40]	@ 0x28
 8004102:	2301      	movs	r3, #1
 8004104:	e77a      	b.n	8003ffc <_strtod_l+0x174>
 8004106:	f04f 0c00 	mov.w	ip, #0
 800410a:	1ca2      	adds	r2, r4, #2
 800410c:	9219      	str	r2, [sp, #100]	@ 0x64
 800410e:	78a2      	ldrb	r2, [r4, #2]
 8004110:	e782      	b.n	8004018 <_strtod_l+0x190>
 8004112:	f04f 0c01 	mov.w	ip, #1
 8004116:	e7f8      	b.n	800410a <_strtod_l+0x282>
 8004118:	080072a4 	.word	0x080072a4
 800411c:	08007128 	.word	0x08007128
 8004120:	7ff00000 	.word	0x7ff00000
 8004124:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004126:	1c51      	adds	r1, r2, #1
 8004128:	9119      	str	r1, [sp, #100]	@ 0x64
 800412a:	7852      	ldrb	r2, [r2, #1]
 800412c:	2a30      	cmp	r2, #48	@ 0x30
 800412e:	d0f9      	beq.n	8004124 <_strtod_l+0x29c>
 8004130:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004134:	2908      	cmp	r1, #8
 8004136:	f63f af75 	bhi.w	8004024 <_strtod_l+0x19c>
 800413a:	3a30      	subs	r2, #48	@ 0x30
 800413c:	9209      	str	r2, [sp, #36]	@ 0x24
 800413e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004140:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004142:	f04f 080a 	mov.w	r8, #10
 8004146:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004148:	1c56      	adds	r6, r2, #1
 800414a:	9619      	str	r6, [sp, #100]	@ 0x64
 800414c:	7852      	ldrb	r2, [r2, #1]
 800414e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004152:	f1be 0f09 	cmp.w	lr, #9
 8004156:	d939      	bls.n	80041cc <_strtod_l+0x344>
 8004158:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800415a:	1a76      	subs	r6, r6, r1
 800415c:	2e08      	cmp	r6, #8
 800415e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004162:	dc03      	bgt.n	800416c <_strtod_l+0x2e4>
 8004164:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004166:	4588      	cmp	r8, r1
 8004168:	bfa8      	it	ge
 800416a:	4688      	movge	r8, r1
 800416c:	f1bc 0f00 	cmp.w	ip, #0
 8004170:	d001      	beq.n	8004176 <_strtod_l+0x2ee>
 8004172:	f1c8 0800 	rsb	r8, r8, #0
 8004176:	2d00      	cmp	r5, #0
 8004178:	d14e      	bne.n	8004218 <_strtod_l+0x390>
 800417a:	9908      	ldr	r1, [sp, #32]
 800417c:	4308      	orrs	r0, r1
 800417e:	f47f aebc 	bne.w	8003efa <_strtod_l+0x72>
 8004182:	2b00      	cmp	r3, #0
 8004184:	f47f aed4 	bne.w	8003f30 <_strtod_l+0xa8>
 8004188:	2a69      	cmp	r2, #105	@ 0x69
 800418a:	d028      	beq.n	80041de <_strtod_l+0x356>
 800418c:	dc25      	bgt.n	80041da <_strtod_l+0x352>
 800418e:	2a49      	cmp	r2, #73	@ 0x49
 8004190:	d025      	beq.n	80041de <_strtod_l+0x356>
 8004192:	2a4e      	cmp	r2, #78	@ 0x4e
 8004194:	f47f aecc 	bne.w	8003f30 <_strtod_l+0xa8>
 8004198:	499a      	ldr	r1, [pc, #616]	@ (8004404 <_strtod_l+0x57c>)
 800419a:	a819      	add	r0, sp, #100	@ 0x64
 800419c:	f001 f93c 	bl	8005418 <__match>
 80041a0:	2800      	cmp	r0, #0
 80041a2:	f43f aec5 	beq.w	8003f30 <_strtod_l+0xa8>
 80041a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b28      	cmp	r3, #40	@ 0x28
 80041ac:	d12e      	bne.n	800420c <_strtod_l+0x384>
 80041ae:	4996      	ldr	r1, [pc, #600]	@ (8004408 <_strtod_l+0x580>)
 80041b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80041b2:	a819      	add	r0, sp, #100	@ 0x64
 80041b4:	f001 f944 	bl	8005440 <__hexnan>
 80041b8:	2805      	cmp	r0, #5
 80041ba:	d127      	bne.n	800420c <_strtod_l+0x384>
 80041bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80041be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80041c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80041c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80041ca:	e696      	b.n	8003efa <_strtod_l+0x72>
 80041cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80041ce:	fb08 2101 	mla	r1, r8, r1, r2
 80041d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80041d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80041d8:	e7b5      	b.n	8004146 <_strtod_l+0x2be>
 80041da:	2a6e      	cmp	r2, #110	@ 0x6e
 80041dc:	e7da      	b.n	8004194 <_strtod_l+0x30c>
 80041de:	498b      	ldr	r1, [pc, #556]	@ (800440c <_strtod_l+0x584>)
 80041e0:	a819      	add	r0, sp, #100	@ 0x64
 80041e2:	f001 f919 	bl	8005418 <__match>
 80041e6:	2800      	cmp	r0, #0
 80041e8:	f43f aea2 	beq.w	8003f30 <_strtod_l+0xa8>
 80041ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041ee:	4988      	ldr	r1, [pc, #544]	@ (8004410 <_strtod_l+0x588>)
 80041f0:	3b01      	subs	r3, #1
 80041f2:	a819      	add	r0, sp, #100	@ 0x64
 80041f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80041f6:	f001 f90f 	bl	8005418 <__match>
 80041fa:	b910      	cbnz	r0, 8004202 <_strtod_l+0x37a>
 80041fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041fe:	3301      	adds	r3, #1
 8004200:	9319      	str	r3, [sp, #100]	@ 0x64
 8004202:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8004420 <_strtod_l+0x598>
 8004206:	f04f 0a00 	mov.w	sl, #0
 800420a:	e676      	b.n	8003efa <_strtod_l+0x72>
 800420c:	4881      	ldr	r0, [pc, #516]	@ (8004414 <_strtod_l+0x58c>)
 800420e:	f000 fe27 	bl	8004e60 <nan>
 8004212:	ec5b ab10 	vmov	sl, fp, d0
 8004216:	e670      	b.n	8003efa <_strtod_l+0x72>
 8004218:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800421a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800421c:	eba8 0303 	sub.w	r3, r8, r3
 8004220:	f1b9 0f00 	cmp.w	r9, #0
 8004224:	bf08      	it	eq
 8004226:	46a9      	moveq	r9, r5
 8004228:	2d10      	cmp	r5, #16
 800422a:	9309      	str	r3, [sp, #36]	@ 0x24
 800422c:	462c      	mov	r4, r5
 800422e:	bfa8      	it	ge
 8004230:	2410      	movge	r4, #16
 8004232:	f7fc f97f 	bl	8000534 <__aeabi_ui2d>
 8004236:	2d09      	cmp	r5, #9
 8004238:	4682      	mov	sl, r0
 800423a:	468b      	mov	fp, r1
 800423c:	dc13      	bgt.n	8004266 <_strtod_l+0x3de>
 800423e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004240:	2b00      	cmp	r3, #0
 8004242:	f43f ae5a 	beq.w	8003efa <_strtod_l+0x72>
 8004246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004248:	dd78      	ble.n	800433c <_strtod_l+0x4b4>
 800424a:	2b16      	cmp	r3, #22
 800424c:	dc5f      	bgt.n	800430e <_strtod_l+0x486>
 800424e:	4972      	ldr	r1, [pc, #456]	@ (8004418 <_strtod_l+0x590>)
 8004250:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004254:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004258:	4652      	mov	r2, sl
 800425a:	465b      	mov	r3, fp
 800425c:	f7fc f9e4 	bl	8000628 <__aeabi_dmul>
 8004260:	4682      	mov	sl, r0
 8004262:	468b      	mov	fp, r1
 8004264:	e649      	b.n	8003efa <_strtod_l+0x72>
 8004266:	4b6c      	ldr	r3, [pc, #432]	@ (8004418 <_strtod_l+0x590>)
 8004268:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800426c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8004270:	f7fc f9da 	bl	8000628 <__aeabi_dmul>
 8004274:	4682      	mov	sl, r0
 8004276:	4638      	mov	r0, r7
 8004278:	468b      	mov	fp, r1
 800427a:	f7fc f95b 	bl	8000534 <__aeabi_ui2d>
 800427e:	4602      	mov	r2, r0
 8004280:	460b      	mov	r3, r1
 8004282:	4650      	mov	r0, sl
 8004284:	4659      	mov	r1, fp
 8004286:	f7fc f819 	bl	80002bc <__adddf3>
 800428a:	2d0f      	cmp	r5, #15
 800428c:	4682      	mov	sl, r0
 800428e:	468b      	mov	fp, r1
 8004290:	ddd5      	ble.n	800423e <_strtod_l+0x3b6>
 8004292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004294:	1b2c      	subs	r4, r5, r4
 8004296:	441c      	add	r4, r3
 8004298:	2c00      	cmp	r4, #0
 800429a:	f340 8093 	ble.w	80043c4 <_strtod_l+0x53c>
 800429e:	f014 030f 	ands.w	r3, r4, #15
 80042a2:	d00a      	beq.n	80042ba <_strtod_l+0x432>
 80042a4:	495c      	ldr	r1, [pc, #368]	@ (8004418 <_strtod_l+0x590>)
 80042a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80042aa:	4652      	mov	r2, sl
 80042ac:	465b      	mov	r3, fp
 80042ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042b2:	f7fc f9b9 	bl	8000628 <__aeabi_dmul>
 80042b6:	4682      	mov	sl, r0
 80042b8:	468b      	mov	fp, r1
 80042ba:	f034 040f 	bics.w	r4, r4, #15
 80042be:	d073      	beq.n	80043a8 <_strtod_l+0x520>
 80042c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80042c4:	dd49      	ble.n	800435a <_strtod_l+0x4d2>
 80042c6:	2400      	movs	r4, #0
 80042c8:	46a0      	mov	r8, r4
 80042ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80042cc:	46a1      	mov	r9, r4
 80042ce:	9a05      	ldr	r2, [sp, #20]
 80042d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8004420 <_strtod_l+0x598>
 80042d4:	2322      	movs	r3, #34	@ 0x22
 80042d6:	6013      	str	r3, [r2, #0]
 80042d8:	f04f 0a00 	mov.w	sl, #0
 80042dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f43f ae0b 	beq.w	8003efa <_strtod_l+0x72>
 80042e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80042e6:	9805      	ldr	r0, [sp, #20]
 80042e8:	f001 fa46 	bl	8005778 <_Bfree>
 80042ec:	9805      	ldr	r0, [sp, #20]
 80042ee:	4649      	mov	r1, r9
 80042f0:	f001 fa42 	bl	8005778 <_Bfree>
 80042f4:	9805      	ldr	r0, [sp, #20]
 80042f6:	4641      	mov	r1, r8
 80042f8:	f001 fa3e 	bl	8005778 <_Bfree>
 80042fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80042fe:	9805      	ldr	r0, [sp, #20]
 8004300:	f001 fa3a 	bl	8005778 <_Bfree>
 8004304:	9805      	ldr	r0, [sp, #20]
 8004306:	4621      	mov	r1, r4
 8004308:	f001 fa36 	bl	8005778 <_Bfree>
 800430c:	e5f5      	b.n	8003efa <_strtod_l+0x72>
 800430e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004310:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8004314:	4293      	cmp	r3, r2
 8004316:	dbbc      	blt.n	8004292 <_strtod_l+0x40a>
 8004318:	4c3f      	ldr	r4, [pc, #252]	@ (8004418 <_strtod_l+0x590>)
 800431a:	f1c5 050f 	rsb	r5, r5, #15
 800431e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004322:	4652      	mov	r2, sl
 8004324:	465b      	mov	r3, fp
 8004326:	e9d1 0100 	ldrd	r0, r1, [r1]
 800432a:	f7fc f97d 	bl	8000628 <__aeabi_dmul>
 800432e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004330:	1b5d      	subs	r5, r3, r5
 8004332:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004336:	e9d4 2300 	ldrd	r2, r3, [r4]
 800433a:	e78f      	b.n	800425c <_strtod_l+0x3d4>
 800433c:	3316      	adds	r3, #22
 800433e:	dba8      	blt.n	8004292 <_strtod_l+0x40a>
 8004340:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004342:	eba3 0808 	sub.w	r8, r3, r8
 8004346:	4b34      	ldr	r3, [pc, #208]	@ (8004418 <_strtod_l+0x590>)
 8004348:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800434c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004350:	4650      	mov	r0, sl
 8004352:	4659      	mov	r1, fp
 8004354:	f7fc fa92 	bl	800087c <__aeabi_ddiv>
 8004358:	e782      	b.n	8004260 <_strtod_l+0x3d8>
 800435a:	2300      	movs	r3, #0
 800435c:	4f2f      	ldr	r7, [pc, #188]	@ (800441c <_strtod_l+0x594>)
 800435e:	1124      	asrs	r4, r4, #4
 8004360:	4650      	mov	r0, sl
 8004362:	4659      	mov	r1, fp
 8004364:	461e      	mov	r6, r3
 8004366:	2c01      	cmp	r4, #1
 8004368:	dc21      	bgt.n	80043ae <_strtod_l+0x526>
 800436a:	b10b      	cbz	r3, 8004370 <_strtod_l+0x4e8>
 800436c:	4682      	mov	sl, r0
 800436e:	468b      	mov	fp, r1
 8004370:	492a      	ldr	r1, [pc, #168]	@ (800441c <_strtod_l+0x594>)
 8004372:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8004376:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800437a:	4652      	mov	r2, sl
 800437c:	465b      	mov	r3, fp
 800437e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004382:	f7fc f951 	bl	8000628 <__aeabi_dmul>
 8004386:	4b26      	ldr	r3, [pc, #152]	@ (8004420 <_strtod_l+0x598>)
 8004388:	460a      	mov	r2, r1
 800438a:	400b      	ands	r3, r1
 800438c:	4925      	ldr	r1, [pc, #148]	@ (8004424 <_strtod_l+0x59c>)
 800438e:	428b      	cmp	r3, r1
 8004390:	4682      	mov	sl, r0
 8004392:	d898      	bhi.n	80042c6 <_strtod_l+0x43e>
 8004394:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004398:	428b      	cmp	r3, r1
 800439a:	bf86      	itte	hi
 800439c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8004428 <_strtod_l+0x5a0>
 80043a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80043a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80043a8:	2300      	movs	r3, #0
 80043aa:	9308      	str	r3, [sp, #32]
 80043ac:	e076      	b.n	800449c <_strtod_l+0x614>
 80043ae:	07e2      	lsls	r2, r4, #31
 80043b0:	d504      	bpl.n	80043bc <_strtod_l+0x534>
 80043b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043b6:	f7fc f937 	bl	8000628 <__aeabi_dmul>
 80043ba:	2301      	movs	r3, #1
 80043bc:	3601      	adds	r6, #1
 80043be:	1064      	asrs	r4, r4, #1
 80043c0:	3708      	adds	r7, #8
 80043c2:	e7d0      	b.n	8004366 <_strtod_l+0x4de>
 80043c4:	d0f0      	beq.n	80043a8 <_strtod_l+0x520>
 80043c6:	4264      	negs	r4, r4
 80043c8:	f014 020f 	ands.w	r2, r4, #15
 80043cc:	d00a      	beq.n	80043e4 <_strtod_l+0x55c>
 80043ce:	4b12      	ldr	r3, [pc, #72]	@ (8004418 <_strtod_l+0x590>)
 80043d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043d4:	4650      	mov	r0, sl
 80043d6:	4659      	mov	r1, fp
 80043d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043dc:	f7fc fa4e 	bl	800087c <__aeabi_ddiv>
 80043e0:	4682      	mov	sl, r0
 80043e2:	468b      	mov	fp, r1
 80043e4:	1124      	asrs	r4, r4, #4
 80043e6:	d0df      	beq.n	80043a8 <_strtod_l+0x520>
 80043e8:	2c1f      	cmp	r4, #31
 80043ea:	dd1f      	ble.n	800442c <_strtod_l+0x5a4>
 80043ec:	2400      	movs	r4, #0
 80043ee:	46a0      	mov	r8, r4
 80043f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80043f2:	46a1      	mov	r9, r4
 80043f4:	9a05      	ldr	r2, [sp, #20]
 80043f6:	2322      	movs	r3, #34	@ 0x22
 80043f8:	f04f 0a00 	mov.w	sl, #0
 80043fc:	f04f 0b00 	mov.w	fp, #0
 8004400:	6013      	str	r3, [r2, #0]
 8004402:	e76b      	b.n	80042dc <_strtod_l+0x454>
 8004404:	08007133 	.word	0x08007133
 8004408:	08007290 	.word	0x08007290
 800440c:	0800712a 	.word	0x0800712a
 8004410:	0800712d 	.word	0x0800712d
 8004414:	0800728d 	.word	0x0800728d
 8004418:	08007318 	.word	0x08007318
 800441c:	080072f0 	.word	0x080072f0
 8004420:	7ff00000 	.word	0x7ff00000
 8004424:	7ca00000 	.word	0x7ca00000
 8004428:	7fefffff 	.word	0x7fefffff
 800442c:	f014 0310 	ands.w	r3, r4, #16
 8004430:	bf18      	it	ne
 8004432:	236a      	movne	r3, #106	@ 0x6a
 8004434:	4ea9      	ldr	r6, [pc, #676]	@ (80046dc <_strtod_l+0x854>)
 8004436:	9308      	str	r3, [sp, #32]
 8004438:	4650      	mov	r0, sl
 800443a:	4659      	mov	r1, fp
 800443c:	2300      	movs	r3, #0
 800443e:	07e7      	lsls	r7, r4, #31
 8004440:	d504      	bpl.n	800444c <_strtod_l+0x5c4>
 8004442:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004446:	f7fc f8ef 	bl	8000628 <__aeabi_dmul>
 800444a:	2301      	movs	r3, #1
 800444c:	1064      	asrs	r4, r4, #1
 800444e:	f106 0608 	add.w	r6, r6, #8
 8004452:	d1f4      	bne.n	800443e <_strtod_l+0x5b6>
 8004454:	b10b      	cbz	r3, 800445a <_strtod_l+0x5d2>
 8004456:	4682      	mov	sl, r0
 8004458:	468b      	mov	fp, r1
 800445a:	9b08      	ldr	r3, [sp, #32]
 800445c:	b1b3      	cbz	r3, 800448c <_strtod_l+0x604>
 800445e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8004462:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8004466:	2b00      	cmp	r3, #0
 8004468:	4659      	mov	r1, fp
 800446a:	dd0f      	ble.n	800448c <_strtod_l+0x604>
 800446c:	2b1f      	cmp	r3, #31
 800446e:	dd56      	ble.n	800451e <_strtod_l+0x696>
 8004470:	2b34      	cmp	r3, #52	@ 0x34
 8004472:	bfde      	ittt	le
 8004474:	f04f 33ff 	movle.w	r3, #4294967295
 8004478:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800447c:	4093      	lslle	r3, r2
 800447e:	f04f 0a00 	mov.w	sl, #0
 8004482:	bfcc      	ite	gt
 8004484:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8004488:	ea03 0b01 	andle.w	fp, r3, r1
 800448c:	2200      	movs	r2, #0
 800448e:	2300      	movs	r3, #0
 8004490:	4650      	mov	r0, sl
 8004492:	4659      	mov	r1, fp
 8004494:	f7fc fb30 	bl	8000af8 <__aeabi_dcmpeq>
 8004498:	2800      	cmp	r0, #0
 800449a:	d1a7      	bne.n	80043ec <_strtod_l+0x564>
 800449c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80044a2:	9805      	ldr	r0, [sp, #20]
 80044a4:	462b      	mov	r3, r5
 80044a6:	464a      	mov	r2, r9
 80044a8:	f001 f9ce 	bl	8005848 <__s2b>
 80044ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 80044ae:	2800      	cmp	r0, #0
 80044b0:	f43f af09 	beq.w	80042c6 <_strtod_l+0x43e>
 80044b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80044b8:	2a00      	cmp	r2, #0
 80044ba:	eba3 0308 	sub.w	r3, r3, r8
 80044be:	bfa8      	it	ge
 80044c0:	2300      	movge	r3, #0
 80044c2:	9312      	str	r3, [sp, #72]	@ 0x48
 80044c4:	2400      	movs	r4, #0
 80044c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80044ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80044cc:	46a0      	mov	r8, r4
 80044ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044d0:	9805      	ldr	r0, [sp, #20]
 80044d2:	6859      	ldr	r1, [r3, #4]
 80044d4:	f001 f910 	bl	80056f8 <_Balloc>
 80044d8:	4681      	mov	r9, r0
 80044da:	2800      	cmp	r0, #0
 80044dc:	f43f aef7 	beq.w	80042ce <_strtod_l+0x446>
 80044e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	3202      	adds	r2, #2
 80044e6:	f103 010c 	add.w	r1, r3, #12
 80044ea:	0092      	lsls	r2, r2, #2
 80044ec:	300c      	adds	r0, #12
 80044ee:	f000 fca6 	bl	8004e3e <memcpy>
 80044f2:	ec4b ab10 	vmov	d0, sl, fp
 80044f6:	9805      	ldr	r0, [sp, #20]
 80044f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80044fa:	a91b      	add	r1, sp, #108	@ 0x6c
 80044fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8004500:	f001 fcd6 	bl	8005eb0 <__d2b>
 8004504:	901a      	str	r0, [sp, #104]	@ 0x68
 8004506:	2800      	cmp	r0, #0
 8004508:	f43f aee1 	beq.w	80042ce <_strtod_l+0x446>
 800450c:	9805      	ldr	r0, [sp, #20]
 800450e:	2101      	movs	r1, #1
 8004510:	f001 fa30 	bl	8005974 <__i2b>
 8004514:	4680      	mov	r8, r0
 8004516:	b948      	cbnz	r0, 800452c <_strtod_l+0x6a4>
 8004518:	f04f 0800 	mov.w	r8, #0
 800451c:	e6d7      	b.n	80042ce <_strtod_l+0x446>
 800451e:	f04f 32ff 	mov.w	r2, #4294967295
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	ea03 0a0a 	and.w	sl, r3, sl
 800452a:	e7af      	b.n	800448c <_strtod_l+0x604>
 800452c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800452e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8004530:	2d00      	cmp	r5, #0
 8004532:	bfab      	itete	ge
 8004534:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8004536:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8004538:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800453a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800453c:	bfac      	ite	ge
 800453e:	18ef      	addge	r7, r5, r3
 8004540:	1b5e      	sublt	r6, r3, r5
 8004542:	9b08      	ldr	r3, [sp, #32]
 8004544:	1aed      	subs	r5, r5, r3
 8004546:	4415      	add	r5, r2
 8004548:	4b65      	ldr	r3, [pc, #404]	@ (80046e0 <_strtod_l+0x858>)
 800454a:	3d01      	subs	r5, #1
 800454c:	429d      	cmp	r5, r3
 800454e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8004552:	da50      	bge.n	80045f6 <_strtod_l+0x76e>
 8004554:	1b5b      	subs	r3, r3, r5
 8004556:	2b1f      	cmp	r3, #31
 8004558:	eba2 0203 	sub.w	r2, r2, r3
 800455c:	f04f 0101 	mov.w	r1, #1
 8004560:	dc3d      	bgt.n	80045de <_strtod_l+0x756>
 8004562:	fa01 f303 	lsl.w	r3, r1, r3
 8004566:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004568:	2300      	movs	r3, #0
 800456a:	9310      	str	r3, [sp, #64]	@ 0x40
 800456c:	18bd      	adds	r5, r7, r2
 800456e:	9b08      	ldr	r3, [sp, #32]
 8004570:	42af      	cmp	r7, r5
 8004572:	4416      	add	r6, r2
 8004574:	441e      	add	r6, r3
 8004576:	463b      	mov	r3, r7
 8004578:	bfa8      	it	ge
 800457a:	462b      	movge	r3, r5
 800457c:	42b3      	cmp	r3, r6
 800457e:	bfa8      	it	ge
 8004580:	4633      	movge	r3, r6
 8004582:	2b00      	cmp	r3, #0
 8004584:	bfc2      	ittt	gt
 8004586:	1aed      	subgt	r5, r5, r3
 8004588:	1af6      	subgt	r6, r6, r3
 800458a:	1aff      	subgt	r7, r7, r3
 800458c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800458e:	2b00      	cmp	r3, #0
 8004590:	dd16      	ble.n	80045c0 <_strtod_l+0x738>
 8004592:	4641      	mov	r1, r8
 8004594:	9805      	ldr	r0, [sp, #20]
 8004596:	461a      	mov	r2, r3
 8004598:	f001 faa4 	bl	8005ae4 <__pow5mult>
 800459c:	4680      	mov	r8, r0
 800459e:	2800      	cmp	r0, #0
 80045a0:	d0ba      	beq.n	8004518 <_strtod_l+0x690>
 80045a2:	4601      	mov	r1, r0
 80045a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80045a6:	9805      	ldr	r0, [sp, #20]
 80045a8:	f001 f9fa 	bl	80059a0 <__multiply>
 80045ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80045ae:	2800      	cmp	r0, #0
 80045b0:	f43f ae8d 	beq.w	80042ce <_strtod_l+0x446>
 80045b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80045b6:	9805      	ldr	r0, [sp, #20]
 80045b8:	f001 f8de 	bl	8005778 <_Bfree>
 80045bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80045be:	931a      	str	r3, [sp, #104]	@ 0x68
 80045c0:	2d00      	cmp	r5, #0
 80045c2:	dc1d      	bgt.n	8004600 <_strtod_l+0x778>
 80045c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	dd23      	ble.n	8004612 <_strtod_l+0x78a>
 80045ca:	4649      	mov	r1, r9
 80045cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80045ce:	9805      	ldr	r0, [sp, #20]
 80045d0:	f001 fa88 	bl	8005ae4 <__pow5mult>
 80045d4:	4681      	mov	r9, r0
 80045d6:	b9e0      	cbnz	r0, 8004612 <_strtod_l+0x78a>
 80045d8:	f04f 0900 	mov.w	r9, #0
 80045dc:	e677      	b.n	80042ce <_strtod_l+0x446>
 80045de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80045e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80045e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80045ea:	35e2      	adds	r5, #226	@ 0xe2
 80045ec:	fa01 f305 	lsl.w	r3, r1, r5
 80045f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80045f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80045f4:	e7ba      	b.n	800456c <_strtod_l+0x6e4>
 80045f6:	2300      	movs	r3, #0
 80045f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80045fa:	2301      	movs	r3, #1
 80045fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80045fe:	e7b5      	b.n	800456c <_strtod_l+0x6e4>
 8004600:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004602:	9805      	ldr	r0, [sp, #20]
 8004604:	462a      	mov	r2, r5
 8004606:	f001 fac7 	bl	8005b98 <__lshift>
 800460a:	901a      	str	r0, [sp, #104]	@ 0x68
 800460c:	2800      	cmp	r0, #0
 800460e:	d1d9      	bne.n	80045c4 <_strtod_l+0x73c>
 8004610:	e65d      	b.n	80042ce <_strtod_l+0x446>
 8004612:	2e00      	cmp	r6, #0
 8004614:	dd07      	ble.n	8004626 <_strtod_l+0x79e>
 8004616:	4649      	mov	r1, r9
 8004618:	9805      	ldr	r0, [sp, #20]
 800461a:	4632      	mov	r2, r6
 800461c:	f001 fabc 	bl	8005b98 <__lshift>
 8004620:	4681      	mov	r9, r0
 8004622:	2800      	cmp	r0, #0
 8004624:	d0d8      	beq.n	80045d8 <_strtod_l+0x750>
 8004626:	2f00      	cmp	r7, #0
 8004628:	dd08      	ble.n	800463c <_strtod_l+0x7b4>
 800462a:	4641      	mov	r1, r8
 800462c:	9805      	ldr	r0, [sp, #20]
 800462e:	463a      	mov	r2, r7
 8004630:	f001 fab2 	bl	8005b98 <__lshift>
 8004634:	4680      	mov	r8, r0
 8004636:	2800      	cmp	r0, #0
 8004638:	f43f ae49 	beq.w	80042ce <_strtod_l+0x446>
 800463c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800463e:	9805      	ldr	r0, [sp, #20]
 8004640:	464a      	mov	r2, r9
 8004642:	f001 fb31 	bl	8005ca8 <__mdiff>
 8004646:	4604      	mov	r4, r0
 8004648:	2800      	cmp	r0, #0
 800464a:	f43f ae40 	beq.w	80042ce <_strtod_l+0x446>
 800464e:	68c3      	ldr	r3, [r0, #12]
 8004650:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004652:	2300      	movs	r3, #0
 8004654:	60c3      	str	r3, [r0, #12]
 8004656:	4641      	mov	r1, r8
 8004658:	f001 fb0a 	bl	8005c70 <__mcmp>
 800465c:	2800      	cmp	r0, #0
 800465e:	da45      	bge.n	80046ec <_strtod_l+0x864>
 8004660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004662:	ea53 030a 	orrs.w	r3, r3, sl
 8004666:	d16b      	bne.n	8004740 <_strtod_l+0x8b8>
 8004668:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800466c:	2b00      	cmp	r3, #0
 800466e:	d167      	bne.n	8004740 <_strtod_l+0x8b8>
 8004670:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004674:	0d1b      	lsrs	r3, r3, #20
 8004676:	051b      	lsls	r3, r3, #20
 8004678:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800467c:	d960      	bls.n	8004740 <_strtod_l+0x8b8>
 800467e:	6963      	ldr	r3, [r4, #20]
 8004680:	b913      	cbnz	r3, 8004688 <_strtod_l+0x800>
 8004682:	6923      	ldr	r3, [r4, #16]
 8004684:	2b01      	cmp	r3, #1
 8004686:	dd5b      	ble.n	8004740 <_strtod_l+0x8b8>
 8004688:	4621      	mov	r1, r4
 800468a:	2201      	movs	r2, #1
 800468c:	9805      	ldr	r0, [sp, #20]
 800468e:	f001 fa83 	bl	8005b98 <__lshift>
 8004692:	4641      	mov	r1, r8
 8004694:	4604      	mov	r4, r0
 8004696:	f001 faeb 	bl	8005c70 <__mcmp>
 800469a:	2800      	cmp	r0, #0
 800469c:	dd50      	ble.n	8004740 <_strtod_l+0x8b8>
 800469e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80046a2:	9a08      	ldr	r2, [sp, #32]
 80046a4:	0d1b      	lsrs	r3, r3, #20
 80046a6:	051b      	lsls	r3, r3, #20
 80046a8:	2a00      	cmp	r2, #0
 80046aa:	d06a      	beq.n	8004782 <_strtod_l+0x8fa>
 80046ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80046b0:	d867      	bhi.n	8004782 <_strtod_l+0x8fa>
 80046b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80046b6:	f67f ae9d 	bls.w	80043f4 <_strtod_l+0x56c>
 80046ba:	4b0a      	ldr	r3, [pc, #40]	@ (80046e4 <_strtod_l+0x85c>)
 80046bc:	4650      	mov	r0, sl
 80046be:	4659      	mov	r1, fp
 80046c0:	2200      	movs	r2, #0
 80046c2:	f7fb ffb1 	bl	8000628 <__aeabi_dmul>
 80046c6:	4b08      	ldr	r3, [pc, #32]	@ (80046e8 <_strtod_l+0x860>)
 80046c8:	400b      	ands	r3, r1
 80046ca:	4682      	mov	sl, r0
 80046cc:	468b      	mov	fp, r1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f47f ae08 	bne.w	80042e4 <_strtod_l+0x45c>
 80046d4:	9a05      	ldr	r2, [sp, #20]
 80046d6:	2322      	movs	r3, #34	@ 0x22
 80046d8:	6013      	str	r3, [r2, #0]
 80046da:	e603      	b.n	80042e4 <_strtod_l+0x45c>
 80046dc:	080072b8 	.word	0x080072b8
 80046e0:	fffffc02 	.word	0xfffffc02
 80046e4:	39500000 	.word	0x39500000
 80046e8:	7ff00000 	.word	0x7ff00000
 80046ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80046f0:	d165      	bne.n	80047be <_strtod_l+0x936>
 80046f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80046f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80046f8:	b35a      	cbz	r2, 8004752 <_strtod_l+0x8ca>
 80046fa:	4a9f      	ldr	r2, [pc, #636]	@ (8004978 <_strtod_l+0xaf0>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d12b      	bne.n	8004758 <_strtod_l+0x8d0>
 8004700:	9b08      	ldr	r3, [sp, #32]
 8004702:	4651      	mov	r1, sl
 8004704:	b303      	cbz	r3, 8004748 <_strtod_l+0x8c0>
 8004706:	4b9d      	ldr	r3, [pc, #628]	@ (800497c <_strtod_l+0xaf4>)
 8004708:	465a      	mov	r2, fp
 800470a:	4013      	ands	r3, r2
 800470c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8004710:	f04f 32ff 	mov.w	r2, #4294967295
 8004714:	d81b      	bhi.n	800474e <_strtod_l+0x8c6>
 8004716:	0d1b      	lsrs	r3, r3, #20
 8004718:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800471c:	fa02 f303 	lsl.w	r3, r2, r3
 8004720:	4299      	cmp	r1, r3
 8004722:	d119      	bne.n	8004758 <_strtod_l+0x8d0>
 8004724:	4b96      	ldr	r3, [pc, #600]	@ (8004980 <_strtod_l+0xaf8>)
 8004726:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004728:	429a      	cmp	r2, r3
 800472a:	d102      	bne.n	8004732 <_strtod_l+0x8aa>
 800472c:	3101      	adds	r1, #1
 800472e:	f43f adce 	beq.w	80042ce <_strtod_l+0x446>
 8004732:	4b92      	ldr	r3, [pc, #584]	@ (800497c <_strtod_l+0xaf4>)
 8004734:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004736:	401a      	ands	r2, r3
 8004738:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800473c:	f04f 0a00 	mov.w	sl, #0
 8004740:	9b08      	ldr	r3, [sp, #32]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1b9      	bne.n	80046ba <_strtod_l+0x832>
 8004746:	e5cd      	b.n	80042e4 <_strtod_l+0x45c>
 8004748:	f04f 33ff 	mov.w	r3, #4294967295
 800474c:	e7e8      	b.n	8004720 <_strtod_l+0x898>
 800474e:	4613      	mov	r3, r2
 8004750:	e7e6      	b.n	8004720 <_strtod_l+0x898>
 8004752:	ea53 030a 	orrs.w	r3, r3, sl
 8004756:	d0a2      	beq.n	800469e <_strtod_l+0x816>
 8004758:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800475a:	b1db      	cbz	r3, 8004794 <_strtod_l+0x90c>
 800475c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800475e:	4213      	tst	r3, r2
 8004760:	d0ee      	beq.n	8004740 <_strtod_l+0x8b8>
 8004762:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004764:	9a08      	ldr	r2, [sp, #32]
 8004766:	4650      	mov	r0, sl
 8004768:	4659      	mov	r1, fp
 800476a:	b1bb      	cbz	r3, 800479c <_strtod_l+0x914>
 800476c:	f7ff fb6b 	bl	8003e46 <sulp>
 8004770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004774:	ec53 2b10 	vmov	r2, r3, d0
 8004778:	f7fb fda0 	bl	80002bc <__adddf3>
 800477c:	4682      	mov	sl, r0
 800477e:	468b      	mov	fp, r1
 8004780:	e7de      	b.n	8004740 <_strtod_l+0x8b8>
 8004782:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8004786:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800478a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800478e:	f04f 3aff 	mov.w	sl, #4294967295
 8004792:	e7d5      	b.n	8004740 <_strtod_l+0x8b8>
 8004794:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004796:	ea13 0f0a 	tst.w	r3, sl
 800479a:	e7e1      	b.n	8004760 <_strtod_l+0x8d8>
 800479c:	f7ff fb53 	bl	8003e46 <sulp>
 80047a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80047a4:	ec53 2b10 	vmov	r2, r3, d0
 80047a8:	f7fb fd86 	bl	80002b8 <__aeabi_dsub>
 80047ac:	2200      	movs	r2, #0
 80047ae:	2300      	movs	r3, #0
 80047b0:	4682      	mov	sl, r0
 80047b2:	468b      	mov	fp, r1
 80047b4:	f7fc f9a0 	bl	8000af8 <__aeabi_dcmpeq>
 80047b8:	2800      	cmp	r0, #0
 80047ba:	d0c1      	beq.n	8004740 <_strtod_l+0x8b8>
 80047bc:	e61a      	b.n	80043f4 <_strtod_l+0x56c>
 80047be:	4641      	mov	r1, r8
 80047c0:	4620      	mov	r0, r4
 80047c2:	f001 fbcd 	bl	8005f60 <__ratio>
 80047c6:	ec57 6b10 	vmov	r6, r7, d0
 80047ca:	2200      	movs	r2, #0
 80047cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047d0:	4630      	mov	r0, r6
 80047d2:	4639      	mov	r1, r7
 80047d4:	f7fc f9a4 	bl	8000b20 <__aeabi_dcmple>
 80047d8:	2800      	cmp	r0, #0
 80047da:	d06f      	beq.n	80048bc <_strtod_l+0xa34>
 80047dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d17a      	bne.n	80048d8 <_strtod_l+0xa50>
 80047e2:	f1ba 0f00 	cmp.w	sl, #0
 80047e6:	d158      	bne.n	800489a <_strtod_l+0xa12>
 80047e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80047ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d15a      	bne.n	80048a8 <_strtod_l+0xa20>
 80047f2:	4b64      	ldr	r3, [pc, #400]	@ (8004984 <_strtod_l+0xafc>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	4630      	mov	r0, r6
 80047f8:	4639      	mov	r1, r7
 80047fa:	f7fc f987 	bl	8000b0c <__aeabi_dcmplt>
 80047fe:	2800      	cmp	r0, #0
 8004800:	d159      	bne.n	80048b6 <_strtod_l+0xa2e>
 8004802:	4630      	mov	r0, r6
 8004804:	4639      	mov	r1, r7
 8004806:	4b60      	ldr	r3, [pc, #384]	@ (8004988 <_strtod_l+0xb00>)
 8004808:	2200      	movs	r2, #0
 800480a:	f7fb ff0d 	bl	8000628 <__aeabi_dmul>
 800480e:	4606      	mov	r6, r0
 8004810:	460f      	mov	r7, r1
 8004812:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8004816:	9606      	str	r6, [sp, #24]
 8004818:	9307      	str	r3, [sp, #28]
 800481a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800481e:	4d57      	ldr	r5, [pc, #348]	@ (800497c <_strtod_l+0xaf4>)
 8004820:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004824:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004826:	401d      	ands	r5, r3
 8004828:	4b58      	ldr	r3, [pc, #352]	@ (800498c <_strtod_l+0xb04>)
 800482a:	429d      	cmp	r5, r3
 800482c:	f040 80b2 	bne.w	8004994 <_strtod_l+0xb0c>
 8004830:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004832:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8004836:	ec4b ab10 	vmov	d0, sl, fp
 800483a:	f001 fac9 	bl	8005dd0 <__ulp>
 800483e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004842:	ec51 0b10 	vmov	r0, r1, d0
 8004846:	f7fb feef 	bl	8000628 <__aeabi_dmul>
 800484a:	4652      	mov	r2, sl
 800484c:	465b      	mov	r3, fp
 800484e:	f7fb fd35 	bl	80002bc <__adddf3>
 8004852:	460b      	mov	r3, r1
 8004854:	4949      	ldr	r1, [pc, #292]	@ (800497c <_strtod_l+0xaf4>)
 8004856:	4a4e      	ldr	r2, [pc, #312]	@ (8004990 <_strtod_l+0xb08>)
 8004858:	4019      	ands	r1, r3
 800485a:	4291      	cmp	r1, r2
 800485c:	4682      	mov	sl, r0
 800485e:	d942      	bls.n	80048e6 <_strtod_l+0xa5e>
 8004860:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004862:	4b47      	ldr	r3, [pc, #284]	@ (8004980 <_strtod_l+0xaf8>)
 8004864:	429a      	cmp	r2, r3
 8004866:	d103      	bne.n	8004870 <_strtod_l+0x9e8>
 8004868:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800486a:	3301      	adds	r3, #1
 800486c:	f43f ad2f 	beq.w	80042ce <_strtod_l+0x446>
 8004870:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8004980 <_strtod_l+0xaf8>
 8004874:	f04f 3aff 	mov.w	sl, #4294967295
 8004878:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800487a:	9805      	ldr	r0, [sp, #20]
 800487c:	f000 ff7c 	bl	8005778 <_Bfree>
 8004880:	9805      	ldr	r0, [sp, #20]
 8004882:	4649      	mov	r1, r9
 8004884:	f000 ff78 	bl	8005778 <_Bfree>
 8004888:	9805      	ldr	r0, [sp, #20]
 800488a:	4641      	mov	r1, r8
 800488c:	f000 ff74 	bl	8005778 <_Bfree>
 8004890:	9805      	ldr	r0, [sp, #20]
 8004892:	4621      	mov	r1, r4
 8004894:	f000 ff70 	bl	8005778 <_Bfree>
 8004898:	e619      	b.n	80044ce <_strtod_l+0x646>
 800489a:	f1ba 0f01 	cmp.w	sl, #1
 800489e:	d103      	bne.n	80048a8 <_strtod_l+0xa20>
 80048a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f43f ada6 	beq.w	80043f4 <_strtod_l+0x56c>
 80048a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8004958 <_strtod_l+0xad0>
 80048ac:	4f35      	ldr	r7, [pc, #212]	@ (8004984 <_strtod_l+0xafc>)
 80048ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80048b2:	2600      	movs	r6, #0
 80048b4:	e7b1      	b.n	800481a <_strtod_l+0x992>
 80048b6:	4f34      	ldr	r7, [pc, #208]	@ (8004988 <_strtod_l+0xb00>)
 80048b8:	2600      	movs	r6, #0
 80048ba:	e7aa      	b.n	8004812 <_strtod_l+0x98a>
 80048bc:	4b32      	ldr	r3, [pc, #200]	@ (8004988 <_strtod_l+0xb00>)
 80048be:	4630      	mov	r0, r6
 80048c0:	4639      	mov	r1, r7
 80048c2:	2200      	movs	r2, #0
 80048c4:	f7fb feb0 	bl	8000628 <__aeabi_dmul>
 80048c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80048ca:	4606      	mov	r6, r0
 80048cc:	460f      	mov	r7, r1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d09f      	beq.n	8004812 <_strtod_l+0x98a>
 80048d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80048d6:	e7a0      	b.n	800481a <_strtod_l+0x992>
 80048d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8004960 <_strtod_l+0xad8>
 80048dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80048e0:	ec57 6b17 	vmov	r6, r7, d7
 80048e4:	e799      	b.n	800481a <_strtod_l+0x992>
 80048e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80048ea:	9b08      	ldr	r3, [sp, #32]
 80048ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1c1      	bne.n	8004878 <_strtod_l+0x9f0>
 80048f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80048f8:	0d1b      	lsrs	r3, r3, #20
 80048fa:	051b      	lsls	r3, r3, #20
 80048fc:	429d      	cmp	r5, r3
 80048fe:	d1bb      	bne.n	8004878 <_strtod_l+0x9f0>
 8004900:	4630      	mov	r0, r6
 8004902:	4639      	mov	r1, r7
 8004904:	f7fc f962 	bl	8000bcc <__aeabi_d2lz>
 8004908:	f7fb fe60 	bl	80005cc <__aeabi_l2d>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	4630      	mov	r0, r6
 8004912:	4639      	mov	r1, r7
 8004914:	f7fb fcd0 	bl	80002b8 <__aeabi_dsub>
 8004918:	460b      	mov	r3, r1
 800491a:	4602      	mov	r2, r0
 800491c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004920:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8004924:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004926:	ea46 060a 	orr.w	r6, r6, sl
 800492a:	431e      	orrs	r6, r3
 800492c:	d06f      	beq.n	8004a0e <_strtod_l+0xb86>
 800492e:	a30e      	add	r3, pc, #56	@ (adr r3, 8004968 <_strtod_l+0xae0>)
 8004930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004934:	f7fc f8ea 	bl	8000b0c <__aeabi_dcmplt>
 8004938:	2800      	cmp	r0, #0
 800493a:	f47f acd3 	bne.w	80042e4 <_strtod_l+0x45c>
 800493e:	a30c      	add	r3, pc, #48	@ (adr r3, 8004970 <_strtod_l+0xae8>)
 8004940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004944:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004948:	f7fc f8fe 	bl	8000b48 <__aeabi_dcmpgt>
 800494c:	2800      	cmp	r0, #0
 800494e:	d093      	beq.n	8004878 <_strtod_l+0x9f0>
 8004950:	e4c8      	b.n	80042e4 <_strtod_l+0x45c>
 8004952:	bf00      	nop
 8004954:	f3af 8000 	nop.w
 8004958:	00000000 	.word	0x00000000
 800495c:	bff00000 	.word	0xbff00000
 8004960:	00000000 	.word	0x00000000
 8004964:	3ff00000 	.word	0x3ff00000
 8004968:	94a03595 	.word	0x94a03595
 800496c:	3fdfffff 	.word	0x3fdfffff
 8004970:	35afe535 	.word	0x35afe535
 8004974:	3fe00000 	.word	0x3fe00000
 8004978:	000fffff 	.word	0x000fffff
 800497c:	7ff00000 	.word	0x7ff00000
 8004980:	7fefffff 	.word	0x7fefffff
 8004984:	3ff00000 	.word	0x3ff00000
 8004988:	3fe00000 	.word	0x3fe00000
 800498c:	7fe00000 	.word	0x7fe00000
 8004990:	7c9fffff 	.word	0x7c9fffff
 8004994:	9b08      	ldr	r3, [sp, #32]
 8004996:	b323      	cbz	r3, 80049e2 <_strtod_l+0xb5a>
 8004998:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800499c:	d821      	bhi.n	80049e2 <_strtod_l+0xb5a>
 800499e:	a328      	add	r3, pc, #160	@ (adr r3, 8004a40 <_strtod_l+0xbb8>)
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	4630      	mov	r0, r6
 80049a6:	4639      	mov	r1, r7
 80049a8:	f7fc f8ba 	bl	8000b20 <__aeabi_dcmple>
 80049ac:	b1a0      	cbz	r0, 80049d8 <_strtod_l+0xb50>
 80049ae:	4639      	mov	r1, r7
 80049b0:	4630      	mov	r0, r6
 80049b2:	f7fc f8d3 	bl	8000b5c <__aeabi_d2uiz>
 80049b6:	2801      	cmp	r0, #1
 80049b8:	bf38      	it	cc
 80049ba:	2001      	movcc	r0, #1
 80049bc:	f7fb fdba 	bl	8000534 <__aeabi_ui2d>
 80049c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049c2:	4606      	mov	r6, r0
 80049c4:	460f      	mov	r7, r1
 80049c6:	b9fb      	cbnz	r3, 8004a08 <_strtod_l+0xb80>
 80049c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80049cc:	9014      	str	r0, [sp, #80]	@ 0x50
 80049ce:	9315      	str	r3, [sp, #84]	@ 0x54
 80049d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80049d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80049d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80049da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80049de:	1b5b      	subs	r3, r3, r5
 80049e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80049e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80049e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80049ea:	f001 f9f1 	bl	8005dd0 <__ulp>
 80049ee:	4650      	mov	r0, sl
 80049f0:	ec53 2b10 	vmov	r2, r3, d0
 80049f4:	4659      	mov	r1, fp
 80049f6:	f7fb fe17 	bl	8000628 <__aeabi_dmul>
 80049fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80049fe:	f7fb fc5d 	bl	80002bc <__adddf3>
 8004a02:	4682      	mov	sl, r0
 8004a04:	468b      	mov	fp, r1
 8004a06:	e770      	b.n	80048ea <_strtod_l+0xa62>
 8004a08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8004a0c:	e7e0      	b.n	80049d0 <_strtod_l+0xb48>
 8004a0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8004a48 <_strtod_l+0xbc0>)
 8004a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a14:	f7fc f87a 	bl	8000b0c <__aeabi_dcmplt>
 8004a18:	e798      	b.n	800494c <_strtod_l+0xac4>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	930e      	str	r3, [sp, #56]	@ 0x38
 8004a1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8004a20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	f7ff ba6d 	b.w	8003f02 <_strtod_l+0x7a>
 8004a28:	2a65      	cmp	r2, #101	@ 0x65
 8004a2a:	f43f ab68 	beq.w	80040fe <_strtod_l+0x276>
 8004a2e:	2a45      	cmp	r2, #69	@ 0x45
 8004a30:	f43f ab65 	beq.w	80040fe <_strtod_l+0x276>
 8004a34:	2301      	movs	r3, #1
 8004a36:	f7ff bba0 	b.w	800417a <_strtod_l+0x2f2>
 8004a3a:	bf00      	nop
 8004a3c:	f3af 8000 	nop.w
 8004a40:	ffc00000 	.word	0xffc00000
 8004a44:	41dfffff 	.word	0x41dfffff
 8004a48:	94a03595 	.word	0x94a03595
 8004a4c:	3fcfffff 	.word	0x3fcfffff

08004a50 <strtod>:
 8004a50:	460a      	mov	r2, r1
 8004a52:	4601      	mov	r1, r0
 8004a54:	4802      	ldr	r0, [pc, #8]	@ (8004a60 <strtod+0x10>)
 8004a56:	4b03      	ldr	r3, [pc, #12]	@ (8004a64 <strtod+0x14>)
 8004a58:	6800      	ldr	r0, [r0, #0]
 8004a5a:	f7ff ba15 	b.w	8003e88 <_strtod_l>
 8004a5e:	bf00      	nop
 8004a60:	20000194 	.word	0x20000194
 8004a64:	20000028 	.word	0x20000028

08004a68 <std>:
 8004a68:	2300      	movs	r3, #0
 8004a6a:	b510      	push	{r4, lr}
 8004a6c:	4604      	mov	r4, r0
 8004a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8004a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a76:	6083      	str	r3, [r0, #8]
 8004a78:	8181      	strh	r1, [r0, #12]
 8004a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a7c:	81c2      	strh	r2, [r0, #14]
 8004a7e:	6183      	str	r3, [r0, #24]
 8004a80:	4619      	mov	r1, r3
 8004a82:	2208      	movs	r2, #8
 8004a84:	305c      	adds	r0, #92	@ 0x5c
 8004a86:	f000 f94c 	bl	8004d22 <memset>
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <std+0x58>)
 8004a8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <std+0x5c>)
 8004a90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <std+0x60>)
 8004a94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a96:	4b0d      	ldr	r3, [pc, #52]	@ (8004acc <std+0x64>)
 8004a98:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad0 <std+0x68>)
 8004a9c:	6224      	str	r4, [r4, #32]
 8004a9e:	429c      	cmp	r4, r3
 8004aa0:	d006      	beq.n	8004ab0 <std+0x48>
 8004aa2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004aa6:	4294      	cmp	r4, r2
 8004aa8:	d002      	beq.n	8004ab0 <std+0x48>
 8004aaa:	33d0      	adds	r3, #208	@ 0xd0
 8004aac:	429c      	cmp	r4, r3
 8004aae:	d105      	bne.n	8004abc <std+0x54>
 8004ab0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ab8:	f000 b9be 	b.w	8004e38 <__retarget_lock_init_recursive>
 8004abc:	bd10      	pop	{r4, pc}
 8004abe:	bf00      	nop
 8004ac0:	08004c9d 	.word	0x08004c9d
 8004ac4:	08004cbf 	.word	0x08004cbf
 8004ac8:	08004cf7 	.word	0x08004cf7
 8004acc:	08004d1b 	.word	0x08004d1b
 8004ad0:	20000354 	.word	0x20000354

08004ad4 <stdio_exit_handler>:
 8004ad4:	4a02      	ldr	r2, [pc, #8]	@ (8004ae0 <stdio_exit_handler+0xc>)
 8004ad6:	4903      	ldr	r1, [pc, #12]	@ (8004ae4 <stdio_exit_handler+0x10>)
 8004ad8:	4803      	ldr	r0, [pc, #12]	@ (8004ae8 <stdio_exit_handler+0x14>)
 8004ada:	f000 b869 	b.w	8004bb0 <_fwalk_sglue>
 8004ade:	bf00      	nop
 8004ae0:	2000001c 	.word	0x2000001c
 8004ae4:	08006735 	.word	0x08006735
 8004ae8:	20000198 	.word	0x20000198

08004aec <cleanup_stdio>:
 8004aec:	6841      	ldr	r1, [r0, #4]
 8004aee:	4b0c      	ldr	r3, [pc, #48]	@ (8004b20 <cleanup_stdio+0x34>)
 8004af0:	4299      	cmp	r1, r3
 8004af2:	b510      	push	{r4, lr}
 8004af4:	4604      	mov	r4, r0
 8004af6:	d001      	beq.n	8004afc <cleanup_stdio+0x10>
 8004af8:	f001 fe1c 	bl	8006734 <_fflush_r>
 8004afc:	68a1      	ldr	r1, [r4, #8]
 8004afe:	4b09      	ldr	r3, [pc, #36]	@ (8004b24 <cleanup_stdio+0x38>)
 8004b00:	4299      	cmp	r1, r3
 8004b02:	d002      	beq.n	8004b0a <cleanup_stdio+0x1e>
 8004b04:	4620      	mov	r0, r4
 8004b06:	f001 fe15 	bl	8006734 <_fflush_r>
 8004b0a:	68e1      	ldr	r1, [r4, #12]
 8004b0c:	4b06      	ldr	r3, [pc, #24]	@ (8004b28 <cleanup_stdio+0x3c>)
 8004b0e:	4299      	cmp	r1, r3
 8004b10:	d004      	beq.n	8004b1c <cleanup_stdio+0x30>
 8004b12:	4620      	mov	r0, r4
 8004b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b18:	f001 be0c 	b.w	8006734 <_fflush_r>
 8004b1c:	bd10      	pop	{r4, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000354 	.word	0x20000354
 8004b24:	200003bc 	.word	0x200003bc
 8004b28:	20000424 	.word	0x20000424

08004b2c <global_stdio_init.part.0>:
 8004b2c:	b510      	push	{r4, lr}
 8004b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b5c <global_stdio_init.part.0+0x30>)
 8004b30:	4c0b      	ldr	r4, [pc, #44]	@ (8004b60 <global_stdio_init.part.0+0x34>)
 8004b32:	4a0c      	ldr	r2, [pc, #48]	@ (8004b64 <global_stdio_init.part.0+0x38>)
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	4620      	mov	r0, r4
 8004b38:	2200      	movs	r2, #0
 8004b3a:	2104      	movs	r1, #4
 8004b3c:	f7ff ff94 	bl	8004a68 <std>
 8004b40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b44:	2201      	movs	r2, #1
 8004b46:	2109      	movs	r1, #9
 8004b48:	f7ff ff8e 	bl	8004a68 <std>
 8004b4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b50:	2202      	movs	r2, #2
 8004b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b56:	2112      	movs	r1, #18
 8004b58:	f7ff bf86 	b.w	8004a68 <std>
 8004b5c:	2000048c 	.word	0x2000048c
 8004b60:	20000354 	.word	0x20000354
 8004b64:	08004ad5 	.word	0x08004ad5

08004b68 <__sfp_lock_acquire>:
 8004b68:	4801      	ldr	r0, [pc, #4]	@ (8004b70 <__sfp_lock_acquire+0x8>)
 8004b6a:	f000 b966 	b.w	8004e3a <__retarget_lock_acquire_recursive>
 8004b6e:	bf00      	nop
 8004b70:	20000495 	.word	0x20000495

08004b74 <__sfp_lock_release>:
 8004b74:	4801      	ldr	r0, [pc, #4]	@ (8004b7c <__sfp_lock_release+0x8>)
 8004b76:	f000 b961 	b.w	8004e3c <__retarget_lock_release_recursive>
 8004b7a:	bf00      	nop
 8004b7c:	20000495 	.word	0x20000495

08004b80 <__sinit>:
 8004b80:	b510      	push	{r4, lr}
 8004b82:	4604      	mov	r4, r0
 8004b84:	f7ff fff0 	bl	8004b68 <__sfp_lock_acquire>
 8004b88:	6a23      	ldr	r3, [r4, #32]
 8004b8a:	b11b      	cbz	r3, 8004b94 <__sinit+0x14>
 8004b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b90:	f7ff bff0 	b.w	8004b74 <__sfp_lock_release>
 8004b94:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <__sinit+0x28>)
 8004b96:	6223      	str	r3, [r4, #32]
 8004b98:	4b04      	ldr	r3, [pc, #16]	@ (8004bac <__sinit+0x2c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1f5      	bne.n	8004b8c <__sinit+0xc>
 8004ba0:	f7ff ffc4 	bl	8004b2c <global_stdio_init.part.0>
 8004ba4:	e7f2      	b.n	8004b8c <__sinit+0xc>
 8004ba6:	bf00      	nop
 8004ba8:	08004aed 	.word	0x08004aed
 8004bac:	2000048c 	.word	0x2000048c

08004bb0 <_fwalk_sglue>:
 8004bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bb4:	4607      	mov	r7, r0
 8004bb6:	4688      	mov	r8, r1
 8004bb8:	4614      	mov	r4, r2
 8004bba:	2600      	movs	r6, #0
 8004bbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bc0:	f1b9 0901 	subs.w	r9, r9, #1
 8004bc4:	d505      	bpl.n	8004bd2 <_fwalk_sglue+0x22>
 8004bc6:	6824      	ldr	r4, [r4, #0]
 8004bc8:	2c00      	cmp	r4, #0
 8004bca:	d1f7      	bne.n	8004bbc <_fwalk_sglue+0xc>
 8004bcc:	4630      	mov	r0, r6
 8004bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bd2:	89ab      	ldrh	r3, [r5, #12]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d907      	bls.n	8004be8 <_fwalk_sglue+0x38>
 8004bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	d003      	beq.n	8004be8 <_fwalk_sglue+0x38>
 8004be0:	4629      	mov	r1, r5
 8004be2:	4638      	mov	r0, r7
 8004be4:	47c0      	blx	r8
 8004be6:	4306      	orrs	r6, r0
 8004be8:	3568      	adds	r5, #104	@ 0x68
 8004bea:	e7e9      	b.n	8004bc0 <_fwalk_sglue+0x10>

08004bec <sniprintf>:
 8004bec:	b40c      	push	{r2, r3}
 8004bee:	b530      	push	{r4, r5, lr}
 8004bf0:	4b18      	ldr	r3, [pc, #96]	@ (8004c54 <sniprintf+0x68>)
 8004bf2:	1e0c      	subs	r4, r1, #0
 8004bf4:	681d      	ldr	r5, [r3, #0]
 8004bf6:	b09d      	sub	sp, #116	@ 0x74
 8004bf8:	da08      	bge.n	8004c0c <sniprintf+0x20>
 8004bfa:	238b      	movs	r3, #139	@ 0x8b
 8004bfc:	602b      	str	r3, [r5, #0]
 8004bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8004c02:	b01d      	add	sp, #116	@ 0x74
 8004c04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c08:	b002      	add	sp, #8
 8004c0a:	4770      	bx	lr
 8004c0c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004c10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004c14:	f04f 0300 	mov.w	r3, #0
 8004c18:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004c1a:	bf14      	ite	ne
 8004c1c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004c20:	4623      	moveq	r3, r4
 8004c22:	9304      	str	r3, [sp, #16]
 8004c24:	9307      	str	r3, [sp, #28]
 8004c26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c2a:	9002      	str	r0, [sp, #8]
 8004c2c:	9006      	str	r0, [sp, #24]
 8004c2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004c32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004c34:	ab21      	add	r3, sp, #132	@ 0x84
 8004c36:	a902      	add	r1, sp, #8
 8004c38:	4628      	mov	r0, r5
 8004c3a:	9301      	str	r3, [sp, #4]
 8004c3c:	f001 fa6e 	bl	800611c <_svfiprintf_r>
 8004c40:	1c43      	adds	r3, r0, #1
 8004c42:	bfbc      	itt	lt
 8004c44:	238b      	movlt	r3, #139	@ 0x8b
 8004c46:	602b      	strlt	r3, [r5, #0]
 8004c48:	2c00      	cmp	r4, #0
 8004c4a:	d0da      	beq.n	8004c02 <sniprintf+0x16>
 8004c4c:	9b02      	ldr	r3, [sp, #8]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	e7d6      	b.n	8004c02 <sniprintf+0x16>
 8004c54:	20000194 	.word	0x20000194

08004c58 <siprintf>:
 8004c58:	b40e      	push	{r1, r2, r3}
 8004c5a:	b510      	push	{r4, lr}
 8004c5c:	b09d      	sub	sp, #116	@ 0x74
 8004c5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004c60:	9002      	str	r0, [sp, #8]
 8004c62:	9006      	str	r0, [sp, #24]
 8004c64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c68:	480a      	ldr	r0, [pc, #40]	@ (8004c94 <siprintf+0x3c>)
 8004c6a:	9107      	str	r1, [sp, #28]
 8004c6c:	9104      	str	r1, [sp, #16]
 8004c6e:	490a      	ldr	r1, [pc, #40]	@ (8004c98 <siprintf+0x40>)
 8004c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c74:	9105      	str	r1, [sp, #20]
 8004c76:	2400      	movs	r4, #0
 8004c78:	a902      	add	r1, sp, #8
 8004c7a:	6800      	ldr	r0, [r0, #0]
 8004c7c:	9301      	str	r3, [sp, #4]
 8004c7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c80:	f001 fa4c 	bl	800611c <_svfiprintf_r>
 8004c84:	9b02      	ldr	r3, [sp, #8]
 8004c86:	701c      	strb	r4, [r3, #0]
 8004c88:	b01d      	add	sp, #116	@ 0x74
 8004c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c8e:	b003      	add	sp, #12
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	20000194 	.word	0x20000194
 8004c98:	ffff0208 	.word	0xffff0208

08004c9c <__sread>:
 8004c9c:	b510      	push	{r4, lr}
 8004c9e:	460c      	mov	r4, r1
 8004ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ca4:	f000 f87a 	bl	8004d9c <_read_r>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	bfab      	itete	ge
 8004cac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004cae:	89a3      	ldrhlt	r3, [r4, #12]
 8004cb0:	181b      	addge	r3, r3, r0
 8004cb2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004cb6:	bfac      	ite	ge
 8004cb8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004cba:	81a3      	strhlt	r3, [r4, #12]
 8004cbc:	bd10      	pop	{r4, pc}

08004cbe <__swrite>:
 8004cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cc2:	461f      	mov	r7, r3
 8004cc4:	898b      	ldrh	r3, [r1, #12]
 8004cc6:	05db      	lsls	r3, r3, #23
 8004cc8:	4605      	mov	r5, r0
 8004cca:	460c      	mov	r4, r1
 8004ccc:	4616      	mov	r6, r2
 8004cce:	d505      	bpl.n	8004cdc <__swrite+0x1e>
 8004cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f000 f84e 	bl	8004d78 <_lseek_r>
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ce2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ce6:	81a3      	strh	r3, [r4, #12]
 8004ce8:	4632      	mov	r2, r6
 8004cea:	463b      	mov	r3, r7
 8004cec:	4628      	mov	r0, r5
 8004cee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cf2:	f000 b865 	b.w	8004dc0 <_write_r>

08004cf6 <__sseek>:
 8004cf6:	b510      	push	{r4, lr}
 8004cf8:	460c      	mov	r4, r1
 8004cfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cfe:	f000 f83b 	bl	8004d78 <_lseek_r>
 8004d02:	1c43      	adds	r3, r0, #1
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	bf15      	itete	ne
 8004d08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004d12:	81a3      	strheq	r3, [r4, #12]
 8004d14:	bf18      	it	ne
 8004d16:	81a3      	strhne	r3, [r4, #12]
 8004d18:	bd10      	pop	{r4, pc}

08004d1a <__sclose>:
 8004d1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d1e:	f000 b81b 	b.w	8004d58 <_close_r>

08004d22 <memset>:
 8004d22:	4402      	add	r2, r0
 8004d24:	4603      	mov	r3, r0
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d100      	bne.n	8004d2c <memset+0xa>
 8004d2a:	4770      	bx	lr
 8004d2c:	f803 1b01 	strb.w	r1, [r3], #1
 8004d30:	e7f9      	b.n	8004d26 <memset+0x4>

08004d32 <strncmp>:
 8004d32:	b510      	push	{r4, lr}
 8004d34:	b16a      	cbz	r2, 8004d52 <strncmp+0x20>
 8004d36:	3901      	subs	r1, #1
 8004d38:	1884      	adds	r4, r0, r2
 8004d3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d3e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d103      	bne.n	8004d4e <strncmp+0x1c>
 8004d46:	42a0      	cmp	r0, r4
 8004d48:	d001      	beq.n	8004d4e <strncmp+0x1c>
 8004d4a:	2a00      	cmp	r2, #0
 8004d4c:	d1f5      	bne.n	8004d3a <strncmp+0x8>
 8004d4e:	1ad0      	subs	r0, r2, r3
 8004d50:	bd10      	pop	{r4, pc}
 8004d52:	4610      	mov	r0, r2
 8004d54:	e7fc      	b.n	8004d50 <strncmp+0x1e>
	...

08004d58 <_close_r>:
 8004d58:	b538      	push	{r3, r4, r5, lr}
 8004d5a:	4d06      	ldr	r5, [pc, #24]	@ (8004d74 <_close_r+0x1c>)
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	4604      	mov	r4, r0
 8004d60:	4608      	mov	r0, r1
 8004d62:	602b      	str	r3, [r5, #0]
 8004d64:	f7fc ff2a 	bl	8001bbc <_close>
 8004d68:	1c43      	adds	r3, r0, #1
 8004d6a:	d102      	bne.n	8004d72 <_close_r+0x1a>
 8004d6c:	682b      	ldr	r3, [r5, #0]
 8004d6e:	b103      	cbz	r3, 8004d72 <_close_r+0x1a>
 8004d70:	6023      	str	r3, [r4, #0]
 8004d72:	bd38      	pop	{r3, r4, r5, pc}
 8004d74:	20000490 	.word	0x20000490

08004d78 <_lseek_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	4d07      	ldr	r5, [pc, #28]	@ (8004d98 <_lseek_r+0x20>)
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	4608      	mov	r0, r1
 8004d80:	4611      	mov	r1, r2
 8004d82:	2200      	movs	r2, #0
 8004d84:	602a      	str	r2, [r5, #0]
 8004d86:	461a      	mov	r2, r3
 8004d88:	f7fc ff3f 	bl	8001c0a <_lseek>
 8004d8c:	1c43      	adds	r3, r0, #1
 8004d8e:	d102      	bne.n	8004d96 <_lseek_r+0x1e>
 8004d90:	682b      	ldr	r3, [r5, #0]
 8004d92:	b103      	cbz	r3, 8004d96 <_lseek_r+0x1e>
 8004d94:	6023      	str	r3, [r4, #0]
 8004d96:	bd38      	pop	{r3, r4, r5, pc}
 8004d98:	20000490 	.word	0x20000490

08004d9c <_read_r>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	4d07      	ldr	r5, [pc, #28]	@ (8004dbc <_read_r+0x20>)
 8004da0:	4604      	mov	r4, r0
 8004da2:	4608      	mov	r0, r1
 8004da4:	4611      	mov	r1, r2
 8004da6:	2200      	movs	r2, #0
 8004da8:	602a      	str	r2, [r5, #0]
 8004daa:	461a      	mov	r2, r3
 8004dac:	f7fc fecd 	bl	8001b4a <_read>
 8004db0:	1c43      	adds	r3, r0, #1
 8004db2:	d102      	bne.n	8004dba <_read_r+0x1e>
 8004db4:	682b      	ldr	r3, [r5, #0]
 8004db6:	b103      	cbz	r3, 8004dba <_read_r+0x1e>
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	bd38      	pop	{r3, r4, r5, pc}
 8004dbc:	20000490 	.word	0x20000490

08004dc0 <_write_r>:
 8004dc0:	b538      	push	{r3, r4, r5, lr}
 8004dc2:	4d07      	ldr	r5, [pc, #28]	@ (8004de0 <_write_r+0x20>)
 8004dc4:	4604      	mov	r4, r0
 8004dc6:	4608      	mov	r0, r1
 8004dc8:	4611      	mov	r1, r2
 8004dca:	2200      	movs	r2, #0
 8004dcc:	602a      	str	r2, [r5, #0]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	f7fc fed8 	bl	8001b84 <_write>
 8004dd4:	1c43      	adds	r3, r0, #1
 8004dd6:	d102      	bne.n	8004dde <_write_r+0x1e>
 8004dd8:	682b      	ldr	r3, [r5, #0]
 8004dda:	b103      	cbz	r3, 8004dde <_write_r+0x1e>
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	bd38      	pop	{r3, r4, r5, pc}
 8004de0:	20000490 	.word	0x20000490

08004de4 <__errno>:
 8004de4:	4b01      	ldr	r3, [pc, #4]	@ (8004dec <__errno+0x8>)
 8004de6:	6818      	ldr	r0, [r3, #0]
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	20000194 	.word	0x20000194

08004df0 <__libc_init_array>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	4d0d      	ldr	r5, [pc, #52]	@ (8004e28 <__libc_init_array+0x38>)
 8004df4:	4c0d      	ldr	r4, [pc, #52]	@ (8004e2c <__libc_init_array+0x3c>)
 8004df6:	1b64      	subs	r4, r4, r5
 8004df8:	10a4      	asrs	r4, r4, #2
 8004dfa:	2600      	movs	r6, #0
 8004dfc:	42a6      	cmp	r6, r4
 8004dfe:	d109      	bne.n	8004e14 <__libc_init_array+0x24>
 8004e00:	4d0b      	ldr	r5, [pc, #44]	@ (8004e30 <__libc_init_array+0x40>)
 8004e02:	4c0c      	ldr	r4, [pc, #48]	@ (8004e34 <__libc_init_array+0x44>)
 8004e04:	f002 f80e 	bl	8006e24 <_init>
 8004e08:	1b64      	subs	r4, r4, r5
 8004e0a:	10a4      	asrs	r4, r4, #2
 8004e0c:	2600      	movs	r6, #0
 8004e0e:	42a6      	cmp	r6, r4
 8004e10:	d105      	bne.n	8004e1e <__libc_init_array+0x2e>
 8004e12:	bd70      	pop	{r4, r5, r6, pc}
 8004e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e18:	4798      	blx	r3
 8004e1a:	3601      	adds	r6, #1
 8004e1c:	e7ee      	b.n	8004dfc <__libc_init_array+0xc>
 8004e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e22:	4798      	blx	r3
 8004e24:	3601      	adds	r6, #1
 8004e26:	e7f2      	b.n	8004e0e <__libc_init_array+0x1e>
 8004e28:	080074ec 	.word	0x080074ec
 8004e2c:	080074ec 	.word	0x080074ec
 8004e30:	080074ec 	.word	0x080074ec
 8004e34:	080074f0 	.word	0x080074f0

08004e38 <__retarget_lock_init_recursive>:
 8004e38:	4770      	bx	lr

08004e3a <__retarget_lock_acquire_recursive>:
 8004e3a:	4770      	bx	lr

08004e3c <__retarget_lock_release_recursive>:
 8004e3c:	4770      	bx	lr

08004e3e <memcpy>:
 8004e3e:	440a      	add	r2, r1
 8004e40:	4291      	cmp	r1, r2
 8004e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e46:	d100      	bne.n	8004e4a <memcpy+0xc>
 8004e48:	4770      	bx	lr
 8004e4a:	b510      	push	{r4, lr}
 8004e4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e54:	4291      	cmp	r1, r2
 8004e56:	d1f9      	bne.n	8004e4c <memcpy+0xe>
 8004e58:	bd10      	pop	{r4, pc}
 8004e5a:	0000      	movs	r0, r0
 8004e5c:	0000      	movs	r0, r0
	...

08004e60 <nan>:
 8004e60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004e68 <nan+0x8>
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	00000000 	.word	0x00000000
 8004e6c:	7ff80000 	.word	0x7ff80000

08004e70 <_free_r>:
 8004e70:	b538      	push	{r3, r4, r5, lr}
 8004e72:	4605      	mov	r5, r0
 8004e74:	2900      	cmp	r1, #0
 8004e76:	d041      	beq.n	8004efc <_free_r+0x8c>
 8004e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e7c:	1f0c      	subs	r4, r1, #4
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	bfb8      	it	lt
 8004e82:	18e4      	addlt	r4, r4, r3
 8004e84:	f000 fc2c 	bl	80056e0 <__malloc_lock>
 8004e88:	4a1d      	ldr	r2, [pc, #116]	@ (8004f00 <_free_r+0x90>)
 8004e8a:	6813      	ldr	r3, [r2, #0]
 8004e8c:	b933      	cbnz	r3, 8004e9c <_free_r+0x2c>
 8004e8e:	6063      	str	r3, [r4, #4]
 8004e90:	6014      	str	r4, [r2, #0]
 8004e92:	4628      	mov	r0, r5
 8004e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e98:	f000 bc28 	b.w	80056ec <__malloc_unlock>
 8004e9c:	42a3      	cmp	r3, r4
 8004e9e:	d908      	bls.n	8004eb2 <_free_r+0x42>
 8004ea0:	6820      	ldr	r0, [r4, #0]
 8004ea2:	1821      	adds	r1, r4, r0
 8004ea4:	428b      	cmp	r3, r1
 8004ea6:	bf01      	itttt	eq
 8004ea8:	6819      	ldreq	r1, [r3, #0]
 8004eaa:	685b      	ldreq	r3, [r3, #4]
 8004eac:	1809      	addeq	r1, r1, r0
 8004eae:	6021      	streq	r1, [r4, #0]
 8004eb0:	e7ed      	b.n	8004e8e <_free_r+0x1e>
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	b10b      	cbz	r3, 8004ebc <_free_r+0x4c>
 8004eb8:	42a3      	cmp	r3, r4
 8004eba:	d9fa      	bls.n	8004eb2 <_free_r+0x42>
 8004ebc:	6811      	ldr	r1, [r2, #0]
 8004ebe:	1850      	adds	r0, r2, r1
 8004ec0:	42a0      	cmp	r0, r4
 8004ec2:	d10b      	bne.n	8004edc <_free_r+0x6c>
 8004ec4:	6820      	ldr	r0, [r4, #0]
 8004ec6:	4401      	add	r1, r0
 8004ec8:	1850      	adds	r0, r2, r1
 8004eca:	4283      	cmp	r3, r0
 8004ecc:	6011      	str	r1, [r2, #0]
 8004ece:	d1e0      	bne.n	8004e92 <_free_r+0x22>
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	6053      	str	r3, [r2, #4]
 8004ed6:	4408      	add	r0, r1
 8004ed8:	6010      	str	r0, [r2, #0]
 8004eda:	e7da      	b.n	8004e92 <_free_r+0x22>
 8004edc:	d902      	bls.n	8004ee4 <_free_r+0x74>
 8004ede:	230c      	movs	r3, #12
 8004ee0:	602b      	str	r3, [r5, #0]
 8004ee2:	e7d6      	b.n	8004e92 <_free_r+0x22>
 8004ee4:	6820      	ldr	r0, [r4, #0]
 8004ee6:	1821      	adds	r1, r4, r0
 8004ee8:	428b      	cmp	r3, r1
 8004eea:	bf04      	itt	eq
 8004eec:	6819      	ldreq	r1, [r3, #0]
 8004eee:	685b      	ldreq	r3, [r3, #4]
 8004ef0:	6063      	str	r3, [r4, #4]
 8004ef2:	bf04      	itt	eq
 8004ef4:	1809      	addeq	r1, r1, r0
 8004ef6:	6021      	streq	r1, [r4, #0]
 8004ef8:	6054      	str	r4, [r2, #4]
 8004efa:	e7ca      	b.n	8004e92 <_free_r+0x22>
 8004efc:	bd38      	pop	{r3, r4, r5, pc}
 8004efe:	bf00      	nop
 8004f00:	2000049c 	.word	0x2000049c

08004f04 <rshift>:
 8004f04:	6903      	ldr	r3, [r0, #16]
 8004f06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8004f0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8004f12:	f100 0414 	add.w	r4, r0, #20
 8004f16:	dd45      	ble.n	8004fa4 <rshift+0xa0>
 8004f18:	f011 011f 	ands.w	r1, r1, #31
 8004f1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8004f20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8004f24:	d10c      	bne.n	8004f40 <rshift+0x3c>
 8004f26:	f100 0710 	add.w	r7, r0, #16
 8004f2a:	4629      	mov	r1, r5
 8004f2c:	42b1      	cmp	r1, r6
 8004f2e:	d334      	bcc.n	8004f9a <rshift+0x96>
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	1eea      	subs	r2, r5, #3
 8004f36:	4296      	cmp	r6, r2
 8004f38:	bf38      	it	cc
 8004f3a:	2300      	movcc	r3, #0
 8004f3c:	4423      	add	r3, r4
 8004f3e:	e015      	b.n	8004f6c <rshift+0x68>
 8004f40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8004f44:	f1c1 0820 	rsb	r8, r1, #32
 8004f48:	40cf      	lsrs	r7, r1
 8004f4a:	f105 0e04 	add.w	lr, r5, #4
 8004f4e:	46a1      	mov	r9, r4
 8004f50:	4576      	cmp	r6, lr
 8004f52:	46f4      	mov	ip, lr
 8004f54:	d815      	bhi.n	8004f82 <rshift+0x7e>
 8004f56:	1a9a      	subs	r2, r3, r2
 8004f58:	0092      	lsls	r2, r2, #2
 8004f5a:	3a04      	subs	r2, #4
 8004f5c:	3501      	adds	r5, #1
 8004f5e:	42ae      	cmp	r6, r5
 8004f60:	bf38      	it	cc
 8004f62:	2200      	movcc	r2, #0
 8004f64:	18a3      	adds	r3, r4, r2
 8004f66:	50a7      	str	r7, [r4, r2]
 8004f68:	b107      	cbz	r7, 8004f6c <rshift+0x68>
 8004f6a:	3304      	adds	r3, #4
 8004f6c:	1b1a      	subs	r2, r3, r4
 8004f6e:	42a3      	cmp	r3, r4
 8004f70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004f74:	bf08      	it	eq
 8004f76:	2300      	moveq	r3, #0
 8004f78:	6102      	str	r2, [r0, #16]
 8004f7a:	bf08      	it	eq
 8004f7c:	6143      	streq	r3, [r0, #20]
 8004f7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f82:	f8dc c000 	ldr.w	ip, [ip]
 8004f86:	fa0c fc08 	lsl.w	ip, ip, r8
 8004f8a:	ea4c 0707 	orr.w	r7, ip, r7
 8004f8e:	f849 7b04 	str.w	r7, [r9], #4
 8004f92:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004f96:	40cf      	lsrs	r7, r1
 8004f98:	e7da      	b.n	8004f50 <rshift+0x4c>
 8004f9a:	f851 cb04 	ldr.w	ip, [r1], #4
 8004f9e:	f847 cf04 	str.w	ip, [r7, #4]!
 8004fa2:	e7c3      	b.n	8004f2c <rshift+0x28>
 8004fa4:	4623      	mov	r3, r4
 8004fa6:	e7e1      	b.n	8004f6c <rshift+0x68>

08004fa8 <__hexdig_fun>:
 8004fa8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8004fac:	2b09      	cmp	r3, #9
 8004fae:	d802      	bhi.n	8004fb6 <__hexdig_fun+0xe>
 8004fb0:	3820      	subs	r0, #32
 8004fb2:	b2c0      	uxtb	r0, r0
 8004fb4:	4770      	bx	lr
 8004fb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8004fba:	2b05      	cmp	r3, #5
 8004fbc:	d801      	bhi.n	8004fc2 <__hexdig_fun+0x1a>
 8004fbe:	3847      	subs	r0, #71	@ 0x47
 8004fc0:	e7f7      	b.n	8004fb2 <__hexdig_fun+0xa>
 8004fc2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8004fc6:	2b05      	cmp	r3, #5
 8004fc8:	d801      	bhi.n	8004fce <__hexdig_fun+0x26>
 8004fca:	3827      	subs	r0, #39	@ 0x27
 8004fcc:	e7f1      	b.n	8004fb2 <__hexdig_fun+0xa>
 8004fce:	2000      	movs	r0, #0
 8004fd0:	4770      	bx	lr
	...

08004fd4 <__gethex>:
 8004fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd8:	b085      	sub	sp, #20
 8004fda:	468a      	mov	sl, r1
 8004fdc:	9302      	str	r3, [sp, #8]
 8004fde:	680b      	ldr	r3, [r1, #0]
 8004fe0:	9001      	str	r0, [sp, #4]
 8004fe2:	4690      	mov	r8, r2
 8004fe4:	1c9c      	adds	r4, r3, #2
 8004fe6:	46a1      	mov	r9, r4
 8004fe8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004fec:	2830      	cmp	r0, #48	@ 0x30
 8004fee:	d0fa      	beq.n	8004fe6 <__gethex+0x12>
 8004ff0:	eba9 0303 	sub.w	r3, r9, r3
 8004ff4:	f1a3 0b02 	sub.w	fp, r3, #2
 8004ff8:	f7ff ffd6 	bl	8004fa8 <__hexdig_fun>
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	2800      	cmp	r0, #0
 8005000:	d168      	bne.n	80050d4 <__gethex+0x100>
 8005002:	49a0      	ldr	r1, [pc, #640]	@ (8005284 <__gethex+0x2b0>)
 8005004:	2201      	movs	r2, #1
 8005006:	4648      	mov	r0, r9
 8005008:	f7ff fe93 	bl	8004d32 <strncmp>
 800500c:	4607      	mov	r7, r0
 800500e:	2800      	cmp	r0, #0
 8005010:	d167      	bne.n	80050e2 <__gethex+0x10e>
 8005012:	f899 0001 	ldrb.w	r0, [r9, #1]
 8005016:	4626      	mov	r6, r4
 8005018:	f7ff ffc6 	bl	8004fa8 <__hexdig_fun>
 800501c:	2800      	cmp	r0, #0
 800501e:	d062      	beq.n	80050e6 <__gethex+0x112>
 8005020:	4623      	mov	r3, r4
 8005022:	7818      	ldrb	r0, [r3, #0]
 8005024:	2830      	cmp	r0, #48	@ 0x30
 8005026:	4699      	mov	r9, r3
 8005028:	f103 0301 	add.w	r3, r3, #1
 800502c:	d0f9      	beq.n	8005022 <__gethex+0x4e>
 800502e:	f7ff ffbb 	bl	8004fa8 <__hexdig_fun>
 8005032:	fab0 f580 	clz	r5, r0
 8005036:	096d      	lsrs	r5, r5, #5
 8005038:	f04f 0b01 	mov.w	fp, #1
 800503c:	464a      	mov	r2, r9
 800503e:	4616      	mov	r6, r2
 8005040:	3201      	adds	r2, #1
 8005042:	7830      	ldrb	r0, [r6, #0]
 8005044:	f7ff ffb0 	bl	8004fa8 <__hexdig_fun>
 8005048:	2800      	cmp	r0, #0
 800504a:	d1f8      	bne.n	800503e <__gethex+0x6a>
 800504c:	498d      	ldr	r1, [pc, #564]	@ (8005284 <__gethex+0x2b0>)
 800504e:	2201      	movs	r2, #1
 8005050:	4630      	mov	r0, r6
 8005052:	f7ff fe6e 	bl	8004d32 <strncmp>
 8005056:	2800      	cmp	r0, #0
 8005058:	d13f      	bne.n	80050da <__gethex+0x106>
 800505a:	b944      	cbnz	r4, 800506e <__gethex+0x9a>
 800505c:	1c74      	adds	r4, r6, #1
 800505e:	4622      	mov	r2, r4
 8005060:	4616      	mov	r6, r2
 8005062:	3201      	adds	r2, #1
 8005064:	7830      	ldrb	r0, [r6, #0]
 8005066:	f7ff ff9f 	bl	8004fa8 <__hexdig_fun>
 800506a:	2800      	cmp	r0, #0
 800506c:	d1f8      	bne.n	8005060 <__gethex+0x8c>
 800506e:	1ba4      	subs	r4, r4, r6
 8005070:	00a7      	lsls	r7, r4, #2
 8005072:	7833      	ldrb	r3, [r6, #0]
 8005074:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8005078:	2b50      	cmp	r3, #80	@ 0x50
 800507a:	d13e      	bne.n	80050fa <__gethex+0x126>
 800507c:	7873      	ldrb	r3, [r6, #1]
 800507e:	2b2b      	cmp	r3, #43	@ 0x2b
 8005080:	d033      	beq.n	80050ea <__gethex+0x116>
 8005082:	2b2d      	cmp	r3, #45	@ 0x2d
 8005084:	d034      	beq.n	80050f0 <__gethex+0x11c>
 8005086:	1c71      	adds	r1, r6, #1
 8005088:	2400      	movs	r4, #0
 800508a:	7808      	ldrb	r0, [r1, #0]
 800508c:	f7ff ff8c 	bl	8004fa8 <__hexdig_fun>
 8005090:	1e43      	subs	r3, r0, #1
 8005092:	b2db      	uxtb	r3, r3
 8005094:	2b18      	cmp	r3, #24
 8005096:	d830      	bhi.n	80050fa <__gethex+0x126>
 8005098:	f1a0 0210 	sub.w	r2, r0, #16
 800509c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80050a0:	f7ff ff82 	bl	8004fa8 <__hexdig_fun>
 80050a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80050a8:	fa5f fc8c 	uxtb.w	ip, ip
 80050ac:	f1bc 0f18 	cmp.w	ip, #24
 80050b0:	f04f 030a 	mov.w	r3, #10
 80050b4:	d91e      	bls.n	80050f4 <__gethex+0x120>
 80050b6:	b104      	cbz	r4, 80050ba <__gethex+0xe6>
 80050b8:	4252      	negs	r2, r2
 80050ba:	4417      	add	r7, r2
 80050bc:	f8ca 1000 	str.w	r1, [sl]
 80050c0:	b1ed      	cbz	r5, 80050fe <__gethex+0x12a>
 80050c2:	f1bb 0f00 	cmp.w	fp, #0
 80050c6:	bf0c      	ite	eq
 80050c8:	2506      	moveq	r5, #6
 80050ca:	2500      	movne	r5, #0
 80050cc:	4628      	mov	r0, r5
 80050ce:	b005      	add	sp, #20
 80050d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d4:	2500      	movs	r5, #0
 80050d6:	462c      	mov	r4, r5
 80050d8:	e7b0      	b.n	800503c <__gethex+0x68>
 80050da:	2c00      	cmp	r4, #0
 80050dc:	d1c7      	bne.n	800506e <__gethex+0x9a>
 80050de:	4627      	mov	r7, r4
 80050e0:	e7c7      	b.n	8005072 <__gethex+0x9e>
 80050e2:	464e      	mov	r6, r9
 80050e4:	462f      	mov	r7, r5
 80050e6:	2501      	movs	r5, #1
 80050e8:	e7c3      	b.n	8005072 <__gethex+0x9e>
 80050ea:	2400      	movs	r4, #0
 80050ec:	1cb1      	adds	r1, r6, #2
 80050ee:	e7cc      	b.n	800508a <__gethex+0xb6>
 80050f0:	2401      	movs	r4, #1
 80050f2:	e7fb      	b.n	80050ec <__gethex+0x118>
 80050f4:	fb03 0002 	mla	r0, r3, r2, r0
 80050f8:	e7ce      	b.n	8005098 <__gethex+0xc4>
 80050fa:	4631      	mov	r1, r6
 80050fc:	e7de      	b.n	80050bc <__gethex+0xe8>
 80050fe:	eba6 0309 	sub.w	r3, r6, r9
 8005102:	3b01      	subs	r3, #1
 8005104:	4629      	mov	r1, r5
 8005106:	2b07      	cmp	r3, #7
 8005108:	dc0a      	bgt.n	8005120 <__gethex+0x14c>
 800510a:	9801      	ldr	r0, [sp, #4]
 800510c:	f000 faf4 	bl	80056f8 <_Balloc>
 8005110:	4604      	mov	r4, r0
 8005112:	b940      	cbnz	r0, 8005126 <__gethex+0x152>
 8005114:	4b5c      	ldr	r3, [pc, #368]	@ (8005288 <__gethex+0x2b4>)
 8005116:	4602      	mov	r2, r0
 8005118:	21e4      	movs	r1, #228	@ 0xe4
 800511a:	485c      	ldr	r0, [pc, #368]	@ (800528c <__gethex+0x2b8>)
 800511c:	f001 fb5c 	bl	80067d8 <__assert_func>
 8005120:	3101      	adds	r1, #1
 8005122:	105b      	asrs	r3, r3, #1
 8005124:	e7ef      	b.n	8005106 <__gethex+0x132>
 8005126:	f100 0a14 	add.w	sl, r0, #20
 800512a:	2300      	movs	r3, #0
 800512c:	4655      	mov	r5, sl
 800512e:	469b      	mov	fp, r3
 8005130:	45b1      	cmp	r9, r6
 8005132:	d337      	bcc.n	80051a4 <__gethex+0x1d0>
 8005134:	f845 bb04 	str.w	fp, [r5], #4
 8005138:	eba5 050a 	sub.w	r5, r5, sl
 800513c:	10ad      	asrs	r5, r5, #2
 800513e:	6125      	str	r5, [r4, #16]
 8005140:	4658      	mov	r0, fp
 8005142:	f000 fbcb 	bl	80058dc <__hi0bits>
 8005146:	016d      	lsls	r5, r5, #5
 8005148:	f8d8 6000 	ldr.w	r6, [r8]
 800514c:	1a2d      	subs	r5, r5, r0
 800514e:	42b5      	cmp	r5, r6
 8005150:	dd54      	ble.n	80051fc <__gethex+0x228>
 8005152:	1bad      	subs	r5, r5, r6
 8005154:	4629      	mov	r1, r5
 8005156:	4620      	mov	r0, r4
 8005158:	f000 ff57 	bl	800600a <__any_on>
 800515c:	4681      	mov	r9, r0
 800515e:	b178      	cbz	r0, 8005180 <__gethex+0x1ac>
 8005160:	1e6b      	subs	r3, r5, #1
 8005162:	1159      	asrs	r1, r3, #5
 8005164:	f003 021f 	and.w	r2, r3, #31
 8005168:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800516c:	f04f 0901 	mov.w	r9, #1
 8005170:	fa09 f202 	lsl.w	r2, r9, r2
 8005174:	420a      	tst	r2, r1
 8005176:	d003      	beq.n	8005180 <__gethex+0x1ac>
 8005178:	454b      	cmp	r3, r9
 800517a:	dc36      	bgt.n	80051ea <__gethex+0x216>
 800517c:	f04f 0902 	mov.w	r9, #2
 8005180:	4629      	mov	r1, r5
 8005182:	4620      	mov	r0, r4
 8005184:	f7ff febe 	bl	8004f04 <rshift>
 8005188:	442f      	add	r7, r5
 800518a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800518e:	42bb      	cmp	r3, r7
 8005190:	da42      	bge.n	8005218 <__gethex+0x244>
 8005192:	9801      	ldr	r0, [sp, #4]
 8005194:	4621      	mov	r1, r4
 8005196:	f000 faef 	bl	8005778 <_Bfree>
 800519a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800519c:	2300      	movs	r3, #0
 800519e:	6013      	str	r3, [r2, #0]
 80051a0:	25a3      	movs	r5, #163	@ 0xa3
 80051a2:	e793      	b.n	80050cc <__gethex+0xf8>
 80051a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80051a8:	2a2e      	cmp	r2, #46	@ 0x2e
 80051aa:	d012      	beq.n	80051d2 <__gethex+0x1fe>
 80051ac:	2b20      	cmp	r3, #32
 80051ae:	d104      	bne.n	80051ba <__gethex+0x1e6>
 80051b0:	f845 bb04 	str.w	fp, [r5], #4
 80051b4:	f04f 0b00 	mov.w	fp, #0
 80051b8:	465b      	mov	r3, fp
 80051ba:	7830      	ldrb	r0, [r6, #0]
 80051bc:	9303      	str	r3, [sp, #12]
 80051be:	f7ff fef3 	bl	8004fa8 <__hexdig_fun>
 80051c2:	9b03      	ldr	r3, [sp, #12]
 80051c4:	f000 000f 	and.w	r0, r0, #15
 80051c8:	4098      	lsls	r0, r3
 80051ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80051ce:	3304      	adds	r3, #4
 80051d0:	e7ae      	b.n	8005130 <__gethex+0x15c>
 80051d2:	45b1      	cmp	r9, r6
 80051d4:	d8ea      	bhi.n	80051ac <__gethex+0x1d8>
 80051d6:	492b      	ldr	r1, [pc, #172]	@ (8005284 <__gethex+0x2b0>)
 80051d8:	9303      	str	r3, [sp, #12]
 80051da:	2201      	movs	r2, #1
 80051dc:	4630      	mov	r0, r6
 80051de:	f7ff fda8 	bl	8004d32 <strncmp>
 80051e2:	9b03      	ldr	r3, [sp, #12]
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d1e1      	bne.n	80051ac <__gethex+0x1d8>
 80051e8:	e7a2      	b.n	8005130 <__gethex+0x15c>
 80051ea:	1ea9      	subs	r1, r5, #2
 80051ec:	4620      	mov	r0, r4
 80051ee:	f000 ff0c 	bl	800600a <__any_on>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	d0c2      	beq.n	800517c <__gethex+0x1a8>
 80051f6:	f04f 0903 	mov.w	r9, #3
 80051fa:	e7c1      	b.n	8005180 <__gethex+0x1ac>
 80051fc:	da09      	bge.n	8005212 <__gethex+0x23e>
 80051fe:	1b75      	subs	r5, r6, r5
 8005200:	4621      	mov	r1, r4
 8005202:	9801      	ldr	r0, [sp, #4]
 8005204:	462a      	mov	r2, r5
 8005206:	f000 fcc7 	bl	8005b98 <__lshift>
 800520a:	1b7f      	subs	r7, r7, r5
 800520c:	4604      	mov	r4, r0
 800520e:	f100 0a14 	add.w	sl, r0, #20
 8005212:	f04f 0900 	mov.w	r9, #0
 8005216:	e7b8      	b.n	800518a <__gethex+0x1b6>
 8005218:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800521c:	42bd      	cmp	r5, r7
 800521e:	dd6f      	ble.n	8005300 <__gethex+0x32c>
 8005220:	1bed      	subs	r5, r5, r7
 8005222:	42ae      	cmp	r6, r5
 8005224:	dc34      	bgt.n	8005290 <__gethex+0x2bc>
 8005226:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800522a:	2b02      	cmp	r3, #2
 800522c:	d022      	beq.n	8005274 <__gethex+0x2a0>
 800522e:	2b03      	cmp	r3, #3
 8005230:	d024      	beq.n	800527c <__gethex+0x2a8>
 8005232:	2b01      	cmp	r3, #1
 8005234:	d115      	bne.n	8005262 <__gethex+0x28e>
 8005236:	42ae      	cmp	r6, r5
 8005238:	d113      	bne.n	8005262 <__gethex+0x28e>
 800523a:	2e01      	cmp	r6, #1
 800523c:	d10b      	bne.n	8005256 <__gethex+0x282>
 800523e:	9a02      	ldr	r2, [sp, #8]
 8005240:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	2301      	movs	r3, #1
 8005248:	6123      	str	r3, [r4, #16]
 800524a:	f8ca 3000 	str.w	r3, [sl]
 800524e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005250:	2562      	movs	r5, #98	@ 0x62
 8005252:	601c      	str	r4, [r3, #0]
 8005254:	e73a      	b.n	80050cc <__gethex+0xf8>
 8005256:	1e71      	subs	r1, r6, #1
 8005258:	4620      	mov	r0, r4
 800525a:	f000 fed6 	bl	800600a <__any_on>
 800525e:	2800      	cmp	r0, #0
 8005260:	d1ed      	bne.n	800523e <__gethex+0x26a>
 8005262:	9801      	ldr	r0, [sp, #4]
 8005264:	4621      	mov	r1, r4
 8005266:	f000 fa87 	bl	8005778 <_Bfree>
 800526a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800526c:	2300      	movs	r3, #0
 800526e:	6013      	str	r3, [r2, #0]
 8005270:	2550      	movs	r5, #80	@ 0x50
 8005272:	e72b      	b.n	80050cc <__gethex+0xf8>
 8005274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f3      	bne.n	8005262 <__gethex+0x28e>
 800527a:	e7e0      	b.n	800523e <__gethex+0x26a>
 800527c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1dd      	bne.n	800523e <__gethex+0x26a>
 8005282:	e7ee      	b.n	8005262 <__gethex+0x28e>
 8005284:	08007128 	.word	0x08007128
 8005288:	0800713e 	.word	0x0800713e
 800528c:	0800714f 	.word	0x0800714f
 8005290:	1e6f      	subs	r7, r5, #1
 8005292:	f1b9 0f00 	cmp.w	r9, #0
 8005296:	d130      	bne.n	80052fa <__gethex+0x326>
 8005298:	b127      	cbz	r7, 80052a4 <__gethex+0x2d0>
 800529a:	4639      	mov	r1, r7
 800529c:	4620      	mov	r0, r4
 800529e:	f000 feb4 	bl	800600a <__any_on>
 80052a2:	4681      	mov	r9, r0
 80052a4:	117a      	asrs	r2, r7, #5
 80052a6:	2301      	movs	r3, #1
 80052a8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80052ac:	f007 071f 	and.w	r7, r7, #31
 80052b0:	40bb      	lsls	r3, r7
 80052b2:	4213      	tst	r3, r2
 80052b4:	4629      	mov	r1, r5
 80052b6:	4620      	mov	r0, r4
 80052b8:	bf18      	it	ne
 80052ba:	f049 0902 	orrne.w	r9, r9, #2
 80052be:	f7ff fe21 	bl	8004f04 <rshift>
 80052c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80052c6:	1b76      	subs	r6, r6, r5
 80052c8:	2502      	movs	r5, #2
 80052ca:	f1b9 0f00 	cmp.w	r9, #0
 80052ce:	d047      	beq.n	8005360 <__gethex+0x38c>
 80052d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d015      	beq.n	8005304 <__gethex+0x330>
 80052d8:	2b03      	cmp	r3, #3
 80052da:	d017      	beq.n	800530c <__gethex+0x338>
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d109      	bne.n	80052f4 <__gethex+0x320>
 80052e0:	f019 0f02 	tst.w	r9, #2
 80052e4:	d006      	beq.n	80052f4 <__gethex+0x320>
 80052e6:	f8da 3000 	ldr.w	r3, [sl]
 80052ea:	ea49 0903 	orr.w	r9, r9, r3
 80052ee:	f019 0f01 	tst.w	r9, #1
 80052f2:	d10e      	bne.n	8005312 <__gethex+0x33e>
 80052f4:	f045 0510 	orr.w	r5, r5, #16
 80052f8:	e032      	b.n	8005360 <__gethex+0x38c>
 80052fa:	f04f 0901 	mov.w	r9, #1
 80052fe:	e7d1      	b.n	80052a4 <__gethex+0x2d0>
 8005300:	2501      	movs	r5, #1
 8005302:	e7e2      	b.n	80052ca <__gethex+0x2f6>
 8005304:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005306:	f1c3 0301 	rsb	r3, r3, #1
 800530a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800530c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d0f0      	beq.n	80052f4 <__gethex+0x320>
 8005312:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005316:	f104 0314 	add.w	r3, r4, #20
 800531a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800531e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005322:	f04f 0c00 	mov.w	ip, #0
 8005326:	4618      	mov	r0, r3
 8005328:	f853 2b04 	ldr.w	r2, [r3], #4
 800532c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005330:	d01b      	beq.n	800536a <__gethex+0x396>
 8005332:	3201      	adds	r2, #1
 8005334:	6002      	str	r2, [r0, #0]
 8005336:	2d02      	cmp	r5, #2
 8005338:	f104 0314 	add.w	r3, r4, #20
 800533c:	d13c      	bne.n	80053b8 <__gethex+0x3e4>
 800533e:	f8d8 2000 	ldr.w	r2, [r8]
 8005342:	3a01      	subs	r2, #1
 8005344:	42b2      	cmp	r2, r6
 8005346:	d109      	bne.n	800535c <__gethex+0x388>
 8005348:	1171      	asrs	r1, r6, #5
 800534a:	2201      	movs	r2, #1
 800534c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005350:	f006 061f 	and.w	r6, r6, #31
 8005354:	fa02 f606 	lsl.w	r6, r2, r6
 8005358:	421e      	tst	r6, r3
 800535a:	d13a      	bne.n	80053d2 <__gethex+0x3fe>
 800535c:	f045 0520 	orr.w	r5, r5, #32
 8005360:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005362:	601c      	str	r4, [r3, #0]
 8005364:	9b02      	ldr	r3, [sp, #8]
 8005366:	601f      	str	r7, [r3, #0]
 8005368:	e6b0      	b.n	80050cc <__gethex+0xf8>
 800536a:	4299      	cmp	r1, r3
 800536c:	f843 cc04 	str.w	ip, [r3, #-4]
 8005370:	d8d9      	bhi.n	8005326 <__gethex+0x352>
 8005372:	68a3      	ldr	r3, [r4, #8]
 8005374:	459b      	cmp	fp, r3
 8005376:	db17      	blt.n	80053a8 <__gethex+0x3d4>
 8005378:	6861      	ldr	r1, [r4, #4]
 800537a:	9801      	ldr	r0, [sp, #4]
 800537c:	3101      	adds	r1, #1
 800537e:	f000 f9bb 	bl	80056f8 <_Balloc>
 8005382:	4681      	mov	r9, r0
 8005384:	b918      	cbnz	r0, 800538e <__gethex+0x3ba>
 8005386:	4b1a      	ldr	r3, [pc, #104]	@ (80053f0 <__gethex+0x41c>)
 8005388:	4602      	mov	r2, r0
 800538a:	2184      	movs	r1, #132	@ 0x84
 800538c:	e6c5      	b.n	800511a <__gethex+0x146>
 800538e:	6922      	ldr	r2, [r4, #16]
 8005390:	3202      	adds	r2, #2
 8005392:	f104 010c 	add.w	r1, r4, #12
 8005396:	0092      	lsls	r2, r2, #2
 8005398:	300c      	adds	r0, #12
 800539a:	f7ff fd50 	bl	8004e3e <memcpy>
 800539e:	4621      	mov	r1, r4
 80053a0:	9801      	ldr	r0, [sp, #4]
 80053a2:	f000 f9e9 	bl	8005778 <_Bfree>
 80053a6:	464c      	mov	r4, r9
 80053a8:	6923      	ldr	r3, [r4, #16]
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80053b0:	6122      	str	r2, [r4, #16]
 80053b2:	2201      	movs	r2, #1
 80053b4:	615a      	str	r2, [r3, #20]
 80053b6:	e7be      	b.n	8005336 <__gethex+0x362>
 80053b8:	6922      	ldr	r2, [r4, #16]
 80053ba:	455a      	cmp	r2, fp
 80053bc:	dd0b      	ble.n	80053d6 <__gethex+0x402>
 80053be:	2101      	movs	r1, #1
 80053c0:	4620      	mov	r0, r4
 80053c2:	f7ff fd9f 	bl	8004f04 <rshift>
 80053c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80053ca:	3701      	adds	r7, #1
 80053cc:	42bb      	cmp	r3, r7
 80053ce:	f6ff aee0 	blt.w	8005192 <__gethex+0x1be>
 80053d2:	2501      	movs	r5, #1
 80053d4:	e7c2      	b.n	800535c <__gethex+0x388>
 80053d6:	f016 061f 	ands.w	r6, r6, #31
 80053da:	d0fa      	beq.n	80053d2 <__gethex+0x3fe>
 80053dc:	4453      	add	r3, sl
 80053de:	f1c6 0620 	rsb	r6, r6, #32
 80053e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80053e6:	f000 fa79 	bl	80058dc <__hi0bits>
 80053ea:	42b0      	cmp	r0, r6
 80053ec:	dbe7      	blt.n	80053be <__gethex+0x3ea>
 80053ee:	e7f0      	b.n	80053d2 <__gethex+0x3fe>
 80053f0:	0800713e 	.word	0x0800713e

080053f4 <L_shift>:
 80053f4:	f1c2 0208 	rsb	r2, r2, #8
 80053f8:	0092      	lsls	r2, r2, #2
 80053fa:	b570      	push	{r4, r5, r6, lr}
 80053fc:	f1c2 0620 	rsb	r6, r2, #32
 8005400:	6843      	ldr	r3, [r0, #4]
 8005402:	6804      	ldr	r4, [r0, #0]
 8005404:	fa03 f506 	lsl.w	r5, r3, r6
 8005408:	432c      	orrs	r4, r5
 800540a:	40d3      	lsrs	r3, r2
 800540c:	6004      	str	r4, [r0, #0]
 800540e:	f840 3f04 	str.w	r3, [r0, #4]!
 8005412:	4288      	cmp	r0, r1
 8005414:	d3f4      	bcc.n	8005400 <L_shift+0xc>
 8005416:	bd70      	pop	{r4, r5, r6, pc}

08005418 <__match>:
 8005418:	b530      	push	{r4, r5, lr}
 800541a:	6803      	ldr	r3, [r0, #0]
 800541c:	3301      	adds	r3, #1
 800541e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005422:	b914      	cbnz	r4, 800542a <__match+0x12>
 8005424:	6003      	str	r3, [r0, #0]
 8005426:	2001      	movs	r0, #1
 8005428:	bd30      	pop	{r4, r5, pc}
 800542a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800542e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8005432:	2d19      	cmp	r5, #25
 8005434:	bf98      	it	ls
 8005436:	3220      	addls	r2, #32
 8005438:	42a2      	cmp	r2, r4
 800543a:	d0f0      	beq.n	800541e <__match+0x6>
 800543c:	2000      	movs	r0, #0
 800543e:	e7f3      	b.n	8005428 <__match+0x10>

08005440 <__hexnan>:
 8005440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005444:	680b      	ldr	r3, [r1, #0]
 8005446:	6801      	ldr	r1, [r0, #0]
 8005448:	115e      	asrs	r6, r3, #5
 800544a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800544e:	f013 031f 	ands.w	r3, r3, #31
 8005452:	b087      	sub	sp, #28
 8005454:	bf18      	it	ne
 8005456:	3604      	addne	r6, #4
 8005458:	2500      	movs	r5, #0
 800545a:	1f37      	subs	r7, r6, #4
 800545c:	4682      	mov	sl, r0
 800545e:	4690      	mov	r8, r2
 8005460:	9301      	str	r3, [sp, #4]
 8005462:	f846 5c04 	str.w	r5, [r6, #-4]
 8005466:	46b9      	mov	r9, r7
 8005468:	463c      	mov	r4, r7
 800546a:	9502      	str	r5, [sp, #8]
 800546c:	46ab      	mov	fp, r5
 800546e:	784a      	ldrb	r2, [r1, #1]
 8005470:	1c4b      	adds	r3, r1, #1
 8005472:	9303      	str	r3, [sp, #12]
 8005474:	b342      	cbz	r2, 80054c8 <__hexnan+0x88>
 8005476:	4610      	mov	r0, r2
 8005478:	9105      	str	r1, [sp, #20]
 800547a:	9204      	str	r2, [sp, #16]
 800547c:	f7ff fd94 	bl	8004fa8 <__hexdig_fun>
 8005480:	2800      	cmp	r0, #0
 8005482:	d151      	bne.n	8005528 <__hexnan+0xe8>
 8005484:	9a04      	ldr	r2, [sp, #16]
 8005486:	9905      	ldr	r1, [sp, #20]
 8005488:	2a20      	cmp	r2, #32
 800548a:	d818      	bhi.n	80054be <__hexnan+0x7e>
 800548c:	9b02      	ldr	r3, [sp, #8]
 800548e:	459b      	cmp	fp, r3
 8005490:	dd13      	ble.n	80054ba <__hexnan+0x7a>
 8005492:	454c      	cmp	r4, r9
 8005494:	d206      	bcs.n	80054a4 <__hexnan+0x64>
 8005496:	2d07      	cmp	r5, #7
 8005498:	dc04      	bgt.n	80054a4 <__hexnan+0x64>
 800549a:	462a      	mov	r2, r5
 800549c:	4649      	mov	r1, r9
 800549e:	4620      	mov	r0, r4
 80054a0:	f7ff ffa8 	bl	80053f4 <L_shift>
 80054a4:	4544      	cmp	r4, r8
 80054a6:	d952      	bls.n	800554e <__hexnan+0x10e>
 80054a8:	2300      	movs	r3, #0
 80054aa:	f1a4 0904 	sub.w	r9, r4, #4
 80054ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80054b2:	f8cd b008 	str.w	fp, [sp, #8]
 80054b6:	464c      	mov	r4, r9
 80054b8:	461d      	mov	r5, r3
 80054ba:	9903      	ldr	r1, [sp, #12]
 80054bc:	e7d7      	b.n	800546e <__hexnan+0x2e>
 80054be:	2a29      	cmp	r2, #41	@ 0x29
 80054c0:	d157      	bne.n	8005572 <__hexnan+0x132>
 80054c2:	3102      	adds	r1, #2
 80054c4:	f8ca 1000 	str.w	r1, [sl]
 80054c8:	f1bb 0f00 	cmp.w	fp, #0
 80054cc:	d051      	beq.n	8005572 <__hexnan+0x132>
 80054ce:	454c      	cmp	r4, r9
 80054d0:	d206      	bcs.n	80054e0 <__hexnan+0xa0>
 80054d2:	2d07      	cmp	r5, #7
 80054d4:	dc04      	bgt.n	80054e0 <__hexnan+0xa0>
 80054d6:	462a      	mov	r2, r5
 80054d8:	4649      	mov	r1, r9
 80054da:	4620      	mov	r0, r4
 80054dc:	f7ff ff8a 	bl	80053f4 <L_shift>
 80054e0:	4544      	cmp	r4, r8
 80054e2:	d936      	bls.n	8005552 <__hexnan+0x112>
 80054e4:	f1a8 0204 	sub.w	r2, r8, #4
 80054e8:	4623      	mov	r3, r4
 80054ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80054ee:	f842 1f04 	str.w	r1, [r2, #4]!
 80054f2:	429f      	cmp	r7, r3
 80054f4:	d2f9      	bcs.n	80054ea <__hexnan+0xaa>
 80054f6:	1b3b      	subs	r3, r7, r4
 80054f8:	f023 0303 	bic.w	r3, r3, #3
 80054fc:	3304      	adds	r3, #4
 80054fe:	3401      	adds	r4, #1
 8005500:	3e03      	subs	r6, #3
 8005502:	42b4      	cmp	r4, r6
 8005504:	bf88      	it	hi
 8005506:	2304      	movhi	r3, #4
 8005508:	4443      	add	r3, r8
 800550a:	2200      	movs	r2, #0
 800550c:	f843 2b04 	str.w	r2, [r3], #4
 8005510:	429f      	cmp	r7, r3
 8005512:	d2fb      	bcs.n	800550c <__hexnan+0xcc>
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	b91b      	cbnz	r3, 8005520 <__hexnan+0xe0>
 8005518:	4547      	cmp	r7, r8
 800551a:	d128      	bne.n	800556e <__hexnan+0x12e>
 800551c:	2301      	movs	r3, #1
 800551e:	603b      	str	r3, [r7, #0]
 8005520:	2005      	movs	r0, #5
 8005522:	b007      	add	sp, #28
 8005524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005528:	3501      	adds	r5, #1
 800552a:	2d08      	cmp	r5, #8
 800552c:	f10b 0b01 	add.w	fp, fp, #1
 8005530:	dd06      	ble.n	8005540 <__hexnan+0x100>
 8005532:	4544      	cmp	r4, r8
 8005534:	d9c1      	bls.n	80054ba <__hexnan+0x7a>
 8005536:	2300      	movs	r3, #0
 8005538:	f844 3c04 	str.w	r3, [r4, #-4]
 800553c:	2501      	movs	r5, #1
 800553e:	3c04      	subs	r4, #4
 8005540:	6822      	ldr	r2, [r4, #0]
 8005542:	f000 000f 	and.w	r0, r0, #15
 8005546:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800554a:	6020      	str	r0, [r4, #0]
 800554c:	e7b5      	b.n	80054ba <__hexnan+0x7a>
 800554e:	2508      	movs	r5, #8
 8005550:	e7b3      	b.n	80054ba <__hexnan+0x7a>
 8005552:	9b01      	ldr	r3, [sp, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0dd      	beq.n	8005514 <__hexnan+0xd4>
 8005558:	f1c3 0320 	rsb	r3, r3, #32
 800555c:	f04f 32ff 	mov.w	r2, #4294967295
 8005560:	40da      	lsrs	r2, r3
 8005562:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8005566:	4013      	ands	r3, r2
 8005568:	f846 3c04 	str.w	r3, [r6, #-4]
 800556c:	e7d2      	b.n	8005514 <__hexnan+0xd4>
 800556e:	3f04      	subs	r7, #4
 8005570:	e7d0      	b.n	8005514 <__hexnan+0xd4>
 8005572:	2004      	movs	r0, #4
 8005574:	e7d5      	b.n	8005522 <__hexnan+0xe2>
	...

08005578 <sbrk_aligned>:
 8005578:	b570      	push	{r4, r5, r6, lr}
 800557a:	4e0f      	ldr	r6, [pc, #60]	@ (80055b8 <sbrk_aligned+0x40>)
 800557c:	460c      	mov	r4, r1
 800557e:	6831      	ldr	r1, [r6, #0]
 8005580:	4605      	mov	r5, r0
 8005582:	b911      	cbnz	r1, 800558a <sbrk_aligned+0x12>
 8005584:	f001 f918 	bl	80067b8 <_sbrk_r>
 8005588:	6030      	str	r0, [r6, #0]
 800558a:	4621      	mov	r1, r4
 800558c:	4628      	mov	r0, r5
 800558e:	f001 f913 	bl	80067b8 <_sbrk_r>
 8005592:	1c43      	adds	r3, r0, #1
 8005594:	d103      	bne.n	800559e <sbrk_aligned+0x26>
 8005596:	f04f 34ff 	mov.w	r4, #4294967295
 800559a:	4620      	mov	r0, r4
 800559c:	bd70      	pop	{r4, r5, r6, pc}
 800559e:	1cc4      	adds	r4, r0, #3
 80055a0:	f024 0403 	bic.w	r4, r4, #3
 80055a4:	42a0      	cmp	r0, r4
 80055a6:	d0f8      	beq.n	800559a <sbrk_aligned+0x22>
 80055a8:	1a21      	subs	r1, r4, r0
 80055aa:	4628      	mov	r0, r5
 80055ac:	f001 f904 	bl	80067b8 <_sbrk_r>
 80055b0:	3001      	adds	r0, #1
 80055b2:	d1f2      	bne.n	800559a <sbrk_aligned+0x22>
 80055b4:	e7ef      	b.n	8005596 <sbrk_aligned+0x1e>
 80055b6:	bf00      	nop
 80055b8:	20000498 	.word	0x20000498

080055bc <_malloc_r>:
 80055bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055c0:	1ccd      	adds	r5, r1, #3
 80055c2:	f025 0503 	bic.w	r5, r5, #3
 80055c6:	3508      	adds	r5, #8
 80055c8:	2d0c      	cmp	r5, #12
 80055ca:	bf38      	it	cc
 80055cc:	250c      	movcc	r5, #12
 80055ce:	2d00      	cmp	r5, #0
 80055d0:	4606      	mov	r6, r0
 80055d2:	db01      	blt.n	80055d8 <_malloc_r+0x1c>
 80055d4:	42a9      	cmp	r1, r5
 80055d6:	d904      	bls.n	80055e2 <_malloc_r+0x26>
 80055d8:	230c      	movs	r3, #12
 80055da:	6033      	str	r3, [r6, #0]
 80055dc:	2000      	movs	r0, #0
 80055de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80056b8 <_malloc_r+0xfc>
 80055e6:	f000 f87b 	bl	80056e0 <__malloc_lock>
 80055ea:	f8d8 3000 	ldr.w	r3, [r8]
 80055ee:	461c      	mov	r4, r3
 80055f0:	bb44      	cbnz	r4, 8005644 <_malloc_r+0x88>
 80055f2:	4629      	mov	r1, r5
 80055f4:	4630      	mov	r0, r6
 80055f6:	f7ff ffbf 	bl	8005578 <sbrk_aligned>
 80055fa:	1c43      	adds	r3, r0, #1
 80055fc:	4604      	mov	r4, r0
 80055fe:	d158      	bne.n	80056b2 <_malloc_r+0xf6>
 8005600:	f8d8 4000 	ldr.w	r4, [r8]
 8005604:	4627      	mov	r7, r4
 8005606:	2f00      	cmp	r7, #0
 8005608:	d143      	bne.n	8005692 <_malloc_r+0xd6>
 800560a:	2c00      	cmp	r4, #0
 800560c:	d04b      	beq.n	80056a6 <_malloc_r+0xea>
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	4639      	mov	r1, r7
 8005612:	4630      	mov	r0, r6
 8005614:	eb04 0903 	add.w	r9, r4, r3
 8005618:	f001 f8ce 	bl	80067b8 <_sbrk_r>
 800561c:	4581      	cmp	r9, r0
 800561e:	d142      	bne.n	80056a6 <_malloc_r+0xea>
 8005620:	6821      	ldr	r1, [r4, #0]
 8005622:	1a6d      	subs	r5, r5, r1
 8005624:	4629      	mov	r1, r5
 8005626:	4630      	mov	r0, r6
 8005628:	f7ff ffa6 	bl	8005578 <sbrk_aligned>
 800562c:	3001      	adds	r0, #1
 800562e:	d03a      	beq.n	80056a6 <_malloc_r+0xea>
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	442b      	add	r3, r5
 8005634:	6023      	str	r3, [r4, #0]
 8005636:	f8d8 3000 	ldr.w	r3, [r8]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	bb62      	cbnz	r2, 8005698 <_malloc_r+0xdc>
 800563e:	f8c8 7000 	str.w	r7, [r8]
 8005642:	e00f      	b.n	8005664 <_malloc_r+0xa8>
 8005644:	6822      	ldr	r2, [r4, #0]
 8005646:	1b52      	subs	r2, r2, r5
 8005648:	d420      	bmi.n	800568c <_malloc_r+0xd0>
 800564a:	2a0b      	cmp	r2, #11
 800564c:	d917      	bls.n	800567e <_malloc_r+0xc2>
 800564e:	1961      	adds	r1, r4, r5
 8005650:	42a3      	cmp	r3, r4
 8005652:	6025      	str	r5, [r4, #0]
 8005654:	bf18      	it	ne
 8005656:	6059      	strne	r1, [r3, #4]
 8005658:	6863      	ldr	r3, [r4, #4]
 800565a:	bf08      	it	eq
 800565c:	f8c8 1000 	streq.w	r1, [r8]
 8005660:	5162      	str	r2, [r4, r5]
 8005662:	604b      	str	r3, [r1, #4]
 8005664:	4630      	mov	r0, r6
 8005666:	f000 f841 	bl	80056ec <__malloc_unlock>
 800566a:	f104 000b 	add.w	r0, r4, #11
 800566e:	1d23      	adds	r3, r4, #4
 8005670:	f020 0007 	bic.w	r0, r0, #7
 8005674:	1ac2      	subs	r2, r0, r3
 8005676:	bf1c      	itt	ne
 8005678:	1a1b      	subne	r3, r3, r0
 800567a:	50a3      	strne	r3, [r4, r2]
 800567c:	e7af      	b.n	80055de <_malloc_r+0x22>
 800567e:	6862      	ldr	r2, [r4, #4]
 8005680:	42a3      	cmp	r3, r4
 8005682:	bf0c      	ite	eq
 8005684:	f8c8 2000 	streq.w	r2, [r8]
 8005688:	605a      	strne	r2, [r3, #4]
 800568a:	e7eb      	b.n	8005664 <_malloc_r+0xa8>
 800568c:	4623      	mov	r3, r4
 800568e:	6864      	ldr	r4, [r4, #4]
 8005690:	e7ae      	b.n	80055f0 <_malloc_r+0x34>
 8005692:	463c      	mov	r4, r7
 8005694:	687f      	ldr	r7, [r7, #4]
 8005696:	e7b6      	b.n	8005606 <_malloc_r+0x4a>
 8005698:	461a      	mov	r2, r3
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	42a3      	cmp	r3, r4
 800569e:	d1fb      	bne.n	8005698 <_malloc_r+0xdc>
 80056a0:	2300      	movs	r3, #0
 80056a2:	6053      	str	r3, [r2, #4]
 80056a4:	e7de      	b.n	8005664 <_malloc_r+0xa8>
 80056a6:	230c      	movs	r3, #12
 80056a8:	6033      	str	r3, [r6, #0]
 80056aa:	4630      	mov	r0, r6
 80056ac:	f000 f81e 	bl	80056ec <__malloc_unlock>
 80056b0:	e794      	b.n	80055dc <_malloc_r+0x20>
 80056b2:	6005      	str	r5, [r0, #0]
 80056b4:	e7d6      	b.n	8005664 <_malloc_r+0xa8>
 80056b6:	bf00      	nop
 80056b8:	2000049c 	.word	0x2000049c

080056bc <__ascii_mbtowc>:
 80056bc:	b082      	sub	sp, #8
 80056be:	b901      	cbnz	r1, 80056c2 <__ascii_mbtowc+0x6>
 80056c0:	a901      	add	r1, sp, #4
 80056c2:	b142      	cbz	r2, 80056d6 <__ascii_mbtowc+0x1a>
 80056c4:	b14b      	cbz	r3, 80056da <__ascii_mbtowc+0x1e>
 80056c6:	7813      	ldrb	r3, [r2, #0]
 80056c8:	600b      	str	r3, [r1, #0]
 80056ca:	7812      	ldrb	r2, [r2, #0]
 80056cc:	1e10      	subs	r0, r2, #0
 80056ce:	bf18      	it	ne
 80056d0:	2001      	movne	r0, #1
 80056d2:	b002      	add	sp, #8
 80056d4:	4770      	bx	lr
 80056d6:	4610      	mov	r0, r2
 80056d8:	e7fb      	b.n	80056d2 <__ascii_mbtowc+0x16>
 80056da:	f06f 0001 	mvn.w	r0, #1
 80056de:	e7f8      	b.n	80056d2 <__ascii_mbtowc+0x16>

080056e0 <__malloc_lock>:
 80056e0:	4801      	ldr	r0, [pc, #4]	@ (80056e8 <__malloc_lock+0x8>)
 80056e2:	f7ff bbaa 	b.w	8004e3a <__retarget_lock_acquire_recursive>
 80056e6:	bf00      	nop
 80056e8:	20000494 	.word	0x20000494

080056ec <__malloc_unlock>:
 80056ec:	4801      	ldr	r0, [pc, #4]	@ (80056f4 <__malloc_unlock+0x8>)
 80056ee:	f7ff bba5 	b.w	8004e3c <__retarget_lock_release_recursive>
 80056f2:	bf00      	nop
 80056f4:	20000494 	.word	0x20000494

080056f8 <_Balloc>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	69c6      	ldr	r6, [r0, #28]
 80056fc:	4604      	mov	r4, r0
 80056fe:	460d      	mov	r5, r1
 8005700:	b976      	cbnz	r6, 8005720 <_Balloc+0x28>
 8005702:	2010      	movs	r0, #16
 8005704:	f001 f89a 	bl	800683c <malloc>
 8005708:	4602      	mov	r2, r0
 800570a:	61e0      	str	r0, [r4, #28]
 800570c:	b920      	cbnz	r0, 8005718 <_Balloc+0x20>
 800570e:	4b18      	ldr	r3, [pc, #96]	@ (8005770 <_Balloc+0x78>)
 8005710:	4818      	ldr	r0, [pc, #96]	@ (8005774 <_Balloc+0x7c>)
 8005712:	216b      	movs	r1, #107	@ 0x6b
 8005714:	f001 f860 	bl	80067d8 <__assert_func>
 8005718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800571c:	6006      	str	r6, [r0, #0]
 800571e:	60c6      	str	r6, [r0, #12]
 8005720:	69e6      	ldr	r6, [r4, #28]
 8005722:	68f3      	ldr	r3, [r6, #12]
 8005724:	b183      	cbz	r3, 8005748 <_Balloc+0x50>
 8005726:	69e3      	ldr	r3, [r4, #28]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800572e:	b9b8      	cbnz	r0, 8005760 <_Balloc+0x68>
 8005730:	2101      	movs	r1, #1
 8005732:	fa01 f605 	lsl.w	r6, r1, r5
 8005736:	1d72      	adds	r2, r6, #5
 8005738:	0092      	lsls	r2, r2, #2
 800573a:	4620      	mov	r0, r4
 800573c:	f001 f86a 	bl	8006814 <_calloc_r>
 8005740:	b160      	cbz	r0, 800575c <_Balloc+0x64>
 8005742:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005746:	e00e      	b.n	8005766 <_Balloc+0x6e>
 8005748:	2221      	movs	r2, #33	@ 0x21
 800574a:	2104      	movs	r1, #4
 800574c:	4620      	mov	r0, r4
 800574e:	f001 f861 	bl	8006814 <_calloc_r>
 8005752:	69e3      	ldr	r3, [r4, #28]
 8005754:	60f0      	str	r0, [r6, #12]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1e4      	bne.n	8005726 <_Balloc+0x2e>
 800575c:	2000      	movs	r0, #0
 800575e:	bd70      	pop	{r4, r5, r6, pc}
 8005760:	6802      	ldr	r2, [r0, #0]
 8005762:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005766:	2300      	movs	r3, #0
 8005768:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800576c:	e7f7      	b.n	800575e <_Balloc+0x66>
 800576e:	bf00      	nop
 8005770:	080071af 	.word	0x080071af
 8005774:	080071c6 	.word	0x080071c6

08005778 <_Bfree>:
 8005778:	b570      	push	{r4, r5, r6, lr}
 800577a:	69c6      	ldr	r6, [r0, #28]
 800577c:	4605      	mov	r5, r0
 800577e:	460c      	mov	r4, r1
 8005780:	b976      	cbnz	r6, 80057a0 <_Bfree+0x28>
 8005782:	2010      	movs	r0, #16
 8005784:	f001 f85a 	bl	800683c <malloc>
 8005788:	4602      	mov	r2, r0
 800578a:	61e8      	str	r0, [r5, #28]
 800578c:	b920      	cbnz	r0, 8005798 <_Bfree+0x20>
 800578e:	4b09      	ldr	r3, [pc, #36]	@ (80057b4 <_Bfree+0x3c>)
 8005790:	4809      	ldr	r0, [pc, #36]	@ (80057b8 <_Bfree+0x40>)
 8005792:	218f      	movs	r1, #143	@ 0x8f
 8005794:	f001 f820 	bl	80067d8 <__assert_func>
 8005798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800579c:	6006      	str	r6, [r0, #0]
 800579e:	60c6      	str	r6, [r0, #12]
 80057a0:	b13c      	cbz	r4, 80057b2 <_Bfree+0x3a>
 80057a2:	69eb      	ldr	r3, [r5, #28]
 80057a4:	6862      	ldr	r2, [r4, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057ac:	6021      	str	r1, [r4, #0]
 80057ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80057b2:	bd70      	pop	{r4, r5, r6, pc}
 80057b4:	080071af 	.word	0x080071af
 80057b8:	080071c6 	.word	0x080071c6

080057bc <__multadd>:
 80057bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057c0:	690d      	ldr	r5, [r1, #16]
 80057c2:	4607      	mov	r7, r0
 80057c4:	460c      	mov	r4, r1
 80057c6:	461e      	mov	r6, r3
 80057c8:	f101 0c14 	add.w	ip, r1, #20
 80057cc:	2000      	movs	r0, #0
 80057ce:	f8dc 3000 	ldr.w	r3, [ip]
 80057d2:	b299      	uxth	r1, r3
 80057d4:	fb02 6101 	mla	r1, r2, r1, r6
 80057d8:	0c1e      	lsrs	r6, r3, #16
 80057da:	0c0b      	lsrs	r3, r1, #16
 80057dc:	fb02 3306 	mla	r3, r2, r6, r3
 80057e0:	b289      	uxth	r1, r1
 80057e2:	3001      	adds	r0, #1
 80057e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80057e8:	4285      	cmp	r5, r0
 80057ea:	f84c 1b04 	str.w	r1, [ip], #4
 80057ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80057f2:	dcec      	bgt.n	80057ce <__multadd+0x12>
 80057f4:	b30e      	cbz	r6, 800583a <__multadd+0x7e>
 80057f6:	68a3      	ldr	r3, [r4, #8]
 80057f8:	42ab      	cmp	r3, r5
 80057fa:	dc19      	bgt.n	8005830 <__multadd+0x74>
 80057fc:	6861      	ldr	r1, [r4, #4]
 80057fe:	4638      	mov	r0, r7
 8005800:	3101      	adds	r1, #1
 8005802:	f7ff ff79 	bl	80056f8 <_Balloc>
 8005806:	4680      	mov	r8, r0
 8005808:	b928      	cbnz	r0, 8005816 <__multadd+0x5a>
 800580a:	4602      	mov	r2, r0
 800580c:	4b0c      	ldr	r3, [pc, #48]	@ (8005840 <__multadd+0x84>)
 800580e:	480d      	ldr	r0, [pc, #52]	@ (8005844 <__multadd+0x88>)
 8005810:	21ba      	movs	r1, #186	@ 0xba
 8005812:	f000 ffe1 	bl	80067d8 <__assert_func>
 8005816:	6922      	ldr	r2, [r4, #16]
 8005818:	3202      	adds	r2, #2
 800581a:	f104 010c 	add.w	r1, r4, #12
 800581e:	0092      	lsls	r2, r2, #2
 8005820:	300c      	adds	r0, #12
 8005822:	f7ff fb0c 	bl	8004e3e <memcpy>
 8005826:	4621      	mov	r1, r4
 8005828:	4638      	mov	r0, r7
 800582a:	f7ff ffa5 	bl	8005778 <_Bfree>
 800582e:	4644      	mov	r4, r8
 8005830:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005834:	3501      	adds	r5, #1
 8005836:	615e      	str	r6, [r3, #20]
 8005838:	6125      	str	r5, [r4, #16]
 800583a:	4620      	mov	r0, r4
 800583c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005840:	0800713e 	.word	0x0800713e
 8005844:	080071c6 	.word	0x080071c6

08005848 <__s2b>:
 8005848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800584c:	460c      	mov	r4, r1
 800584e:	4615      	mov	r5, r2
 8005850:	461f      	mov	r7, r3
 8005852:	2209      	movs	r2, #9
 8005854:	3308      	adds	r3, #8
 8005856:	4606      	mov	r6, r0
 8005858:	fb93 f3f2 	sdiv	r3, r3, r2
 800585c:	2100      	movs	r1, #0
 800585e:	2201      	movs	r2, #1
 8005860:	429a      	cmp	r2, r3
 8005862:	db09      	blt.n	8005878 <__s2b+0x30>
 8005864:	4630      	mov	r0, r6
 8005866:	f7ff ff47 	bl	80056f8 <_Balloc>
 800586a:	b940      	cbnz	r0, 800587e <__s2b+0x36>
 800586c:	4602      	mov	r2, r0
 800586e:	4b19      	ldr	r3, [pc, #100]	@ (80058d4 <__s2b+0x8c>)
 8005870:	4819      	ldr	r0, [pc, #100]	@ (80058d8 <__s2b+0x90>)
 8005872:	21d3      	movs	r1, #211	@ 0xd3
 8005874:	f000 ffb0 	bl	80067d8 <__assert_func>
 8005878:	0052      	lsls	r2, r2, #1
 800587a:	3101      	adds	r1, #1
 800587c:	e7f0      	b.n	8005860 <__s2b+0x18>
 800587e:	9b08      	ldr	r3, [sp, #32]
 8005880:	6143      	str	r3, [r0, #20]
 8005882:	2d09      	cmp	r5, #9
 8005884:	f04f 0301 	mov.w	r3, #1
 8005888:	6103      	str	r3, [r0, #16]
 800588a:	dd16      	ble.n	80058ba <__s2b+0x72>
 800588c:	f104 0909 	add.w	r9, r4, #9
 8005890:	46c8      	mov	r8, r9
 8005892:	442c      	add	r4, r5
 8005894:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005898:	4601      	mov	r1, r0
 800589a:	3b30      	subs	r3, #48	@ 0x30
 800589c:	220a      	movs	r2, #10
 800589e:	4630      	mov	r0, r6
 80058a0:	f7ff ff8c 	bl	80057bc <__multadd>
 80058a4:	45a0      	cmp	r8, r4
 80058a6:	d1f5      	bne.n	8005894 <__s2b+0x4c>
 80058a8:	f1a5 0408 	sub.w	r4, r5, #8
 80058ac:	444c      	add	r4, r9
 80058ae:	1b2d      	subs	r5, r5, r4
 80058b0:	1963      	adds	r3, r4, r5
 80058b2:	42bb      	cmp	r3, r7
 80058b4:	db04      	blt.n	80058c0 <__s2b+0x78>
 80058b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ba:	340a      	adds	r4, #10
 80058bc:	2509      	movs	r5, #9
 80058be:	e7f6      	b.n	80058ae <__s2b+0x66>
 80058c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80058c4:	4601      	mov	r1, r0
 80058c6:	3b30      	subs	r3, #48	@ 0x30
 80058c8:	220a      	movs	r2, #10
 80058ca:	4630      	mov	r0, r6
 80058cc:	f7ff ff76 	bl	80057bc <__multadd>
 80058d0:	e7ee      	b.n	80058b0 <__s2b+0x68>
 80058d2:	bf00      	nop
 80058d4:	0800713e 	.word	0x0800713e
 80058d8:	080071c6 	.word	0x080071c6

080058dc <__hi0bits>:
 80058dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80058e0:	4603      	mov	r3, r0
 80058e2:	bf36      	itet	cc
 80058e4:	0403      	lslcc	r3, r0, #16
 80058e6:	2000      	movcs	r0, #0
 80058e8:	2010      	movcc	r0, #16
 80058ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058ee:	bf3c      	itt	cc
 80058f0:	021b      	lslcc	r3, r3, #8
 80058f2:	3008      	addcc	r0, #8
 80058f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058f8:	bf3c      	itt	cc
 80058fa:	011b      	lslcc	r3, r3, #4
 80058fc:	3004      	addcc	r0, #4
 80058fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005902:	bf3c      	itt	cc
 8005904:	009b      	lslcc	r3, r3, #2
 8005906:	3002      	addcc	r0, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	db05      	blt.n	8005918 <__hi0bits+0x3c>
 800590c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005910:	f100 0001 	add.w	r0, r0, #1
 8005914:	bf08      	it	eq
 8005916:	2020      	moveq	r0, #32
 8005918:	4770      	bx	lr

0800591a <__lo0bits>:
 800591a:	6803      	ldr	r3, [r0, #0]
 800591c:	4602      	mov	r2, r0
 800591e:	f013 0007 	ands.w	r0, r3, #7
 8005922:	d00b      	beq.n	800593c <__lo0bits+0x22>
 8005924:	07d9      	lsls	r1, r3, #31
 8005926:	d421      	bmi.n	800596c <__lo0bits+0x52>
 8005928:	0798      	lsls	r0, r3, #30
 800592a:	bf49      	itett	mi
 800592c:	085b      	lsrmi	r3, r3, #1
 800592e:	089b      	lsrpl	r3, r3, #2
 8005930:	2001      	movmi	r0, #1
 8005932:	6013      	strmi	r3, [r2, #0]
 8005934:	bf5c      	itt	pl
 8005936:	6013      	strpl	r3, [r2, #0]
 8005938:	2002      	movpl	r0, #2
 800593a:	4770      	bx	lr
 800593c:	b299      	uxth	r1, r3
 800593e:	b909      	cbnz	r1, 8005944 <__lo0bits+0x2a>
 8005940:	0c1b      	lsrs	r3, r3, #16
 8005942:	2010      	movs	r0, #16
 8005944:	b2d9      	uxtb	r1, r3
 8005946:	b909      	cbnz	r1, 800594c <__lo0bits+0x32>
 8005948:	3008      	adds	r0, #8
 800594a:	0a1b      	lsrs	r3, r3, #8
 800594c:	0719      	lsls	r1, r3, #28
 800594e:	bf04      	itt	eq
 8005950:	091b      	lsreq	r3, r3, #4
 8005952:	3004      	addeq	r0, #4
 8005954:	0799      	lsls	r1, r3, #30
 8005956:	bf04      	itt	eq
 8005958:	089b      	lsreq	r3, r3, #2
 800595a:	3002      	addeq	r0, #2
 800595c:	07d9      	lsls	r1, r3, #31
 800595e:	d403      	bmi.n	8005968 <__lo0bits+0x4e>
 8005960:	085b      	lsrs	r3, r3, #1
 8005962:	f100 0001 	add.w	r0, r0, #1
 8005966:	d003      	beq.n	8005970 <__lo0bits+0x56>
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	4770      	bx	lr
 800596c:	2000      	movs	r0, #0
 800596e:	4770      	bx	lr
 8005970:	2020      	movs	r0, #32
 8005972:	4770      	bx	lr

08005974 <__i2b>:
 8005974:	b510      	push	{r4, lr}
 8005976:	460c      	mov	r4, r1
 8005978:	2101      	movs	r1, #1
 800597a:	f7ff febd 	bl	80056f8 <_Balloc>
 800597e:	4602      	mov	r2, r0
 8005980:	b928      	cbnz	r0, 800598e <__i2b+0x1a>
 8005982:	4b05      	ldr	r3, [pc, #20]	@ (8005998 <__i2b+0x24>)
 8005984:	4805      	ldr	r0, [pc, #20]	@ (800599c <__i2b+0x28>)
 8005986:	f240 1145 	movw	r1, #325	@ 0x145
 800598a:	f000 ff25 	bl	80067d8 <__assert_func>
 800598e:	2301      	movs	r3, #1
 8005990:	6144      	str	r4, [r0, #20]
 8005992:	6103      	str	r3, [r0, #16]
 8005994:	bd10      	pop	{r4, pc}
 8005996:	bf00      	nop
 8005998:	0800713e 	.word	0x0800713e
 800599c:	080071c6 	.word	0x080071c6

080059a0 <__multiply>:
 80059a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a4:	4617      	mov	r7, r2
 80059a6:	690a      	ldr	r2, [r1, #16]
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	bfa8      	it	ge
 80059ae:	463b      	movge	r3, r7
 80059b0:	4689      	mov	r9, r1
 80059b2:	bfa4      	itt	ge
 80059b4:	460f      	movge	r7, r1
 80059b6:	4699      	movge	r9, r3
 80059b8:	693d      	ldr	r5, [r7, #16]
 80059ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	6879      	ldr	r1, [r7, #4]
 80059c2:	eb05 060a 	add.w	r6, r5, sl
 80059c6:	42b3      	cmp	r3, r6
 80059c8:	b085      	sub	sp, #20
 80059ca:	bfb8      	it	lt
 80059cc:	3101      	addlt	r1, #1
 80059ce:	f7ff fe93 	bl	80056f8 <_Balloc>
 80059d2:	b930      	cbnz	r0, 80059e2 <__multiply+0x42>
 80059d4:	4602      	mov	r2, r0
 80059d6:	4b41      	ldr	r3, [pc, #260]	@ (8005adc <__multiply+0x13c>)
 80059d8:	4841      	ldr	r0, [pc, #260]	@ (8005ae0 <__multiply+0x140>)
 80059da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80059de:	f000 fefb 	bl	80067d8 <__assert_func>
 80059e2:	f100 0414 	add.w	r4, r0, #20
 80059e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80059ea:	4623      	mov	r3, r4
 80059ec:	2200      	movs	r2, #0
 80059ee:	4573      	cmp	r3, lr
 80059f0:	d320      	bcc.n	8005a34 <__multiply+0x94>
 80059f2:	f107 0814 	add.w	r8, r7, #20
 80059f6:	f109 0114 	add.w	r1, r9, #20
 80059fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80059fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005a02:	9302      	str	r3, [sp, #8]
 8005a04:	1beb      	subs	r3, r5, r7
 8005a06:	3b15      	subs	r3, #21
 8005a08:	f023 0303 	bic.w	r3, r3, #3
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	3715      	adds	r7, #21
 8005a10:	42bd      	cmp	r5, r7
 8005a12:	bf38      	it	cc
 8005a14:	2304      	movcc	r3, #4
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	9b02      	ldr	r3, [sp, #8]
 8005a1a:	9103      	str	r1, [sp, #12]
 8005a1c:	428b      	cmp	r3, r1
 8005a1e:	d80c      	bhi.n	8005a3a <__multiply+0x9a>
 8005a20:	2e00      	cmp	r6, #0
 8005a22:	dd03      	ble.n	8005a2c <__multiply+0x8c>
 8005a24:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d055      	beq.n	8005ad8 <__multiply+0x138>
 8005a2c:	6106      	str	r6, [r0, #16]
 8005a2e:	b005      	add	sp, #20
 8005a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a34:	f843 2b04 	str.w	r2, [r3], #4
 8005a38:	e7d9      	b.n	80059ee <__multiply+0x4e>
 8005a3a:	f8b1 a000 	ldrh.w	sl, [r1]
 8005a3e:	f1ba 0f00 	cmp.w	sl, #0
 8005a42:	d01f      	beq.n	8005a84 <__multiply+0xe4>
 8005a44:	46c4      	mov	ip, r8
 8005a46:	46a1      	mov	r9, r4
 8005a48:	2700      	movs	r7, #0
 8005a4a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005a4e:	f8d9 3000 	ldr.w	r3, [r9]
 8005a52:	fa1f fb82 	uxth.w	fp, r2
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	fb0a 330b 	mla	r3, sl, fp, r3
 8005a5c:	443b      	add	r3, r7
 8005a5e:	f8d9 7000 	ldr.w	r7, [r9]
 8005a62:	0c12      	lsrs	r2, r2, #16
 8005a64:	0c3f      	lsrs	r7, r7, #16
 8005a66:	fb0a 7202 	mla	r2, sl, r2, r7
 8005a6a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a74:	4565      	cmp	r5, ip
 8005a76:	f849 3b04 	str.w	r3, [r9], #4
 8005a7a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005a7e:	d8e4      	bhi.n	8005a4a <__multiply+0xaa>
 8005a80:	9b01      	ldr	r3, [sp, #4]
 8005a82:	50e7      	str	r7, [r4, r3]
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005a8a:	3104      	adds	r1, #4
 8005a8c:	f1b9 0f00 	cmp.w	r9, #0
 8005a90:	d020      	beq.n	8005ad4 <__multiply+0x134>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	4647      	mov	r7, r8
 8005a96:	46a4      	mov	ip, r4
 8005a98:	f04f 0a00 	mov.w	sl, #0
 8005a9c:	f8b7 b000 	ldrh.w	fp, [r7]
 8005aa0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005aa4:	fb09 220b 	mla	r2, r9, fp, r2
 8005aa8:	4452      	add	r2, sl
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ab0:	f84c 3b04 	str.w	r3, [ip], #4
 8005ab4:	f857 3b04 	ldr.w	r3, [r7], #4
 8005ab8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005abc:	f8bc 3000 	ldrh.w	r3, [ip]
 8005ac0:	fb09 330a 	mla	r3, r9, sl, r3
 8005ac4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005ac8:	42bd      	cmp	r5, r7
 8005aca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ace:	d8e5      	bhi.n	8005a9c <__multiply+0xfc>
 8005ad0:	9a01      	ldr	r2, [sp, #4]
 8005ad2:	50a3      	str	r3, [r4, r2]
 8005ad4:	3404      	adds	r4, #4
 8005ad6:	e79f      	b.n	8005a18 <__multiply+0x78>
 8005ad8:	3e01      	subs	r6, #1
 8005ada:	e7a1      	b.n	8005a20 <__multiply+0x80>
 8005adc:	0800713e 	.word	0x0800713e
 8005ae0:	080071c6 	.word	0x080071c6

08005ae4 <__pow5mult>:
 8005ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae8:	4615      	mov	r5, r2
 8005aea:	f012 0203 	ands.w	r2, r2, #3
 8005aee:	4607      	mov	r7, r0
 8005af0:	460e      	mov	r6, r1
 8005af2:	d007      	beq.n	8005b04 <__pow5mult+0x20>
 8005af4:	4c25      	ldr	r4, [pc, #148]	@ (8005b8c <__pow5mult+0xa8>)
 8005af6:	3a01      	subs	r2, #1
 8005af8:	2300      	movs	r3, #0
 8005afa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005afe:	f7ff fe5d 	bl	80057bc <__multadd>
 8005b02:	4606      	mov	r6, r0
 8005b04:	10ad      	asrs	r5, r5, #2
 8005b06:	d03d      	beq.n	8005b84 <__pow5mult+0xa0>
 8005b08:	69fc      	ldr	r4, [r7, #28]
 8005b0a:	b97c      	cbnz	r4, 8005b2c <__pow5mult+0x48>
 8005b0c:	2010      	movs	r0, #16
 8005b0e:	f000 fe95 	bl	800683c <malloc>
 8005b12:	4602      	mov	r2, r0
 8005b14:	61f8      	str	r0, [r7, #28]
 8005b16:	b928      	cbnz	r0, 8005b24 <__pow5mult+0x40>
 8005b18:	4b1d      	ldr	r3, [pc, #116]	@ (8005b90 <__pow5mult+0xac>)
 8005b1a:	481e      	ldr	r0, [pc, #120]	@ (8005b94 <__pow5mult+0xb0>)
 8005b1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b20:	f000 fe5a 	bl	80067d8 <__assert_func>
 8005b24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b28:	6004      	str	r4, [r0, #0]
 8005b2a:	60c4      	str	r4, [r0, #12]
 8005b2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005b30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b34:	b94c      	cbnz	r4, 8005b4a <__pow5mult+0x66>
 8005b36:	f240 2171 	movw	r1, #625	@ 0x271
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	f7ff ff1a 	bl	8005974 <__i2b>
 8005b40:	2300      	movs	r3, #0
 8005b42:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b46:	4604      	mov	r4, r0
 8005b48:	6003      	str	r3, [r0, #0]
 8005b4a:	f04f 0900 	mov.w	r9, #0
 8005b4e:	07eb      	lsls	r3, r5, #31
 8005b50:	d50a      	bpl.n	8005b68 <__pow5mult+0x84>
 8005b52:	4631      	mov	r1, r6
 8005b54:	4622      	mov	r2, r4
 8005b56:	4638      	mov	r0, r7
 8005b58:	f7ff ff22 	bl	80059a0 <__multiply>
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	4680      	mov	r8, r0
 8005b60:	4638      	mov	r0, r7
 8005b62:	f7ff fe09 	bl	8005778 <_Bfree>
 8005b66:	4646      	mov	r6, r8
 8005b68:	106d      	asrs	r5, r5, #1
 8005b6a:	d00b      	beq.n	8005b84 <__pow5mult+0xa0>
 8005b6c:	6820      	ldr	r0, [r4, #0]
 8005b6e:	b938      	cbnz	r0, 8005b80 <__pow5mult+0x9c>
 8005b70:	4622      	mov	r2, r4
 8005b72:	4621      	mov	r1, r4
 8005b74:	4638      	mov	r0, r7
 8005b76:	f7ff ff13 	bl	80059a0 <__multiply>
 8005b7a:	6020      	str	r0, [r4, #0]
 8005b7c:	f8c0 9000 	str.w	r9, [r0]
 8005b80:	4604      	mov	r4, r0
 8005b82:	e7e4      	b.n	8005b4e <__pow5mult+0x6a>
 8005b84:	4630      	mov	r0, r6
 8005b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b8a:	bf00      	nop
 8005b8c:	080072e0 	.word	0x080072e0
 8005b90:	080071af 	.word	0x080071af
 8005b94:	080071c6 	.word	0x080071c6

08005b98 <__lshift>:
 8005b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b9c:	460c      	mov	r4, r1
 8005b9e:	6849      	ldr	r1, [r1, #4]
 8005ba0:	6923      	ldr	r3, [r4, #16]
 8005ba2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005ba6:	68a3      	ldr	r3, [r4, #8]
 8005ba8:	4607      	mov	r7, r0
 8005baa:	4691      	mov	r9, r2
 8005bac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bb0:	f108 0601 	add.w	r6, r8, #1
 8005bb4:	42b3      	cmp	r3, r6
 8005bb6:	db0b      	blt.n	8005bd0 <__lshift+0x38>
 8005bb8:	4638      	mov	r0, r7
 8005bba:	f7ff fd9d 	bl	80056f8 <_Balloc>
 8005bbe:	4605      	mov	r5, r0
 8005bc0:	b948      	cbnz	r0, 8005bd6 <__lshift+0x3e>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	4b28      	ldr	r3, [pc, #160]	@ (8005c68 <__lshift+0xd0>)
 8005bc6:	4829      	ldr	r0, [pc, #164]	@ (8005c6c <__lshift+0xd4>)
 8005bc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005bcc:	f000 fe04 	bl	80067d8 <__assert_func>
 8005bd0:	3101      	adds	r1, #1
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	e7ee      	b.n	8005bb4 <__lshift+0x1c>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f100 0114 	add.w	r1, r0, #20
 8005bdc:	f100 0210 	add.w	r2, r0, #16
 8005be0:	4618      	mov	r0, r3
 8005be2:	4553      	cmp	r3, sl
 8005be4:	db33      	blt.n	8005c4e <__lshift+0xb6>
 8005be6:	6920      	ldr	r0, [r4, #16]
 8005be8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005bec:	f104 0314 	add.w	r3, r4, #20
 8005bf0:	f019 091f 	ands.w	r9, r9, #31
 8005bf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005bf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005bfc:	d02b      	beq.n	8005c56 <__lshift+0xbe>
 8005bfe:	f1c9 0e20 	rsb	lr, r9, #32
 8005c02:	468a      	mov	sl, r1
 8005c04:	2200      	movs	r2, #0
 8005c06:	6818      	ldr	r0, [r3, #0]
 8005c08:	fa00 f009 	lsl.w	r0, r0, r9
 8005c0c:	4310      	orrs	r0, r2
 8005c0e:	f84a 0b04 	str.w	r0, [sl], #4
 8005c12:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c16:	459c      	cmp	ip, r3
 8005c18:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c1c:	d8f3      	bhi.n	8005c06 <__lshift+0x6e>
 8005c1e:	ebac 0304 	sub.w	r3, ip, r4
 8005c22:	3b15      	subs	r3, #21
 8005c24:	f023 0303 	bic.w	r3, r3, #3
 8005c28:	3304      	adds	r3, #4
 8005c2a:	f104 0015 	add.w	r0, r4, #21
 8005c2e:	4560      	cmp	r0, ip
 8005c30:	bf88      	it	hi
 8005c32:	2304      	movhi	r3, #4
 8005c34:	50ca      	str	r2, [r1, r3]
 8005c36:	b10a      	cbz	r2, 8005c3c <__lshift+0xa4>
 8005c38:	f108 0602 	add.w	r6, r8, #2
 8005c3c:	3e01      	subs	r6, #1
 8005c3e:	4638      	mov	r0, r7
 8005c40:	612e      	str	r6, [r5, #16]
 8005c42:	4621      	mov	r1, r4
 8005c44:	f7ff fd98 	bl	8005778 <_Bfree>
 8005c48:	4628      	mov	r0, r5
 8005c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c52:	3301      	adds	r3, #1
 8005c54:	e7c5      	b.n	8005be2 <__lshift+0x4a>
 8005c56:	3904      	subs	r1, #4
 8005c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c60:	459c      	cmp	ip, r3
 8005c62:	d8f9      	bhi.n	8005c58 <__lshift+0xc0>
 8005c64:	e7ea      	b.n	8005c3c <__lshift+0xa4>
 8005c66:	bf00      	nop
 8005c68:	0800713e 	.word	0x0800713e
 8005c6c:	080071c6 	.word	0x080071c6

08005c70 <__mcmp>:
 8005c70:	690a      	ldr	r2, [r1, #16]
 8005c72:	4603      	mov	r3, r0
 8005c74:	6900      	ldr	r0, [r0, #16]
 8005c76:	1a80      	subs	r0, r0, r2
 8005c78:	b530      	push	{r4, r5, lr}
 8005c7a:	d10e      	bne.n	8005c9a <__mcmp+0x2a>
 8005c7c:	3314      	adds	r3, #20
 8005c7e:	3114      	adds	r1, #20
 8005c80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005c84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005c88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005c8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005c90:	4295      	cmp	r5, r2
 8005c92:	d003      	beq.n	8005c9c <__mcmp+0x2c>
 8005c94:	d205      	bcs.n	8005ca2 <__mcmp+0x32>
 8005c96:	f04f 30ff 	mov.w	r0, #4294967295
 8005c9a:	bd30      	pop	{r4, r5, pc}
 8005c9c:	42a3      	cmp	r3, r4
 8005c9e:	d3f3      	bcc.n	8005c88 <__mcmp+0x18>
 8005ca0:	e7fb      	b.n	8005c9a <__mcmp+0x2a>
 8005ca2:	2001      	movs	r0, #1
 8005ca4:	e7f9      	b.n	8005c9a <__mcmp+0x2a>
	...

08005ca8 <__mdiff>:
 8005ca8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cac:	4689      	mov	r9, r1
 8005cae:	4606      	mov	r6, r0
 8005cb0:	4611      	mov	r1, r2
 8005cb2:	4648      	mov	r0, r9
 8005cb4:	4614      	mov	r4, r2
 8005cb6:	f7ff ffdb 	bl	8005c70 <__mcmp>
 8005cba:	1e05      	subs	r5, r0, #0
 8005cbc:	d112      	bne.n	8005ce4 <__mdiff+0x3c>
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	f7ff fd19 	bl	80056f8 <_Balloc>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	b928      	cbnz	r0, 8005cd6 <__mdiff+0x2e>
 8005cca:	4b3f      	ldr	r3, [pc, #252]	@ (8005dc8 <__mdiff+0x120>)
 8005ccc:	f240 2137 	movw	r1, #567	@ 0x237
 8005cd0:	483e      	ldr	r0, [pc, #248]	@ (8005dcc <__mdiff+0x124>)
 8005cd2:	f000 fd81 	bl	80067d8 <__assert_func>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005cdc:	4610      	mov	r0, r2
 8005cde:	b003      	add	sp, #12
 8005ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce4:	bfbc      	itt	lt
 8005ce6:	464b      	movlt	r3, r9
 8005ce8:	46a1      	movlt	r9, r4
 8005cea:	4630      	mov	r0, r6
 8005cec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005cf0:	bfba      	itte	lt
 8005cf2:	461c      	movlt	r4, r3
 8005cf4:	2501      	movlt	r5, #1
 8005cf6:	2500      	movge	r5, #0
 8005cf8:	f7ff fcfe 	bl	80056f8 <_Balloc>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	b918      	cbnz	r0, 8005d08 <__mdiff+0x60>
 8005d00:	4b31      	ldr	r3, [pc, #196]	@ (8005dc8 <__mdiff+0x120>)
 8005d02:	f240 2145 	movw	r1, #581	@ 0x245
 8005d06:	e7e3      	b.n	8005cd0 <__mdiff+0x28>
 8005d08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d0c:	6926      	ldr	r6, [r4, #16]
 8005d0e:	60c5      	str	r5, [r0, #12]
 8005d10:	f109 0310 	add.w	r3, r9, #16
 8005d14:	f109 0514 	add.w	r5, r9, #20
 8005d18:	f104 0e14 	add.w	lr, r4, #20
 8005d1c:	f100 0b14 	add.w	fp, r0, #20
 8005d20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005d24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005d28:	9301      	str	r3, [sp, #4]
 8005d2a:	46d9      	mov	r9, fp
 8005d2c:	f04f 0c00 	mov.w	ip, #0
 8005d30:	9b01      	ldr	r3, [sp, #4]
 8005d32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005d36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005d3a:	9301      	str	r3, [sp, #4]
 8005d3c:	fa1f f38a 	uxth.w	r3, sl
 8005d40:	4619      	mov	r1, r3
 8005d42:	b283      	uxth	r3, r0
 8005d44:	1acb      	subs	r3, r1, r3
 8005d46:	0c00      	lsrs	r0, r0, #16
 8005d48:	4463      	add	r3, ip
 8005d4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005d4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005d58:	4576      	cmp	r6, lr
 8005d5a:	f849 3b04 	str.w	r3, [r9], #4
 8005d5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005d62:	d8e5      	bhi.n	8005d30 <__mdiff+0x88>
 8005d64:	1b33      	subs	r3, r6, r4
 8005d66:	3b15      	subs	r3, #21
 8005d68:	f023 0303 	bic.w	r3, r3, #3
 8005d6c:	3415      	adds	r4, #21
 8005d6e:	3304      	adds	r3, #4
 8005d70:	42a6      	cmp	r6, r4
 8005d72:	bf38      	it	cc
 8005d74:	2304      	movcc	r3, #4
 8005d76:	441d      	add	r5, r3
 8005d78:	445b      	add	r3, fp
 8005d7a:	461e      	mov	r6, r3
 8005d7c:	462c      	mov	r4, r5
 8005d7e:	4544      	cmp	r4, r8
 8005d80:	d30e      	bcc.n	8005da0 <__mdiff+0xf8>
 8005d82:	f108 0103 	add.w	r1, r8, #3
 8005d86:	1b49      	subs	r1, r1, r5
 8005d88:	f021 0103 	bic.w	r1, r1, #3
 8005d8c:	3d03      	subs	r5, #3
 8005d8e:	45a8      	cmp	r8, r5
 8005d90:	bf38      	it	cc
 8005d92:	2100      	movcc	r1, #0
 8005d94:	440b      	add	r3, r1
 8005d96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005d9a:	b191      	cbz	r1, 8005dc2 <__mdiff+0x11a>
 8005d9c:	6117      	str	r7, [r2, #16]
 8005d9e:	e79d      	b.n	8005cdc <__mdiff+0x34>
 8005da0:	f854 1b04 	ldr.w	r1, [r4], #4
 8005da4:	46e6      	mov	lr, ip
 8005da6:	0c08      	lsrs	r0, r1, #16
 8005da8:	fa1c fc81 	uxtah	ip, ip, r1
 8005dac:	4471      	add	r1, lr
 8005dae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005db2:	b289      	uxth	r1, r1
 8005db4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005db8:	f846 1b04 	str.w	r1, [r6], #4
 8005dbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dc0:	e7dd      	b.n	8005d7e <__mdiff+0xd6>
 8005dc2:	3f01      	subs	r7, #1
 8005dc4:	e7e7      	b.n	8005d96 <__mdiff+0xee>
 8005dc6:	bf00      	nop
 8005dc8:	0800713e 	.word	0x0800713e
 8005dcc:	080071c6 	.word	0x080071c6

08005dd0 <__ulp>:
 8005dd0:	b082      	sub	sp, #8
 8005dd2:	ed8d 0b00 	vstr	d0, [sp]
 8005dd6:	9a01      	ldr	r2, [sp, #4]
 8005dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005e18 <__ulp+0x48>)
 8005dda:	4013      	ands	r3, r2
 8005ddc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	dc08      	bgt.n	8005df6 <__ulp+0x26>
 8005de4:	425b      	negs	r3, r3
 8005de6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005dea:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005dee:	da04      	bge.n	8005dfa <__ulp+0x2a>
 8005df0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005df4:	4113      	asrs	r3, r2
 8005df6:	2200      	movs	r2, #0
 8005df8:	e008      	b.n	8005e0c <__ulp+0x3c>
 8005dfa:	f1a2 0314 	sub.w	r3, r2, #20
 8005dfe:	2b1e      	cmp	r3, #30
 8005e00:	bfda      	itte	le
 8005e02:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005e06:	40da      	lsrle	r2, r3
 8005e08:	2201      	movgt	r2, #1
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	4610      	mov	r0, r2
 8005e10:	ec41 0b10 	vmov	d0, r0, r1
 8005e14:	b002      	add	sp, #8
 8005e16:	4770      	bx	lr
 8005e18:	7ff00000 	.word	0x7ff00000

08005e1c <__b2d>:
 8005e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e20:	6906      	ldr	r6, [r0, #16]
 8005e22:	f100 0814 	add.w	r8, r0, #20
 8005e26:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8005e2a:	1f37      	subs	r7, r6, #4
 8005e2c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005e30:	4610      	mov	r0, r2
 8005e32:	f7ff fd53 	bl	80058dc <__hi0bits>
 8005e36:	f1c0 0320 	rsb	r3, r0, #32
 8005e3a:	280a      	cmp	r0, #10
 8005e3c:	600b      	str	r3, [r1, #0]
 8005e3e:	491b      	ldr	r1, [pc, #108]	@ (8005eac <__b2d+0x90>)
 8005e40:	dc15      	bgt.n	8005e6e <__b2d+0x52>
 8005e42:	f1c0 0c0b 	rsb	ip, r0, #11
 8005e46:	fa22 f30c 	lsr.w	r3, r2, ip
 8005e4a:	45b8      	cmp	r8, r7
 8005e4c:	ea43 0501 	orr.w	r5, r3, r1
 8005e50:	bf34      	ite	cc
 8005e52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8005e56:	2300      	movcs	r3, #0
 8005e58:	3015      	adds	r0, #21
 8005e5a:	fa02 f000 	lsl.w	r0, r2, r0
 8005e5e:	fa23 f30c 	lsr.w	r3, r3, ip
 8005e62:	4303      	orrs	r3, r0
 8005e64:	461c      	mov	r4, r3
 8005e66:	ec45 4b10 	vmov	d0, r4, r5
 8005e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e6e:	45b8      	cmp	r8, r7
 8005e70:	bf3a      	itte	cc
 8005e72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8005e76:	f1a6 0708 	subcc.w	r7, r6, #8
 8005e7a:	2300      	movcs	r3, #0
 8005e7c:	380b      	subs	r0, #11
 8005e7e:	d012      	beq.n	8005ea6 <__b2d+0x8a>
 8005e80:	f1c0 0120 	rsb	r1, r0, #32
 8005e84:	fa23 f401 	lsr.w	r4, r3, r1
 8005e88:	4082      	lsls	r2, r0
 8005e8a:	4322      	orrs	r2, r4
 8005e8c:	4547      	cmp	r7, r8
 8005e8e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8005e92:	bf8c      	ite	hi
 8005e94:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8005e98:	2200      	movls	r2, #0
 8005e9a:	4083      	lsls	r3, r0
 8005e9c:	40ca      	lsrs	r2, r1
 8005e9e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	e7de      	b.n	8005e64 <__b2d+0x48>
 8005ea6:	ea42 0501 	orr.w	r5, r2, r1
 8005eaa:	e7db      	b.n	8005e64 <__b2d+0x48>
 8005eac:	3ff00000 	.word	0x3ff00000

08005eb0 <__d2b>:
 8005eb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005eb4:	460f      	mov	r7, r1
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	ec59 8b10 	vmov	r8, r9, d0
 8005ebc:	4616      	mov	r6, r2
 8005ebe:	f7ff fc1b 	bl	80056f8 <_Balloc>
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	b930      	cbnz	r0, 8005ed4 <__d2b+0x24>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	4b23      	ldr	r3, [pc, #140]	@ (8005f58 <__d2b+0xa8>)
 8005eca:	4824      	ldr	r0, [pc, #144]	@ (8005f5c <__d2b+0xac>)
 8005ecc:	f240 310f 	movw	r1, #783	@ 0x30f
 8005ed0:	f000 fc82 	bl	80067d8 <__assert_func>
 8005ed4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005ed8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005edc:	b10d      	cbz	r5, 8005ee2 <__d2b+0x32>
 8005ede:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ee2:	9301      	str	r3, [sp, #4]
 8005ee4:	f1b8 0300 	subs.w	r3, r8, #0
 8005ee8:	d023      	beq.n	8005f32 <__d2b+0x82>
 8005eea:	4668      	mov	r0, sp
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	f7ff fd14 	bl	800591a <__lo0bits>
 8005ef2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005ef6:	b1d0      	cbz	r0, 8005f2e <__d2b+0x7e>
 8005ef8:	f1c0 0320 	rsb	r3, r0, #32
 8005efc:	fa02 f303 	lsl.w	r3, r2, r3
 8005f00:	430b      	orrs	r3, r1
 8005f02:	40c2      	lsrs	r2, r0
 8005f04:	6163      	str	r3, [r4, #20]
 8005f06:	9201      	str	r2, [sp, #4]
 8005f08:	9b01      	ldr	r3, [sp, #4]
 8005f0a:	61a3      	str	r3, [r4, #24]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	bf0c      	ite	eq
 8005f10:	2201      	moveq	r2, #1
 8005f12:	2202      	movne	r2, #2
 8005f14:	6122      	str	r2, [r4, #16]
 8005f16:	b1a5      	cbz	r5, 8005f42 <__d2b+0x92>
 8005f18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005f1c:	4405      	add	r5, r0
 8005f1e:	603d      	str	r5, [r7, #0]
 8005f20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005f24:	6030      	str	r0, [r6, #0]
 8005f26:	4620      	mov	r0, r4
 8005f28:	b003      	add	sp, #12
 8005f2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f2e:	6161      	str	r1, [r4, #20]
 8005f30:	e7ea      	b.n	8005f08 <__d2b+0x58>
 8005f32:	a801      	add	r0, sp, #4
 8005f34:	f7ff fcf1 	bl	800591a <__lo0bits>
 8005f38:	9b01      	ldr	r3, [sp, #4]
 8005f3a:	6163      	str	r3, [r4, #20]
 8005f3c:	3020      	adds	r0, #32
 8005f3e:	2201      	movs	r2, #1
 8005f40:	e7e8      	b.n	8005f14 <__d2b+0x64>
 8005f42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005f4a:	6038      	str	r0, [r7, #0]
 8005f4c:	6918      	ldr	r0, [r3, #16]
 8005f4e:	f7ff fcc5 	bl	80058dc <__hi0bits>
 8005f52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f56:	e7e5      	b.n	8005f24 <__d2b+0x74>
 8005f58:	0800713e 	.word	0x0800713e
 8005f5c:	080071c6 	.word	0x080071c6

08005f60 <__ratio>:
 8005f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f64:	b085      	sub	sp, #20
 8005f66:	e9cd 1000 	strd	r1, r0, [sp]
 8005f6a:	a902      	add	r1, sp, #8
 8005f6c:	f7ff ff56 	bl	8005e1c <__b2d>
 8005f70:	9800      	ldr	r0, [sp, #0]
 8005f72:	a903      	add	r1, sp, #12
 8005f74:	ec55 4b10 	vmov	r4, r5, d0
 8005f78:	f7ff ff50 	bl	8005e1c <__b2d>
 8005f7c:	9b01      	ldr	r3, [sp, #4]
 8005f7e:	6919      	ldr	r1, [r3, #16]
 8005f80:	9b00      	ldr	r3, [sp, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	1ac9      	subs	r1, r1, r3
 8005f86:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005f8a:	1a9b      	subs	r3, r3, r2
 8005f8c:	ec5b ab10 	vmov	sl, fp, d0
 8005f90:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bfce      	itee	gt
 8005f98:	462a      	movgt	r2, r5
 8005f9a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005f9e:	465a      	movle	r2, fp
 8005fa0:	462f      	mov	r7, r5
 8005fa2:	46d9      	mov	r9, fp
 8005fa4:	bfcc      	ite	gt
 8005fa6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8005faa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005fae:	464b      	mov	r3, r9
 8005fb0:	4652      	mov	r2, sl
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	4639      	mov	r1, r7
 8005fb6:	f7fa fc61 	bl	800087c <__aeabi_ddiv>
 8005fba:	ec41 0b10 	vmov	d0, r0, r1
 8005fbe:	b005      	add	sp, #20
 8005fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005fc4 <__copybits>:
 8005fc4:	3901      	subs	r1, #1
 8005fc6:	b570      	push	{r4, r5, r6, lr}
 8005fc8:	1149      	asrs	r1, r1, #5
 8005fca:	6914      	ldr	r4, [r2, #16]
 8005fcc:	3101      	adds	r1, #1
 8005fce:	f102 0314 	add.w	r3, r2, #20
 8005fd2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005fd6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005fda:	1f05      	subs	r5, r0, #4
 8005fdc:	42a3      	cmp	r3, r4
 8005fde:	d30c      	bcc.n	8005ffa <__copybits+0x36>
 8005fe0:	1aa3      	subs	r3, r4, r2
 8005fe2:	3b11      	subs	r3, #17
 8005fe4:	f023 0303 	bic.w	r3, r3, #3
 8005fe8:	3211      	adds	r2, #17
 8005fea:	42a2      	cmp	r2, r4
 8005fec:	bf88      	it	hi
 8005fee:	2300      	movhi	r3, #0
 8005ff0:	4418      	add	r0, r3
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	4288      	cmp	r0, r1
 8005ff6:	d305      	bcc.n	8006004 <__copybits+0x40>
 8005ff8:	bd70      	pop	{r4, r5, r6, pc}
 8005ffa:	f853 6b04 	ldr.w	r6, [r3], #4
 8005ffe:	f845 6f04 	str.w	r6, [r5, #4]!
 8006002:	e7eb      	b.n	8005fdc <__copybits+0x18>
 8006004:	f840 3b04 	str.w	r3, [r0], #4
 8006008:	e7f4      	b.n	8005ff4 <__copybits+0x30>

0800600a <__any_on>:
 800600a:	f100 0214 	add.w	r2, r0, #20
 800600e:	6900      	ldr	r0, [r0, #16]
 8006010:	114b      	asrs	r3, r1, #5
 8006012:	4298      	cmp	r0, r3
 8006014:	b510      	push	{r4, lr}
 8006016:	db11      	blt.n	800603c <__any_on+0x32>
 8006018:	dd0a      	ble.n	8006030 <__any_on+0x26>
 800601a:	f011 011f 	ands.w	r1, r1, #31
 800601e:	d007      	beq.n	8006030 <__any_on+0x26>
 8006020:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006024:	fa24 f001 	lsr.w	r0, r4, r1
 8006028:	fa00 f101 	lsl.w	r1, r0, r1
 800602c:	428c      	cmp	r4, r1
 800602e:	d10b      	bne.n	8006048 <__any_on+0x3e>
 8006030:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006034:	4293      	cmp	r3, r2
 8006036:	d803      	bhi.n	8006040 <__any_on+0x36>
 8006038:	2000      	movs	r0, #0
 800603a:	bd10      	pop	{r4, pc}
 800603c:	4603      	mov	r3, r0
 800603e:	e7f7      	b.n	8006030 <__any_on+0x26>
 8006040:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006044:	2900      	cmp	r1, #0
 8006046:	d0f5      	beq.n	8006034 <__any_on+0x2a>
 8006048:	2001      	movs	r0, #1
 800604a:	e7f6      	b.n	800603a <__any_on+0x30>

0800604c <__ascii_wctomb>:
 800604c:	4603      	mov	r3, r0
 800604e:	4608      	mov	r0, r1
 8006050:	b141      	cbz	r1, 8006064 <__ascii_wctomb+0x18>
 8006052:	2aff      	cmp	r2, #255	@ 0xff
 8006054:	d904      	bls.n	8006060 <__ascii_wctomb+0x14>
 8006056:	228a      	movs	r2, #138	@ 0x8a
 8006058:	601a      	str	r2, [r3, #0]
 800605a:	f04f 30ff 	mov.w	r0, #4294967295
 800605e:	4770      	bx	lr
 8006060:	700a      	strb	r2, [r1, #0]
 8006062:	2001      	movs	r0, #1
 8006064:	4770      	bx	lr

08006066 <__ssputs_r>:
 8006066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800606a:	688e      	ldr	r6, [r1, #8]
 800606c:	461f      	mov	r7, r3
 800606e:	42be      	cmp	r6, r7
 8006070:	680b      	ldr	r3, [r1, #0]
 8006072:	4682      	mov	sl, r0
 8006074:	460c      	mov	r4, r1
 8006076:	4690      	mov	r8, r2
 8006078:	d82d      	bhi.n	80060d6 <__ssputs_r+0x70>
 800607a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800607e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006082:	d026      	beq.n	80060d2 <__ssputs_r+0x6c>
 8006084:	6965      	ldr	r5, [r4, #20]
 8006086:	6909      	ldr	r1, [r1, #16]
 8006088:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800608c:	eba3 0901 	sub.w	r9, r3, r1
 8006090:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006094:	1c7b      	adds	r3, r7, #1
 8006096:	444b      	add	r3, r9
 8006098:	106d      	asrs	r5, r5, #1
 800609a:	429d      	cmp	r5, r3
 800609c:	bf38      	it	cc
 800609e:	461d      	movcc	r5, r3
 80060a0:	0553      	lsls	r3, r2, #21
 80060a2:	d527      	bpl.n	80060f4 <__ssputs_r+0x8e>
 80060a4:	4629      	mov	r1, r5
 80060a6:	f7ff fa89 	bl	80055bc <_malloc_r>
 80060aa:	4606      	mov	r6, r0
 80060ac:	b360      	cbz	r0, 8006108 <__ssputs_r+0xa2>
 80060ae:	6921      	ldr	r1, [r4, #16]
 80060b0:	464a      	mov	r2, r9
 80060b2:	f7fe fec4 	bl	8004e3e <memcpy>
 80060b6:	89a3      	ldrh	r3, [r4, #12]
 80060b8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80060bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060c0:	81a3      	strh	r3, [r4, #12]
 80060c2:	6126      	str	r6, [r4, #16]
 80060c4:	6165      	str	r5, [r4, #20]
 80060c6:	444e      	add	r6, r9
 80060c8:	eba5 0509 	sub.w	r5, r5, r9
 80060cc:	6026      	str	r6, [r4, #0]
 80060ce:	60a5      	str	r5, [r4, #8]
 80060d0:	463e      	mov	r6, r7
 80060d2:	42be      	cmp	r6, r7
 80060d4:	d900      	bls.n	80060d8 <__ssputs_r+0x72>
 80060d6:	463e      	mov	r6, r7
 80060d8:	6820      	ldr	r0, [r4, #0]
 80060da:	4632      	mov	r2, r6
 80060dc:	4641      	mov	r1, r8
 80060de:	f000 fb51 	bl	8006784 <memmove>
 80060e2:	68a3      	ldr	r3, [r4, #8]
 80060e4:	1b9b      	subs	r3, r3, r6
 80060e6:	60a3      	str	r3, [r4, #8]
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	4433      	add	r3, r6
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	2000      	movs	r0, #0
 80060f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f4:	462a      	mov	r2, r5
 80060f6:	f000 fba9 	bl	800684c <_realloc_r>
 80060fa:	4606      	mov	r6, r0
 80060fc:	2800      	cmp	r0, #0
 80060fe:	d1e0      	bne.n	80060c2 <__ssputs_r+0x5c>
 8006100:	6921      	ldr	r1, [r4, #16]
 8006102:	4650      	mov	r0, sl
 8006104:	f7fe feb4 	bl	8004e70 <_free_r>
 8006108:	230c      	movs	r3, #12
 800610a:	f8ca 3000 	str.w	r3, [sl]
 800610e:	89a3      	ldrh	r3, [r4, #12]
 8006110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006114:	81a3      	strh	r3, [r4, #12]
 8006116:	f04f 30ff 	mov.w	r0, #4294967295
 800611a:	e7e9      	b.n	80060f0 <__ssputs_r+0x8a>

0800611c <_svfiprintf_r>:
 800611c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006120:	4698      	mov	r8, r3
 8006122:	898b      	ldrh	r3, [r1, #12]
 8006124:	061b      	lsls	r3, r3, #24
 8006126:	b09d      	sub	sp, #116	@ 0x74
 8006128:	4607      	mov	r7, r0
 800612a:	460d      	mov	r5, r1
 800612c:	4614      	mov	r4, r2
 800612e:	d510      	bpl.n	8006152 <_svfiprintf_r+0x36>
 8006130:	690b      	ldr	r3, [r1, #16]
 8006132:	b973      	cbnz	r3, 8006152 <_svfiprintf_r+0x36>
 8006134:	2140      	movs	r1, #64	@ 0x40
 8006136:	f7ff fa41 	bl	80055bc <_malloc_r>
 800613a:	6028      	str	r0, [r5, #0]
 800613c:	6128      	str	r0, [r5, #16]
 800613e:	b930      	cbnz	r0, 800614e <_svfiprintf_r+0x32>
 8006140:	230c      	movs	r3, #12
 8006142:	603b      	str	r3, [r7, #0]
 8006144:	f04f 30ff 	mov.w	r0, #4294967295
 8006148:	b01d      	add	sp, #116	@ 0x74
 800614a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800614e:	2340      	movs	r3, #64	@ 0x40
 8006150:	616b      	str	r3, [r5, #20]
 8006152:	2300      	movs	r3, #0
 8006154:	9309      	str	r3, [sp, #36]	@ 0x24
 8006156:	2320      	movs	r3, #32
 8006158:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800615c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006160:	2330      	movs	r3, #48	@ 0x30
 8006162:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006300 <_svfiprintf_r+0x1e4>
 8006166:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800616a:	f04f 0901 	mov.w	r9, #1
 800616e:	4623      	mov	r3, r4
 8006170:	469a      	mov	sl, r3
 8006172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006176:	b10a      	cbz	r2, 800617c <_svfiprintf_r+0x60>
 8006178:	2a25      	cmp	r2, #37	@ 0x25
 800617a:	d1f9      	bne.n	8006170 <_svfiprintf_r+0x54>
 800617c:	ebba 0b04 	subs.w	fp, sl, r4
 8006180:	d00b      	beq.n	800619a <_svfiprintf_r+0x7e>
 8006182:	465b      	mov	r3, fp
 8006184:	4622      	mov	r2, r4
 8006186:	4629      	mov	r1, r5
 8006188:	4638      	mov	r0, r7
 800618a:	f7ff ff6c 	bl	8006066 <__ssputs_r>
 800618e:	3001      	adds	r0, #1
 8006190:	f000 80a7 	beq.w	80062e2 <_svfiprintf_r+0x1c6>
 8006194:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006196:	445a      	add	r2, fp
 8006198:	9209      	str	r2, [sp, #36]	@ 0x24
 800619a:	f89a 3000 	ldrb.w	r3, [sl]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 809f 	beq.w	80062e2 <_svfiprintf_r+0x1c6>
 80061a4:	2300      	movs	r3, #0
 80061a6:	f04f 32ff 	mov.w	r2, #4294967295
 80061aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061ae:	f10a 0a01 	add.w	sl, sl, #1
 80061b2:	9304      	str	r3, [sp, #16]
 80061b4:	9307      	str	r3, [sp, #28]
 80061b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80061bc:	4654      	mov	r4, sl
 80061be:	2205      	movs	r2, #5
 80061c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061c4:	484e      	ldr	r0, [pc, #312]	@ (8006300 <_svfiprintf_r+0x1e4>)
 80061c6:	f7fa f823 	bl	8000210 <memchr>
 80061ca:	9a04      	ldr	r2, [sp, #16]
 80061cc:	b9d8      	cbnz	r0, 8006206 <_svfiprintf_r+0xea>
 80061ce:	06d0      	lsls	r0, r2, #27
 80061d0:	bf44      	itt	mi
 80061d2:	2320      	movmi	r3, #32
 80061d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061d8:	0711      	lsls	r1, r2, #28
 80061da:	bf44      	itt	mi
 80061dc:	232b      	movmi	r3, #43	@ 0x2b
 80061de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061e2:	f89a 3000 	ldrb.w	r3, [sl]
 80061e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80061e8:	d015      	beq.n	8006216 <_svfiprintf_r+0xfa>
 80061ea:	9a07      	ldr	r2, [sp, #28]
 80061ec:	4654      	mov	r4, sl
 80061ee:	2000      	movs	r0, #0
 80061f0:	f04f 0c0a 	mov.w	ip, #10
 80061f4:	4621      	mov	r1, r4
 80061f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061fa:	3b30      	subs	r3, #48	@ 0x30
 80061fc:	2b09      	cmp	r3, #9
 80061fe:	d94b      	bls.n	8006298 <_svfiprintf_r+0x17c>
 8006200:	b1b0      	cbz	r0, 8006230 <_svfiprintf_r+0x114>
 8006202:	9207      	str	r2, [sp, #28]
 8006204:	e014      	b.n	8006230 <_svfiprintf_r+0x114>
 8006206:	eba0 0308 	sub.w	r3, r0, r8
 800620a:	fa09 f303 	lsl.w	r3, r9, r3
 800620e:	4313      	orrs	r3, r2
 8006210:	9304      	str	r3, [sp, #16]
 8006212:	46a2      	mov	sl, r4
 8006214:	e7d2      	b.n	80061bc <_svfiprintf_r+0xa0>
 8006216:	9b03      	ldr	r3, [sp, #12]
 8006218:	1d19      	adds	r1, r3, #4
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	9103      	str	r1, [sp, #12]
 800621e:	2b00      	cmp	r3, #0
 8006220:	bfbb      	ittet	lt
 8006222:	425b      	neglt	r3, r3
 8006224:	f042 0202 	orrlt.w	r2, r2, #2
 8006228:	9307      	strge	r3, [sp, #28]
 800622a:	9307      	strlt	r3, [sp, #28]
 800622c:	bfb8      	it	lt
 800622e:	9204      	strlt	r2, [sp, #16]
 8006230:	7823      	ldrb	r3, [r4, #0]
 8006232:	2b2e      	cmp	r3, #46	@ 0x2e
 8006234:	d10a      	bne.n	800624c <_svfiprintf_r+0x130>
 8006236:	7863      	ldrb	r3, [r4, #1]
 8006238:	2b2a      	cmp	r3, #42	@ 0x2a
 800623a:	d132      	bne.n	80062a2 <_svfiprintf_r+0x186>
 800623c:	9b03      	ldr	r3, [sp, #12]
 800623e:	1d1a      	adds	r2, r3, #4
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	9203      	str	r2, [sp, #12]
 8006244:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006248:	3402      	adds	r4, #2
 800624a:	9305      	str	r3, [sp, #20]
 800624c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006310 <_svfiprintf_r+0x1f4>
 8006250:	7821      	ldrb	r1, [r4, #0]
 8006252:	2203      	movs	r2, #3
 8006254:	4650      	mov	r0, sl
 8006256:	f7f9 ffdb 	bl	8000210 <memchr>
 800625a:	b138      	cbz	r0, 800626c <_svfiprintf_r+0x150>
 800625c:	9b04      	ldr	r3, [sp, #16]
 800625e:	eba0 000a 	sub.w	r0, r0, sl
 8006262:	2240      	movs	r2, #64	@ 0x40
 8006264:	4082      	lsls	r2, r0
 8006266:	4313      	orrs	r3, r2
 8006268:	3401      	adds	r4, #1
 800626a:	9304      	str	r3, [sp, #16]
 800626c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006270:	4824      	ldr	r0, [pc, #144]	@ (8006304 <_svfiprintf_r+0x1e8>)
 8006272:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006276:	2206      	movs	r2, #6
 8006278:	f7f9 ffca 	bl	8000210 <memchr>
 800627c:	2800      	cmp	r0, #0
 800627e:	d036      	beq.n	80062ee <_svfiprintf_r+0x1d2>
 8006280:	4b21      	ldr	r3, [pc, #132]	@ (8006308 <_svfiprintf_r+0x1ec>)
 8006282:	bb1b      	cbnz	r3, 80062cc <_svfiprintf_r+0x1b0>
 8006284:	9b03      	ldr	r3, [sp, #12]
 8006286:	3307      	adds	r3, #7
 8006288:	f023 0307 	bic.w	r3, r3, #7
 800628c:	3308      	adds	r3, #8
 800628e:	9303      	str	r3, [sp, #12]
 8006290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006292:	4433      	add	r3, r6
 8006294:	9309      	str	r3, [sp, #36]	@ 0x24
 8006296:	e76a      	b.n	800616e <_svfiprintf_r+0x52>
 8006298:	fb0c 3202 	mla	r2, ip, r2, r3
 800629c:	460c      	mov	r4, r1
 800629e:	2001      	movs	r0, #1
 80062a0:	e7a8      	b.n	80061f4 <_svfiprintf_r+0xd8>
 80062a2:	2300      	movs	r3, #0
 80062a4:	3401      	adds	r4, #1
 80062a6:	9305      	str	r3, [sp, #20]
 80062a8:	4619      	mov	r1, r3
 80062aa:	f04f 0c0a 	mov.w	ip, #10
 80062ae:	4620      	mov	r0, r4
 80062b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062b4:	3a30      	subs	r2, #48	@ 0x30
 80062b6:	2a09      	cmp	r2, #9
 80062b8:	d903      	bls.n	80062c2 <_svfiprintf_r+0x1a6>
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d0c6      	beq.n	800624c <_svfiprintf_r+0x130>
 80062be:	9105      	str	r1, [sp, #20]
 80062c0:	e7c4      	b.n	800624c <_svfiprintf_r+0x130>
 80062c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80062c6:	4604      	mov	r4, r0
 80062c8:	2301      	movs	r3, #1
 80062ca:	e7f0      	b.n	80062ae <_svfiprintf_r+0x192>
 80062cc:	ab03      	add	r3, sp, #12
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	462a      	mov	r2, r5
 80062d2:	4b0e      	ldr	r3, [pc, #56]	@ (800630c <_svfiprintf_r+0x1f0>)
 80062d4:	a904      	add	r1, sp, #16
 80062d6:	4638      	mov	r0, r7
 80062d8:	f3af 8000 	nop.w
 80062dc:	1c42      	adds	r2, r0, #1
 80062de:	4606      	mov	r6, r0
 80062e0:	d1d6      	bne.n	8006290 <_svfiprintf_r+0x174>
 80062e2:	89ab      	ldrh	r3, [r5, #12]
 80062e4:	065b      	lsls	r3, r3, #25
 80062e6:	f53f af2d 	bmi.w	8006144 <_svfiprintf_r+0x28>
 80062ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062ec:	e72c      	b.n	8006148 <_svfiprintf_r+0x2c>
 80062ee:	ab03      	add	r3, sp, #12
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	462a      	mov	r2, r5
 80062f4:	4b05      	ldr	r3, [pc, #20]	@ (800630c <_svfiprintf_r+0x1f0>)
 80062f6:	a904      	add	r1, sp, #16
 80062f8:	4638      	mov	r0, r7
 80062fa:	f000 f879 	bl	80063f0 <_printf_i>
 80062fe:	e7ed      	b.n	80062dc <_svfiprintf_r+0x1c0>
 8006300:	0800721f 	.word	0x0800721f
 8006304:	08007229 	.word	0x08007229
 8006308:	00000000 	.word	0x00000000
 800630c:	08006067 	.word	0x08006067
 8006310:	08007225 	.word	0x08007225

08006314 <_printf_common>:
 8006314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006318:	4616      	mov	r6, r2
 800631a:	4698      	mov	r8, r3
 800631c:	688a      	ldr	r2, [r1, #8]
 800631e:	690b      	ldr	r3, [r1, #16]
 8006320:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006324:	4293      	cmp	r3, r2
 8006326:	bfb8      	it	lt
 8006328:	4613      	movlt	r3, r2
 800632a:	6033      	str	r3, [r6, #0]
 800632c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006330:	4607      	mov	r7, r0
 8006332:	460c      	mov	r4, r1
 8006334:	b10a      	cbz	r2, 800633a <_printf_common+0x26>
 8006336:	3301      	adds	r3, #1
 8006338:	6033      	str	r3, [r6, #0]
 800633a:	6823      	ldr	r3, [r4, #0]
 800633c:	0699      	lsls	r1, r3, #26
 800633e:	bf42      	ittt	mi
 8006340:	6833      	ldrmi	r3, [r6, #0]
 8006342:	3302      	addmi	r3, #2
 8006344:	6033      	strmi	r3, [r6, #0]
 8006346:	6825      	ldr	r5, [r4, #0]
 8006348:	f015 0506 	ands.w	r5, r5, #6
 800634c:	d106      	bne.n	800635c <_printf_common+0x48>
 800634e:	f104 0a19 	add.w	sl, r4, #25
 8006352:	68e3      	ldr	r3, [r4, #12]
 8006354:	6832      	ldr	r2, [r6, #0]
 8006356:	1a9b      	subs	r3, r3, r2
 8006358:	42ab      	cmp	r3, r5
 800635a:	dc26      	bgt.n	80063aa <_printf_common+0x96>
 800635c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006360:	6822      	ldr	r2, [r4, #0]
 8006362:	3b00      	subs	r3, #0
 8006364:	bf18      	it	ne
 8006366:	2301      	movne	r3, #1
 8006368:	0692      	lsls	r2, r2, #26
 800636a:	d42b      	bmi.n	80063c4 <_printf_common+0xb0>
 800636c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006370:	4641      	mov	r1, r8
 8006372:	4638      	mov	r0, r7
 8006374:	47c8      	blx	r9
 8006376:	3001      	adds	r0, #1
 8006378:	d01e      	beq.n	80063b8 <_printf_common+0xa4>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	6922      	ldr	r2, [r4, #16]
 800637e:	f003 0306 	and.w	r3, r3, #6
 8006382:	2b04      	cmp	r3, #4
 8006384:	bf02      	ittt	eq
 8006386:	68e5      	ldreq	r5, [r4, #12]
 8006388:	6833      	ldreq	r3, [r6, #0]
 800638a:	1aed      	subeq	r5, r5, r3
 800638c:	68a3      	ldr	r3, [r4, #8]
 800638e:	bf0c      	ite	eq
 8006390:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006394:	2500      	movne	r5, #0
 8006396:	4293      	cmp	r3, r2
 8006398:	bfc4      	itt	gt
 800639a:	1a9b      	subgt	r3, r3, r2
 800639c:	18ed      	addgt	r5, r5, r3
 800639e:	2600      	movs	r6, #0
 80063a0:	341a      	adds	r4, #26
 80063a2:	42b5      	cmp	r5, r6
 80063a4:	d11a      	bne.n	80063dc <_printf_common+0xc8>
 80063a6:	2000      	movs	r0, #0
 80063a8:	e008      	b.n	80063bc <_printf_common+0xa8>
 80063aa:	2301      	movs	r3, #1
 80063ac:	4652      	mov	r2, sl
 80063ae:	4641      	mov	r1, r8
 80063b0:	4638      	mov	r0, r7
 80063b2:	47c8      	blx	r9
 80063b4:	3001      	adds	r0, #1
 80063b6:	d103      	bne.n	80063c0 <_printf_common+0xac>
 80063b8:	f04f 30ff 	mov.w	r0, #4294967295
 80063bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c0:	3501      	adds	r5, #1
 80063c2:	e7c6      	b.n	8006352 <_printf_common+0x3e>
 80063c4:	18e1      	adds	r1, r4, r3
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	2030      	movs	r0, #48	@ 0x30
 80063ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063ce:	4422      	add	r2, r4
 80063d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063d8:	3302      	adds	r3, #2
 80063da:	e7c7      	b.n	800636c <_printf_common+0x58>
 80063dc:	2301      	movs	r3, #1
 80063de:	4622      	mov	r2, r4
 80063e0:	4641      	mov	r1, r8
 80063e2:	4638      	mov	r0, r7
 80063e4:	47c8      	blx	r9
 80063e6:	3001      	adds	r0, #1
 80063e8:	d0e6      	beq.n	80063b8 <_printf_common+0xa4>
 80063ea:	3601      	adds	r6, #1
 80063ec:	e7d9      	b.n	80063a2 <_printf_common+0x8e>
	...

080063f0 <_printf_i>:
 80063f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063f4:	7e0f      	ldrb	r7, [r1, #24]
 80063f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063f8:	2f78      	cmp	r7, #120	@ 0x78
 80063fa:	4691      	mov	r9, r2
 80063fc:	4680      	mov	r8, r0
 80063fe:	460c      	mov	r4, r1
 8006400:	469a      	mov	sl, r3
 8006402:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006406:	d807      	bhi.n	8006418 <_printf_i+0x28>
 8006408:	2f62      	cmp	r7, #98	@ 0x62
 800640a:	d80a      	bhi.n	8006422 <_printf_i+0x32>
 800640c:	2f00      	cmp	r7, #0
 800640e:	f000 80d1 	beq.w	80065b4 <_printf_i+0x1c4>
 8006412:	2f58      	cmp	r7, #88	@ 0x58
 8006414:	f000 80b8 	beq.w	8006588 <_printf_i+0x198>
 8006418:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800641c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006420:	e03a      	b.n	8006498 <_printf_i+0xa8>
 8006422:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006426:	2b15      	cmp	r3, #21
 8006428:	d8f6      	bhi.n	8006418 <_printf_i+0x28>
 800642a:	a101      	add	r1, pc, #4	@ (adr r1, 8006430 <_printf_i+0x40>)
 800642c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006430:	08006489 	.word	0x08006489
 8006434:	0800649d 	.word	0x0800649d
 8006438:	08006419 	.word	0x08006419
 800643c:	08006419 	.word	0x08006419
 8006440:	08006419 	.word	0x08006419
 8006444:	08006419 	.word	0x08006419
 8006448:	0800649d 	.word	0x0800649d
 800644c:	08006419 	.word	0x08006419
 8006450:	08006419 	.word	0x08006419
 8006454:	08006419 	.word	0x08006419
 8006458:	08006419 	.word	0x08006419
 800645c:	0800659b 	.word	0x0800659b
 8006460:	080064c7 	.word	0x080064c7
 8006464:	08006555 	.word	0x08006555
 8006468:	08006419 	.word	0x08006419
 800646c:	08006419 	.word	0x08006419
 8006470:	080065bd 	.word	0x080065bd
 8006474:	08006419 	.word	0x08006419
 8006478:	080064c7 	.word	0x080064c7
 800647c:	08006419 	.word	0x08006419
 8006480:	08006419 	.word	0x08006419
 8006484:	0800655d 	.word	0x0800655d
 8006488:	6833      	ldr	r3, [r6, #0]
 800648a:	1d1a      	adds	r2, r3, #4
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6032      	str	r2, [r6, #0]
 8006490:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006494:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006498:	2301      	movs	r3, #1
 800649a:	e09c      	b.n	80065d6 <_printf_i+0x1e6>
 800649c:	6833      	ldr	r3, [r6, #0]
 800649e:	6820      	ldr	r0, [r4, #0]
 80064a0:	1d19      	adds	r1, r3, #4
 80064a2:	6031      	str	r1, [r6, #0]
 80064a4:	0606      	lsls	r6, r0, #24
 80064a6:	d501      	bpl.n	80064ac <_printf_i+0xbc>
 80064a8:	681d      	ldr	r5, [r3, #0]
 80064aa:	e003      	b.n	80064b4 <_printf_i+0xc4>
 80064ac:	0645      	lsls	r5, r0, #25
 80064ae:	d5fb      	bpl.n	80064a8 <_printf_i+0xb8>
 80064b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064b4:	2d00      	cmp	r5, #0
 80064b6:	da03      	bge.n	80064c0 <_printf_i+0xd0>
 80064b8:	232d      	movs	r3, #45	@ 0x2d
 80064ba:	426d      	negs	r5, r5
 80064bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c0:	4858      	ldr	r0, [pc, #352]	@ (8006624 <_printf_i+0x234>)
 80064c2:	230a      	movs	r3, #10
 80064c4:	e011      	b.n	80064ea <_printf_i+0xfa>
 80064c6:	6821      	ldr	r1, [r4, #0]
 80064c8:	6833      	ldr	r3, [r6, #0]
 80064ca:	0608      	lsls	r0, r1, #24
 80064cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80064d0:	d402      	bmi.n	80064d8 <_printf_i+0xe8>
 80064d2:	0649      	lsls	r1, r1, #25
 80064d4:	bf48      	it	mi
 80064d6:	b2ad      	uxthmi	r5, r5
 80064d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80064da:	4852      	ldr	r0, [pc, #328]	@ (8006624 <_printf_i+0x234>)
 80064dc:	6033      	str	r3, [r6, #0]
 80064de:	bf14      	ite	ne
 80064e0:	230a      	movne	r3, #10
 80064e2:	2308      	moveq	r3, #8
 80064e4:	2100      	movs	r1, #0
 80064e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064ea:	6866      	ldr	r6, [r4, #4]
 80064ec:	60a6      	str	r6, [r4, #8]
 80064ee:	2e00      	cmp	r6, #0
 80064f0:	db05      	blt.n	80064fe <_printf_i+0x10e>
 80064f2:	6821      	ldr	r1, [r4, #0]
 80064f4:	432e      	orrs	r6, r5
 80064f6:	f021 0104 	bic.w	r1, r1, #4
 80064fa:	6021      	str	r1, [r4, #0]
 80064fc:	d04b      	beq.n	8006596 <_printf_i+0x1a6>
 80064fe:	4616      	mov	r6, r2
 8006500:	fbb5 f1f3 	udiv	r1, r5, r3
 8006504:	fb03 5711 	mls	r7, r3, r1, r5
 8006508:	5dc7      	ldrb	r7, [r0, r7]
 800650a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800650e:	462f      	mov	r7, r5
 8006510:	42bb      	cmp	r3, r7
 8006512:	460d      	mov	r5, r1
 8006514:	d9f4      	bls.n	8006500 <_printf_i+0x110>
 8006516:	2b08      	cmp	r3, #8
 8006518:	d10b      	bne.n	8006532 <_printf_i+0x142>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	07df      	lsls	r7, r3, #31
 800651e:	d508      	bpl.n	8006532 <_printf_i+0x142>
 8006520:	6923      	ldr	r3, [r4, #16]
 8006522:	6861      	ldr	r1, [r4, #4]
 8006524:	4299      	cmp	r1, r3
 8006526:	bfde      	ittt	le
 8006528:	2330      	movle	r3, #48	@ 0x30
 800652a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800652e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006532:	1b92      	subs	r2, r2, r6
 8006534:	6122      	str	r2, [r4, #16]
 8006536:	f8cd a000 	str.w	sl, [sp]
 800653a:	464b      	mov	r3, r9
 800653c:	aa03      	add	r2, sp, #12
 800653e:	4621      	mov	r1, r4
 8006540:	4640      	mov	r0, r8
 8006542:	f7ff fee7 	bl	8006314 <_printf_common>
 8006546:	3001      	adds	r0, #1
 8006548:	d14a      	bne.n	80065e0 <_printf_i+0x1f0>
 800654a:	f04f 30ff 	mov.w	r0, #4294967295
 800654e:	b004      	add	sp, #16
 8006550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006554:	6823      	ldr	r3, [r4, #0]
 8006556:	f043 0320 	orr.w	r3, r3, #32
 800655a:	6023      	str	r3, [r4, #0]
 800655c:	4832      	ldr	r0, [pc, #200]	@ (8006628 <_printf_i+0x238>)
 800655e:	2778      	movs	r7, #120	@ 0x78
 8006560:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	6831      	ldr	r1, [r6, #0]
 8006568:	061f      	lsls	r7, r3, #24
 800656a:	f851 5b04 	ldr.w	r5, [r1], #4
 800656e:	d402      	bmi.n	8006576 <_printf_i+0x186>
 8006570:	065f      	lsls	r7, r3, #25
 8006572:	bf48      	it	mi
 8006574:	b2ad      	uxthmi	r5, r5
 8006576:	6031      	str	r1, [r6, #0]
 8006578:	07d9      	lsls	r1, r3, #31
 800657a:	bf44      	itt	mi
 800657c:	f043 0320 	orrmi.w	r3, r3, #32
 8006580:	6023      	strmi	r3, [r4, #0]
 8006582:	b11d      	cbz	r5, 800658c <_printf_i+0x19c>
 8006584:	2310      	movs	r3, #16
 8006586:	e7ad      	b.n	80064e4 <_printf_i+0xf4>
 8006588:	4826      	ldr	r0, [pc, #152]	@ (8006624 <_printf_i+0x234>)
 800658a:	e7e9      	b.n	8006560 <_printf_i+0x170>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	f023 0320 	bic.w	r3, r3, #32
 8006592:	6023      	str	r3, [r4, #0]
 8006594:	e7f6      	b.n	8006584 <_printf_i+0x194>
 8006596:	4616      	mov	r6, r2
 8006598:	e7bd      	b.n	8006516 <_printf_i+0x126>
 800659a:	6833      	ldr	r3, [r6, #0]
 800659c:	6825      	ldr	r5, [r4, #0]
 800659e:	6961      	ldr	r1, [r4, #20]
 80065a0:	1d18      	adds	r0, r3, #4
 80065a2:	6030      	str	r0, [r6, #0]
 80065a4:	062e      	lsls	r6, r5, #24
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	d501      	bpl.n	80065ae <_printf_i+0x1be>
 80065aa:	6019      	str	r1, [r3, #0]
 80065ac:	e002      	b.n	80065b4 <_printf_i+0x1c4>
 80065ae:	0668      	lsls	r0, r5, #25
 80065b0:	d5fb      	bpl.n	80065aa <_printf_i+0x1ba>
 80065b2:	8019      	strh	r1, [r3, #0]
 80065b4:	2300      	movs	r3, #0
 80065b6:	6123      	str	r3, [r4, #16]
 80065b8:	4616      	mov	r6, r2
 80065ba:	e7bc      	b.n	8006536 <_printf_i+0x146>
 80065bc:	6833      	ldr	r3, [r6, #0]
 80065be:	1d1a      	adds	r2, r3, #4
 80065c0:	6032      	str	r2, [r6, #0]
 80065c2:	681e      	ldr	r6, [r3, #0]
 80065c4:	6862      	ldr	r2, [r4, #4]
 80065c6:	2100      	movs	r1, #0
 80065c8:	4630      	mov	r0, r6
 80065ca:	f7f9 fe21 	bl	8000210 <memchr>
 80065ce:	b108      	cbz	r0, 80065d4 <_printf_i+0x1e4>
 80065d0:	1b80      	subs	r0, r0, r6
 80065d2:	6060      	str	r0, [r4, #4]
 80065d4:	6863      	ldr	r3, [r4, #4]
 80065d6:	6123      	str	r3, [r4, #16]
 80065d8:	2300      	movs	r3, #0
 80065da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065de:	e7aa      	b.n	8006536 <_printf_i+0x146>
 80065e0:	6923      	ldr	r3, [r4, #16]
 80065e2:	4632      	mov	r2, r6
 80065e4:	4649      	mov	r1, r9
 80065e6:	4640      	mov	r0, r8
 80065e8:	47d0      	blx	sl
 80065ea:	3001      	adds	r0, #1
 80065ec:	d0ad      	beq.n	800654a <_printf_i+0x15a>
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	079b      	lsls	r3, r3, #30
 80065f2:	d413      	bmi.n	800661c <_printf_i+0x22c>
 80065f4:	68e0      	ldr	r0, [r4, #12]
 80065f6:	9b03      	ldr	r3, [sp, #12]
 80065f8:	4298      	cmp	r0, r3
 80065fa:	bfb8      	it	lt
 80065fc:	4618      	movlt	r0, r3
 80065fe:	e7a6      	b.n	800654e <_printf_i+0x15e>
 8006600:	2301      	movs	r3, #1
 8006602:	4632      	mov	r2, r6
 8006604:	4649      	mov	r1, r9
 8006606:	4640      	mov	r0, r8
 8006608:	47d0      	blx	sl
 800660a:	3001      	adds	r0, #1
 800660c:	d09d      	beq.n	800654a <_printf_i+0x15a>
 800660e:	3501      	adds	r5, #1
 8006610:	68e3      	ldr	r3, [r4, #12]
 8006612:	9903      	ldr	r1, [sp, #12]
 8006614:	1a5b      	subs	r3, r3, r1
 8006616:	42ab      	cmp	r3, r5
 8006618:	dcf2      	bgt.n	8006600 <_printf_i+0x210>
 800661a:	e7eb      	b.n	80065f4 <_printf_i+0x204>
 800661c:	2500      	movs	r5, #0
 800661e:	f104 0619 	add.w	r6, r4, #25
 8006622:	e7f5      	b.n	8006610 <_printf_i+0x220>
 8006624:	08007230 	.word	0x08007230
 8006628:	08007241 	.word	0x08007241

0800662c <__sflush_r>:
 800662c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006634:	0716      	lsls	r6, r2, #28
 8006636:	4605      	mov	r5, r0
 8006638:	460c      	mov	r4, r1
 800663a:	d454      	bmi.n	80066e6 <__sflush_r+0xba>
 800663c:	684b      	ldr	r3, [r1, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	dc02      	bgt.n	8006648 <__sflush_r+0x1c>
 8006642:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006644:	2b00      	cmp	r3, #0
 8006646:	dd48      	ble.n	80066da <__sflush_r+0xae>
 8006648:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800664a:	2e00      	cmp	r6, #0
 800664c:	d045      	beq.n	80066da <__sflush_r+0xae>
 800664e:	2300      	movs	r3, #0
 8006650:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006654:	682f      	ldr	r7, [r5, #0]
 8006656:	6a21      	ldr	r1, [r4, #32]
 8006658:	602b      	str	r3, [r5, #0]
 800665a:	d030      	beq.n	80066be <__sflush_r+0x92>
 800665c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800665e:	89a3      	ldrh	r3, [r4, #12]
 8006660:	0759      	lsls	r1, r3, #29
 8006662:	d505      	bpl.n	8006670 <__sflush_r+0x44>
 8006664:	6863      	ldr	r3, [r4, #4]
 8006666:	1ad2      	subs	r2, r2, r3
 8006668:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800666a:	b10b      	cbz	r3, 8006670 <__sflush_r+0x44>
 800666c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800666e:	1ad2      	subs	r2, r2, r3
 8006670:	2300      	movs	r3, #0
 8006672:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006674:	6a21      	ldr	r1, [r4, #32]
 8006676:	4628      	mov	r0, r5
 8006678:	47b0      	blx	r6
 800667a:	1c43      	adds	r3, r0, #1
 800667c:	89a3      	ldrh	r3, [r4, #12]
 800667e:	d106      	bne.n	800668e <__sflush_r+0x62>
 8006680:	6829      	ldr	r1, [r5, #0]
 8006682:	291d      	cmp	r1, #29
 8006684:	d82b      	bhi.n	80066de <__sflush_r+0xb2>
 8006686:	4a2a      	ldr	r2, [pc, #168]	@ (8006730 <__sflush_r+0x104>)
 8006688:	40ca      	lsrs	r2, r1
 800668a:	07d6      	lsls	r6, r2, #31
 800668c:	d527      	bpl.n	80066de <__sflush_r+0xb2>
 800668e:	2200      	movs	r2, #0
 8006690:	6062      	str	r2, [r4, #4]
 8006692:	04d9      	lsls	r1, r3, #19
 8006694:	6922      	ldr	r2, [r4, #16]
 8006696:	6022      	str	r2, [r4, #0]
 8006698:	d504      	bpl.n	80066a4 <__sflush_r+0x78>
 800669a:	1c42      	adds	r2, r0, #1
 800669c:	d101      	bne.n	80066a2 <__sflush_r+0x76>
 800669e:	682b      	ldr	r3, [r5, #0]
 80066a0:	b903      	cbnz	r3, 80066a4 <__sflush_r+0x78>
 80066a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80066a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066a6:	602f      	str	r7, [r5, #0]
 80066a8:	b1b9      	cbz	r1, 80066da <__sflush_r+0xae>
 80066aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066ae:	4299      	cmp	r1, r3
 80066b0:	d002      	beq.n	80066b8 <__sflush_r+0x8c>
 80066b2:	4628      	mov	r0, r5
 80066b4:	f7fe fbdc 	bl	8004e70 <_free_r>
 80066b8:	2300      	movs	r3, #0
 80066ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80066bc:	e00d      	b.n	80066da <__sflush_r+0xae>
 80066be:	2301      	movs	r3, #1
 80066c0:	4628      	mov	r0, r5
 80066c2:	47b0      	blx	r6
 80066c4:	4602      	mov	r2, r0
 80066c6:	1c50      	adds	r0, r2, #1
 80066c8:	d1c9      	bne.n	800665e <__sflush_r+0x32>
 80066ca:	682b      	ldr	r3, [r5, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d0c6      	beq.n	800665e <__sflush_r+0x32>
 80066d0:	2b1d      	cmp	r3, #29
 80066d2:	d001      	beq.n	80066d8 <__sflush_r+0xac>
 80066d4:	2b16      	cmp	r3, #22
 80066d6:	d11e      	bne.n	8006716 <__sflush_r+0xea>
 80066d8:	602f      	str	r7, [r5, #0]
 80066da:	2000      	movs	r0, #0
 80066dc:	e022      	b.n	8006724 <__sflush_r+0xf8>
 80066de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066e2:	b21b      	sxth	r3, r3
 80066e4:	e01b      	b.n	800671e <__sflush_r+0xf2>
 80066e6:	690f      	ldr	r7, [r1, #16]
 80066e8:	2f00      	cmp	r7, #0
 80066ea:	d0f6      	beq.n	80066da <__sflush_r+0xae>
 80066ec:	0793      	lsls	r3, r2, #30
 80066ee:	680e      	ldr	r6, [r1, #0]
 80066f0:	bf08      	it	eq
 80066f2:	694b      	ldreq	r3, [r1, #20]
 80066f4:	600f      	str	r7, [r1, #0]
 80066f6:	bf18      	it	ne
 80066f8:	2300      	movne	r3, #0
 80066fa:	eba6 0807 	sub.w	r8, r6, r7
 80066fe:	608b      	str	r3, [r1, #8]
 8006700:	f1b8 0f00 	cmp.w	r8, #0
 8006704:	dde9      	ble.n	80066da <__sflush_r+0xae>
 8006706:	6a21      	ldr	r1, [r4, #32]
 8006708:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800670a:	4643      	mov	r3, r8
 800670c:	463a      	mov	r2, r7
 800670e:	4628      	mov	r0, r5
 8006710:	47b0      	blx	r6
 8006712:	2800      	cmp	r0, #0
 8006714:	dc08      	bgt.n	8006728 <__sflush_r+0xfc>
 8006716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800671a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800671e:	81a3      	strh	r3, [r4, #12]
 8006720:	f04f 30ff 	mov.w	r0, #4294967295
 8006724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006728:	4407      	add	r7, r0
 800672a:	eba8 0800 	sub.w	r8, r8, r0
 800672e:	e7e7      	b.n	8006700 <__sflush_r+0xd4>
 8006730:	20400001 	.word	0x20400001

08006734 <_fflush_r>:
 8006734:	b538      	push	{r3, r4, r5, lr}
 8006736:	690b      	ldr	r3, [r1, #16]
 8006738:	4605      	mov	r5, r0
 800673a:	460c      	mov	r4, r1
 800673c:	b913      	cbnz	r3, 8006744 <_fflush_r+0x10>
 800673e:	2500      	movs	r5, #0
 8006740:	4628      	mov	r0, r5
 8006742:	bd38      	pop	{r3, r4, r5, pc}
 8006744:	b118      	cbz	r0, 800674e <_fflush_r+0x1a>
 8006746:	6a03      	ldr	r3, [r0, #32]
 8006748:	b90b      	cbnz	r3, 800674e <_fflush_r+0x1a>
 800674a:	f7fe fa19 	bl	8004b80 <__sinit>
 800674e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d0f3      	beq.n	800673e <_fflush_r+0xa>
 8006756:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006758:	07d0      	lsls	r0, r2, #31
 800675a:	d404      	bmi.n	8006766 <_fflush_r+0x32>
 800675c:	0599      	lsls	r1, r3, #22
 800675e:	d402      	bmi.n	8006766 <_fflush_r+0x32>
 8006760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006762:	f7fe fb6a 	bl	8004e3a <__retarget_lock_acquire_recursive>
 8006766:	4628      	mov	r0, r5
 8006768:	4621      	mov	r1, r4
 800676a:	f7ff ff5f 	bl	800662c <__sflush_r>
 800676e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006770:	07da      	lsls	r2, r3, #31
 8006772:	4605      	mov	r5, r0
 8006774:	d4e4      	bmi.n	8006740 <_fflush_r+0xc>
 8006776:	89a3      	ldrh	r3, [r4, #12]
 8006778:	059b      	lsls	r3, r3, #22
 800677a:	d4e1      	bmi.n	8006740 <_fflush_r+0xc>
 800677c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800677e:	f7fe fb5d 	bl	8004e3c <__retarget_lock_release_recursive>
 8006782:	e7dd      	b.n	8006740 <_fflush_r+0xc>

08006784 <memmove>:
 8006784:	4288      	cmp	r0, r1
 8006786:	b510      	push	{r4, lr}
 8006788:	eb01 0402 	add.w	r4, r1, r2
 800678c:	d902      	bls.n	8006794 <memmove+0x10>
 800678e:	4284      	cmp	r4, r0
 8006790:	4623      	mov	r3, r4
 8006792:	d807      	bhi.n	80067a4 <memmove+0x20>
 8006794:	1e43      	subs	r3, r0, #1
 8006796:	42a1      	cmp	r1, r4
 8006798:	d008      	beq.n	80067ac <memmove+0x28>
 800679a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800679e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067a2:	e7f8      	b.n	8006796 <memmove+0x12>
 80067a4:	4402      	add	r2, r0
 80067a6:	4601      	mov	r1, r0
 80067a8:	428a      	cmp	r2, r1
 80067aa:	d100      	bne.n	80067ae <memmove+0x2a>
 80067ac:	bd10      	pop	{r4, pc}
 80067ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067b6:	e7f7      	b.n	80067a8 <memmove+0x24>

080067b8 <_sbrk_r>:
 80067b8:	b538      	push	{r3, r4, r5, lr}
 80067ba:	4d06      	ldr	r5, [pc, #24]	@ (80067d4 <_sbrk_r+0x1c>)
 80067bc:	2300      	movs	r3, #0
 80067be:	4604      	mov	r4, r0
 80067c0:	4608      	mov	r0, r1
 80067c2:	602b      	str	r3, [r5, #0]
 80067c4:	f7fb fa2e 	bl	8001c24 <_sbrk>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_sbrk_r+0x1a>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_sbrk_r+0x1a>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	20000490 	.word	0x20000490

080067d8 <__assert_func>:
 80067d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80067da:	4614      	mov	r4, r2
 80067dc:	461a      	mov	r2, r3
 80067de:	4b09      	ldr	r3, [pc, #36]	@ (8006804 <__assert_func+0x2c>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4605      	mov	r5, r0
 80067e4:	68d8      	ldr	r0, [r3, #12]
 80067e6:	b14c      	cbz	r4, 80067fc <__assert_func+0x24>
 80067e8:	4b07      	ldr	r3, [pc, #28]	@ (8006808 <__assert_func+0x30>)
 80067ea:	9100      	str	r1, [sp, #0]
 80067ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80067f0:	4906      	ldr	r1, [pc, #24]	@ (800680c <__assert_func+0x34>)
 80067f2:	462b      	mov	r3, r5
 80067f4:	f000 f858 	bl	80068a8 <fiprintf>
 80067f8:	f000 f868 	bl	80068cc <abort>
 80067fc:	4b04      	ldr	r3, [pc, #16]	@ (8006810 <__assert_func+0x38>)
 80067fe:	461c      	mov	r4, r3
 8006800:	e7f3      	b.n	80067ea <__assert_func+0x12>
 8006802:	bf00      	nop
 8006804:	20000194 	.word	0x20000194
 8006808:	08007252 	.word	0x08007252
 800680c:	0800725f 	.word	0x0800725f
 8006810:	0800728d 	.word	0x0800728d

08006814 <_calloc_r>:
 8006814:	b570      	push	{r4, r5, r6, lr}
 8006816:	fba1 5402 	umull	r5, r4, r1, r2
 800681a:	b934      	cbnz	r4, 800682a <_calloc_r+0x16>
 800681c:	4629      	mov	r1, r5
 800681e:	f7fe fecd 	bl	80055bc <_malloc_r>
 8006822:	4606      	mov	r6, r0
 8006824:	b928      	cbnz	r0, 8006832 <_calloc_r+0x1e>
 8006826:	4630      	mov	r0, r6
 8006828:	bd70      	pop	{r4, r5, r6, pc}
 800682a:	220c      	movs	r2, #12
 800682c:	6002      	str	r2, [r0, #0]
 800682e:	2600      	movs	r6, #0
 8006830:	e7f9      	b.n	8006826 <_calloc_r+0x12>
 8006832:	462a      	mov	r2, r5
 8006834:	4621      	mov	r1, r4
 8006836:	f7fe fa74 	bl	8004d22 <memset>
 800683a:	e7f4      	b.n	8006826 <_calloc_r+0x12>

0800683c <malloc>:
 800683c:	4b02      	ldr	r3, [pc, #8]	@ (8006848 <malloc+0xc>)
 800683e:	4601      	mov	r1, r0
 8006840:	6818      	ldr	r0, [r3, #0]
 8006842:	f7fe bebb 	b.w	80055bc <_malloc_r>
 8006846:	bf00      	nop
 8006848:	20000194 	.word	0x20000194

0800684c <_realloc_r>:
 800684c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006850:	4607      	mov	r7, r0
 8006852:	4614      	mov	r4, r2
 8006854:	460d      	mov	r5, r1
 8006856:	b921      	cbnz	r1, 8006862 <_realloc_r+0x16>
 8006858:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800685c:	4611      	mov	r1, r2
 800685e:	f7fe bead 	b.w	80055bc <_malloc_r>
 8006862:	b92a      	cbnz	r2, 8006870 <_realloc_r+0x24>
 8006864:	f7fe fb04 	bl	8004e70 <_free_r>
 8006868:	4625      	mov	r5, r4
 800686a:	4628      	mov	r0, r5
 800686c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006870:	f000 f833 	bl	80068da <_malloc_usable_size_r>
 8006874:	4284      	cmp	r4, r0
 8006876:	4606      	mov	r6, r0
 8006878:	d802      	bhi.n	8006880 <_realloc_r+0x34>
 800687a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800687e:	d8f4      	bhi.n	800686a <_realloc_r+0x1e>
 8006880:	4621      	mov	r1, r4
 8006882:	4638      	mov	r0, r7
 8006884:	f7fe fe9a 	bl	80055bc <_malloc_r>
 8006888:	4680      	mov	r8, r0
 800688a:	b908      	cbnz	r0, 8006890 <_realloc_r+0x44>
 800688c:	4645      	mov	r5, r8
 800688e:	e7ec      	b.n	800686a <_realloc_r+0x1e>
 8006890:	42b4      	cmp	r4, r6
 8006892:	4622      	mov	r2, r4
 8006894:	4629      	mov	r1, r5
 8006896:	bf28      	it	cs
 8006898:	4632      	movcs	r2, r6
 800689a:	f7fe fad0 	bl	8004e3e <memcpy>
 800689e:	4629      	mov	r1, r5
 80068a0:	4638      	mov	r0, r7
 80068a2:	f7fe fae5 	bl	8004e70 <_free_r>
 80068a6:	e7f1      	b.n	800688c <_realloc_r+0x40>

080068a8 <fiprintf>:
 80068a8:	b40e      	push	{r1, r2, r3}
 80068aa:	b503      	push	{r0, r1, lr}
 80068ac:	4601      	mov	r1, r0
 80068ae:	ab03      	add	r3, sp, #12
 80068b0:	4805      	ldr	r0, [pc, #20]	@ (80068c8 <fiprintf+0x20>)
 80068b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80068b6:	6800      	ldr	r0, [r0, #0]
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	f000 f83f 	bl	800693c <_vfiprintf_r>
 80068be:	b002      	add	sp, #8
 80068c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068c4:	b003      	add	sp, #12
 80068c6:	4770      	bx	lr
 80068c8:	20000194 	.word	0x20000194

080068cc <abort>:
 80068cc:	b508      	push	{r3, lr}
 80068ce:	2006      	movs	r0, #6
 80068d0:	f000 fa08 	bl	8006ce4 <raise>
 80068d4:	2001      	movs	r0, #1
 80068d6:	f7fb f92d 	bl	8001b34 <_exit>

080068da <_malloc_usable_size_r>:
 80068da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068de:	1f18      	subs	r0, r3, #4
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	bfbc      	itt	lt
 80068e4:	580b      	ldrlt	r3, [r1, r0]
 80068e6:	18c0      	addlt	r0, r0, r3
 80068e8:	4770      	bx	lr

080068ea <__sfputc_r>:
 80068ea:	6893      	ldr	r3, [r2, #8]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	b410      	push	{r4}
 80068f2:	6093      	str	r3, [r2, #8]
 80068f4:	da08      	bge.n	8006908 <__sfputc_r+0x1e>
 80068f6:	6994      	ldr	r4, [r2, #24]
 80068f8:	42a3      	cmp	r3, r4
 80068fa:	db01      	blt.n	8006900 <__sfputc_r+0x16>
 80068fc:	290a      	cmp	r1, #10
 80068fe:	d103      	bne.n	8006908 <__sfputc_r+0x1e>
 8006900:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006904:	f000 b932 	b.w	8006b6c <__swbuf_r>
 8006908:	6813      	ldr	r3, [r2, #0]
 800690a:	1c58      	adds	r0, r3, #1
 800690c:	6010      	str	r0, [r2, #0]
 800690e:	7019      	strb	r1, [r3, #0]
 8006910:	4608      	mov	r0, r1
 8006912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006916:	4770      	bx	lr

08006918 <__sfputs_r>:
 8006918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691a:	4606      	mov	r6, r0
 800691c:	460f      	mov	r7, r1
 800691e:	4614      	mov	r4, r2
 8006920:	18d5      	adds	r5, r2, r3
 8006922:	42ac      	cmp	r4, r5
 8006924:	d101      	bne.n	800692a <__sfputs_r+0x12>
 8006926:	2000      	movs	r0, #0
 8006928:	e007      	b.n	800693a <__sfputs_r+0x22>
 800692a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800692e:	463a      	mov	r2, r7
 8006930:	4630      	mov	r0, r6
 8006932:	f7ff ffda 	bl	80068ea <__sfputc_r>
 8006936:	1c43      	adds	r3, r0, #1
 8006938:	d1f3      	bne.n	8006922 <__sfputs_r+0xa>
 800693a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800693c <_vfiprintf_r>:
 800693c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006940:	460d      	mov	r5, r1
 8006942:	b09d      	sub	sp, #116	@ 0x74
 8006944:	4614      	mov	r4, r2
 8006946:	4698      	mov	r8, r3
 8006948:	4606      	mov	r6, r0
 800694a:	b118      	cbz	r0, 8006954 <_vfiprintf_r+0x18>
 800694c:	6a03      	ldr	r3, [r0, #32]
 800694e:	b90b      	cbnz	r3, 8006954 <_vfiprintf_r+0x18>
 8006950:	f7fe f916 	bl	8004b80 <__sinit>
 8006954:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006956:	07d9      	lsls	r1, r3, #31
 8006958:	d405      	bmi.n	8006966 <_vfiprintf_r+0x2a>
 800695a:	89ab      	ldrh	r3, [r5, #12]
 800695c:	059a      	lsls	r2, r3, #22
 800695e:	d402      	bmi.n	8006966 <_vfiprintf_r+0x2a>
 8006960:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006962:	f7fe fa6a 	bl	8004e3a <__retarget_lock_acquire_recursive>
 8006966:	89ab      	ldrh	r3, [r5, #12]
 8006968:	071b      	lsls	r3, r3, #28
 800696a:	d501      	bpl.n	8006970 <_vfiprintf_r+0x34>
 800696c:	692b      	ldr	r3, [r5, #16]
 800696e:	b99b      	cbnz	r3, 8006998 <_vfiprintf_r+0x5c>
 8006970:	4629      	mov	r1, r5
 8006972:	4630      	mov	r0, r6
 8006974:	f000 f938 	bl	8006be8 <__swsetup_r>
 8006978:	b170      	cbz	r0, 8006998 <_vfiprintf_r+0x5c>
 800697a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800697c:	07dc      	lsls	r4, r3, #31
 800697e:	d504      	bpl.n	800698a <_vfiprintf_r+0x4e>
 8006980:	f04f 30ff 	mov.w	r0, #4294967295
 8006984:	b01d      	add	sp, #116	@ 0x74
 8006986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698a:	89ab      	ldrh	r3, [r5, #12]
 800698c:	0598      	lsls	r0, r3, #22
 800698e:	d4f7      	bmi.n	8006980 <_vfiprintf_r+0x44>
 8006990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006992:	f7fe fa53 	bl	8004e3c <__retarget_lock_release_recursive>
 8006996:	e7f3      	b.n	8006980 <_vfiprintf_r+0x44>
 8006998:	2300      	movs	r3, #0
 800699a:	9309      	str	r3, [sp, #36]	@ 0x24
 800699c:	2320      	movs	r3, #32
 800699e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80069a6:	2330      	movs	r3, #48	@ 0x30
 80069a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006b58 <_vfiprintf_r+0x21c>
 80069ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069b0:	f04f 0901 	mov.w	r9, #1
 80069b4:	4623      	mov	r3, r4
 80069b6:	469a      	mov	sl, r3
 80069b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069bc:	b10a      	cbz	r2, 80069c2 <_vfiprintf_r+0x86>
 80069be:	2a25      	cmp	r2, #37	@ 0x25
 80069c0:	d1f9      	bne.n	80069b6 <_vfiprintf_r+0x7a>
 80069c2:	ebba 0b04 	subs.w	fp, sl, r4
 80069c6:	d00b      	beq.n	80069e0 <_vfiprintf_r+0xa4>
 80069c8:	465b      	mov	r3, fp
 80069ca:	4622      	mov	r2, r4
 80069cc:	4629      	mov	r1, r5
 80069ce:	4630      	mov	r0, r6
 80069d0:	f7ff ffa2 	bl	8006918 <__sfputs_r>
 80069d4:	3001      	adds	r0, #1
 80069d6:	f000 80a7 	beq.w	8006b28 <_vfiprintf_r+0x1ec>
 80069da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069dc:	445a      	add	r2, fp
 80069de:	9209      	str	r2, [sp, #36]	@ 0x24
 80069e0:	f89a 3000 	ldrb.w	r3, [sl]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 809f 	beq.w	8006b28 <_vfiprintf_r+0x1ec>
 80069ea:	2300      	movs	r3, #0
 80069ec:	f04f 32ff 	mov.w	r2, #4294967295
 80069f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069f4:	f10a 0a01 	add.w	sl, sl, #1
 80069f8:	9304      	str	r3, [sp, #16]
 80069fa:	9307      	str	r3, [sp, #28]
 80069fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a00:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a02:	4654      	mov	r4, sl
 8006a04:	2205      	movs	r2, #5
 8006a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a0a:	4853      	ldr	r0, [pc, #332]	@ (8006b58 <_vfiprintf_r+0x21c>)
 8006a0c:	f7f9 fc00 	bl	8000210 <memchr>
 8006a10:	9a04      	ldr	r2, [sp, #16]
 8006a12:	b9d8      	cbnz	r0, 8006a4c <_vfiprintf_r+0x110>
 8006a14:	06d1      	lsls	r1, r2, #27
 8006a16:	bf44      	itt	mi
 8006a18:	2320      	movmi	r3, #32
 8006a1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a1e:	0713      	lsls	r3, r2, #28
 8006a20:	bf44      	itt	mi
 8006a22:	232b      	movmi	r3, #43	@ 0x2b
 8006a24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a28:	f89a 3000 	ldrb.w	r3, [sl]
 8006a2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a2e:	d015      	beq.n	8006a5c <_vfiprintf_r+0x120>
 8006a30:	9a07      	ldr	r2, [sp, #28]
 8006a32:	4654      	mov	r4, sl
 8006a34:	2000      	movs	r0, #0
 8006a36:	f04f 0c0a 	mov.w	ip, #10
 8006a3a:	4621      	mov	r1, r4
 8006a3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a40:	3b30      	subs	r3, #48	@ 0x30
 8006a42:	2b09      	cmp	r3, #9
 8006a44:	d94b      	bls.n	8006ade <_vfiprintf_r+0x1a2>
 8006a46:	b1b0      	cbz	r0, 8006a76 <_vfiprintf_r+0x13a>
 8006a48:	9207      	str	r2, [sp, #28]
 8006a4a:	e014      	b.n	8006a76 <_vfiprintf_r+0x13a>
 8006a4c:	eba0 0308 	sub.w	r3, r0, r8
 8006a50:	fa09 f303 	lsl.w	r3, r9, r3
 8006a54:	4313      	orrs	r3, r2
 8006a56:	9304      	str	r3, [sp, #16]
 8006a58:	46a2      	mov	sl, r4
 8006a5a:	e7d2      	b.n	8006a02 <_vfiprintf_r+0xc6>
 8006a5c:	9b03      	ldr	r3, [sp, #12]
 8006a5e:	1d19      	adds	r1, r3, #4
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	9103      	str	r1, [sp, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	bfbb      	ittet	lt
 8006a68:	425b      	neglt	r3, r3
 8006a6a:	f042 0202 	orrlt.w	r2, r2, #2
 8006a6e:	9307      	strge	r3, [sp, #28]
 8006a70:	9307      	strlt	r3, [sp, #28]
 8006a72:	bfb8      	it	lt
 8006a74:	9204      	strlt	r2, [sp, #16]
 8006a76:	7823      	ldrb	r3, [r4, #0]
 8006a78:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a7a:	d10a      	bne.n	8006a92 <_vfiprintf_r+0x156>
 8006a7c:	7863      	ldrb	r3, [r4, #1]
 8006a7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a80:	d132      	bne.n	8006ae8 <_vfiprintf_r+0x1ac>
 8006a82:	9b03      	ldr	r3, [sp, #12]
 8006a84:	1d1a      	adds	r2, r3, #4
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	9203      	str	r2, [sp, #12]
 8006a8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a8e:	3402      	adds	r4, #2
 8006a90:	9305      	str	r3, [sp, #20]
 8006a92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006b68 <_vfiprintf_r+0x22c>
 8006a96:	7821      	ldrb	r1, [r4, #0]
 8006a98:	2203      	movs	r2, #3
 8006a9a:	4650      	mov	r0, sl
 8006a9c:	f7f9 fbb8 	bl	8000210 <memchr>
 8006aa0:	b138      	cbz	r0, 8006ab2 <_vfiprintf_r+0x176>
 8006aa2:	9b04      	ldr	r3, [sp, #16]
 8006aa4:	eba0 000a 	sub.w	r0, r0, sl
 8006aa8:	2240      	movs	r2, #64	@ 0x40
 8006aaa:	4082      	lsls	r2, r0
 8006aac:	4313      	orrs	r3, r2
 8006aae:	3401      	adds	r4, #1
 8006ab0:	9304      	str	r3, [sp, #16]
 8006ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab6:	4829      	ldr	r0, [pc, #164]	@ (8006b5c <_vfiprintf_r+0x220>)
 8006ab8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006abc:	2206      	movs	r2, #6
 8006abe:	f7f9 fba7 	bl	8000210 <memchr>
 8006ac2:	2800      	cmp	r0, #0
 8006ac4:	d03f      	beq.n	8006b46 <_vfiprintf_r+0x20a>
 8006ac6:	4b26      	ldr	r3, [pc, #152]	@ (8006b60 <_vfiprintf_r+0x224>)
 8006ac8:	bb1b      	cbnz	r3, 8006b12 <_vfiprintf_r+0x1d6>
 8006aca:	9b03      	ldr	r3, [sp, #12]
 8006acc:	3307      	adds	r3, #7
 8006ace:	f023 0307 	bic.w	r3, r3, #7
 8006ad2:	3308      	adds	r3, #8
 8006ad4:	9303      	str	r3, [sp, #12]
 8006ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad8:	443b      	add	r3, r7
 8006ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8006adc:	e76a      	b.n	80069b4 <_vfiprintf_r+0x78>
 8006ade:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ae2:	460c      	mov	r4, r1
 8006ae4:	2001      	movs	r0, #1
 8006ae6:	e7a8      	b.n	8006a3a <_vfiprintf_r+0xfe>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	3401      	adds	r4, #1
 8006aec:	9305      	str	r3, [sp, #20]
 8006aee:	4619      	mov	r1, r3
 8006af0:	f04f 0c0a 	mov.w	ip, #10
 8006af4:	4620      	mov	r0, r4
 8006af6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006afa:	3a30      	subs	r2, #48	@ 0x30
 8006afc:	2a09      	cmp	r2, #9
 8006afe:	d903      	bls.n	8006b08 <_vfiprintf_r+0x1cc>
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d0c6      	beq.n	8006a92 <_vfiprintf_r+0x156>
 8006b04:	9105      	str	r1, [sp, #20]
 8006b06:	e7c4      	b.n	8006a92 <_vfiprintf_r+0x156>
 8006b08:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e7f0      	b.n	8006af4 <_vfiprintf_r+0x1b8>
 8006b12:	ab03      	add	r3, sp, #12
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	462a      	mov	r2, r5
 8006b18:	4b12      	ldr	r3, [pc, #72]	@ (8006b64 <_vfiprintf_r+0x228>)
 8006b1a:	a904      	add	r1, sp, #16
 8006b1c:	4630      	mov	r0, r6
 8006b1e:	f3af 8000 	nop.w
 8006b22:	4607      	mov	r7, r0
 8006b24:	1c78      	adds	r0, r7, #1
 8006b26:	d1d6      	bne.n	8006ad6 <_vfiprintf_r+0x19a>
 8006b28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b2a:	07d9      	lsls	r1, r3, #31
 8006b2c:	d405      	bmi.n	8006b3a <_vfiprintf_r+0x1fe>
 8006b2e:	89ab      	ldrh	r3, [r5, #12]
 8006b30:	059a      	lsls	r2, r3, #22
 8006b32:	d402      	bmi.n	8006b3a <_vfiprintf_r+0x1fe>
 8006b34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b36:	f7fe f981 	bl	8004e3c <__retarget_lock_release_recursive>
 8006b3a:	89ab      	ldrh	r3, [r5, #12]
 8006b3c:	065b      	lsls	r3, r3, #25
 8006b3e:	f53f af1f 	bmi.w	8006980 <_vfiprintf_r+0x44>
 8006b42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b44:	e71e      	b.n	8006984 <_vfiprintf_r+0x48>
 8006b46:	ab03      	add	r3, sp, #12
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	462a      	mov	r2, r5
 8006b4c:	4b05      	ldr	r3, [pc, #20]	@ (8006b64 <_vfiprintf_r+0x228>)
 8006b4e:	a904      	add	r1, sp, #16
 8006b50:	4630      	mov	r0, r6
 8006b52:	f7ff fc4d 	bl	80063f0 <_printf_i>
 8006b56:	e7e4      	b.n	8006b22 <_vfiprintf_r+0x1e6>
 8006b58:	0800721f 	.word	0x0800721f
 8006b5c:	08007229 	.word	0x08007229
 8006b60:	00000000 	.word	0x00000000
 8006b64:	08006919 	.word	0x08006919
 8006b68:	08007225 	.word	0x08007225

08006b6c <__swbuf_r>:
 8006b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b6e:	460e      	mov	r6, r1
 8006b70:	4614      	mov	r4, r2
 8006b72:	4605      	mov	r5, r0
 8006b74:	b118      	cbz	r0, 8006b7e <__swbuf_r+0x12>
 8006b76:	6a03      	ldr	r3, [r0, #32]
 8006b78:	b90b      	cbnz	r3, 8006b7e <__swbuf_r+0x12>
 8006b7a:	f7fe f801 	bl	8004b80 <__sinit>
 8006b7e:	69a3      	ldr	r3, [r4, #24]
 8006b80:	60a3      	str	r3, [r4, #8]
 8006b82:	89a3      	ldrh	r3, [r4, #12]
 8006b84:	071a      	lsls	r2, r3, #28
 8006b86:	d501      	bpl.n	8006b8c <__swbuf_r+0x20>
 8006b88:	6923      	ldr	r3, [r4, #16]
 8006b8a:	b943      	cbnz	r3, 8006b9e <__swbuf_r+0x32>
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	4628      	mov	r0, r5
 8006b90:	f000 f82a 	bl	8006be8 <__swsetup_r>
 8006b94:	b118      	cbz	r0, 8006b9e <__swbuf_r+0x32>
 8006b96:	f04f 37ff 	mov.w	r7, #4294967295
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	6922      	ldr	r2, [r4, #16]
 8006ba2:	1a98      	subs	r0, r3, r2
 8006ba4:	6963      	ldr	r3, [r4, #20]
 8006ba6:	b2f6      	uxtb	r6, r6
 8006ba8:	4283      	cmp	r3, r0
 8006baa:	4637      	mov	r7, r6
 8006bac:	dc05      	bgt.n	8006bba <__swbuf_r+0x4e>
 8006bae:	4621      	mov	r1, r4
 8006bb0:	4628      	mov	r0, r5
 8006bb2:	f7ff fdbf 	bl	8006734 <_fflush_r>
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	d1ed      	bne.n	8006b96 <__swbuf_r+0x2a>
 8006bba:	68a3      	ldr	r3, [r4, #8]
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	60a3      	str	r3, [r4, #8]
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	6022      	str	r2, [r4, #0]
 8006bc6:	701e      	strb	r6, [r3, #0]
 8006bc8:	6962      	ldr	r2, [r4, #20]
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d004      	beq.n	8006bda <__swbuf_r+0x6e>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	07db      	lsls	r3, r3, #31
 8006bd4:	d5e1      	bpl.n	8006b9a <__swbuf_r+0x2e>
 8006bd6:	2e0a      	cmp	r6, #10
 8006bd8:	d1df      	bne.n	8006b9a <__swbuf_r+0x2e>
 8006bda:	4621      	mov	r1, r4
 8006bdc:	4628      	mov	r0, r5
 8006bde:	f7ff fda9 	bl	8006734 <_fflush_r>
 8006be2:	2800      	cmp	r0, #0
 8006be4:	d0d9      	beq.n	8006b9a <__swbuf_r+0x2e>
 8006be6:	e7d6      	b.n	8006b96 <__swbuf_r+0x2a>

08006be8 <__swsetup_r>:
 8006be8:	b538      	push	{r3, r4, r5, lr}
 8006bea:	4b29      	ldr	r3, [pc, #164]	@ (8006c90 <__swsetup_r+0xa8>)
 8006bec:	4605      	mov	r5, r0
 8006bee:	6818      	ldr	r0, [r3, #0]
 8006bf0:	460c      	mov	r4, r1
 8006bf2:	b118      	cbz	r0, 8006bfc <__swsetup_r+0x14>
 8006bf4:	6a03      	ldr	r3, [r0, #32]
 8006bf6:	b90b      	cbnz	r3, 8006bfc <__swsetup_r+0x14>
 8006bf8:	f7fd ffc2 	bl	8004b80 <__sinit>
 8006bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c00:	0719      	lsls	r1, r3, #28
 8006c02:	d422      	bmi.n	8006c4a <__swsetup_r+0x62>
 8006c04:	06da      	lsls	r2, r3, #27
 8006c06:	d407      	bmi.n	8006c18 <__swsetup_r+0x30>
 8006c08:	2209      	movs	r2, #9
 8006c0a:	602a      	str	r2, [r5, #0]
 8006c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c10:	81a3      	strh	r3, [r4, #12]
 8006c12:	f04f 30ff 	mov.w	r0, #4294967295
 8006c16:	e033      	b.n	8006c80 <__swsetup_r+0x98>
 8006c18:	0758      	lsls	r0, r3, #29
 8006c1a:	d512      	bpl.n	8006c42 <__swsetup_r+0x5a>
 8006c1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c1e:	b141      	cbz	r1, 8006c32 <__swsetup_r+0x4a>
 8006c20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c24:	4299      	cmp	r1, r3
 8006c26:	d002      	beq.n	8006c2e <__swsetup_r+0x46>
 8006c28:	4628      	mov	r0, r5
 8006c2a:	f7fe f921 	bl	8004e70 <_free_r>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c32:	89a3      	ldrh	r3, [r4, #12]
 8006c34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c38:	81a3      	strh	r3, [r4, #12]
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	6063      	str	r3, [r4, #4]
 8006c3e:	6923      	ldr	r3, [r4, #16]
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	f043 0308 	orr.w	r3, r3, #8
 8006c48:	81a3      	strh	r3, [r4, #12]
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	b94b      	cbnz	r3, 8006c62 <__swsetup_r+0x7a>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c58:	d003      	beq.n	8006c62 <__swsetup_r+0x7a>
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	f000 f883 	bl	8006d68 <__smakebuf_r>
 8006c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c66:	f013 0201 	ands.w	r2, r3, #1
 8006c6a:	d00a      	beq.n	8006c82 <__swsetup_r+0x9a>
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	60a2      	str	r2, [r4, #8]
 8006c70:	6962      	ldr	r2, [r4, #20]
 8006c72:	4252      	negs	r2, r2
 8006c74:	61a2      	str	r2, [r4, #24]
 8006c76:	6922      	ldr	r2, [r4, #16]
 8006c78:	b942      	cbnz	r2, 8006c8c <__swsetup_r+0xa4>
 8006c7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c7e:	d1c5      	bne.n	8006c0c <__swsetup_r+0x24>
 8006c80:	bd38      	pop	{r3, r4, r5, pc}
 8006c82:	0799      	lsls	r1, r3, #30
 8006c84:	bf58      	it	pl
 8006c86:	6962      	ldrpl	r2, [r4, #20]
 8006c88:	60a2      	str	r2, [r4, #8]
 8006c8a:	e7f4      	b.n	8006c76 <__swsetup_r+0x8e>
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	e7f7      	b.n	8006c80 <__swsetup_r+0x98>
 8006c90:	20000194 	.word	0x20000194

08006c94 <_raise_r>:
 8006c94:	291f      	cmp	r1, #31
 8006c96:	b538      	push	{r3, r4, r5, lr}
 8006c98:	4605      	mov	r5, r0
 8006c9a:	460c      	mov	r4, r1
 8006c9c:	d904      	bls.n	8006ca8 <_raise_r+0x14>
 8006c9e:	2316      	movs	r3, #22
 8006ca0:	6003      	str	r3, [r0, #0]
 8006ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006caa:	b112      	cbz	r2, 8006cb2 <_raise_r+0x1e>
 8006cac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006cb0:	b94b      	cbnz	r3, 8006cc6 <_raise_r+0x32>
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	f000 f830 	bl	8006d18 <_getpid_r>
 8006cb8:	4622      	mov	r2, r4
 8006cba:	4601      	mov	r1, r0
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cc2:	f000 b817 	b.w	8006cf4 <_kill_r>
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d00a      	beq.n	8006ce0 <_raise_r+0x4c>
 8006cca:	1c59      	adds	r1, r3, #1
 8006ccc:	d103      	bne.n	8006cd6 <_raise_r+0x42>
 8006cce:	2316      	movs	r3, #22
 8006cd0:	6003      	str	r3, [r0, #0]
 8006cd2:	2001      	movs	r0, #1
 8006cd4:	e7e7      	b.n	8006ca6 <_raise_r+0x12>
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006cdc:	4620      	mov	r0, r4
 8006cde:	4798      	blx	r3
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	e7e0      	b.n	8006ca6 <_raise_r+0x12>

08006ce4 <raise>:
 8006ce4:	4b02      	ldr	r3, [pc, #8]	@ (8006cf0 <raise+0xc>)
 8006ce6:	4601      	mov	r1, r0
 8006ce8:	6818      	ldr	r0, [r3, #0]
 8006cea:	f7ff bfd3 	b.w	8006c94 <_raise_r>
 8006cee:	bf00      	nop
 8006cf0:	20000194 	.word	0x20000194

08006cf4 <_kill_r>:
 8006cf4:	b538      	push	{r3, r4, r5, lr}
 8006cf6:	4d07      	ldr	r5, [pc, #28]	@ (8006d14 <_kill_r+0x20>)
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	4608      	mov	r0, r1
 8006cfe:	4611      	mov	r1, r2
 8006d00:	602b      	str	r3, [r5, #0]
 8006d02:	f7fa ff07 	bl	8001b14 <_kill>
 8006d06:	1c43      	adds	r3, r0, #1
 8006d08:	d102      	bne.n	8006d10 <_kill_r+0x1c>
 8006d0a:	682b      	ldr	r3, [r5, #0]
 8006d0c:	b103      	cbz	r3, 8006d10 <_kill_r+0x1c>
 8006d0e:	6023      	str	r3, [r4, #0]
 8006d10:	bd38      	pop	{r3, r4, r5, pc}
 8006d12:	bf00      	nop
 8006d14:	20000490 	.word	0x20000490

08006d18 <_getpid_r>:
 8006d18:	f7fa bef4 	b.w	8001b04 <_getpid>

08006d1c <__swhatbuf_r>:
 8006d1c:	b570      	push	{r4, r5, r6, lr}
 8006d1e:	460c      	mov	r4, r1
 8006d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d24:	2900      	cmp	r1, #0
 8006d26:	b096      	sub	sp, #88	@ 0x58
 8006d28:	4615      	mov	r5, r2
 8006d2a:	461e      	mov	r6, r3
 8006d2c:	da0d      	bge.n	8006d4a <__swhatbuf_r+0x2e>
 8006d2e:	89a3      	ldrh	r3, [r4, #12]
 8006d30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d34:	f04f 0100 	mov.w	r1, #0
 8006d38:	bf14      	ite	ne
 8006d3a:	2340      	movne	r3, #64	@ 0x40
 8006d3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d40:	2000      	movs	r0, #0
 8006d42:	6031      	str	r1, [r6, #0]
 8006d44:	602b      	str	r3, [r5, #0]
 8006d46:	b016      	add	sp, #88	@ 0x58
 8006d48:	bd70      	pop	{r4, r5, r6, pc}
 8006d4a:	466a      	mov	r2, sp
 8006d4c:	f000 f848 	bl	8006de0 <_fstat_r>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	dbec      	blt.n	8006d2e <__swhatbuf_r+0x12>
 8006d54:	9901      	ldr	r1, [sp, #4]
 8006d56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d5e:	4259      	negs	r1, r3
 8006d60:	4159      	adcs	r1, r3
 8006d62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d66:	e7eb      	b.n	8006d40 <__swhatbuf_r+0x24>

08006d68 <__smakebuf_r>:
 8006d68:	898b      	ldrh	r3, [r1, #12]
 8006d6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d6c:	079d      	lsls	r5, r3, #30
 8006d6e:	4606      	mov	r6, r0
 8006d70:	460c      	mov	r4, r1
 8006d72:	d507      	bpl.n	8006d84 <__smakebuf_r+0x1c>
 8006d74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	6123      	str	r3, [r4, #16]
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	6163      	str	r3, [r4, #20]
 8006d80:	b003      	add	sp, #12
 8006d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d84:	ab01      	add	r3, sp, #4
 8006d86:	466a      	mov	r2, sp
 8006d88:	f7ff ffc8 	bl	8006d1c <__swhatbuf_r>
 8006d8c:	9f00      	ldr	r7, [sp, #0]
 8006d8e:	4605      	mov	r5, r0
 8006d90:	4639      	mov	r1, r7
 8006d92:	4630      	mov	r0, r6
 8006d94:	f7fe fc12 	bl	80055bc <_malloc_r>
 8006d98:	b948      	cbnz	r0, 8006dae <__smakebuf_r+0x46>
 8006d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d9e:	059a      	lsls	r2, r3, #22
 8006da0:	d4ee      	bmi.n	8006d80 <__smakebuf_r+0x18>
 8006da2:	f023 0303 	bic.w	r3, r3, #3
 8006da6:	f043 0302 	orr.w	r3, r3, #2
 8006daa:	81a3      	strh	r3, [r4, #12]
 8006dac:	e7e2      	b.n	8006d74 <__smakebuf_r+0xc>
 8006dae:	89a3      	ldrh	r3, [r4, #12]
 8006db0:	6020      	str	r0, [r4, #0]
 8006db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006db6:	81a3      	strh	r3, [r4, #12]
 8006db8:	9b01      	ldr	r3, [sp, #4]
 8006dba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006dbe:	b15b      	cbz	r3, 8006dd8 <__smakebuf_r+0x70>
 8006dc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	f000 f81d 	bl	8006e04 <_isatty_r>
 8006dca:	b128      	cbz	r0, 8006dd8 <__smakebuf_r+0x70>
 8006dcc:	89a3      	ldrh	r3, [r4, #12]
 8006dce:	f023 0303 	bic.w	r3, r3, #3
 8006dd2:	f043 0301 	orr.w	r3, r3, #1
 8006dd6:	81a3      	strh	r3, [r4, #12]
 8006dd8:	89a3      	ldrh	r3, [r4, #12]
 8006dda:	431d      	orrs	r5, r3
 8006ddc:	81a5      	strh	r5, [r4, #12]
 8006dde:	e7cf      	b.n	8006d80 <__smakebuf_r+0x18>

08006de0 <_fstat_r>:
 8006de0:	b538      	push	{r3, r4, r5, lr}
 8006de2:	4d07      	ldr	r5, [pc, #28]	@ (8006e00 <_fstat_r+0x20>)
 8006de4:	2300      	movs	r3, #0
 8006de6:	4604      	mov	r4, r0
 8006de8:	4608      	mov	r0, r1
 8006dea:	4611      	mov	r1, r2
 8006dec:	602b      	str	r3, [r5, #0]
 8006dee:	f7fa fef1 	bl	8001bd4 <_fstat>
 8006df2:	1c43      	adds	r3, r0, #1
 8006df4:	d102      	bne.n	8006dfc <_fstat_r+0x1c>
 8006df6:	682b      	ldr	r3, [r5, #0]
 8006df8:	b103      	cbz	r3, 8006dfc <_fstat_r+0x1c>
 8006dfa:	6023      	str	r3, [r4, #0]
 8006dfc:	bd38      	pop	{r3, r4, r5, pc}
 8006dfe:	bf00      	nop
 8006e00:	20000490 	.word	0x20000490

08006e04 <_isatty_r>:
 8006e04:	b538      	push	{r3, r4, r5, lr}
 8006e06:	4d06      	ldr	r5, [pc, #24]	@ (8006e20 <_isatty_r+0x1c>)
 8006e08:	2300      	movs	r3, #0
 8006e0a:	4604      	mov	r4, r0
 8006e0c:	4608      	mov	r0, r1
 8006e0e:	602b      	str	r3, [r5, #0]
 8006e10:	f7fa fef0 	bl	8001bf4 <_isatty>
 8006e14:	1c43      	adds	r3, r0, #1
 8006e16:	d102      	bne.n	8006e1e <_isatty_r+0x1a>
 8006e18:	682b      	ldr	r3, [r5, #0]
 8006e1a:	b103      	cbz	r3, 8006e1e <_isatty_r+0x1a>
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	20000490 	.word	0x20000490

08006e24 <_init>:
 8006e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e26:	bf00      	nop
 8006e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e2a:	bc08      	pop	{r3}
 8006e2c:	469e      	mov	lr, r3
 8006e2e:	4770      	bx	lr

08006e30 <_fini>:
 8006e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e32:	bf00      	nop
 8006e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e36:	bc08      	pop	{r3}
 8006e38:	469e      	mov	lr, r3
 8006e3a:	4770      	bx	lr
