# Pipeline Flushs and Stalls

## Objective 
- Implement and compile in C
- Generate the RISC-V assembly code
- Run the code in the RIPES simulator (with hazard detection, w/o hazard detection and 5-stage processor)
- Count flushs and stalls

## How to contribute

To contribute and make the open source community an amazing place to learn, design, create and inspire others. Just follow the instructions below:

1. Fork the project
2. Create a branch with the new feature (`git checkout -b feature/feature`)
3. Commit (`git commit -m 'Add some feature'`)
4. Push the Branch (`git push origin feature/feature`)
5. Open a Pull Request 

## Author

- **[Bárbara Pegoraro Markus](https://github.com/barbs-pm)** - _Acadêmica do Curso de Ciência da Computação -UFFS_. 
- **[Rafinha](https://github.com/rafalup)** - _Acadêmica do Curso de Ciência da Computação -UFFS_. 
- **[Adriano Zortea](https://github.com/zorteaadriano)** - _Acadêmico do Curso de Ciência da Computação -UFFS_. 
