{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649589670864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649589670865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:21:10 2022 " "Processing started: Sun Apr 10 14:21:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649589670865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649589670865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question4 -c Question4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question4 -c Question4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649589670865 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649589671312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8-RTL " "Found design unit 1: Reg8-RTL" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649589671896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649589671896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649589671896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reg8 " "Elaborating entity \"Reg8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649589671938 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[0\] REG\[0\]~_emulated REG\[0\]~1 " "Register \"REG\[0\]\" is converted into an equivalent circuit using register \"REG\[0\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[1\] REG\[1\]~_emulated REG\[0\]~1 " "Register \"REG\[1\]\" is converted into an equivalent circuit using register \"REG\[1\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[2\] REG\[2\]~_emulated REG\[0\]~1 " "Register \"REG\[2\]\" is converted into an equivalent circuit using register \"REG\[2\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[3\] REG\[3\]~_emulated REG\[0\]~1 " "Register \"REG\[3\]\" is converted into an equivalent circuit using register \"REG\[3\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[4\] REG\[4\]~_emulated REG\[0\]~1 " "Register \"REG\[4\]\" is converted into an equivalent circuit using register \"REG\[4\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[5\] REG\[5\]~_emulated REG\[0\]~1 " "Register \"REG\[5\]\" is converted into an equivalent circuit using register \"REG\[5\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[6\] REG\[6\]~_emulated REG\[0\]~1 " "Register \"REG\[6\]\" is converted into an equivalent circuit using register \"REG\[6\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REG\[7\] REG\[7\]~_emulated REG\[0\]~1 " "Register \"REG\[7\]\" is converted into an equivalent circuit using register \"REG\[7\]~_emulated\" and latch \"REG\[0\]~1\"" {  } { { "Reg8.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question4/Reg8.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1649589672313 "|Reg8|REG[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1649589672313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649589672512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649589672512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649589672555 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649589672555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649589672555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649589672555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649589672582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:21:12 2022 " "Processing ended: Sun Apr 10 14:21:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649589672582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649589672582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649589672582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649589672582 ""}
