# Pipeline-Model-Verilog
learning about pipelining, this being the second pipeline implementation on verilog
