verilog work "half_add.v"
verilog work "full_add.v"
