
---------- Begin Simulation Statistics ----------
simSeconds                                  23.892682                       # Number of seconds simulated (Second)
simTicks                                 23892681666500                       # Number of ticks simulated (Tick)
finalTick                                23892681666500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  37948.96                       # Real time elapsed on the host (Second)
hostTickRate                                629600513                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18072684                       # Number of bytes of host memory used (Byte)
simInsts                                   4766751695                       # Number of instructions simulated (Count)
simOps                                     5286843667                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   125610                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     139315                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1627038490                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.committedInsts                   739694188                       # Number of instructions committed (Count)
system.cpu.numVMExits                          151281                       # total number of KVM exits (Count)
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations (Count)
system.cpu.numExitSignal                        21439                       # exits due to signal delivery (Count)
system.cpu.numMMIO                             129842                       # number of VM exits due to memory mapped IO (Count)
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests (Count)
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO (Count)
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu.numInterrupts                            0                       # number of interrupts delivered (Count)
system.cpu.numHypercalls                            0                       # number of hypercalls (Count)
system.cpu.dcache.demandHits::switch_cpus.data   1273582239                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        1273582239                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data   1287506473                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       1287506473                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data    118044141                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       118044141                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data    144564749                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      144564749                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 6046318968767                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 6046318968767                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 6046318968767                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 6046318968767                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data   1391626380                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    1391626380                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data   1432071222                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   1432071222                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.084825                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.084825                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.100948                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.100948                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 51220.830763                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 51220.830763                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 41824.296798                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 41824.296798                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   2674441721                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         7298                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     91852838                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           85                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      29.116593                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    85.858824                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     92343678                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          92343678                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data     19788108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      19788108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data     19788108                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     19788108                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data     98256033                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     98256033                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data    121494924                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    121494924                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data        54265                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        54265                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 4775027939352                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 4775027939352                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 6765026015352                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 6765026015352                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data   3193158000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   3193158000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.070605                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.070605                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.084839                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.084839                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 48597.809148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48597.809148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 55681.552715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55681.552715                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 58843.785129                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 58843.785129                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements              121158118                       # number of replacements (Count)
system.cpu.dcache.CleanSharedReq.missLatency::switch_cpus.data        30000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total        30000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::switch_cpus.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::switch_cpus.data        32128                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total        32128                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::switch_cpus.data     49189568                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     49189568                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::switch_cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus.data  1531.049801                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  1531.049801                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data         2375                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         2375                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data           39                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           39                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data      2732000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      2732000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data         2414                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         2414                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.016156                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.016156                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 70051.282051                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 70051.282051                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data           39                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           39                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data      2693000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      2693000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.016156                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.016156                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data 69051.282051                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 69051.282051                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data    675286711                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       675286711                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data     22786656                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      22786656                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 1569416877500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1569416877500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data    698073367                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    698073367                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.032642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.032642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 68874.383214                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68874.383214                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data     10200100                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     10200100                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data     12586556                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     12586556                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data        50186                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        50186                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 993211951502                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 993211951502                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data   3193158000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   3193158000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.018030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.018030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 78910.541653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 78910.541653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 63626.469533                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 63626.469533                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::switch_cpus.data          618                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total          618                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.accesses::switch_cpus.data          618                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total          618                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data     13923616                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total      13923616                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data     26520608                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total     26520608                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data     40444224                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total     40444224                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.655733                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.655733                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data     23238891                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total     23238891                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data 1989998076000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 1989998076000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.574591                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.574591                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 85632.230729                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 85632.230729                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          187                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          187                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::switch_cpus.data            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::switch_cpus.data        39000                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        39000                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          190                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          190                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::switch_cpus.data     0.015789                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.015789                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::switch_cpus.data        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::switch_cpus.data        36000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        36000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::switch_cpus.data     0.015789                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.015789                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus.data        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::switch_cpus.data      1620989                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total         1620989                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::switch_cpus.data       140011                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total        140011                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::switch_cpus.data   2691745500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total   2691745500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data      1761000                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total      1761000                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::switch_cpus.data     0.079507                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.079507                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::switch_cpus.data 19225.243017                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 19225.243017                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::switch_cpus.data           25                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total           25                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::switch_cpus.data       139986                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total       139986                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::switch_cpus.data   2550028500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total   2550028500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::switch_cpus.data     0.079492                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.079492                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::switch_cpus.data 18216.310917                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 18216.310917                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data       112755                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total       112755                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data     81355774                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total     81355774                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data 3518612842605                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 3518612842605                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data     81468529                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total     81468529                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.998616                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.998616                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 43249.700293                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 43249.700293                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::switch_cpus.data           37                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           37                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data     81355737                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total     81355737                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data 3437254789605                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 3437254789605                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.998616                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.998616                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 42249.691495                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 42249.691495                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    598182773                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      598182773                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data     13901711                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     13901711                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 958289248662                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 958289248662                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data    612084484                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    612084484                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.022712                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.022712                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 68933.187337                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 68933.187337                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data      9587971                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      9587971                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      4313740                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      4313740                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data         4079                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         4079                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 344561198245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 344561198245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.007048                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007048                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 79875.281831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79875.281831                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           134.721876                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           1411080331                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          121159142                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.646503                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        20746098179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data   134.721876                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.131564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.131564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.tagAccesses         5856626958                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        5856626958                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.demandHits::switch_cpus.inst    731493069                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         731493069                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst    731493069                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        731493069                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst       402500                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          402500                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst       402500                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         402500                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  20298429451                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  20298429451                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  20298429451                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  20298429451                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst    731895569                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     731895569                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst    731895569                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    731895569                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000550                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000550                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000550                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000550                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 50430.880624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 50430.880624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 50430.880624                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 50430.880624                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        44727                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          830                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      53.887952                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       353354                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            353354                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst        48122                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         48122                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst        48122                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        48122                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst       354378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       354378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst       354378                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       354378                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  17405648967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  17405648967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  17405648967                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  17405648967                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000484                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000484                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000484                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000484                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 49116.053951                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49116.053951                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 49116.053951                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 49116.053951                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 353354                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst    731493069                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       731493069                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst       402500                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        402500                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  20298429451                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  20298429451                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst    731895569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    731895569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000550                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000550                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 50430.880624                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50430.880624                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst        48122                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        48122                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst       354378                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       354378                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  17405648967                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  17405648967                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000484                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000484                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 49116.053951                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49116.053951                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           134.721883                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            731847447                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             354378                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2065.160498                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        20746097614500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::switch_cpus.inst   134.721883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.131564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.131564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.tagAccesses         2927936654                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2927936654                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::switch_cpus.mmu.dtb_walker       128517                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.mmu.itb_walker        17792                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.inst       208435                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.data      8603865                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          8958609                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.dtb_walker       128517                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.itb_walker        17792                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.inst       208435                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.data      8603865                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         8958609                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.dtb_walker        22809                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.itb_walker         3450                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.inst       145943                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.data     31187653                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total       31359855                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.dtb_walker        22809                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.itb_walker         3450                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.inst       145943                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.data     31187653                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total      31359855                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.dtb_walker   2304043701                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.itb_walker    221344451                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.inst  14657865500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.data 3155599839480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 3172783093132                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.dtb_walker   2304043701                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.itb_walker    221344451                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.inst  14657865500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.data 3155599839480                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 3172783093132                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.dtb_walker       151326                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.itb_walker        21242                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.inst       354378                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.data     39791518                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total     40318464                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.dtb_walker       151326                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.itb_walker        21242                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.inst       354378                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.data     39791518                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total     40318464                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.dtb_walker     0.150728                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.itb_walker     0.162414                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.inst     0.411829                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.data     0.783776                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.777804                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.dtb_walker     0.150728                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.itb_walker     0.162414                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.inst     0.411829                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.data     0.783776                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.777804                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 101014.674076                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.itb_walker 64157.811884                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.inst 100435.550181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.data 101181.061604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 101173.398064                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 101014.674076                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.itb_walker 64157.811884                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.inst 100435.550181                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.data 101181.061604                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 101173.398064                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks     90850517                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total         90850517                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.itb_walker            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.itb_walker            7                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.dtb_walker        22809                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.itb_walker         3443                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.inst       145943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.data     31187653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total     31359848                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.dtb_walker        22809                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.itb_walker         3443                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.inst       145943                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.data     31187653                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total     31359848                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::switch_cpus.data        54265                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        54265                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   2075953701                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.itb_walker    186540956                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.inst  13198435500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.data 2843723309480                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 2859184239637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   2075953701                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.itb_walker    186540956                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.inst  13198435500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.data 2843723309480                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 2859184239637                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::switch_cpus.data   2590507500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total   2590507500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.150728                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.162085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.inst     0.411829                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.data     0.783776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.777804                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.150728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.162085                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.inst     0.411829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.data     0.783776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.777804                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 91014.674076                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 54179.772292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.inst 90435.550181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.data 91181.061604                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 91173.408737                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 91014.674076                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 54179.772292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.inst 90435.550181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.data 91181.061604                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 91173.408737                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::switch_cpus.data 47738.090850                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 47738.090850                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.replacements             112854105                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        33681                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        33681                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.InvalidateReq.hits::switch_cpus.data        10773                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total        10773                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::switch_cpus.data     81356922                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total     81356922                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.accesses::switch_cpus.data     81367695                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total     81367695                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::switch_cpus.data     0.999868                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.999868                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMisses::switch_cpus.data     81356922                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total     81356922                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::switch_cpus.data 2384572515500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total 2384572515500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::switch_cpus.data     0.999868                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.999868                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus.data 29310.013910                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 29310.013910                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::switch_cpus.inst       208435                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total       208435                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::switch_cpus.inst       145943                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total       145943                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::switch_cpus.inst  14657865500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total  14657865500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::switch_cpus.inst       354378                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total       354378                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::switch_cpus.inst     0.411829                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.411829                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::switch_cpus.inst 100435.550181                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 100435.550181                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::switch_cpus.inst       145943                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total       145943                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus.inst  13198435500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total  13198435500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.411829                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.411829                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 90435.550181                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 90435.550181                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::switch_cpus.data       292479                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total       292479                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::switch_cpus.data      3675184                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total      3675184                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::switch_cpus.data 331028138480                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 331028138480                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::switch_cpus.data      3967663                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total      3967663                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::switch_cpus.data     0.926284                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.926284                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::switch_cpus.data 90071.174254                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 90071.174254                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::switch_cpus.data      3675184                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total      3675184                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::switch_cpus.data 294276298480                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 294276298480                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::switch_cpus.data     0.926284                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.926284                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus.data 80071.174254                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 80071.174254                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.dtb_walker       128517                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.itb_walker        17792                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::total         146309                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.dtb_walker        22809                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.itb_walker         3450                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::total        26259                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.dtb_walker   2304043701                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.itb_walker    221344451                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::total   2525388152                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.dtb_walker       151326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.itb_walker        21242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::total       172568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.dtb_walker     0.150728                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.itb_walker     0.162414                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::total     0.152166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb_walker 101014.674076                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb_walker 64157.811884                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::total 96172.289577                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.itb_walker            7                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb_walker        22809                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.itb_walker         3443                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::total        26252                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::switch_cpus.data        50186                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total        50186                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   2075953701                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb_walker    186540956                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::total   2262494657                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus.data   2590507500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total   2590507500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.150728                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.162085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::total     0.152126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 91014.674076                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 54179.772292                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::total 86183.706270                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 51618.130554                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 51618.130554                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::switch_cpus.data      8311386                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      8311386                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::switch_cpus.data     27512469                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total     27512469                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::switch_cpus.data 2824571701000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total 2824571701000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::switch_cpus.data     35823855                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total     35823855                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::switch_cpus.data     0.767993                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.767993                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::switch_cpus.data 102665.147973                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 102665.147973                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::switch_cpus.data     27512469                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total     27512469                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus.data 2549447011000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total 2549447011000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::switch_cpus.data     0.767993                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.767993                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 92665.147973                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 92665.147973                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::switch_cpus.data            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::switch_cpus.data       476250                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total       476250                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::switch_cpus.data          266                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          266                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::switch_cpus.data      3455000                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total      3455000                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::switch_cpus.data       476516                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total       476516                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::switch_cpus.data     0.000558                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.000558                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::switch_cpus.data 12988.721805                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total 12988.721805                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::switch_cpus.data          266                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          266                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::switch_cpus.data     10414000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total     10414000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::switch_cpus.data     0.000558                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.000558                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus.data 39150.375940                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 39150.375940                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteReq.mshrUncacheable::switch_cpus.data         4079                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total         4079                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks       353348                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total       353348                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks       353348                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total       353348                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks     92343678                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total     92343678                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks     92343678                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total     92343678                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         1077.705363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs           162283324                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs         112873069                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              1.437751                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick       20746097283000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   462.488643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.dtb_walker     0.735439                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.itb_walker     0.037304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.inst     7.494826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.data   606.949152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.056456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.000090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.inst     0.000915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.data     0.074090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.131556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.tagAccesses        4011659213                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses       4011659213                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         8                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       8                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      1                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          9                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   1                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                    16                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    1                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             8                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           9                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                        17                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     9                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor            9                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0            9    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total            9                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples   2076941972                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0   2076941972    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total   2076941972                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB            9    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total            9                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            9                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total           18                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits                6                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                   6                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses                 2                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeMisses                1                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                   12                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             2                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses               8                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses              1                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       6                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     3                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   9                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 20746097181500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 3146584485000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq          362129                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp       36540362                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          26710                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         26710                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty    183194211                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean       353354                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict     50990926                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq       476516                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp       476519                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq       3967663                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp      3967663                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq       354378                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq     35823855                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq        32128                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateReq     81367695                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateResp     81367695                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1062110                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    364829914                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port        43160                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port       334145                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total          366269329                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     45294848                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   8457320675                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port       169936                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port      1210608                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total          8503996067                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                   113059188                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic            5814691464                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples     235309272                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.001254                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.035386                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0           235014257     99.87%     99.87% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1              295015      0.13%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total       235309272                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy   214693828688                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy     532430768                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy  100662398916                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy      21925539                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy     182880323                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests    243570012                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests    122023363                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops       261404                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops       261404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 37426                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                37426                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                21255                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               21255                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       114642                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         2296                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       117362                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   117362                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       163955                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         1762                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       166456                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    166456                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy             3558500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              136000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2787000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus.mmu.dtb_walker         8506                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.mmu.itb_walker         2317                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.inst         31134                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.data       7384299                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                  7426256                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus.mmu.dtb_walker         8506                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.mmu.itb_walker         2317                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.inst        31134                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.data      7384299                       # number of overall hits (Count)
system.llc.overallHits::total                 7426256                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus.mmu.dtb_walker        14303                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.mmu.itb_walker         1126                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.inst       114809                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.data     23803354                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total               23933592                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus.mmu.dtb_walker        14303                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.mmu.itb_walker         1126                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.inst       114809                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.data     23803354                       # number of overall misses (Count)
system.llc.overallMisses::total              23933592                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus.mmu.dtb_walker   1689818781                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.mmu.itb_walker    115063745                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.inst  11184946500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.data 2399945263500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      2412935092526                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.dtb_walker   1689818781                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.itb_walker    115063745                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.inst  11184946500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.data 2399945263500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     2412935092526                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus.mmu.dtb_walker        22809                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.mmu.itb_walker         3443                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.inst       145943                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.data     31187653                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total             31359848                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.dtb_walker        22809                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.itb_walker         3443                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.inst       145943                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.data     31187653                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total            31359848                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus.mmu.dtb_walker     0.627077                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.mmu.itb_walker     0.327040                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.inst     0.786670                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.data     0.763230                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.763192                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.dtb_walker     0.627077                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.itb_walker     0.327040                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.inst     0.786670                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.data     0.763230                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.763192                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 118144.359994                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.mmu.itb_walker 102188.050622                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.inst 97422.209931                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.data 100823.827747                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   100817.925388                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 118144.359994                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.itb_walker 102188.050622                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.inst 97422.209931                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.data 100823.827747                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  100817.925388                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks            27694791                       # number of writebacks (Count)
system.llc.writebacks::total                 27694791                       # number of writebacks (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.dtb_walker        14303                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.itb_walker         1126                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.inst       114809                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.data     23803354                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total           23933592                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.dtb_walker        14303                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.itb_walker         1126                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.inst       114809                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.data     23803354                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total          23933592                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus.data        54265                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total        54265                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   1511013816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.mmu.itb_walker    100973775                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.inst   9749804559                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.data 2102403336504                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  2113765128654                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   1511013816                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.itb_walker    100973775                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.inst   9749804559                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.data 2102403336504                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 2113765128654                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus.data   1360518000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   1360518000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.627077                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.327040                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.inst     0.786670                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.data     0.763230                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.763192                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.627077                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.327040                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.inst     0.786670                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.data     0.763230                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.763192                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 105643.138922                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 89674.755773                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.inst 84921.953497                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.data 88323.827663                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 88317.922719                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 105643.138922                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 89674.755773                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.inst 84921.953497                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.data 88323.827663                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 88317.922719                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus.data 25071.740533                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 25071.740533                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                      44308967                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks       157669                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total        157669                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus.data     60962458                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total         60962458                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus.data     20394464                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total       20394464                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.accesses::switch_cpus.data     81356922                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total     81356922                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus.data     0.250679                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.250679                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMisses::switch_cpus.data     20394464                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total     20394464                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus.data 441416857000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total 441416857000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus.data     0.250679                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.250679                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21643.954801                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21643.954801                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus.data      1338406                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total              1338406                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus.data      2336778                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total            2336778                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus.data 236355375000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  236355375000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus.data      3675184                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total          3675184                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus.data     0.635826                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.635826                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus.data 101145.840555                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 101145.840555                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus.data      2336778                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total        2336778                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus.data 207145649501                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 207145649501                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus.data     0.635826                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.635826                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus.data 88645.840341                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 88645.840341                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus.data        50186                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total        50186                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus.data   1360518000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   1360518000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 27109.512613                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 27109.512613                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus.mmu.dtb_walker         8506                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.mmu.itb_walker         2317                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.inst        31134                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.data      6045893                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total          6087850                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.dtb_walker        14303                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.itb_walker         1126                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.inst       114809                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.data     21466576                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total       21596814                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.dtb_walker   1689818781                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.itb_walker    115063745                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.inst  11184946500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.data 2163589888500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 2176579717526                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.dtb_walker        22809                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.itb_walker         3443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.inst       145943                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.data     27512469                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total     27684664                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.dtb_walker     0.627077                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.itb_walker     0.327040                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.inst     0.786670                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.data     0.780249                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.780100                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.dtb_walker 118144.359994                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.itb_walker 102188.050622                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.inst 97422.209931                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.data 100788.774535                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 100782.444926                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.dtb_walker        14303                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.itb_walker         1126                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.inst       114809                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.data     21466576                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total     21596814                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   1511013816                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.itb_walker    100973775                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.inst   9749804559                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.data 1895257687003                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 1906619479153                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.627077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.327040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.inst     0.786670                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.data     0.780249                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.780100                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 105643.138922                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 89674.755773                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.inst 84921.953497                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 88288.774465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 88282.441991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus.data           75                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                  75                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus.data          191                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total               191                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus.data       754500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total       754500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus.data          266                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total             266                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus.data     0.718045                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.718045                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus.data  3950.261780                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  3950.261780                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus.data          191                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total           191                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus.data      4118500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total      4118500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus.data     0.718045                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.718045                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus.data 21562.827225                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 21562.827225                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus.data         4079                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total         4079                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks     90850517                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total        90850517                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks     90850517                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total     90850517                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                 4187.943436                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   204872687                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                 105303512                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      1.945545                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               20746097270000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks   2098.269794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.dtb_walker     2.101936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.itb_walker     0.131857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.inst    15.004027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.data  2072.435821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.064034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.000064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.inst     0.000458                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.data     0.063246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.127806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses                3712103336                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses               3712103336                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  27694791.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb_walker::samples     14290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb_walker::samples      1126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    114809.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples  23798159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.091990982500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      1502847                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      1502847                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            68452480                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           26307181                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    23933592                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   27694791                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  23933592                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 27694791                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5208                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       3.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       406                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              23933592                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             27694791                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                10359104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 5901449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 4183721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 3481734                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    2256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 656335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 778017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                1115486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                1350774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                1479901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                1570476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                1643138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                1695775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                1743104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                1771500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                1803208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                1858888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                1715102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                1751090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                1892476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                1610884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                1551126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                1532331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  40046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  26743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  21014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  16813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  13446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  10647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   8599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   7087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   5559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   4615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   3670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   2962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   2274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   1800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    268                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      1502847                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      15.922036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     27.350221                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023      1502839    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       1502847                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      1502847                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.428217                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.027121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.545080                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31       1479040     98.42%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47         17447      1.16%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          3347      0.22%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          1297      0.09%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95           639      0.04%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          355      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          220      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143           94      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159           76      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175           50      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           28      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           32      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223           20      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239           12      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-255           21      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271           15      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287           14      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-303           10      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            6      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335            7      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351           14      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367            6      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::368-383           17      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399           15      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::400-415           21      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431           16      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-463            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            9      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::640-655            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::784-799            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::944-959            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::992-1007            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       1502847                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  333312                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1531749888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           1772466624                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              64109584.23924725                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              74184499.20107464                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  3142487446999                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      60867.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb_walker       914560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb_walker        72064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst      7347776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data   1523082176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   1772466624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb_walker 38277.829703909178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb_walker 3016.153691154775                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 307532.494784892187                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 63746807.380584575236                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 74184499.201074644923                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb_walker        14303                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb_walker         1126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       114809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data     23803354                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     27694791                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb_walker    865818330                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb_walker     51105662                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst   4683684735                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1048359229601                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 76087993789552                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb_walker     60534.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb_walker     45386.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     40795.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     44042.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2747375.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb_walker       915392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb_walker        72064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst      7347776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data   1523414656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1531749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst      7347776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      7347776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   1772466624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   1772466624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb_walker        14303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb_walker         1126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst       114809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data     23803354                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        23933592                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     27694791                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       27694791                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb_walker        38313                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb_walker         3016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst       307532                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     63760723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          64109584                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       307532                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        307532                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     74184499                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         74184499                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     74184499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb_walker        38313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb_walker         3016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       307532                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     63760723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        138294083                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             23928384                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            27694791                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1791788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1585691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1628656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1516759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1478052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1410060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1405468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1495715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1422740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1492237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1502655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1406548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1426555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1431893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1408172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      1525395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      2748075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      2216940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      2404137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      1870681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      1551925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      1441160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      1352389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      1622787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      1633610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      1615682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      1702031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      1459185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      1486171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      1486163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      1418183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      1685672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            605302638328                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          119641920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       1053959838328                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25296.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44046.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            17084633                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           13871049                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           50.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     20667493                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   159.858924                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   117.610982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   153.698013                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127     10672310     51.64%     51.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      4931861     23.86%     75.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      2983567     14.44%     89.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      1520590      7.36%     97.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       174219      0.84%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        90835      0.44%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        66144      0.32%     98.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        45633      0.22%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       182334      0.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     20667493                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            1531416576                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         1772466624                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               64.095634                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               74.184499                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               59.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     76857858840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     40850920770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    87909029460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   79386250680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 248144919360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1125721739400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 260312240640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1919182959150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    80.325138                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 664669050712                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 104968240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2376947194288                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     70708041180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     37582215165                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    82939632300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   65180558340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 248144919360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1100493691020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 281556912960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1886605970325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower    78.961667                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 720207326541                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 104968240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 2321408918459                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               157392                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            21754206                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               26710                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              26710                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      27694791                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          16598947                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               191                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2336778                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2336778                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       21596814                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq       20394464                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       117362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       241432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio         9404                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port    112555577                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total    112923781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               112923781                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       166456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       482864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio        18799                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port   3304216512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total   3304884643                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               3304884643                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           44382512                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 44382512    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             44382512                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3694500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy           58151982                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            3809999                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       220447627102                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       125181513723                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       88622391                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     44294347                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles               6012993621                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded              5756275833                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded          7572599                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued             5343456353                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued       12748338                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined   1216698953                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined   1027051752                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved      3878222                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples   5996999193                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.891022                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.733754                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0        4295497092     71.63%     71.63% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1         380566717      6.35%     77.97% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2         353005007      5.89%     83.86% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3         374292291      6.24%     90.10% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4         240663660      4.01%     94.11% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5         127940026      2.13%     96.25% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6         102196435      1.70%     97.95% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7          64234351      1.07%     99.02% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8          58603614      0.98%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total    5996999193                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu        30573214     25.97%     25.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult          15216      0.01%     25.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv           75587      0.06%     26.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     26.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     26.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     26.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult         2251      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc          356      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv           271      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc          475      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd             18      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu             16      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              1      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     26.05% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       58384561     49.59%     75.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite      28686879     24.36%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      5673666      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu   3536010320     66.17%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult    131799651      2.47%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv        68076      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        16954      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp         2414      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt         7621      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult         5108      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc        22615      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv         5007      0.00%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc      4045767      0.08%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd      4023172      0.08%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu      4029135      0.08%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp      8054906      0.15%     69.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt         4923      0.00%     69.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      8124507      0.15%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    908689046     17.01%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite    732873465     13.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total   5343456353                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.888652                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   117738845                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.022034                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads      16565996640                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites      6865975940                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses   5040183505                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        248402442                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites       114916783                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses    114752393                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses          5331824100                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses           123697432                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                5291485903                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts             885959784                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts          50561457                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                    47099243                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                 1610695343                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches              802062333                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts            724735559                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.880009                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                  241336                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                15994428                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles            271982773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.committedInsts          4027057507                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps            4547149479                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.493148                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.493148                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.669726                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.669726                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads         5972290717                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites        3364810245                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads          159127006                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads          1535662476                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites         1443188972                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads        7657348451                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites          3915080                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads    936291623                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores    781752303                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads    146908298                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     59570396                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups      1052794289                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted    830873568                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect     36184107                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups    528597330                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits       512428301                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.969411                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed        74952230                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect        10848                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups     20423262                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits     20092011                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses       331251                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted        29215                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts   1232093416                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls      3694377                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts     32255901                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples   5820686612                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.786669                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.958724                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0   4479924037     76.97%     76.97% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1    525617908      9.03%     86.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2    202556692      3.48%     89.48% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3    154060322      2.65%     92.12% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4     61387358      1.05%     93.18% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5     47796710      0.82%     94.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6     37443819      0.64%     94.64% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7     18353125      0.32%     94.96% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8    293546641      5.04%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total   5820686612                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted   4058861185                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted     4578953157                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs          1357308687                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads             662195533                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                1761000                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars             1799241                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches          699669873                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions    114721461                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer          4074849832                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls      49722914                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      5643495      0.12%      0.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu   3056006624     66.74%     66.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult    131602898      2.87%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv        61269      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        16942      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp         2413      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt         7452      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult         5089      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc        22587      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv         4995      0.00%     69.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc      4043489      0.09%     69.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     69.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd      4022643      0.09%     69.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu      4028269      0.09%     70.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp      8052483      0.18%     70.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt         4803      0.00%     70.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      8119019      0.18%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead    662195533     14.46%     84.82% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite    695113154     15.18%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total   4578953157                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples    293546641                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles        584419432                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles    4334325298                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles         883568531                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles     162116053                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles       32569878                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved    492933871                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred       3960230                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts     6156604595                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       5295764                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles    760887882                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts             5843294112                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches          1052794289                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches    607472542                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles            5197480916                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles        73049077                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles             528103                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles       172287                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingDrainCycles           16                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles      1400938                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles         2408                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles         2105                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines         731895586                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes      13286958                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes             4392                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples   5996999193                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.083689                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.402595                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0       4736947061     78.99%     78.99% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1        126570606      2.11%     81.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2        146211439      2.44%     83.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         94414723      1.57%     85.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4        200348432      3.34%     88.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5         79335969      1.32%     89.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6        134544559      2.24%     92.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7         37705156      0.63%     92.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8        440921248      7.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total   5996999193                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.175087                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.971778                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles          32569878                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles         1437182194                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles        938619739                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts     5810947675                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts     14251302                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        936291623                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts       781752303                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts       7473708                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents          13959074                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents        921309608                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents       356461                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect     16831977                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect     18130556                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts     34962533                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit       5175443045                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount      5154935898                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst        2887673168                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst        5173984524                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.857299                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.558114                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads            56566261                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads       274096090                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses       195574                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation       356461                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores       86639149                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads     16290736                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache       80832976                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples    622594164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     17.503111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    65.422741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9      572602605     91.97%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19      3683019      0.59%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      6321971      1.02%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       856335      0.14%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       559872      0.09%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59      1259188      0.20%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69      1092592      0.18%     94.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79      4089591      0.66%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       364324      0.06%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       203024      0.03%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       201824      0.03%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119       284383      0.05%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       293718      0.05%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       264758      0.04%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       266000      0.04%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       166843      0.03%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       225760      0.04%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       998322      0.16%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       420698      0.07%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199      4566622      0.73%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209      1414111      0.23%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219      1492859      0.24%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229      6914426      1.11%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239       682474      0.11%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249      2036163      0.33%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259      5384591      0.86%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269       588106      0.09%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279       223566      0.04%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289       149832      0.02%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299       145263      0.02%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      4841324      0.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         5377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total    622594164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                 17                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults           47469                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults              50245                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits         813822628                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses          911441                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits        724057444                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses        2165510                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts            1683948                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid         1471                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid            14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries          812                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses     814734069                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses    726222954                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits            1537880072                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses             3076951                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses        1540957023                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks       1409462                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.walksLongDescriptor      1409462                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          257                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        63671                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.squashedBefore      1233538                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::samples       175924                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::mean  2049.660649                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::stdev 13714.511983                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::0-131071       175671     99.86%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::131072-262143          150      0.09%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::262144-393215           67      0.04%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::393216-524287           23      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::524288-655359           11      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::655360-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.17965e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::total       175924                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::samples      1054885                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::mean 35365.928040                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::gmean 13330.504692                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::stdev 68226.462709                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::0-131071       978785     92.79%     92.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::131072-262143        63806      6.05%     98.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::262144-393215         5760      0.55%     99.38% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::393216-524287         4250      0.40%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::524288-655359         1478      0.14%     99.92% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::655360-786431          575      0.05%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::786432-917503          195      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06           34      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.17965e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::1.31072e+06-1.44179e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::total      1054885                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::samples 2821769847120                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::mean     0.343933                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::stdev     0.749561                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::0-3 2819925586620     99.93%     99.93% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::4-7    366651500      0.01%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::8-11    181603000      0.01%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::12-15    168469000      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::16-19    156544000      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::20-23     87496500      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::24-27     31268500      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::28-31    851724000      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::32-35       118500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::36-39       366500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::40-43         1500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::44-47         1500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::48-51         1500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::52-55         1500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::56-59         1500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::60-63        11500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::total 2821769847120                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pageSizes::4KiB        63671     99.60%     99.60% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::2MiB          257      0.40%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::total        63928                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data      1409462                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total      1409462                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data        63928                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total        63928                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total      1473390                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits         731933189                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses           23364                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts               3070                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid         1471                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid            14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries          719                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses     731956553                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits             731933189                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses               23364                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses         731956553                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks         22015                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.walksLongDescriptor        22015                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           37                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1684                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.squashedBefore          279                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.itb_walker.walkWaitTime::samples        21736                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::mean  2021.393081                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::stdev 13494.428047                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::0-32767        21272     97.87%     97.87% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::32768-65535           81      0.37%     98.24% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::65536-98303          307      1.41%     99.65% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::98304-131071           43      0.20%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::131072-163839           18      0.08%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::163840-196607            3      0.01%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::196608-229375            4      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::229376-262143            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::262144-294911            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::294912-327679            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::total        21736                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::samples         2000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::mean 33643.500000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::gmean 11976.952312                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::stdev 66222.447962                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::0-65535         1688     84.40%     84.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::65536-131071          209     10.45%     94.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::131072-196607           56      2.80%     97.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::196608-262143           18      0.90%     98.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::262144-327679            6      0.30%     98.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::327680-393215            7      0.35%     99.20% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::393216-458751            4      0.20%     99.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::458752-524287            5      0.25%     99.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::524288-589823            6      0.30%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::589824-655359            1      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::total         2000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::samples  12780650036                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::mean     0.564407                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::stdev     0.496599                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::0   5570160320     43.58%     43.58% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::1   7208773216     56.40%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::2      1019500      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::3       117500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::4       579500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::total  12780650036                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pageSizes::4KiB         1684     97.85%     97.85% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::2MiB           37      2.15%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::total         1721                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst        22015                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total        22015                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst         1721                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total         1721                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total        23736                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.partialHits      1206297                       # partial translation hits (Count)
system.switch_cpus.mmu.l2_shared.instHits        23015                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses          349                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.readHits       783006                       # Read hits (Count)
system.switch_cpus.mmu.l2_shared.readMisses       128435                       # Read misses (Count)
system.switch_cpus.mmu.l2_shared.writeHits      2021645                       # Write hits (Count)
system.switch_cpus.mmu.l2_shared.writeMisses       143865                       # Write misses (Count)
system.switch_cpus.mmu.l2_shared.inserts        66895                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid         1471                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries         8275                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.readAccesses       911441                       # Read accesses (Count)
system.switch_cpus.mmu.l2_shared.writeAccesses      2165510                       # Write accesses (Count)
system.switch_cpus.mmu.l2_shared.instAccesses        23364                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits         2827666                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses        272649                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses      3100315                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           15                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean 19427341154.285713                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 20579525564.462357                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value   2155836396                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value  45990315308                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 2046988624670                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 135991388080                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 21709701653750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles       32569878                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles        648977624                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles      2429515174                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles    530659001                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles         969641124                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles    1385636389                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts     6033970492                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents       2195767                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents      140769955                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents      136988043                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents     1085709848                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands   6078373632                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups          9915353332                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups       6796148779                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        107548986                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps    4545376862                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps       1532996770                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing         5546620                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing       241831                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts         774366855                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads              11337942236                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes             11799615245                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts       4027057507                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps         4547149479                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             157392                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp          27842056                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             26710                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            26710                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty    118545308                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict        38471612                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq             266                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp            266                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq          3675184                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp         3675184                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq     27684664                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq     81356922                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp     81356922                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port    338510229                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port   7822131491                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                       44308967                       # Total snoops (Count)
system.tollcbus.snoopTraffic               1772466624                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples        157080299                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.001101                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.033160                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0              156907385     99.89%     99.89% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 172914      0.11%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total          157080299                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 23892681666500                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      203595245812                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy      87770591500                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    225428065                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests    112711288                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         172914                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       172914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        7                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
