module Mux4x1(InA,InB,Select,Out);
			output [7:0] Out;
			input  wire[7:0] InA,InB,InC,InD;
			input [1:0]Select;
				
				assign Out= Select[1] ? (Select[0] ? InD:InC ): (Select[0] ? InB:InA );
				
			
endmodule