// Seed: 1589523158
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  uwire id_3
);
  initial begin : LABEL_0
    disable id_5;
  end
  assign module_1.id_5 = 0;
  assign id_1 = (~id_0);
  assign id_1 = id_0;
  logic id_6 = id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wor   id_4,
    output wor   id_5,
    input  uwire id_6,
    output wire  id_7,
    input  tri1  id_8
);
  assign id_7 = -1'b0 - -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_8
  );
endmodule
