vendor_name = ModelSim
source_file = 1, C:/Users/ASUS/Documents/VHDL/HalfAdder/HalfAdder.vhd
source_file = 1, C:/Users/ASUS/Documents/VHDL/FullAdder/FullAdder.vhd
source_file = 1, C:/Users/ASUS/Documents/VHDL/FullAdder/db/FullAdder.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FullAdder
instance = comp, \Sum~output\, Sum~output, FullAdder, 1
instance = comp, \Cout~output\, Cout~output, FullAdder, 1
instance = comp, \Cin~input\, Cin~input, FullAdder, 1
instance = comp, \A~input\, A~input, FullAdder, 1
instance = comp, \B~input\, B~input, FullAdder, 1
instance = comp, \HA2|Sum~0\, HA2|Sum~0, FullAdder, 1
instance = comp, \Cout~0\, Cout~0, FullAdder, 1
