---
layout: default
title: 2.4 å®Ÿä¾‹ç´¹ä»‹ - ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°æˆ¦ç•¥äº‹ä¾‹ï¼ˆAMDãƒ»Intelãƒ»Appleï¼‰
---

---

# ğŸ“¦ 2.4 å®Ÿä¾‹ç´¹ä»‹ï¼šAMDãƒ»Intelãƒ»Appleã®ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°æˆ¦ç•¥  
**2.4 Case Studies: Packaging Strategies of AMD, Intel, and Apple**

---

## ğŸ¯ ç›®çš„ï½œObjective

ã“ã®ç¯€ã§ã¯ã€ä¸»è¦åŠå°ä½“ä¼æ¥­ãŒ**ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã€2.5Dã€3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“**ã‚’ã©ã®ã‚ˆã†ã«æ´»ç”¨ã—ã¦ã„ã‚‹ã‹ã‚’ã€ä»£è¡¨çš„ãªè£½å“äº‹ä¾‹ã‚’é€šã˜ã¦å­¦ã³ã¾ã™ã€‚  
This section explores how leading semiconductor companies leverage **chiplet, 2.5D, and 3D packaging technologies** in real products.

---

## ğŸ”¶ AMDï½œInfinity Fabricã«ã‚ˆã‚‹ãƒãƒ«ãƒãƒãƒƒãƒ—æˆ¦ç•¥  
**AMD: Multi-Chip Strategy via Infinity Fabric**

### âœ¦ Ryzen / EPYCï¼ˆZenã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ä»¥é™ï¼‰  
**Zen-based Ryzen and EPYC architectures**

- **æ§‹æˆ**ï¼šå°å‹CPUãƒ€ã‚¤ï¼ˆCCDï¼‰ã¨I/Oãƒ€ã‚¤ï¼ˆIODï¼‰ã‚’åˆ†é›¢  
  *Separate CPU cores (CCD) and I/O die (IOD)*
- **æ¥ç¶š**ï¼šInfinity Fabricã§é«˜é€Ÿé€šä¿¡  
  *High-speed link via Infinity Fabric*
- **åˆ©ç‚¹**ï¼šã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ãƒ»æ­©ç•™ã¾ã‚Šæ”¹å–„ãƒ»ç•°ç¨®æ··è¼‰  
  *Scalable design, improved yield, heterogeneous processes*

| ğŸ–¥ï¸ è£½å“ / Product | ç‰¹å¾´ / Feature | å‚™è€ƒ / Notes |
|------------------|------------------|-------------------------|
| **Ryzen 3000 / 5000** | CCD + IODï¼ˆ7nm + 12nmï¼‰<br>CCD + IOD (7nm + 12nm) | ãƒ—ãƒ­ã‚»ã‚¹åˆ†é›¢æ§‹æˆ<br>Separate process nodes |
| **EPYC Rome** | æœ€å¤§8CCD + 1IOD<br>Up to 8 CCDs + 1 IOD | ã‚µãƒ¼ãƒå‘ã‘é«˜ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£<br>High scalability for servers |

---

## ğŸ”· Intelï½œEMIBã¨Foverosã«ã‚ˆã‚‹å‚ç›´ãƒ»æ°´å¹³çµ±åˆ  
**Intel: Hybrid Vertical & Horizontal Integration with EMIB and Foveros**

### âœ¦ EMIBï¼ˆEmbedded Multi-die Interconnect Bridgeï¼‰

- **å°å‹ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶**ã§ãƒ­ãƒ¼ã‚«ãƒ«æ¥ç¶š  
  *Local bridge interposer for compact inter-die links*
- **è¤‡æ•°ãƒ€ã‚¤ã‚’åŠ¹ç‡ã‚ˆãçµ±åˆ**ã—ã‚³ã‚¹ãƒˆã‚‚æŠ‘åˆ¶  
  *Efficient multi-die integration with cost control*

### âœ¦ Foverosï¼ˆ3D TSVç©å±¤æŠ€è¡“ï¼‰

- **TSVã‚’ä½¿ã£ã¦ãƒ­ã‚¸ãƒƒã‚¯åŒå£«ã‚’ç©å±¤**  
  *Logic-on-logic stacking via TSVs*
- åˆæ­è¼‰ï¼š**Lakefieldï¼ˆ2019ï¼‰**

| ğŸ”§ æŠ€è¡“ / Technology | è£½å“ä¾‹ / Example Product | å‚™è€ƒ / Notes |
|----------------------|--------------------------|---------------|
| **EMIB** | Stratix 10 | FPGAã¨ãƒ¡ãƒ¢ãƒªæ¥ç¶š<br>FPGA-memory bridging |
| **Foveros** | Lakefield / Meteor Lake | CPUã‚³ã‚¢ã®3Dç©å±¤æ§‹æˆ<br>3D-stacked CPU architecture |

---

## ğŸ Appleï½œUltraFusionã«ã‚ˆã‚‹ãƒ­ã‚¸ãƒƒã‚¯ãƒ€ã‚¤çµ±åˆ  
**Apple: Logic Die Integration via UltraFusion**

### âœ¦ M1 Ultraï¼ˆ2022å¹´ï¼‰

- **M1 Maxã‚’2å€‹èåˆ**ã—**1ãƒãƒƒãƒ—ã®ã‚ˆã†ã«å‹•ä½œ**  
  *Two M1 Max dies fused into a single chip behavior*
- UltraFusionã«ã‚ˆã‚Š**é«˜å¸¯åŸŸã‹ã¤ä½ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·**ã‚’å®Ÿç¾  
  *UltraFusion enables high-bandwidth, low-latency integration*

| ğŸ“Œ é …ç›® / Item | å†…å®¹ / Description |
|----------------|---------------------|
| **å¸¯åŸŸå¹…**<br>Bus Bandwidth | æœ€å¤§2.5 TB/s<br>Up to 2.5 TB/s |
| **å®Ÿè£…å½¢å¼**<br>Integration Type | 2.5Dã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶çš„æ§‹é€ <br>2.5D-style interposer |
| **è¨­è¨ˆç›®çš„**<br>Design Goal | å˜ä¸€ãƒ€ã‚¤åˆ¶é™ã®çªç ´<br>Breaks single-die size limits |

---

## ğŸ§© 3ç¤¾æ¯”è¼ƒï¼šæˆ¦ç•¥ã®é•ã„ã¨è¨­è¨ˆæ€æƒ³  
**Comparison of Strategies and Design Philosophies**

| ğŸ§  è¦³ç‚¹ / Aspect | **AMD** | **Intel** | **Apple** |
|------------------|---------|-----------|-----------|
| **æ¥ç¶šæ§‹é€ **<br>Integration | æ°´å¹³æ–¹å‘ãƒãƒ«ãƒãƒ€ã‚¤<br>Horizontal multi-die | EMIB + TSV ã®è¤‡åˆæ§‹é€ <br>EMIB + TSV hybrid | 2.5D ãƒ­ã‚¸ãƒƒã‚¯èåˆ<br>2.5D logic fusion |
| **ã‚³ã‚¹ãƒˆå¿—å‘**<br>Cost Focus | é«˜ã‚³ã‚¹ãƒˆæœ€å°åŒ–<br>Cost reduction prioritized | ã‚³ã‚¹ãƒˆã¨æ€§èƒ½ã®ä¸¡ç«‹<br>Balance of cost and performance | æ€§èƒ½æœ€é‡è¦–<br>Performance prioritized |
| **å†åˆ©ç”¨æ€§**<br>Reusability | CCDå†åˆ©ç”¨ã§é«˜<br>High (CCD reuse) | ä¸­ç¨‹åº¦<br>Medium | å°‚ç”¨æ§‹æˆã§ä½<br>Low (custom design) |

---

## ğŸ“ æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œConnection to Next Section

æ¬¡ç¯€ [**2.5ï¼šè¨­è¨ˆä¸Šã®èª²é¡Œ**](./f2_5_design_challenges.md) ã§ã¯ã€ã“ã‚Œã‚‰ã®ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã‚’**å®Ÿéš›ã«è£½å“åŒ–ã™ã‚‹éš›ã«ç›´é¢ã™ã‚‹ã€Œç†±ãƒ»ãƒ†ã‚¹ãƒˆãƒ»æ­©ç•™ã¾ã‚Šã€å•é¡Œ**ã¨ãã®**å¯¾ç­–æŠ€è¡“**ã«ã¤ã„ã¦è©³ã—ãè§£èª¬ã—ã¾ã™ã€‚  
In the next section [**2.5: Design Challenges**](./f2_5_design_challenges.md), we will explore **thermal, test, and yield issues** and the **technical solutions** adopted in real implementations.

---

## ğŸ ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Chapter 2 Top

ğŸ”— [ğŸ“š ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã«æˆ»ã‚‹](./README.md)
