#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5555f7a9fb60 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x5555f7b53c20_0 .var "clk", 0 0;
v0x5555f7b53cc0_0 .var "counter", 7 0;
v0x5555f7b53da0_0 .var "expected_result", 31 0;
v0x5555f7b53e60 .array "file_data", 3 0, 255 0;
v0x5555f7b53f20_0 .var "rst_n", 0 0;
S_0x5555f7b2c180 .scope module, "t" "core_top" 2 15, 3 1 0, S_0x5555f7a9fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x5555f7ac7190 .param/str "MEMORY_FILE" 0 3 2, "programa.txt";
P_0x5555f7ac71d0 .param/l "MEMORY_SIZE" 0 3 3, +C4<00000000000000000001000000000000>;
v0x5555f7b53570_0 .net "addr", 31 0, L_0x5555f7b2d740;  1 drivers
v0x5555f7b53650_0 .net "clk", 0 0, v0x5555f7b53c20_0;  1 drivers
v0x5555f7b53710_0 .net "data_i", 31 0, L_0x5555f7b641d0;  1 drivers
v0x5555f7b537b0_0 .net "data_o", 31 0, L_0x5555f7b2dad0;  1 drivers
v0x5555f7b538a0_0 .net "rd_en", 0 0, L_0x5555f7b65eb0;  1 drivers
v0x5555f7b539e0_0 .net "rst_n", 0 0, v0x5555f7b53f20_0;  1 drivers
v0x5555f7b53ad0_0 .net "wr_en", 0 0, L_0x5555f7b2ce60;  1 drivers
S_0x5555f7b15460 .scope module, "core" "Core" 3 32, 4 1 0, S_0x5555f7b2c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rd_en_o";
    .port_info 3 /OUTPUT 1 "wr_en_o";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "addr_o";
    .port_info 6 /OUTPUT 32 "data_o";
P_0x5555f7b029c0 .param/l "BOOT_ADDRESS" 0 4 2, C4<00000000000000000000000000000000>;
L_0x5555f7b09f30 .functor AND 1, v0x5555f7b4c830_0, L_0x5555f7b66c10, C4<1>, C4<1>;
L_0x5555f7b2c910 .functor OR 1, v0x5555f7b4c770_0, L_0x5555f7b09f30, C4<0>, C4<0>;
L_0x5555f7b65eb0 .functor BUFZ 1, v0x5555f7b4c470_0, C4<0>, C4<0>, C4<0>;
L_0x5555f7b2ce60 .functor BUFZ 1, v0x5555f7b4c5f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f0954ee35b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555f7b2d3b0 .functor XNOR 1, v0x5555f7b4c3d0_0, L_0x7f0954ee35b8, C4<0>, C4<0>;
L_0x5555f7b2d740 .functor BUFZ 32, L_0x5555f7b66e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555f7b2dad0 .functor BUFZ 32, L_0x5555f7b65ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555f7b4f180_0 .var "ALUOut", 31 0;
v0x5555f7b4f280_0 .net "ALU_OP", 3 0, v0x5555f7b4a480_0;  1 drivers
v0x5555f7b4f340_0 .net "ALU_Z", 0 0, L_0x5555f7b66c10;  1 drivers
v0x5555f7b4f410_0 .net "ALU_in1", 31 0, L_0x5555f7b66350;  1 drivers
v0x5555f7b4f4e0_0 .net "ALU_in2", 31 0, L_0x5555f7b669d0;  1 drivers
v0x5555f7b4f5d0_0 .net "ALU_result", 31 0, v0x5555f7b2cb00_0;  1 drivers
v0x5555f7b4f6a0_0 .var "IR", 31 0;
v0x5555f7b4f770_0 .var "MDR", 31 0;
v0x5555f7b4f810_0 .var "PC", 31 0;
v0x5555f7b4f8f0_0 .var "PC_OLD", 31 0;
v0x5555f7b4f9d0_0 .net "PC_next", 0 0, L_0x5555f7b64c60;  1 drivers
v0x5555f7b4fa90_0 .net "PC_plus4", 0 0, L_0x5555f7b648f0;  1 drivers
v0x5555f7b4fb50_0 .net "PC_sel", 31 0, L_0x5555f7b649e0;  1 drivers
v0x5555f7b4fc30_0 .net "PC_write_enable", 0 0, L_0x5555f7b2c910;  1 drivers
v0x5555f7b4fcf0_0 .net "RS1_data", 31 0, L_0x5555f7b65390;  1 drivers
v0x5555f7b4fde0_0 .net "RS2_data", 31 0, L_0x5555f7b65ae0;  1 drivers
v0x5555f7b4feb0_0 .net *"_ivl_16", 0 0, L_0x5555f7b09f30;  1 drivers
L_0x7f0954ee32e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f7b50080_0 .net/2u *"_ivl_24", 1 0, L_0x7f0954ee32e8;  1 drivers
v0x5555f7b50160_0 .net *"_ivl_26", 0 0, L_0x5555f7b65c80;  1 drivers
L_0x7f0954ee3330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5555f7b50220_0 .net/2u *"_ivl_28", 1 0, L_0x7f0954ee3330;  1 drivers
v0x5555f7b50300_0 .net *"_ivl_30", 0 0, L_0x5555f7b65dc0;  1 drivers
L_0x7f0954ee3378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555f7b503c0_0 .net/2u *"_ivl_32", 1 0, L_0x7f0954ee3378;  1 drivers
v0x5555f7b504a0_0 .net *"_ivl_34", 0 0, L_0x5555f7b65f20;  1 drivers
L_0x7f0954ee33c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b50560_0 .net/2u *"_ivl_36", 31 0, L_0x7f0954ee33c0;  1 drivers
v0x5555f7b50640_0 .net *"_ivl_38", 31 0, L_0x5555f7b66050;  1 drivers
v0x5555f7b50720_0 .net *"_ivl_40", 31 0, L_0x5555f7b66210;  1 drivers
L_0x7f0954ee3408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f7b50800_0 .net/2u *"_ivl_44", 1 0, L_0x7f0954ee3408;  1 drivers
v0x5555f7b508e0_0 .net *"_ivl_46", 0 0, L_0x5555f7b66570;  1 drivers
L_0x7f0954ee3450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5555f7b509a0_0 .net/2u *"_ivl_48", 1 0, L_0x7f0954ee3450;  1 drivers
v0x5555f7b50a80_0 .net *"_ivl_50", 0 0, L_0x5555f7b666b0;  1 drivers
L_0x7f0954ee3498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555f7b50b40_0 .net/2u *"_ivl_52", 31 0, L_0x7f0954ee3498;  1 drivers
v0x5555f7b50c20_0 .net *"_ivl_54", 31 0, L_0x5555f7b66840;  1 drivers
v0x5555f7b50d00_0 .net/2u *"_ivl_62", 0 0, L_0x7f0954ee35b8;  1 drivers
v0x5555f7b50ff0_0 .net *"_ivl_64", 0 0, L_0x5555f7b2d3b0;  1 drivers
v0x5555f7b510b0_0 .net "addr_o", 31 0, L_0x5555f7b2d740;  alias, 1 drivers
v0x5555f7b51190_0 .net "alu_src_a", 1 0, v0x5555f7b4bd10_0;  1 drivers
v0x5555f7b51280_0 .net "alu_src_b", 1 0, v0x5555f7b4be10_0;  1 drivers
v0x5555f7b51350_0 .net "aluop", 1 0, v0x5555f7b4bef0_0;  1 drivers
v0x5555f7b513f0_0 .net "clk", 0 0, v0x5555f7b53c20_0;  alias, 1 drivers
v0x5555f7b514e0_0 .net "data_i", 31 0, L_0x5555f7b641d0;  alias, 1 drivers
v0x5555f7b515c0_0 .net "data_o", 31 0, L_0x5555f7b2dad0;  alias, 1 drivers
v0x5555f7b516a0_0 .net "funct3", 2 0, L_0x5555f7b64540;  1 drivers
v0x5555f7b51760_0 .net "funct7", 6 0, L_0x5555f7b647c0;  1 drivers
v0x5555f7b51800_0 .net "imm_ext", 31 0, v0x5555f7b4d580_0;  1 drivers
v0x5555f7b518d0_0 .net "ir_write", 0 0, v0x5555f7b4c270_0;  1 drivers
v0x5555f7b519a0_0 .net "is_immediate", 0 0, v0x5555f7b4c330_0;  1 drivers
v0x5555f7b51a90_0 .net "lorD", 0 0, v0x5555f7b4c3d0_0;  1 drivers
v0x5555f7b51b30_0 .net "memory_read", 0 0, v0x5555f7b4c470_0;  1 drivers
v0x5555f7b51c00_0 .net "memory_to_reg", 0 0, v0x5555f7b4c530_0;  1 drivers
v0x5555f7b51cd0_0 .net "memory_write", 0 0, v0x5555f7b4c5f0_0;  1 drivers
v0x5555f7b51da0_0 .net "opcode", 6 0, L_0x5555f7b64310;  1 drivers
v0x5555f7b51e70_0 .net "pc_MUX", 31 0, L_0x5555f7b66e90;  1 drivers
v0x5555f7b51f10_0 .net "pc_source", 0 0, v0x5555f7b4c6b0_0;  1 drivers
v0x5555f7b51fe0_0 .net "pc_write", 0 0, v0x5555f7b4c770_0;  1 drivers
v0x5555f7b520b0_0 .net "pc_write_cond", 0 0, v0x5555f7b4c830_0;  1 drivers
v0x5555f7b52180_0 .net "rd", 4 0, L_0x5555f7b64450;  1 drivers
v0x5555f7b52250_0 .net "rd_en_o", 0 0, L_0x5555f7b65eb0;  alias, 1 drivers
v0x5555f7b522f0_0 .net "reg_write", 0 0, v0x5555f7b4c9d0_0;  1 drivers
v0x5555f7b523e0_0 .net "reg_write_data", 31 0, L_0x5555f7b64d50;  1 drivers
v0x5555f7b52480_0 .net "rs1", 4 0, L_0x5555f7b64630;  1 drivers
v0x5555f7b52550_0 .net "rs2", 4 0, L_0x5555f7b646d0;  1 drivers
v0x5555f7b52620_0 .net "rst_n", 0 0, v0x5555f7b53f20_0;  alias, 1 drivers
v0x5555f7b526f0_0 .net "wr_en_o", 0 0, L_0x5555f7b2ce60;  alias, 1 drivers
L_0x5555f7b64310 .part v0x5555f7b4f6a0_0, 0, 7;
L_0x5555f7b64450 .part v0x5555f7b4f6a0_0, 7, 5;
L_0x5555f7b64540 .part v0x5555f7b4f6a0_0, 12, 3;
L_0x5555f7b64630 .part v0x5555f7b4f6a0_0, 15, 5;
L_0x5555f7b646d0 .part v0x5555f7b4f6a0_0, 20, 5;
L_0x5555f7b647c0 .part v0x5555f7b4f6a0_0, 25, 7;
L_0x5555f7b648f0 .part v0x5555f7b2cb00_0, 0, 1;
L_0x5555f7b649e0 .functor MUXZ 32, v0x5555f7b2cb00_0, v0x5555f7b4f180_0, v0x5555f7b4c6b0_0, C4<>;
L_0x5555f7b64c60 .part L_0x5555f7b649e0, 0, 1;
L_0x5555f7b64d50 .functor MUXZ 32, v0x5555f7b4f180_0, v0x5555f7b4f770_0, v0x5555f7b4c530_0, C4<>;
L_0x5555f7b65c80 .cmp/eq 2, v0x5555f7b4bd10_0, L_0x7f0954ee32e8;
L_0x5555f7b65dc0 .cmp/eq 2, v0x5555f7b4bd10_0, L_0x7f0954ee3330;
L_0x5555f7b65f20 .cmp/eq 2, v0x5555f7b4bd10_0, L_0x7f0954ee3378;
L_0x5555f7b66050 .functor MUXZ 32, L_0x7f0954ee33c0, v0x5555f7b4f8f0_0, L_0x5555f7b65f20, C4<>;
L_0x5555f7b66210 .functor MUXZ 32, L_0x5555f7b66050, L_0x5555f7b65390, L_0x5555f7b65dc0, C4<>;
L_0x5555f7b66350 .functor MUXZ 32, L_0x5555f7b66210, v0x5555f7b4f810_0, L_0x5555f7b65c80, C4<>;
L_0x5555f7b66570 .cmp/eq 2, v0x5555f7b4be10_0, L_0x7f0954ee3408;
L_0x5555f7b666b0 .cmp/eq 2, v0x5555f7b4be10_0, L_0x7f0954ee3450;
L_0x5555f7b66840 .functor MUXZ 32, v0x5555f7b4d580_0, L_0x7f0954ee3498, L_0x5555f7b666b0, C4<>;
L_0x5555f7b669d0 .functor MUXZ 32, L_0x5555f7b66840, L_0x5555f7b65ae0, L_0x5555f7b66570, C4<>;
L_0x5555f7b66e90 .functor MUXZ 32, v0x5555f7b4f180_0, v0x5555f7b4f810_0, L_0x5555f7b2d3b0, C4<>;
S_0x5555f7b2be00 .scope module, "alu" "Alu" 4 177, 5 1 0, S_0x5555f7b15460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_OP_i";
    .port_info 1 /INPUT 32 "ALU_RS1_i";
    .port_info 2 /INPUT 32 "ALU_RS2_i";
    .port_info 3 /OUTPUT 32 "ALU_RD_o";
    .port_info 4 /OUTPUT 1 "ALU_ZR_o";
P_0x5555f7a74490 .param/l "AND" 1 5 13, C4<0000>;
P_0x5555f7a744d0 .param/l "EQUAL" 1 5 26, C4<0011>;
P_0x5555f7a74510 .param/l "GREATER_EQUAL" 1 5 17, C4<1100>;
P_0x5555f7a74550 .param/l "GREATER_EQUAL_U" 1 5 18, C4<1101>;
P_0x5555f7a74590 .param/l "NOR" 1 5 25, C4<1001>;
P_0x5555f7a745d0 .param/l "OR" 1 5 14, C4<0001>;
P_0x5555f7a74610 .param/l "SHIFT_LEFT" 1 5 21, C4<0100>;
P_0x5555f7a74650 .param/l "SHIFT_RIGHT" 1 5 22, C4<0101>;
P_0x5555f7a74690 .param/l "SHIFT_RIGHT_A" 1 5 23, C4<0111>;
P_0x5555f7a746d0 .param/l "SLT" 1 5 19, C4<1110>;
P_0x5555f7a74710 .param/l "SLT_U" 1 5 20, C4<1111>;
P_0x5555f7a74750 .param/l "SUB" 1 5 16, C4<1010>;
P_0x5555f7a74790 .param/l "SUM" 1 5 15, C4<0010>;
P_0x5555f7a747d0 .param/l "XOR" 1 5 24, C4<1000>;
v0x5555f7b2ca30_0 .net "ALU_OP_i", 3 0, v0x5555f7b4a480_0;  alias, 1 drivers
v0x5555f7b2cb00_0 .var "ALU_RD_o", 31 0;
v0x5555f7b2cf80_0 .net "ALU_RS1_i", 31 0, L_0x5555f7b66350;  alias, 1 drivers
v0x5555f7b2d050_0 .net "ALU_RS2_i", 31 0, L_0x5555f7b669d0;  alias, 1 drivers
v0x5555f7b2d4d0_0 .net "ALU_ZR_o", 0 0, L_0x5555f7b66c10;  alias, 1 drivers
L_0x7f0954ee34e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b2d860_0 .net/2u *"_ivl_0", 31 0, L_0x7f0954ee34e0;  1 drivers
v0x5555f7b2dbf0_0 .net *"_ivl_2", 0 0, L_0x5555f7b667a0;  1 drivers
L_0x7f0954ee3528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555f7b49170_0 .net/2u *"_ivl_4", 0 0, L_0x7f0954ee3528;  1 drivers
L_0x7f0954ee3570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555f7b49250_0 .net/2u *"_ivl_6", 0 0, L_0x7f0954ee3570;  1 drivers
E_0x5555f7b305a0 .event anyedge, v0x5555f7b2ca30_0, v0x5555f7b2cf80_0, v0x5555f7b2d050_0;
L_0x5555f7b667a0 .cmp/eq 32, v0x5555f7b2cb00_0, L_0x7f0954ee34e0;
L_0x5555f7b66c10 .functor MUXZ 1, L_0x7f0954ee3570, L_0x7f0954ee3528, L_0x5555f7b667a0, C4<>;
S_0x5555f7b493d0 .scope module, "aluctrl" "ALU_Control" 4 157, 6 1 0, S_0x5555f7b15460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_immediate_i";
    .port_info 1 /INPUT 2 "ALU_CO_i";
    .port_info 2 /INPUT 7 "FUNC7_i";
    .port_info 3 /INPUT 3 "FUNC3_i";
    .port_info 4 /OUTPUT 4 "ALU_OP_o";
P_0x5555f7b49580 .param/l "AND" 1 6 10, C4<0000>;
P_0x5555f7b495c0 .param/l "EQUAL" 1 6 23, C4<0011>;
P_0x5555f7b49600 .param/l "FUNCT3_BEQ" 1 6 26, C4<000>;
P_0x5555f7b49640 .param/l "FUNCT3_BNE" 1 6 27, C4<001>;
P_0x5555f7b49680 .param/l "FUNCT3_GREATER_EQUAL" 1 6 29, C4<101>;
P_0x5555f7b496c0 .param/l "FUNCT3_GREATER_EQUAL_U" 1 6 31, C4<111>;
P_0x5555f7b49700 .param/l "FUNCT3_SLT" 1 6 28, C4<100>;
P_0x5555f7b49740 .param/l "FUNCT3_SLT_U" 1 6 30, C4<110>;
P_0x5555f7b49780 .param/l "GREATER_EQUAL" 1 6 14, C4<1100>;
P_0x5555f7b497c0 .param/l "GREATER_EQUAL_U" 1 6 15, C4<1101>;
P_0x5555f7b49800 .param/l "NOR" 1 6 22, C4<1001>;
P_0x5555f7b49840 .param/l "OR" 1 6 11, C4<0001>;
P_0x5555f7b49880 .param/l "SHIFT_LEFT" 1 6 18, C4<0100>;
P_0x5555f7b498c0 .param/l "SHIFT_RIGHT" 1 6 19, C4<0101>;
P_0x5555f7b49900 .param/l "SHIFT_RIGHT_A" 1 6 20, C4<0111>;
P_0x5555f7b49940 .param/l "SLT" 1 6 16, C4<1110>;
P_0x5555f7b49980 .param/l "SLT_U" 1 6 17, C4<1111>;
P_0x5555f7b499c0 .param/l "SUB" 1 6 13, C4<1010>;
P_0x5555f7b49a00 .param/l "SUM" 1 6 12, C4<0010>;
P_0x5555f7b49a40 .param/l "XOR" 1 6 21, C4<1000>;
v0x5555f7b4a380_0 .net "ALU_CO_i", 1 0, v0x5555f7b4bef0_0;  alias, 1 drivers
v0x5555f7b4a480_0 .var "ALU_OP_o", 3 0;
v0x5555f7b4a540_0 .net "FUNC3_i", 2 0, L_0x5555f7b64540;  alias, 1 drivers
v0x5555f7b4a610_0 .net "FUNC7_i", 6 0, L_0x5555f7b647c0;  alias, 1 drivers
v0x5555f7b4a6f0_0 .net "is_immediate_i", 0 0, v0x5555f7b4c330_0;  alias, 1 drivers
E_0x5555f7b30e60 .event anyedge, v0x5555f7b4a380_0, v0x5555f7b4a540_0, v0x5555f7b4a6f0_0, v0x5555f7b4a610_0;
S_0x5555f7b4a8a0 .scope module, "ctrl" "Control_Unit" 4 78, 7 1 0, S_0x5555f7b15460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 7 "instruction_opcode";
    .port_info 3 /OUTPUT 1 "pc_write";
    .port_info 4 /OUTPUT 1 "ir_write";
    .port_info 5 /OUTPUT 1 "pc_source";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "memory_read";
    .port_info 8 /OUTPUT 1 "is_immediate";
    .port_info 9 /OUTPUT 1 "memory_write";
    .port_info 10 /OUTPUT 1 "pc_write_cond";
    .port_info 11 /OUTPUT 1 "lorD";
    .port_info 12 /OUTPUT 1 "memory_to_reg";
    .port_info 13 /OUTPUT 2 "aluop";
    .port_info 14 /OUTPUT 2 "alu_src_a";
    .port_info 15 /OUTPUT 2 "alu_src_b";
P_0x5555f7b4aa80 .param/l "ALUWB" 1 7 28, C4<0111>;
P_0x5555f7b4aac0 .param/l "AUIPC" 1 7 33, C4<1100>;
P_0x5555f7b4ab00 .param/l "AUIPCI" 1 7 45, C4<0010111>;
P_0x5555f7b4ab40 .param/l "BRANCH" 1 7 31, C4<1010>;
P_0x5555f7b4ab80 .param/l "BRANCHI" 1 7 43, C4<1100011>;
P_0x5555f7b4abc0 .param/l "DECODE" 1 7 22, C4<0001>;
P_0x5555f7b4ac00 .param/l "EXECUTEI" 1 7 29, C4<1000>;
P_0x5555f7b4ac40 .param/l "EXECUTER" 1 7 27, C4<0110>;
P_0x5555f7b4ac80 .param/l "FETCH" 1 7 21, C4<0000>;
P_0x5555f7b4acc0 .param/l "ITYPE" 1 7 41, C4<0010011>;
P_0x5555f7b4ad00 .param/l "JAL" 1 7 30, C4<1001>;
P_0x5555f7b4ad40 .param/l "JALI" 1 7 42, C4<1101111>;
P_0x5555f7b4ad80 .param/l "JALR" 1 7 32, C4<1011>;
P_0x5555f7b4adc0 .param/l "JALRI" 1 7 44, C4<1100111>;
P_0x5555f7b4ae00 .param/l "JALR_PC" 1 7 35, C4<1110>;
P_0x5555f7b4ae40 .param/l "LUI" 1 7 34, C4<1101>;
P_0x5555f7b4ae80 .param/l "LUII" 1 7 46, C4<0110111>;
P_0x5555f7b4aec0 .param/l "LW" 1 7 38, C4<0000011>;
P_0x5555f7b4af00 .param/l "MEMADR" 1 7 23, C4<0010>;
P_0x5555f7b4af40 .param/l "MEMREAD" 1 7 24, C4<0011>;
P_0x5555f7b4af80 .param/l "MEMWB" 1 7 25, C4<0100>;
P_0x5555f7b4afc0 .param/l "MEMWRITE" 1 7 26, C4<0101>;
P_0x5555f7b4b000 .param/l "RTYPE" 1 7 40, C4<0110011>;
P_0x5555f7b4b040 .param/l "SW" 1 7 39, C4<0100011>;
v0x5555f7b4bd10_0 .var "alu_src_a", 1 0;
v0x5555f7b4be10_0 .var "alu_src_b", 1 0;
v0x5555f7b4bef0_0 .var "aluop", 1 0;
v0x5555f7b4bfc0_0 .net "clk", 0 0, v0x5555f7b53c20_0;  alias, 1 drivers
v0x5555f7b4c060_0 .var "estado", 3 0;
v0x5555f7b4c190_0 .net "instruction_opcode", 6 0, L_0x5555f7b64310;  alias, 1 drivers
v0x5555f7b4c270_0 .var "ir_write", 0 0;
v0x5555f7b4c330_0 .var "is_immediate", 0 0;
v0x5555f7b4c3d0_0 .var "lorD", 0 0;
v0x5555f7b4c470_0 .var "memory_read", 0 0;
v0x5555f7b4c530_0 .var "memory_to_reg", 0 0;
v0x5555f7b4c5f0_0 .var "memory_write", 0 0;
v0x5555f7b4c6b0_0 .var "pc_source", 0 0;
v0x5555f7b4c770_0 .var "pc_write", 0 0;
v0x5555f7b4c830_0 .var "pc_write_cond", 0 0;
v0x5555f7b4c8f0_0 .var "prox_estado", 3 0;
v0x5555f7b4c9d0_0 .var "reg_write", 0 0;
v0x5555f7b4ca90_0 .net "rst_n", 0 0, v0x5555f7b53f20_0;  alias, 1 drivers
E_0x5555f7b30bd0 .event anyedge, v0x5555f7b4c060_0, v0x5555f7b4c190_0;
E_0x5555f7b30560/0 .event negedge, v0x5555f7b4ca90_0;
E_0x5555f7b30560/1 .event posedge, v0x5555f7b4bfc0_0;
E_0x5555f7b30560 .event/or E_0x5555f7b30560/0, E_0x5555f7b30560/1;
S_0x5555f7b4cd50 .scope module, "imm_gen" "Immediate_Generator" 4 150, 8 1 0, S_0x5555f7b15460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "imm_o";
P_0x5555f7b4cee0 .param/l "AUIPC_OPCODE" 1 8 11, C4<0010111>;
P_0x5555f7b4cf20 .param/l "BRANCH_OPCODE" 1 8 12, C4<1100011>;
P_0x5555f7b4cf60 .param/l "IMMEDIATE_OPCODE" 1 8 13, C4<0010011>;
P_0x5555f7b4cfa0 .param/l "JALR_OPCODE" 1 8 10, C4<1100111>;
P_0x5555f7b4cfe0 .param/l "JAL_OPCODE" 1 8 8, C4<1101111>;
P_0x5555f7b4d020 .param/l "LUI_OPCODE" 1 8 9, C4<0110111>;
P_0x5555f7b4d060 .param/l "LW_OPCODE" 1 8 6, C4<0000011>;
P_0x5555f7b4d0a0 .param/l "SW_OPCODE" 1 8 7, C4<0100011>;
v0x5555f7b4d580_0 .var "imm_o", 31 0;
v0x5555f7b4d680_0 .net "instr_i", 31 0, v0x5555f7b4f6a0_0;  1 drivers
E_0x5555f7b4d500 .event anyedge, v0x5555f7b4d680_0;
S_0x5555f7b4d7c0 .scope module, "regfile" "Registers" 4 136, 9 1 0, S_0x5555f7b15460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en_i";
    .port_info 2 /INPUT 5 "RS1_ADDR_i";
    .port_info 3 /INPUT 5 "RS2_ADDR_i";
    .port_info 4 /INPUT 5 "RD_ADDR_i";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /OUTPUT 32 "RS1_data_o";
    .port_info 7 /OUTPUT 32 "RS2_data_o";
v0x5555f7b4db70_0 .net "RD_ADDR_i", 4 0, L_0x5555f7b64450;  alias, 1 drivers
v0x5555f7b4dc70_0 .net "RS1_ADDR_i", 4 0, L_0x5555f7b64630;  alias, 1 drivers
v0x5555f7b4dd50_0 .net "RS1_data_o", 31 0, L_0x5555f7b65390;  alias, 1 drivers
v0x5555f7b4de10_0 .net "RS2_ADDR_i", 4 0, L_0x5555f7b646d0;  alias, 1 drivers
v0x5555f7b4def0_0 .net "RS2_data_o", 31 0, L_0x5555f7b65ae0;  alias, 1 drivers
v0x5555f7b4e020_0 .net *"_ivl_0", 31 0, L_0x5555f7b64ef0;  1 drivers
v0x5555f7b4e100_0 .net *"_ivl_10", 6 0, L_0x5555f7b651c0;  1 drivers
L_0x7f0954ee3138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4e1e0_0 .net *"_ivl_13", 1 0, L_0x7f0954ee3138;  1 drivers
L_0x7f0954ee3180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4e2c0_0 .net/2u *"_ivl_14", 31 0, L_0x7f0954ee3180;  1 drivers
v0x5555f7b4e3a0_0 .net *"_ivl_18", 31 0, L_0x5555f7b65570;  1 drivers
L_0x7f0954ee31c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4e480_0 .net *"_ivl_21", 26 0, L_0x7f0954ee31c8;  1 drivers
L_0x7f0954ee3210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4e560_0 .net/2u *"_ivl_22", 31 0, L_0x7f0954ee3210;  1 drivers
v0x5555f7b4e640_0 .net *"_ivl_24", 0 0, L_0x5555f7b656a0;  1 drivers
v0x5555f7b4e700_0 .net *"_ivl_26", 31 0, L_0x5555f7b657e0;  1 drivers
v0x5555f7b4e7e0_0 .net *"_ivl_28", 6 0, L_0x5555f7b658d0;  1 drivers
L_0x7f0954ee30a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4e8c0_0 .net *"_ivl_3", 26 0, L_0x7f0954ee30a8;  1 drivers
L_0x7f0954ee3258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4e9a0_0 .net *"_ivl_31", 1 0, L_0x7f0954ee3258;  1 drivers
L_0x7f0954ee32a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4ea80_0 .net/2u *"_ivl_32", 31 0, L_0x7f0954ee32a0;  1 drivers
L_0x7f0954ee30f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b4eb60_0 .net/2u *"_ivl_4", 31 0, L_0x7f0954ee30f0;  1 drivers
v0x5555f7b4ec40_0 .net *"_ivl_6", 0 0, L_0x5555f7b64fe0;  1 drivers
v0x5555f7b4ed00_0 .net *"_ivl_8", 31 0, L_0x5555f7b65120;  1 drivers
v0x5555f7b4ede0_0 .net "clk", 0 0, v0x5555f7b53c20_0;  alias, 1 drivers
v0x5555f7b4ee80_0 .net "data_i", 31 0, L_0x5555f7b64d50;  alias, 1 drivers
v0x5555f7b4ef40 .array "registers", 31 0, 31 0;
v0x5555f7b4f000_0 .net "wr_en_i", 0 0, v0x5555f7b4c9d0_0;  alias, 1 drivers
E_0x5555f7b4db10 .event posedge, v0x5555f7b4bfc0_0;
L_0x5555f7b64ef0 .concat [ 5 27 0 0], L_0x5555f7b64630, L_0x7f0954ee30a8;
L_0x5555f7b64fe0 .cmp/ne 32, L_0x5555f7b64ef0, L_0x7f0954ee30f0;
L_0x5555f7b65120 .array/port v0x5555f7b4ef40, L_0x5555f7b651c0;
L_0x5555f7b651c0 .concat [ 5 2 0 0], L_0x5555f7b64630, L_0x7f0954ee3138;
L_0x5555f7b65390 .functor MUXZ 32, L_0x7f0954ee3180, L_0x5555f7b65120, L_0x5555f7b64fe0, C4<>;
L_0x5555f7b65570 .concat [ 5 27 0 0], L_0x5555f7b646d0, L_0x7f0954ee31c8;
L_0x5555f7b656a0 .cmp/ne 32, L_0x5555f7b65570, L_0x7f0954ee3210;
L_0x5555f7b657e0 .array/port v0x5555f7b4ef40, L_0x5555f7b658d0;
L_0x5555f7b658d0 .concat [ 5 2 0 0], L_0x5555f7b646d0, L_0x7f0954ee3258;
L_0x5555f7b65ae0 .functor MUXZ 32, L_0x7f0954ee32a0, L_0x5555f7b657e0, L_0x5555f7b656a0, C4<>;
S_0x5555f7b527f0 .scope module, "mem" "Memory" 3 19, 10 1 0, S_0x5555f7b2c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd_en_i";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "addr_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
    .port_info 6 /OUTPUT 1 "ack_o";
P_0x5555f7b303f0 .param/str "MEMORY_FILE" 0 10 2, "programa.txt";
P_0x5555f7b30430 .param/l "MEMORY_SIZE" 0 10 3, +C4<00000000000000000001000000000000>;
v0x5555f7b52b70_0 .net *"_ivl_0", 31 0, L_0x5555f7b54010;  1 drivers
v0x5555f7b52c70_0 .net *"_ivl_3", 29 0, L_0x5555f7b540d0;  1 drivers
L_0x7f0954ee3018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7b52d50_0 .net/2u *"_ivl_4", 31 0, L_0x7f0954ee3018;  1 drivers
L_0x7f0954ee3060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555f7b52e40_0 .net "ack_o", 0 0, L_0x7f0954ee3060;  1 drivers
v0x5555f7b52f00_0 .net "addr_i", 31 0, L_0x5555f7b2d740;  alias, 1 drivers
v0x5555f7b53010_0 .net "clk", 0 0, v0x5555f7b53c20_0;  alias, 1 drivers
v0x5555f7b530b0_0 .net "data_i", 31 0, L_0x5555f7b2dad0;  alias, 1 drivers
v0x5555f7b53180_0 .net "data_o", 31 0, L_0x5555f7b641d0;  alias, 1 drivers
v0x5555f7b53250 .array "memory", 4095 0, 31 0;
v0x5555f7b532f0_0 .net "rd_en_i", 0 0, L_0x5555f7b65eb0;  alias, 1 drivers
v0x5555f7b533c0_0 .net "wr_en_i", 0 0, L_0x5555f7b2ce60;  alias, 1 drivers
L_0x5555f7b54010 .array/port v0x5555f7b53250, L_0x5555f7b540d0;
L_0x5555f7b540d0 .part L_0x5555f7b2d740, 2, 30;
L_0x5555f7b641d0 .functor MUXZ 32, L_0x7f0954ee3018, L_0x5555f7b54010, L_0x5555f7b65eb0, C4<>;
    .scope S_0x5555f7b527f0;
T_0 ;
    %vpi_call 10 16 "$readmemh", P_0x5555f7b303f0, v0x5555f7b53250 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5555f7b527f0;
T_1 ;
    %wait E_0x5555f7b4db10;
    %load/vec4 v0x5555f7b533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5555f7b530b0_0;
    %load/vec4 v0x5555f7b52f00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f7b53250, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555f7b4a8a0;
T_2 ;
    %wait E_0x5555f7b30560;
    %load/vec4 v0x5555f7b4ca90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555f7b4c060_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555f7b4c8f0_0;
    %assign/vec4 v0x5555f7b4c060_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555f7b4a8a0;
T_3 ;
    %wait E_0x5555f7b30bd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c530_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %load/vec4 v0x5555f7b4c060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c6b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %load/vec4 v0x5555f7b4c190_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %load/vec4 v0x5555f7b4c190_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x5555f7b4c190_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
T_3.29 ;
T_3.28 ;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c3d0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4c530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c330_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c330_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4bd10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555f7b4be10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555f7b4bef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b4c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555f7b4c8f0_0, 0, 4;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555f7b4d7c0;
T_4 ;
    %wait E_0x5555f7b4db10;
    %load/vec4 v0x5555f7b4f000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5555f7b4db70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5555f7b4ee80_0;
    %load/vec4 v0x5555f7b4db70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f7b4ef40, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5555f7b4cd50;
T_5 ;
    %wait E_0x5555f7b4d500;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5555f7b4d680_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555f7b4d580_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5555f7b493d0;
T_6 ;
    %wait E_0x5555f7b30e60;
    %load/vec4 v0x5555f7b4a380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5555f7b4a540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5555f7b4a540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.13 ;
    %load/vec4 v0x5555f7b4a6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %load/vec4 v0x5555f7b4a610_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.25, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.26;
T_6.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
T_6.26 ;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
T_6.24 ;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.18 ;
    %load/vec4 v0x5555f7b4a610_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.28;
T_6.27 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
T_6.28 ;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5555f7b4a480_0, 0, 4;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5555f7b2be00;
T_7 ;
    %wait E_0x5555f7b305a0;
    %load/vec4 v0x5555f7b2ca30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.0 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %and;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.1 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %or;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.2 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %add;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.3 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %sub;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.4 ;
    %load/vec4 v0x5555f7b2d050_0;
    %load/vec4 v0x5555f7b2cf80_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_7.16, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
T_7.17 ;
    %jmp T_7.15;
T_7.5 ;
    %load/vec4 v0x5555f7b2d050_0;
    %load/vec4 v0x5555f7b2cf80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.18, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
T_7.19 ;
    %jmp T_7.15;
T_7.6 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %cmp/s;
    %jmp/0xz  T_7.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
T_7.21 ;
    %jmp T_7.15;
T_7.7 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %cmp/u;
    %jmp/0xz  T_7.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
T_7.23 ;
    %jmp T_7.15;
T_7.8 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.9 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.10 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %xor;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %or;
    %inv;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v0x5555f7b2cf80_0;
    %load/vec4 v0x5555f7b2d050_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f7b2cb00_0, 0, 32;
T_7.25 ;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5555f7b15460;
T_8 ;
    %wait E_0x5555f7b30560;
    %load/vec4 v0x5555f7b52620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555f7b4f810_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555f7b4fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5555f7b4fb50_0;
    %assign/vec4 v0x5555f7b4f810_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555f7b15460;
T_9 ;
    %wait E_0x5555f7b30560;
    %load/vec4 v0x5555f7b518d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5555f7b4f810_0;
    %assign/vec4 v0x5555f7b4f8f0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5555f7b15460;
T_10 ;
    %wait E_0x5555f7b4db10;
    %load/vec4 v0x5555f7b518d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5555f7b514e0_0;
    %assign/vec4 v0x5555f7b4f6a0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555f7b15460;
T_11 ;
    %wait E_0x5555f7b4db10;
    %load/vec4 v0x5555f7b514e0_0;
    %assign/vec4 v0x5555f7b4f770_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5555f7b15460;
T_12 ;
    %wait E_0x5555f7b4db10;
    %load/vec4 v0x5555f7b4f5d0_0;
    %assign/vec4 v0x5555f7b4f180_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5555f7a9fb60;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b53c20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f7b53cc0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x5555f7a9fb60;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v0x5555f7b53c20_0;
    %inv;
    %store/vec4 v0x5555f7b53c20_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5555f7a9fb60;
T_15 ;
    %vpi_call 2 24 "$dumpfile", "saida.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555f7a9fb60 {0 0 0};
    %vpi_call 2 27 "$readmemh", "teste.txt", v0x5555f7b53e60 {0 0 0};
    %vpi_call 2 29 "$display", "Programa executado:" {0 0 0};
    %vpi_call 2 30 "$display", "%s", &A<v0x5555f7b53e60, 0> {0 0 0};
    %vpi_call 2 31 "$display", "%s", &A<v0x5555f7b53e60, 1> {0 0 0};
    %vpi_call 2 32 "$display", "%s", &A<v0x5555f7b53e60, 2> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555f7b53e60, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5555f7b53da0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7b53f20_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7b53f20_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x5555f7b53180_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %flag_get/vec4 6;
    %jmp/0 T_15.2, 6;
    %load/vec4 v0x5555f7b53cc0_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz T_15.1, 8;
    %load/vec4 v0x5555f7b53cc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555f7b53cc0_0, 0;
    %delay 2000, 0;
    %jmp T_15.0;
T_15.1 ;
    %delay 2000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555f7b53250, 4;
    %load/vec4 v0x5555f7b53da0_0;
    %cmp/ne;
    %jmp/0xz  T_15.3, 6;
    %vpi_call 2 49 "$display", "=== ERRO: Esperado %h na mem\303\263ria, obtido %h", v0x5555f7b53da0_0, &A<v0x5555f7b53250, 4> {0 0 0};
    %jmp T_15.4;
T_15.3 ;
    %vpi_call 2 51 "$display", "=== OK: Obtido %h na mem\303\263ria", &A<v0x5555f7b53250, 4> {0 0 0};
T_15.4 ;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "core_top.v";
    "core.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "immediate_generator.v";
    "registers.v";
    "memory.v";
