# TX\_DDR\_G/B\_A

The TX\_DDR\_G \_A interfaces implement the DDR transmit interface where clock<br /> edges are aligned with the DDR data. The IOD block uses the fabric clock \(TX\_FAB\_CLK\)<br /> that is routed on a global clock resource to capture the transmitted data from fabric<br /> and transmit it through the TX pin.

The following figure shows the TX\_DDR\_G\_A interface signal waveform.

![](GUID-3F0ADC89-A8E5-43D9-9A8A-6C81D43608BA-low.png "TX_DDR_G_A Interface Signal Waveform—TXDDRX1")

The following figure shows the block diagram of the TX\_DDR\_G\_A interface.

![](GUID-7DFABE5A-57B3-4120-9F6B-EA2A885B75F7-low.png "TX_DDR_G/B_A Interface Block Diagram—TX_DDRX1")

**Parent topic:**[TX DDR Interfaces](GUID-CB8D7DD7-07C8-41AE-BB32-31858BA4DAD2.md)

