
AVRASM ver. 2.2.8  C:\Users\aleja\OneDrive\Documentos\GitHub\Programa-de-micros\PROYECTO 1\Proyecto_1_reloj\Proyecto_1_reloj\main.asm Mon Mar 10 22:57:02 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\aleja\OneDrive\Documentos\GitHub\Programa-de-micros\PROYECTO 1\Proyecto_1_reloj\Proyecto_1_reloj\main.asm(20): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\aleja\OneDrive\Documentos\GitHub\Programa-de-micros\PROYECTO 1\Proyecto_1_reloj\Proyecto_1_reloj\main.asm(20): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328pdef.inc'
                                 
                                 ; 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;Universidad del valle de Guatemala
                                 ;Facultad de ingenieria
                                 ;Departamento de ingeniria electronica, mecatronica y biomedica
                                 ;Programacin de microcontroladores
                                 ;Seccion: 30
                                 
                                 ; AUTOR: Alejandro Martinez
                                 ;CARNET: 23599
                                 
                                 ;PROYECTO #1:
                                 ;El proyecto consiste en la implementacin de reloj que funcione como:
                                 ; - Reloj (Horas:Minutos) // formato 24 horas
                                 ; - Calendario  (Mes:Das) // los recordar que los meses tienen diferente cantidad de dias
                                 ; - Alarma (programable) // Debe contar con alguna clase de seal auditiva 
                                 
                                 // Sin mas que agregar, lets gooouuu
                                 
                                 
                                 .include "M328pdef.inc" 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ;**************************************************************************************************
                                 // VARIABLES GLOBALES
                                 ;**************************************************************************************************
                                 
                                 .equ comparacion_1seg = 5 // 100: Numero que cuenta cada  10ms para alcanzar 1 segundos
                                 .equ CTC_TMR0_cuenta = 10 // 156: Numero hasta el que cuenta el timer0, en modo CTC
                                 
                                 
                                 ; R16: Se utilizara para variables temporales
                                 
                                 // Contadores para llevar la cuenta de toda unidad y decena de tiempo
                                 
                                 .def contador_modo =R17  // Contador de modo
                                 ; Modo = 0, mostrar hora
                                 ; Modo = 1, Mostrar fecha
                                 ; Modo = 2, configurar minutos
                                 ; Modo = 3, configurar horas
                                 ; Modo = 4, configurar Dia
                                 ; Modo = 5, configurar Mes
                                 ; modo = 6, configurar alarma
                                 ; modo = 7, NO SE AUN. :)
                                 .equ cantidad_modos = 5 // Puede cambiar dependiendo de la cantidad de modos, mas uno que haya
                                 
                                 .def bandera_modo =  R18  // bandera de control para modos. 
                                 // bandera_modo = 1 -> incrementar---bandera_modo = 2 -> decrementar---bandera_modo = 0 -> Hacer nada
                                 
                                 .def contador_1_seg = R19// Contador que cuando se llena con 100, ha pasado 1 segundo. 
                                 .def contador_60_seg = R20 // contador que incrementa cada segundo. 
                                 
                                 .def minutos_u = R21 // Cuenta de minutos. Unidades y Decenas
                                 .def minutos_d = R22
                                 
                                 .def horas_u = R23 // Cuenta de horas. Unidades y decenas
                                 .def horas_d = R24
                                 
                                 .def control_display = R25 // Control de display por medio de transitores
                                 
                                 
                                 
                                 
                                 // Dirrecciones de memoria para almancenar data
                                 
                                 .dseg
                                 .org SRAM_START // 0x0100
                                 
000100                           dias_u: .byte 1 
000101                           dias_d: .byte 1 
000102                           mes_u: .byte 1
000103                           mes_d: .byte 1
                                 
                                 
000104                           contador_dias: .byte 1 // Contador de das
000105                           contador_mes: .byte 1 // Contador de mes.
000106                           dias_del_mes: .byte 1 // Guarda el valor al que debe de llegar el mes
000107                           contador_horas: .byte 1 // Cuenta horas
                                 
                                 
                                 //Banderas de aumento y decremento. INC = 1, DEC = 2, NADA = 0
                                 
000108                           bandera_minutos: .byte 1
000109                           bandera_horas: .byte 1
00010a                           badera_dias: .byte 1
00010b                           bandera_mes: .byte 1
                                 
00010c                           copia_0: .byte 1
00010d                           copia_1: .byte 1
00010e                           copia_2: .byte 1
00010f                           copia_3: .byte 1
                                  
                                 
                                 
                                 
                                 ;**************************************************************************************************
                                 // Vectores de RESET
                                 ;**************************************************************************************************
                                 
                                 .cseg
                                 .org 0x0000
000000 940c 0027                 	JMP SETUP // Configurar vector de reset
                                 
                                 ;**************************************************************************************************
                                 // Vectores de interrupcion
                                 ;**************************************************************************************************
                                 .org PCI1addr
000008 940c 01c8                 	JMP ISR_PCI1 
                                 .org OC0Aaddr // Vector de interrupcion por comparacion
00001c 940c 01eb                 	JMP ISR_CPMA // Rutina de interrupcion cada 10ms
                                 
                                 
                                 // tablas; Se coloco aqui para evitar el problemas con los vectores de reset e interrupcion
                                 TABLA7SEG:
00001e 063f
00001f 4f5b
000020 6d66
000021 077d
000022 6f7f                          .db 0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F// tabla para display de 7 segmentos
                                 ;**************************************************************************************************
                                 // Configuracion de la pila
                                 ;**************************************************************************************************
                                 
000023 e008                      LDI R16, HIGH(RAMEND)
000024 bf0e                      OUT SPH, R16
000025 ef0f                      LDI R16, LOW(RAMEND)
000026 bf0d                      OUT SPL, R16
                                 
                                 ;**************************************************************************************************
                                 //Configuracin de sistema
                                 ;**************************************************************************************************
                                 
                                 SETUP:
                                 
                                 // Desabilitar interrupciones globales
000027 94f8                      CLI
                                 
                                 
                                 // Configuracin de la Frecuencia del reloj del sistema:
                                 
000028 e800                      LDI R16, (1 << CLKPCE)
000029 9300 0061                 STS CLKPR, R16			// Habilitar el cambio del prescaler
00002b e002                      LDI R16, 0b00000010     // Configuracion: 4MHz 
00002c 9300 0061                 STS CLKPR, R16
                                 
                                 // desabilitar leds de comunicacion
                                 
00002e e000                      LDI R16, 0x00
00002f 9300 00c1                 STS UCSR0B, R16
000031 9300 00c2                 STS UCSR0C, R16 
                                 
                                 // TIMER0: Configuracion del timer0
                                 
000033 e002                      LDI R16, (1 << WGM01) 
000034 bd04                      OUT TCCR0A, R16 // Configurar el timer0 con modo CTC
000035 e004                      LDI R16, (1 << CS02)
000036 bd05                      OUT TCCR0B, R16 // Configurar prescaler de 256 al timer0
                                 
000037 e00a                      LDI R16, CTC_TMR0_cuenta // 156
000038 bd07                      OUT OCR0A, R16 // Configurar el valor de comparacin: Calculado para que se compare a los 0.01s (10ms)
                                 
000039 e002                      LDI R16, (1 << OCIE0A)
00003a 9300 006e                 STS TIMSK0, R16 // Habilitar interrupciones por comparacin
                                 
                                 
                                 //Puerto D: configuracion como salida. Se utilizara para imprimir en display
                                 
00003c ef0f                      LDI R16, 0xFF
00003d b90a                      OUT DDRD, R16
                                 
                                 //Puerto B: Configuracin como salida: Se utilizara para control de los display, por medio de transistores
                                 
00003e ef0f                      LDI R16, 0xFF
00003f b904                      OUT DDRB, R16
                                 
                                 // Puerto C: Configuracin como entrada y salidas: Se utilizara para utilizar pushbotoms y contador de modo (0,0,S2,S1,S0,PB2,PB1,PB0)
                                 
000040 e308                      LDI R16, 0b00111000
000041 b907                      OUT DDRC, R16
                                 
000042 e007                      LDI R16, 0b00000111
000043 b908                      OUT PORTC, R16 // Activar pull-ups en pines de entrada
                                 
                                 // Configuracion de interrupciones en PUERTOC , bit 0, 
                                 
                                 
000044 e007                      LDI R16, (1 << PC0)  | (1 << PC1) | (1 << PC2) 
000045 9300 006c                 STS PCMSK1, R16 // Habilitar las interrupciones en PC0, PC1 y PC2
                                 
000047 e002                      LDI R16, (1 << PCIE1)
000048 9300 0068                 STS PCICR, R16 // habilitar interrupciones en Puerto C
                                 
                                 
                                 
                                 // Inicializacin de variables
00004a 2711                      CLR contador_modo
00004b 2733                      CLR contador_1_seg
00004c 2744                      CLR contador_60_seg
00004d 2755                      CLR minutos_u
00004e 2766                      CLR minutos_d
00004f 2777                      CLR horas_u
000050 2788                      CLR horas_d 
000051 2799                      CLR control_display
                                 
                                 // Inicializar contadores de registros indirectos en 0
                                 
000052 e001                      LDI R16, 0x01		// Setear en 1
000053 9300 0100                 STS dias_u, R16		// Las unidades de da, empiezan en 1
000055 9300 0102                 STS mes_u, R16		// Las unidades de da, empiezan en 1
000057 9300 0104                 STS contador_dias, R16 // La cuenta de los das empieza en 1 da
                                 
000059 9300 0105                 STS contador_mes, R16 // Contador_mes empieza en 1. 
                                 
00005b e000                      LDI R16, 0x00
00005c 9300 0101                 STS dias_d, R16		// Las decenas de dia, empiezan en 0
00005e 9300 0103                 STS mes_d, R16		// Las decenas de dia, empiezan en 0
000060 9300 0107                 STS contador_horas, R16 // La cuenta de horas empieza 0
000062 9300 0108                 STS bandera_minutos, R16 // Bandera de minutos, empiezan en 0
                                 
                                 
                                 
                                 
                                 // Transistor de prueba -- SE VA A QUITAR PARA PRUEBAS EN TODOS LOS DISPLAYs. 
                                 //LDI R16, 0x1
                                 //OUT PORTB, R16
                                 
                                 
000064 9478                      SEI
                                 
                                 ;**************************************************************************************************
                                 //LOOP
                                 ;**************************************************************************************************
                                 
                                 LOOP:
                                 
                                 
000065 940e 00ef                 	CALL DATE_set_dias_del_mes // Funcion que coloca en el contador dias_del_mes la cantidad de dias del mes. :)
000067 940e 007c                 	CALL DATE_cuenta_mes		// Funcion que actualiza el mes en funcin de los dias
000069 940e 00ae                 	CALL TIEMPO_cuenta		// Lleva la cuenta de TODO el timpo 
00006b 940e 0115                 	CALL COPY__FOR_MODE
00006d 940e 018f                 	CALL PRINT_DISPLAY
00006f 940e 0072                 	CALL PRINT_contador_modo // Mostrar el contador de modo
                                 ;	CALL CHECK_banderas
                                 
000071 cff3                      RJMP LOOP
                                 
                                 ;**************************************************************************************************
                                 //FUNCIONES
                                 ;**************************************************************************************************
                                 
                                 
                                 
                                 //FUNCION QUE IMPRIME EL CONTADOR DE MODO
                                 PRINT_contador_modo:
                                 		
000072 9843                      	CBI PORTC, PC3
000073 9844                      	CBI PORTC, PC4
000074 9845                      	CBI PORTC, PC5 // Limpiar registros, evitar seales parasitas
                                 
000075 fd10                      	SBRC contador_modo, 0 // Si CONTADOR_MODO[0] = 1, colocar 1, sino sigue en0
000076 9a43                      	SBI PORTC, PC3
000077 fd11                      	SBRC contador_modo, 1 // Si CONTADOR_MODO[1] = 1, colocar 1, sino sigue en 0
000078 9a44                      	SBI PORTC, PC4
000079 fd12                      	SBRC contador_modo, 2 // Si CONTADOR_MODO[2] = 1, colocar 1, sino sigue en 0
00007a 9a45                      	SBI PORTC, PC5
                                 
00007b 9508                      	RET
                                 
                                 
                                 //FUNCION QUE ACTUALIZA LOS MESES
                                 
                                 ;***********************************************************************************************************************************
                                 DATE_cuenta_mes:
                                 
00007c 9100 0104                 	LDS R16, contador_dias // R16 = Contador_dias
00007e 90f0 0106                 	LDS R15, dias_del_mes // R15 = dias_del_mes (calulado en la funcion anterior. Es el nmero de dias al que debe resetearse la actualizarse de meses)
                                 
000080 150f                      	CP R16, R15 
000081 f559                      	BRNE DATE_cuenta_mes_EXIT	// Si el contador_dias es diferente de dias_del_mes, SALIR y continuar como si nada ha pasado
                                 
                                 	//Si son iguales...
                                 
000082 e001                      	LDI R16, 1
000083 9300 0104                 	STS contador_dias, R16		// Colocar cuenta de dias en 1
000085 9300 0100                 	STS dias_u, R16			// Colcoar dias_u en 1
                                 
000087 2700                      	CLR R16
000088 9300 0101                 	STS dias_d, R16 // Colocar dias_u en 0
                                 
                                 
00008a 9100 0105                 	LDS R16, contador_mes
00008c 9503                      	INC R16
00008d 9300 0105                 	STS contador_mes, R16	// Aumentar contador_mes
                                 
00008f 9100 0102                 	LDS R16, mes_u
000091 9503                      	INC R16
                                 	
                                 
000092 300a                      	CPI R16, 10		// Revisar cuando se alcanzen los 10 meses
000093 f499                      	BRNE mes_u_set	//Sino han pasado 10 meses, salir
                                 
000094 2700                      	CLR R16
000095 9300 0102                 	STS mes_u, R16 // Si pasaron 10 meses, regresar mes_u a 0
                                 
000097 9100 0103                 	LDS R16, mes_d // Si pasaron 10 meses, incrementar mes_d
000099 9503                      	INC R16
                                 	
00009a 90f0 0105                 	LDS R15, contador_mes
                                 
00009c 150f                      	CP R16, R15	// Cuando hayan pasado 12 meses (1 ao), regresar la cuenta 0d, 1u
00009d f461                      	BRNE mes_d_set
                                 
                                 
                                 
00009e e001                      	LDI R16, 1			//Regresar la cuenta a 01/01
00009f 9300 0102                 	STS mes_u, R16
0000a1 9300 0105                 	STS contador_mes, R16
                                 
0000a3 2700                      	CLR R16
0000a4 9300 0103                 	STS mes_d, R16
                                 
0000a6 c006                      	RJMP DATE_cuenta_mes_EXIT
                                 
                                 mes_u_set:
0000a7 9300 0102                 	STS mes_u, R16 // Aumentar unidades de mes
0000a9 c003                      	RJMP DATE_cuenta_mes_EXIT
                                 
                                 mes_d_set:
0000aa 9300 0103                 	STS mes_d, R16 // Aumentar decenas de mes
0000ac c000                      	RJMP DATE_cuenta_mes_EXIT
                                 
                                 DATE_cuenta_mes_EXIT:
0000ad 9508                      	RET
                                 ;***********************************************************************************************************************************
                                 
                                 
                                 // FUNCION QUE CUENTA TIEMPO
                                 
                                 
                                 ;***********************************************************************************************************************************
                                 TIEMPO_cuenta:
                                 
                                 // REVISAR SI HAN PASADO 24 horas ----El contador_horas se encuentra mas abajo :)
                                 
0000ae 9100 0107                 	LDS R16, contador_horas // revisar contador_horas
0000b0 3108                      	CPI R16, 24			// Comparar cuando llegue a 24
0000b1 f519                      	BRNE CONTAR_TIEMPO // Si no ha llegado a 24 horas, continuar contando tiempo
                                 
0000b2 2700                      	CLR R16
0000b3 9300 0107                 	STS contador_horas, R16	// Resetear el contador de horas, cada que llegue a 24
                                 
0000b5 2777                      	CLR horas_u
0000b6 2788                      	CLR horas_d
0000b7 2755                      	CLR minutos_u
0000b8 2766                      	CLR minutos_d
                                 
                                 	;**** RUTINA PARA HACER CUENTAS SOBRE LA FECHA****
                                 
0000b9 9100 0104                 	LDS R16, contador_dias // Cada 24 horas, incrementar el contador de das, pues ha pasado 1 da :)
0000bb 9503                      	INC R16
0000bc 9300 0104                 	STS contador_dias, R16 // Actualizar contador_dias
                                 
0000be 9100 0100                 	LDS R16, dias_u
0000c0 9503                      	INC R16				 // Cada 24 horas, incrementar dias_u
0000c1 300a                      	CPI R16, 10
0000c2 f461                      	BRNE DATE_dias_u_EXIT // Si no han pasado 10 dias, no resetear la cuenta, pero actualizar das_u
                                 
0000c3 2700                      	CLR R16			// Cada 10 dias, resetear en 0 la cuenta de unidades
0000c4 9300 0100                 	STS dias_u, R16		// Actualizar la cuenta de unidades de dias 
                                 
                                 
0000c6 9100 0101                 	LDS R16, dias_d		// Cargar dias_d
0000c8 9503                      	INC R16		// Cada 10 dias, incrementar en 1 dias_d
                                 	
0000c9 300a                      	CPI R16, 10
0000ca f439                      	BRNE DATE_dias_d_EXIT
                                 
                                 
                                 	// Cada vez que pasen 10 veces, 1 dias_d resetear la cuenta
0000cb 2700                      	CLR R16			// resetear a o la cuenta de decenas
0000cc 9300 0101                 	STS dias_d, R16 // actualizar dias_u
                                 
                                 
                                 	// LOGICA PARA TOPAR LOS DIAS E INCREMENTAR LOS MESES EN OTRA FUNCIN
                                 
                                 
                                 	
0000ce c006                      	RJMP CONTAR_TIEMPO
                                 	
                                 
                                 
                                 DATE_dias_u_EXIT:
0000cf 9300 0100                 	STS dias_u, R16 // actualizar dias_u 
0000d1 c003                      	RJMP CONTAR_TIEMPO
                                 
                                 DATE_dias_d_EXIT:
0000d2 9300 0101                 	STS dias_d, R16 // Actualizar dias_d
0000d4 c000                      	RJMP CONTAR_TIEMPO 
                                 
                                 
                                 	
                                 
                                 CONTAR_TIEMPO:
                                 
0000d5 334c                      	CPI contador_60_seg, 60
0000d6 f4b9                      	BRNE TIEMPO_cuenta_EXIT // Si no han pasado 60 segundos, SALIR. 
                                 
0000d7 2744                      	CLR contador_60_seg // Cada que se alcancen los 60 segundos, limpiar la cuenta de segundos
0000d8 9553                      	INC minutos_u		// Cada que se alcancen 60 segundos, incrementar los minutos 
                                 
0000d9 305a                      	CPI minutos_u, 10 // Revisar cuando llegue a 10 minutos
0000da f499                      	BRNE TIEMPO_cuenta_EXIT // Salir sino a llegado a los 10 minutos
                                 
0000db 2755                      	CLR minutos_u // Cuando se alcancen los 10 minutos, limpiar la cuenta
0000dc 9563                      	INC minutos_d // Cada 10 minutos, incrementar la cuenta de decenas de minutos
                                 
0000dd 3066                      	CPI minutos_d, 6 // Revisar cuando se alcancen 60 minutos, limpiar la cuenta
0000de f479                      	BRNE TIEMPO_cuenta_EXIT // Sino se alcanzan los 60 minutos, salir
                                 
0000df 2766                      	CLR minutos_d // Cuando se alcancen los 60 minutos, limpiar la cuenta
0000e0 9573                      	INC horas_u // Cuando se alcanen los 60 minutos, aumentar las horas
                                 
                                 
0000e1 9100 0107                 	LDS R16, contador_horas
0000e3 9503                      	INC R16
0000e4 9300 0107                 	STS contador_horas, R16 // Incrementar contador de horas. 
                                 
0000e6 307a                      	CPI horas_u, 10 // Revisar cuando se alcancen las 10 horas
0000e7 f431                      	BRNE TIEMPO_cuenta_EXIT // Sino se alcanzan las 10 horas, salir
                                 
0000e8 2777                      	CLR horas_u // Cuando se alcancen las 10 horas, limpiar la cuenta
0000e9 9583                      	INC horas_d // Cuando se alcancen 10 horas, incrementar las decenas
                                 
0000ea 308a                      	CPI horas_d, 10
0000eb f411                      	BRNE TIEMPO_cuenta_EXIT
                                 
0000ec 2788                      	CLR horas_d
                                 
                                 	// Incrementar las decenas de hora. Revisar el contador_horas sirve para resetear la cuenta. La cuenta se retea al incio de esta funcion :)
                                 	
                                 
0000ed c000                      	RJMP TIEMPO_cuenta_EXIT
                                 
                                 
                                 
                                 TIEMPO_cuenta_EXIT:
0000ee 9508                      	RET
                                 ;***********************************************************************************************************************************
                                 
                                 
                                 ;***********************************************************************************************************************************
                                 
                                 DATE_set_dias_del_mes: // Funcion que coloca en dias_del_mes la cantidad de dias del mes
                                 
0000ef 9100 0105                 	LDS R16, contador_mes // Extraer el contador de mes. Este indica en que mes estamos. 
                                 
0000f1 3001                      	CPI R16, 1 
0000f2 f0b1                      	BREQ set_31 // Enero
                                 
0000f3 3002                      	CPI R16, 2	// Febrero
0000f4 f0c1                      	BREQ set_28
                                 
0000f5 3003                      	CPI R16, 3 // Marzo
0000f6 f091                      	BREQ set_31
                                 
0000f7 3004                      	CPI R16, 4		//Abril
0000f8 f0c1                      	BREQ set_30
                                 
0000f9 3005                      	CPI R16, 5 // Mayo
0000fa f071                      	BREQ set_31
                                 
0000fb 3006                      	CPI R16, 6 // Junio
0000fc f0a1                      	BREQ set_30
                                 
0000fd 3007                      	CPI R16, 7	// Julio
0000fe f051                      	BREQ set_31
                                 
0000ff 3008                      	CPI R16, 8	// Agosto
000100 f041                      	BREQ set_31
                                 
000101 3009                      	CPI R16, 9 // septiembre
000102 f071                      	BREQ set_30
                                 
000103 300a                      	CPI R16, 10 // Octubre
000104 f021                      	BREQ set_31
                                 
000105 300b                      	CPI R16, 11	// Noviembre
000106 f051                      	BREQ set_30
                                 
000107 300b                      	CPI R16, 11 // Diciembre
000108 f001                      	BREQ set_31 
                                 
                                 
                                 set_31:
                                 
000109 e200                      	LDI R16, 32 // Colocar 30 dias 
00010a 9300 0106                 	STS dias_del_mes, R16 // Actualizar dias del mes :)
00010c 9508                      	RET
                                 
                                 set_28:
                                 	
00010d e10d                      	LDI R16, 29 // Colocar 28 dias 
00010e 9300 0106                 	STS dias_del_mes, R16 // Atualizar dias del mes ::
000110 9508                      	RET
                                 
                                 set_30:
                                 
000111 e10f                      	LDI R16, 31 // Colocar 30 dias 
000112 9300 0106                 	STS dias_del_mes, R16 // Atualizar dias del mes :)
000114 9508                      	RET
                                 
                                 
                                 
                                 
                                 
                                 ;***********************************************************************************************************************************
                                 
                                 
                                 // Funcion que copia registros para imprimirlos en displays en funcion del modo
                                 COPY__FOR_MODE:
                                 
                                 CP_modo_0:
                                 
000115 3010                      	CPI contador_modo, 0 // revisar si el modo = 0
000116 f009                      	BREQ view_time
000117 c00d                      	RJMP CP_modo_1 // Sino son iguales, seguir revisando
                                 
                                 	view_time: // La hora
                                 
000118 2f05                      	MOV R16, minutos_u
000119 9300 010c                 	STS copia_0, R16 // Copiar minutos_u en copia_0
                                 
00011b 2f06                      	MOV R16, minutos_d
00011c 9300 010d                 	STS copia_1, R16 // Copiar minutos_u en copia_1
                                 
00011e 2f07                      	MOV R16, horas_u
00011f 9300 010e                 	STS copia_2, R16 // Copiar minutos_u en copia_2
                                 
000121 2f08                      	MOV R16, horas_d
000122 9300 010f                 	STS copia_3, R16 // Copiar minutos_u en copia_3
                                 	
000124 c069                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 CP_modo_1:
                                 
000125 3011                      	CPI contador_modo, 1 // Revisar si estamos en modo 1
000126 f011                      	BREQ view_date
000127 940c 013a                 	JMP CP_modo_2		// Sino son iguales, revisar modo 2
                                 
                                 	view_date: // Mostrar la fecha
000129 9100 0102                 	LDS R16, mes_u
00012b 9300 010c                 	STS copia_0, R16 // Copiar dia_u en copia_0
                                 
00012d 9100 0103                 	LDS R16, mes_d
00012f 9300 010d                 	STS copia_1, R16 // Copiar dia_d en copia_1
                                 
000131 9100 0100                 	LDS R16, dias_u
000133 9300 010e                 	STS copia_2, R16 // Copiar mes_u en copia_2
                                 
000135 9100 0101                 	LDS R16, dias_d
000137 9300 010f                 	STS copia_3, R16 // Copiar mes_d en copia_3
                                 
000139 c054                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 
                                 CP_modo_2:
00013a 3012                      	CPI contador_modo, 2
00013b f011                      	BREQ CONFI_minutos
00013c 940c 014b                 	JMP CP_modo_3
                                 
                                 	CONFI_minutos:
00013e 2f05                      	MOV R16, minutos_u
00013f 9300 010c                 	STS copia_0, R16 // Copiar minutos_u en copia_0
                                 
000141 2f06                      	MOV R16, minutos_d
000142 9300 010d                 	STS copia_1, R16 // Copiar minutos_d en copia_1
                                 
000144 e00a                      	LDI R16, 10
000145 9300 010e                 	STS copia_2, R16 // No mostrar las horas, pues estamos en configuracin de minutos
                                 
000147 e00a                      	LDI R16, 10
000148 9300 010f                 	STS copia_3, R16 // No mostrar las horas, pues estamos en configuracin de minutos
                                 	
00014a c043                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 CP_modo_3:
00014b 3013                      	CPI contador_modo, 3
00014c f011                      	BREQ CONFI_horas
00014d 940c 015c                 	JMP CP_modo_4
                                 
                                 
                                 	CONFI_horas:
00014f e00a                      	LDI R16, 10
000150 9300 010c                 	STS copia_0, R16 // No mostrar minutos, pues estamos configurando horas
                                 
000152 e00a                      	LDI R16, 10
000153 9300 010d                 	STS copia_1, R16 // No mostrar minutos, pues estamos configurando horas
                                 
000155 2f07                      	MOV R16, horas_u
000156 9300 010e                 	STS copia_2, R16 // Copiar horas_u en copia_2
                                 
000158 2f08                      	MOV R16, horas_d
000159 9300 010f                 	STS copia_3, R16 // Copiar horas_d en copia_3
                                 	
00015b c032                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 CP_modo_4:
00015c 3014                      	CPI contador_modo, 4
00015d f011                      	BREQ CONFI_dias
00015e 940c 016f                 	JMP CP_modo_5
                                 
                                 	CONFI_dias:
                                 
000160 9100 0100                 	LDS R16, dias_u
000162 9300 010c                 	STS copia_0, R16 // Copiar dias_u en copia_0
                                 
000164 9100 0101                 	LDS R16, dias_d
000166 9300 010d                 	STS copia_1, R16 // Copiar dias_d en copia_1
                                 
000168 e00a                      	LDI R16, 10
000169 9300 010e                 	STS copia_2, R16 // No mostrar mes pues estamos en configuracin de dias
                                 
00016b e00a                      	LDI R16, 10
00016c 9300 010f                 	STS copia_3, R16 // No mostrar mes, pues estamos en configuracin de dias
                                 
00016e c01f                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 CP_modo_5:
00016f 3015                      	CPI contador_modo, 5
000170 f011                      	BREQ CONFI_mes
000171 940c 0182                 	JMP CP_modo_6
                                 
                                 	CONFI_mes:
000173 e00a                      	LDI R16, 10
000174 9300 010c                 	STS copia_0, R16 // No mostrar dias, pues estamos configurando mes
                                 
000176 e00a                      	LDI R16, 10
000177 9300 010d                 	STS copia_1, R16 // No mostrar dias, pues estamos configurando mes
                                 
000179 9100 0102                 	LDS R16, mes_u
00017b 9300 010e                 	STS copia_2, R16 // Copiar horas_u en copia_2
                                 
00017d 9100 0103                 	LDS R16, mes_d
00017f 9300 010f                 	STS copia_3, R16 // Copiar horas_d en copia_3
                                 	
000181 c00c                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 CP_modo_6:
000182 3016                      	CPI contador_modo, 6
000183 f011                      	BREQ CONFI_ALARMA
000184 940c 0187                 	JMP CP_modo_7
                                 
                                 	CONFI_alarma:
                                 	
000186 c007                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 CP_modo_7:
000187 3017                      	CPI contador_modo, 7
000188 f011                      	BREQ CONFI_modo7
000189 940c 018e                 	JMP COPY_FOR_MODE_EXIT
                                 
                                 	CONFI_modo7:
                                 	
00018b c002                      	RJMP COPY_FOR_MODE_EXIT
                                 
                                 	
00018c 940c 018e                 	JMP COPY_FOR_MODE_EXIT
                                 
                                 
                                 
                                 COPY_FOR_MODE_EXIT:
00018e 9508                      	RET
                                 
                                 
                                 
                                 // Funcion que muestra en display
                                 
                                 PRINT_DISPLAY:
                                 
                                 
                                 
00018f 3090                      CPI control_display, 0
000190 f031                      BREQ PRINT_0 // ACTIVAR DISPLAY 1
                                 
000191 3091                      CPI control_display, 1
000192 f081                      BREQ PRINT_1 // ACTIVAR DISPLAY 2
                                 
000193 3092                      CPI control_display, 2
000194 f0d1                      BREQ PRINT_2 // ACTIVAR DISPLAY 3
                                 
000195 3093                      CPI control_display, 3
000196 f121                      BREQ PRINT_3 // ACTIVAR DISPLAY 3
                                 
                                 
                                 PRINT_0:
                                 
                                 	// Imprimir en DISPLAY MINUTOS_U
000197 9828                      	CBI PORTB, 0
000198 9829                      	CBI PORTB, 1
000199 982a                      	CBI PORTB, 2
00019a 982b                      	CBI PORTB, 3
                                 	
00019b 9100 010c                 	LDS R16, copia_0  // Cargar la copia  en R16
00019d e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
00019e e0f0                      	LDI ZH, HIGH(TABLA7SEG << 1)
00019f 0fe0                      	ADD ZL, R16 // Sumar la copia
0001a0 9104                      	LPM R16, Z // pasar el resultado de la suma a R16
0001a1 b90b                      	OUT PORTD, R16  // Imprimir la copia
                                 	
0001a2 9a2b                      	SBI PORTB, 3
                                 
                                 
                                 PRINT_1:
                                 	
0001a3 9828                      	CBI PORTB, 0
0001a4 9829                      	CBI PORTB, 1
0001a5 982a                      	CBI PORTB, 2
0001a6 982b                      	CBI PORTB, 3
                                 	
                                 	// Imprimir en DISPLAY MINUTOS_D
                                 	
0001a7 9100 010d                 	LDS R16, copia_1		// Cargar copia_1
0001a9 e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
0001aa e0f0                      	LDI ZH, HIGH(TABLA7SEG << 1)
0001ab 0fe0                      	ADD ZL, R16				// Sumar copia 1
0001ac 9104                      	LPM R16, Z
0001ad b90b                      	OUT PORTD, r16
                                 	
0001ae 9a2a                      	SBI PORTB, 2
                                 
                                 PRINT_2:
0001af 9828                      	CBI PORTB, 0
0001b0 9829                      	CBI PORTB, 1
0001b1 982a                      	CBI PORTB, 2
0001b2 982b                      	CBI PORTB, 3
                                 	
0001b3 9100 010e                 	LDS R16, copia_2
0001b5 e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
0001b6 e0f0                      	LDI ZH, HIGH(TABLA7SEG << 1)
0001b7 0fe0                      	ADD ZL, R16
0001b8 9104                      	LPM R16, Z
0001b9 b90b                      	OUT PORTD, r16
                                 	
0001ba 9a29                      	SBI PORTB, 1
                                 
                                 PRINT_3:
                                 	
0001bb 9828                      	CBI PORTB, 0
0001bc 9829                      	CBI PORTB, 1
0001bd 982a                      	CBI PORTB, 2
0001be 982b                      	CBI PORTB, 3
                                 	
0001bf 9100 010f                 	LDS R16, copia_3
0001c1 e3ec                      	LDI ZL, LOW(TABLA7SEG << 1)
0001c2 e0f0                      	LDI ZH, HIGH(TABLA7SEG << 1)
0001c3 0fe0                      	ADD ZL, R16
0001c4 9104                      	LPM R16, Z
0001c5 b90b                      	OUT PORTD, R16
                                 	
0001c6 9a28                      	SBI PORTB, 0
                                 	
                                 
                                 PRINT_DISPLAY_EXIT:
0001c7 9508                      	RET
                                 
                                 	
                                 // Funcion que maneja banderas de incremento y decremento
                                 
                                 
                                 	
                                 ;**************************************************************************************************
                                 // RUTINAS DE INTERRUPCIONES
                                 ;**************************************************************************************************
                                 
                                 
                                 ISR_PCI1:
                                 
0001c8 9b30                      	SBIS PINC, PC0 // Revisa cuando se presione el boton
0001c9 9513                      	INC contador_modo
0001ca 7017                      	ANDI contador_modo, 0x07 // Mascara para regresar a 0 cada vez que se alcanze 0.
                                 
                                 
                                 CHECK_MODO_ISR:
                                 
0001cb 3010                      	CPI contador_modo, 0 // Cuando este en modo 0
0001cc f079                      	BREQ modo_0_PC	// Saltar a modo 0
                                 	
0001cd 3011                      	CPI contador_modo, 1 // Cuando este en modo 1
0001ce f071                      	BREQ modo_1_PC // Saltar a modo 1
                                 
0001cf 3012                      	CPI contador_modo, 2
0001d0 f069                      	BREQ modo_2_PC
                                 
0001d1 3013                      	CPI contador_modo, 3
0001d2 f091                      	BREQ modo_3_PC
                                 
0001d3 3014                      	CPI contador_modo, 4
0001d4 f089                      	BREQ modo_4_PC
                                 
0001d5 3015                      	CPI contador_modo, 5
0001d6 f081                      	BREQ modo_5_PC
                                 
0001d7 3016                      	CPI contador_modo, 6
0001d8 f079                      	BREQ modo_6_PC
                                 
0001d9 3017                      	CPI contador_modo, 7
0001da f071                      	BREQ modo_7_PC
                                 
                                 
                                 	
                                 
0001db c00e                      	RJMP ISP_PCI1_OUT
                                 	
                                 
                                 modo_0_PC:
0001dc c00d                      	RJMP ISP_PCI1_OUT // En modo 0, los botones NO hacen nada. 
                                 modo_1_PC:
0001dd c00c                      	RJMP ISP_PCI1_OUT // En modo 0, los botones NO hacen nada. 
                                 
                                 modo_2_PC:
                                 
0001de 9b31                      	SBIS PINC, PC1 // Revisa cuando se presione el boton
0001df e001                      	LDI R16, 1
0001e0 9b32                      	SBIS PINC, PC2
0001e1 e002                      	LDI R16, 2
                                 
0001e2 9300 0108                 	STS bandera_minutos, R16
                                 	
0001e4 c005                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 modo_3_PC:
0001e5 c004                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 modo_4_PC:
0001e6 c003                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 modo_5_PC:
0001e7 c002                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 modo_6_PC:
0001e8 c001                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 modo_7_PC:
0001e9 c000                      	RJMP ISP_PCI1_OUT	// Por configurar
                                 
                                 
                                 ISP_PCI1_OUT:
0001ea 9518                      RETI
                                 
                                 
                                 // Rutina de interrupcion por comparacin (sucede cada 10ms)
                                 ISR_CPMA:
                                 
0001eb 9593                      	INC control_display
0001ec 3094                      	CPI control_display, 4
0001ed f409                      	BRNE TIEMPO_cuenta_segundo
0001ee 2799                      	CLR control_display
                                 
                                 
                                 TIEMPO_cuenta_segundo:
                                 
                                 	// Cada 10ms incrementar el contador hasta alcanzar 1 segundo. 
0001ef 9533                      	INC contador_1_seg // Incrementar el contador cada 10ms
0001f0 3035                      	CPI contador_1_seg, comparacion_1seg// Comparar el contador con 100. Cuando sean iguales, habr pasado 1 segundo
0001f1 f411                      	BRNE ISR_CPMA_OUT // Cuando no sean iguales, salir. si son iguales...
                                 	
0001f2 2733                      	CLR contador_1_seg // LIMPIAR el contador de 1 seg, cada que este se alcanze para reiniciar la cuenta. 
0001f3 9543                      	INC contador_60_seg // Cada que pasa 1 segundo, aumentar el contador de 60segundos. Este se limpia en otra funcion. 
                                 
                                 	
                                 
                                 ISR_CPMA_OUT:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   4 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   4 r16: 174 r17:  22 r18:   0 r19:   4 r20:   4 
r21:   7 r22:   7 r23:   7 r24:   7 r25:   8 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   8 r31:   4 
Registers used: 13 out of 35 (37.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  32 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  13 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   6 cbi   :  19 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  25 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 
cpi   :  43 cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :  15 jmp   :  11 
ld    :   0 ldd   :   0 ldi   :  40 lds   :  24 lpm   :   8 lsl   :   0 
lsr   :   0 mov   :   8 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  13 pop   :   0 
push  :   0 rcall :   0 ret   :   8 reti  :   2 rjmp  :  26 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   7 sbic  :   0 sbis  :   3 
sbiw  :   0 sbr   :   0 sbrc  :   3 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  60 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 25 out of 113 (22.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003ea    944     10    954   32768   2.9%
[.dseg] 0x000100 0x000110      0     16     16    2048   0.8%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
