-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_dut.vhd
-- Created: 2023-07-03 13:17:36
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_dut
-- Source Path: amc_cnn_16w16a/amc_cnn_16w16a_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        validIn                           :   IN    std_logic;  -- ufix1
        enable                            :   IN    std_logic;  -- ufix1
        treadyIn                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        dataOut                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        validOut                          :   OUT   std_logic;  -- ufix1
        tlast                             :   OUT   std_logic;  -- ufix1
        treadyOut                         :   OUT   std_logic;  -- ufix1
        sampleNum                         :   OUT   std_logic_vector(2 DOWNTO 0);  -- ufix3
        validInput                        :   OUT   std_logic;  -- ufix1
        validConv1                        :   OUT   std_logic;  -- ufix1
        validConv2                        :   OUT   std_logic;  -- ufix1
        validDense1                       :   OUT   std_logic  -- ufix1
        );
END amc_cnn_16w16a_dut;


ARCHITECTURE rtl OF amc_cnn_16w16a_dut IS

  -- Component Declarations
  COMPONENT amc_cnn_16w16a_src_DUT_HDL
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          dataIn                          :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          validIn                         :   IN    std_logic;  -- ufix1
          enable                          :   IN    std_logic;  -- ufix1
          treadyIn                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          dataOut                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          validOut                        :   OUT   std_logic;  -- ufix1
          tlast                           :   OUT   std_logic;  -- ufix1
          treadyOut                       :   OUT   std_logic;  -- ufix1
          sampleNum                       :   OUT   std_logic_vector(2 DOWNTO 0);  -- ufix3
          validInput                      :   OUT   std_logic;  -- ufix1
          validConv1                      :   OUT   std_logic;  -- ufix1
          validConv2                      :   OUT   std_logic;  -- ufix1
          validDense1                     :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : amc_cnn_16w16a_src_DUT_HDL
    USE ENTITY work.amc_cnn_16w16a_src_DUT_HDL(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL dataOut_sig                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL validOut_sig                     : std_logic;  -- ufix1
  SIGNAL tlast_sig                        : std_logic;  -- ufix1
  SIGNAL treadyOut_sig                    : std_logic;  -- ufix1
  SIGNAL sampleNum_sig                    : std_logic_vector(2 DOWNTO 0);  -- ufix3
  SIGNAL validInput_sig                   : std_logic;  -- ufix1
  SIGNAL validConv1_sig                   : std_logic;  -- ufix1
  SIGNAL validConv2_sig                   : std_logic;  -- ufix1
  SIGNAL validDense1_sig                  : std_logic;  -- ufix1

BEGIN
  u_amc_cnn_16w16a_src_DUT_HDL : amc_cnn_16w16a_src_DUT_HDL
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              dataIn => dataIn,  -- sfix16
              validIn => validIn,  -- ufix1
              enable => enable,  -- ufix1
              treadyIn => treadyIn,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              dataOut => dataOut_sig,  -- ufix32
              validOut => validOut_sig,  -- ufix1
              tlast => tlast_sig,  -- ufix1
              treadyOut => treadyOut_sig,  -- ufix1
              sampleNum => sampleNum_sig,  -- ufix3
              validInput => validInput_sig,  -- ufix1
              validConv1 => validConv1_sig,  -- ufix1
              validConv2 => validConv2_sig,  -- ufix1
              validDense1 => validDense1_sig  -- ufix1
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  validOut <= validOut_sig;

  tlast <= tlast_sig;

  treadyOut <= treadyOut_sig;

  validInput <= validInput_sig;

  validConv1 <= validConv1_sig;

  validConv2 <= validConv2_sig;

  validDense1 <= validDense1_sig;

  dataOut <= dataOut_sig;

  sampleNum <= sampleNum_sig;

END rtl;

