// Seed: 2169556249
module module_0 ();
  tri1 id_1;
  for (id_2 = 1; 1; id_1 = 1) begin : LABEL_0
    assign id_1 = id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  id_5(
      .id_0(id_1), .id_1(1), .id_2(1 == id_3), .id_3(id_3), .id_4(1), .id_5(id_4[1==1]), .id_6(1)
  );
endmodule
