{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397665272338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397665272343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 09:21:11 2014 " "Processing started: Wed Apr 16 09:21:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397665272343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397665272343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW1Part3 -c HW1Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW1Part3 -c HW1Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397665272343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1397665273003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw1part3.v 1 1 " "Found 1 design units, including 1 entities, in source file hw1part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW1Part3 " "Found entity 1: HW1Part3" {  } { { "HW1Part3.v" "" { Text "H:/TCES 330/benf94 - Homework1/Part3/HW1Part3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397665273169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397665273169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3w_5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3w_5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3w_5to1 " "Found entity 1: Mux3w_5to1" {  } { { "Mux3w_5to1.v" "" { Text "H:/TCES 330/benf94 - Homework1/Part3/Mux3w_5to1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397665273232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397665273232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5_1 " "Found entity 1: Mux5_1" {  } { { "Mux5_1.v" "" { Text "H:/TCES 330/benf94 - Homework1/Part3/Mux5_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397665273299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397665273299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.v" "" { Text "H:/TCES 330/benf94 - Homework1/Part3/Mux2_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397665273367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397665273367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW1Part3 " "Elaborating entity \"HW1Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397665273494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3w_5to1 Mux3w_5to1:Mux0 " "Elaborating entity \"Mux3w_5to1\" for hierarchy \"Mux3w_5to1:Mux0\"" {  } { { "HW1Part3.v" "Mux0" { Text "H:/TCES 330/benf94 - Homework1/Part3/HW1Part3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397665273573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5_1 Mux3w_5to1:Mux0\|Mux5_1:Mux0 " "Elaborating entity \"Mux5_1\" for hierarchy \"Mux3w_5to1:Mux0\|Mux5_1:Mux0\"" {  } { { "Mux3w_5to1.v" "Mux0" { Text "H:/TCES 330/benf94 - Homework1/Part3/Mux3w_5to1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397665273645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux3w_5to1:Mux0\|Mux5_1:Mux0\|Mux2_1:Mux1 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux3w_5to1:Mux0\|Mux5_1:Mux0\|Mux2_1:Mux1\"" {  } { { "Mux5_1.v" "Mux1" { Text "H:/TCES 330/benf94 - Homework1/Part3/Mux5_1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397665273721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397665277952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397665277952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397665278201 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397665278201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397665278201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397665278201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397665278365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 09:21:18 2014 " "Processing ended: Wed Apr 16 09:21:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397665278365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397665278365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397665278365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397665278365 ""}
