Quartus Prime Archive log --	D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.qarlog

Archive:	D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.qar
Date:		Thu May 11 23:24:19 2017
Quartus Prime		16.1.0 Build 196 10/24/2016 SJ Lite Edition

	=========== Files Selected: ===========
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.cdf
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.qpf
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.qsf
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.sdc
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc.srf
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/de1soc_soc_assignment_defaults.qdf
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system.qsys
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system.sopcinfo
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/soc_system.cmp
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system.debuginfo
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system.qip
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system.regmap
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system.vhd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system_hps_0_hps.svd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system_rst_controller.vhd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/soc_system_rst_controller_001.vhd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_reset_controller.sdc
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_reset_controller.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps.pre.xml
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_AC_ROM.hex
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_inst_ROM.hex
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0.ppf
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/hps_sdram_pll.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/alt_types.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/emif.pre.xml
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sequencer.pre.c
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sequencer.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/system.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_button_pio.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_dipsw_pio.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_hps_0.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_led_pio.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/heartbeat.vhd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys.cmp
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys.qip
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys.sip
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys.spd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys.vhd
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys/pll_sys_0002.qip
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys/pll_sys_0002.v
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/pll/pll_sys_sim/pll_sys.vho
D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/src/top.vhd
	======= Total: 119 files to archive =======

	================ Status: ===============
All files archived successfully.
