

================================================================
== Vitis HLS Report for 'getParallelogramsAndAcceptanceCorners'
================================================================
* Date:           Mon Aug  5 23:31:00 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.117 us|  0.117 us|   39|   39|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- getParallelograms_settingWPparameters  |       32|       32|         8|          -|          -|     4|        no|
        |- get_acceptanceCorners_minMaxFinding    |        4|        4|         1|          -|          -|     4|        no|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_corner_min_V = alloca i32 1"   --->   Operation 12 'alloca' 'a_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_corner_min_V = alloca i32 1"   --->   Operation 13 'alloca' 'b_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_corner_max_V = alloca i32 1"   --->   Operation 14 'alloca' 'c_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_corner_max_V = alloca i32 1"   --->   Operation 15 'alloca' 'd_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3 = alloca i32 1"   --->   Operation 16 'alloca' 'parallelogramsList_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3 = alloca i32 1"   --->   Operation 17 'alloca' 'parallelogramsList_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3 = alloca i32 1"   --->   Operation 18 'alloca' 'parallelogramsList_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3 = alloca i32 1"   --->   Operation 19 'alloca' 'parallelogramsList_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_1 = alloca i32 1"   --->   Operation 20 'alloca' 'parallelogramsList_V_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_2 = alloca i32 1"   --->   Operation 21 'alloca' 'parallelogramsList_V_0_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_3 = alloca i32 1"   --->   Operation 22 'alloca' 'parallelogramsList_V_0_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_4 = alloca i32 1"   --->   Operation 23 'alloca' 'parallelogramsList_V_0_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_1 = alloca i32 1"   --->   Operation 24 'alloca' 'parallelogramsList_V_1_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_2 = alloca i32 1"   --->   Operation 25 'alloca' 'parallelogramsList_V_1_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_3 = alloca i32 1"   --->   Operation 26 'alloca' 'parallelogramsList_V_1_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_4 = alloca i32 1"   --->   Operation 27 'alloca' 'parallelogramsList_V_1_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_1 = alloca i32 1"   --->   Operation 28 'alloca' 'parallelogramsList_V_2_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_2 = alloca i32 1"   --->   Operation 29 'alloca' 'parallelogramsList_V_2_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_3 = alloca i32 1"   --->   Operation 30 'alloca' 'parallelogramsList_V_2_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_4 = alloca i32 1"   --->   Operation 31 'alloca' 'parallelogramsList_V_2_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_1 = alloca i32 1"   --->   Operation 32 'alloca' 'parallelogramsList_V_3_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_2 = alloca i32 1"   --->   Operation 33 'alloca' 'parallelogramsList_V_3_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_3 = alloca i32 1"   --->   Operation 34 'alloca' 'parallelogramsList_V_3_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_4 = alloca i32 1"   --->   Operation 35 'alloca' 'parallelogramsList_V_3_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read111 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [patchMaker.cpp:40]   --->   Operation 36 'read' 'p_read111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_28416 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [patchMaker.cpp:40]   --->   Operation 37 'read' 'p_read_28416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %p_read_28416, i32 4272967196"   --->   Operation 38 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.22ns)   --->   "%z1_min_V = select i1 %icmp_ln878, i32 4272967196, i32 %p_read_28416" [patchMaker.cpp:43]   --->   Operation 39 'select' 'z1_min_V' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %z1_min_V" [patchMaker.cpp:43]   --->   Operation 40 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln878_12 = icmp_slt  i32 %p_read111, i32 22000100"   --->   Operation 41 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.22ns)   --->   "%z1_max_V = select i1 %icmp_ln878_12, i32 %p_read111, i32 22000100" [patchMaker.cpp:44]   --->   Operation 42 'select' 'z1_max_V' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %z1_max_V" [patchMaker.cpp:44]   --->   Operation 43 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %z1_min_V, i32 %z1_max_V"   --->   Operation 44 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_read919 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [patchMaker.cpp:40]   --->   Operation 45 'read' 'p_read919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_read818 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [patchMaker.cpp:40]   --->   Operation 46 'read' 'p_read818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_read717 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [patchMaker.cpp:40]   --->   Operation 47 'read' 'p_read717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_read616 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [patchMaker.cpp:40]   --->   Operation 48 'read' 'p_read616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_read515 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [patchMaker.cpp:40]   --->   Operation 49 'read' 'p_read515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_read414 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [patchMaker.cpp:40]   --->   Operation 50 'read' 'p_read414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_read313 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [patchMaker.cpp:40]   --->   Operation 51 'read' 'p_read313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_read212 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [patchMaker.cpp:40]   --->   Operation 52 'read' 'p_read212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.34ns)   --->   "%parallelogramsList_V_5_0 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln44" [patchMaker.cpp:48]   --->   Operation 53 'select' 'parallelogramsList_V_5_0' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i26 %parallelogramsList_V_5_0" [patchMaker.cpp:78]   --->   Operation 54 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.34ns)   --->   "%parallelogramsList_V_4_0 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln43" [patchMaker.cpp:48]   --->   Operation 55 'select' 'parallelogramsList_V_4_0' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i26 %parallelogramsList_V_4_0" [patchMaker.cpp:77]   --->   Operation 56 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln61 = br void" [patchMaker.cpp:61]   --->   Operation 57 'br' 'br_ln61' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%wp_parameters_V_1_0_0_write_assign = phi i32 0, void, i32 %select_ln77, void %.split3577899120" [patchMaker.cpp:77]   --->   Operation 58 'phi' 'wp_parameters_V_1_0_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%wp_parameters_V_1_1_0_write_assign = phi i32 0, void, i32 %select_ln78, void %.split3577899120" [patchMaker.cpp:78]   --->   Operation 59 'phi' 'wp_parameters_V_1_1_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i = phi i3 1, void, i3 %add_ln66, void %.split3577899120" [patchMaker.cpp:66]   --->   Operation 60 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%a_corner_min_V_3 = load i32 %a_corner_min_V"   --->   Operation 61 'load' 'a_corner_min_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%b_corner_min_V_5 = load i32 %b_corner_min_V"   --->   Operation 62 'load' 'b_corner_min_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%c_corner_max_V_3 = load i32 %c_corner_max_V"   --->   Operation 63 'load' 'c_corner_max_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%d_corner_max_V_5 = load i32 %d_corner_max_V"   --->   Operation 64 'load' 'd_corner_max_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%icmp_ln61 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:61]   --->   Operation 65 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split3, void %.preheader.preheader" [patchMaker.cpp:61]   --->   Operation 67 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [patchMaker.cpp:61]   --->   Operation 68 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.65ns)   --->   "%switch_ln63 = switch i3 %i, void %branch938, i3 1, void %.split329, i3 2, void %branch734, i3 3, void %branch836" [patchMaker.cpp:63]   --->   Operation 69 'switch' 'switch_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.65>
ST_3 : Operation 70 [1/1] (0.45ns)   --->   "%br_ln63 = br void %.split329" [patchMaker.cpp:63]   --->   Operation 70 'br' 'br_ln63' <Predicate = (!icmp_ln61 & i == 3)> <Delay = 0.45>
ST_3 : Operation 71 [1/1] (0.45ns)   --->   "%br_ln63 = br void %.split329" [patchMaker.cpp:63]   --->   Operation 71 'br' 'br_ln63' <Predicate = (!icmp_ln61 & i == 2)> <Delay = 0.45>
ST_3 : Operation 72 [1/1] (0.45ns)   --->   "%br_ln63 = br void %.split329" [patchMaker.cpp:63]   --->   Operation 72 'br' 'br_ln63' <Predicate = (!icmp_ln61 & i != 1 & i != 2 & i != 3)> <Delay = 0.45>
ST_3 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln66 = add i3 %i, i3 1" [patchMaker.cpp:66]   --->   Operation 73 'add' 'add_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.58ns)   --->   "%phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %p_read919, i32 %p_read313, i32 %p_read515, i32 %p_read717, i32 %p_read919, i32 %p_read919, i32 %p_read919, i32 %p_read919, i3 %i" [patchMaker.cpp:64]   --->   Operation 74 'mux' 'phi_ln' <Predicate = (!icmp_ln61)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i3 %i" [patchMaker.cpp:73]   --->   Operation 75 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln92 = br void %.preheader" [patchMaker.cpp:92]   --->   Operation 76 'br' 'br_ln92' <Predicate = (icmp_ln61)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%phi_ln63 = phi i32 %p_read414, void %branch734, i32 %p_read616, void %branch836, i32 %p_read818, void %branch938, i32 %p_read212, void %.split3" [patchMaker.cpp:63]   --->   Operation 77 'phi' 'phi_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [7/7] (1.73ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 78 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [7/7] (1.73ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 79 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [7/7] (1.73ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 80 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 81 [7/7] (1.73ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 81 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 82 [6/7] (2.19ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 82 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [6/7] (2.19ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 83 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [6/7] (2.19ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 84 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 85 [6/7] (2.19ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 85 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 86 [5/7] (2.19ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 86 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 87 [5/7] (2.19ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 87 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 88 [5/7] (2.19ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 88 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 89 [5/7] (2.19ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 89 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 90 [4/7] (2.19ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 90 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 91 [4/7] (2.19ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 91 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [4/7] (2.19ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 92 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 93 [4/7] (2.19ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 93 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 94 [3/7] (2.19ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 94 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 95 [3/7] (2.19ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 95 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [3/7] (2.19ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 96 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 97 [3/7] (2.19ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 97 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 98 [2/7] (2.19ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 98 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 99 [2/7] (2.19ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 99 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 100 [2/7] (2.19ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 100 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 101 [2/7] (2.19ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 101 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.10>
ST_10 : Operation 102 [1/7] (1.10ns)   --->   "%parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:66]   --->   Operation 102 'call' 'parallelogramsList_V_0_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 103 [1/7] (1.10ns)   --->   "%parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:67]   --->   Operation 103 'call' 'parallelogramsList_V_1_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 104 [1/7] (1.10ns)   --->   "%parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:68]   --->   Operation 104 'call' 'parallelogramsList_V_2_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [1/7] (1.10ns)   --->   "%parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %phi_ln63, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList" [patchMaker.cpp:69]   --->   Operation 105 'call' 'parallelogramsList_V_3_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 106 [1/1] (0.65ns)   --->   "%switch_ln73 = switch i2 %trunc_ln73, void %branch3, i2 1, void %.split329..split357_crit_edge, i2 2, void %branch1, i2 3, void %branch2" [patchMaker.cpp:73]   --->   Operation 106 'switch' 'switch_ln73' <Predicate = true> <Delay = 0.65>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_3" [patchMaker.cpp:73]   --->   Operation 107 'store' 'store_ln73' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split357" [patchMaker.cpp:73]   --->   Operation 108 'br' 'br_ln73' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_2" [patchMaker.cpp:73]   --->   Operation 109 'store' 'store_ln73' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split357" [patchMaker.cpp:73]   --->   Operation 110 'br' 'br_ln73' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_1" [patchMaker.cpp:73]   --->   Operation 111 'store' 'store_ln73' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %a_corner_min_V" [patchMaker.cpp:73]   --->   Operation 112 'store' 'store_ln73' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split357" [patchMaker.cpp:73]   --->   Operation 113 'br' 'br_ln73' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_4" [patchMaker.cpp:73]   --->   Operation 114 'store' 'store_ln73' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3" [patchMaker.cpp:73]   --->   Operation 115 'store' 'store_ln73' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split357" [patchMaker.cpp:73]   --->   Operation 116 'br' 'br_ln73' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.65ns)   --->   "%switch_ln74 = switch i2 %trunc_ln73, void %branch7, i2 1, void %.split357..split35778_crit_edge, i2 2, void %branch5, i2 3, void %branch6" [patchMaker.cpp:74]   --->   Operation 117 'switch' 'switch_ln74' <Predicate = true> <Delay = 0.65>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_3" [patchMaker.cpp:74]   --->   Operation 118 'store' 'store_ln74' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.split35778" [patchMaker.cpp:74]   --->   Operation 119 'br' 'br_ln74' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_2" [patchMaker.cpp:74]   --->   Operation 120 'store' 'store_ln74' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.split35778" [patchMaker.cpp:74]   --->   Operation 121 'br' 'br_ln74' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_1" [patchMaker.cpp:74]   --->   Operation 122 'store' 'store_ln74' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %b_corner_min_V" [patchMaker.cpp:74]   --->   Operation 123 'store' 'store_ln74' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.split35778" [patchMaker.cpp:74]   --->   Operation 124 'br' 'br_ln74' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_4" [patchMaker.cpp:74]   --->   Operation 125 'store' 'store_ln74' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3" [patchMaker.cpp:74]   --->   Operation 126 'store' 'store_ln74' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.split35778" [patchMaker.cpp:74]   --->   Operation 127 'br' 'br_ln74' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.65ns)   --->   "%switch_ln75 = switch i2 %trunc_ln73, void %branch11, i2 1, void %.split35778..split3577899_crit_edge, i2 2, void %branch9, i2 3, void %branch10" [patchMaker.cpp:75]   --->   Operation 128 'switch' 'switch_ln75' <Predicate = true> <Delay = 0.65>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_3" [patchMaker.cpp:75]   --->   Operation 129 'store' 'store_ln75' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln75 = br void %.split3577899" [patchMaker.cpp:75]   --->   Operation 130 'br' 'br_ln75' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_2" [patchMaker.cpp:75]   --->   Operation 131 'store' 'store_ln75' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln75 = br void %.split3577899" [patchMaker.cpp:75]   --->   Operation 132 'br' 'br_ln75' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_1" [patchMaker.cpp:75]   --->   Operation 133 'store' 'store_ln75' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %c_corner_max_V" [patchMaker.cpp:75]   --->   Operation 134 'store' 'store_ln75' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln75 = br void %.split3577899" [patchMaker.cpp:75]   --->   Operation 135 'br' 'br_ln75' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_4" [patchMaker.cpp:75]   --->   Operation 136 'store' 'store_ln75' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3" [patchMaker.cpp:75]   --->   Operation 137 'store' 'store_ln75' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln75 = br void %.split3577899" [patchMaker.cpp:75]   --->   Operation 138 'br' 'br_ln75' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.65ns)   --->   "%switch_ln76 = switch i2 %trunc_ln73, void %branch15, i2 1, void %.split3577899..split3577899120_crit_edge, i2 2, void %branch13, i2 3, void %branch14" [patchMaker.cpp:76]   --->   Operation 139 'switch' 'switch_ln76' <Predicate = true> <Delay = 0.65>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_3" [patchMaker.cpp:76]   --->   Operation 140 'store' 'store_ln76' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split3577899120" [patchMaker.cpp:76]   --->   Operation 141 'br' 'br_ln76' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_2" [patchMaker.cpp:76]   --->   Operation 142 'store' 'store_ln76' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split3577899120" [patchMaker.cpp:76]   --->   Operation 143 'br' 'br_ln76' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_1" [patchMaker.cpp:76]   --->   Operation 144 'store' 'store_ln76' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %d_corner_max_V" [patchMaker.cpp:76]   --->   Operation 145 'store' 'store_ln76' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split3577899120" [patchMaker.cpp:76]   --->   Operation 146 'br' 'br_ln76' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_4" [patchMaker.cpp:76]   --->   Operation 147 'store' 'store_ln76' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3" [patchMaker.cpp:76]   --->   Operation 148 'store' 'store_ln76' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split3577899120" [patchMaker.cpp:76]   --->   Operation 149 'br' 'br_ln76' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.34ns)   --->   "%icmp_ln77 = icmp_eq  i2 %trunc_ln73, i2 1" [patchMaker.cpp:77]   --->   Operation 150 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.22ns)   --->   "%select_ln77 = select i1 %icmp_ln77, i32 %sext_ln77, i32 %wp_parameters_V_1_0_0_write_assign" [patchMaker.cpp:77]   --->   Operation 151 'select' 'select_ln77' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.22ns)   --->   "%select_ln78 = select i1 %icmp_ln77, i32 %sext_ln78, i32 %wp_parameters_V_1_1_0_write_assign" [patchMaker.cpp:78]   --->   Operation 152 'select' 'select_ln78' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 153 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.53>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln92, void %.split, i3 0, void %.preheader.preheader" [patchMaker.cpp:92]   --->   Operation 154 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%d_corner_max_V_1 = phi i32 %d_corner_max_V_7, void %.split, i32 %d_corner_max_V_5, void %.preheader.preheader"   --->   Operation 155 'phi' 'd_corner_max_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%c_corner_max_V_1 = phi i32 %c_corner_max_V_4, void %.split, i32 %c_corner_max_V_3, void %.preheader.preheader"   --->   Operation 156 'phi' 'c_corner_max_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%b_corner_min_V_1 = phi i32 %b_corner_min_V_7, void %.split, i32 %b_corner_min_V_5, void %.preheader.preheader"   --->   Operation 157 'phi' 'b_corner_min_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%a_corner_min_V_1 = phi i32 %a_corner_min_V_4, void %.split, i32 %a_corner_min_V_3, void %.preheader.preheader"   --->   Operation 158 'phi' 'a_corner_min_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.57ns)   --->   "%add_ln92 = add i3 %i_9, i3 1" [patchMaker.cpp:92]   --->   Operation 159 'add' 'add_ln92' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.49ns)   --->   "%icmp_ln92 = icmp_eq  i3 %i_9, i3 4" [patchMaker.cpp:92]   --->   Operation 160 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 161 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split, void %._crit_edge" [patchMaker.cpp:92]   --->   Operation 162 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_1_load = load i32 %parallelogramsList_V_0_3_1"   --->   Operation 163 'load' 'parallelogramsList_V_0_3_1_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_2_load = load i32 %parallelogramsList_V_0_3_2"   --->   Operation 164 'load' 'parallelogramsList_V_0_3_2_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_3_load = load i32 %parallelogramsList_V_0_3_3"   --->   Operation 165 'load' 'parallelogramsList_V_0_3_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_4_load = load i32 %parallelogramsList_V_0_3_4"   --->   Operation 166 'load' 'parallelogramsList_V_0_3_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_1_load = load i32 %parallelogramsList_V_1_3_1"   --->   Operation 167 'load' 'parallelogramsList_V_1_3_1_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_2_load = load i32 %parallelogramsList_V_1_3_2"   --->   Operation 168 'load' 'parallelogramsList_V_1_3_2_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_3_load = load i32 %parallelogramsList_V_1_3_3"   --->   Operation 169 'load' 'parallelogramsList_V_1_3_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_4_load = load i32 %parallelogramsList_V_1_3_4"   --->   Operation 170 'load' 'parallelogramsList_V_1_3_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_1_load = load i32 %parallelogramsList_V_2_3_1"   --->   Operation 171 'load' 'parallelogramsList_V_2_3_1_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_2_load = load i32 %parallelogramsList_V_2_3_2"   --->   Operation 172 'load' 'parallelogramsList_V_2_3_2_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_3_load = load i32 %parallelogramsList_V_2_3_3"   --->   Operation 173 'load' 'parallelogramsList_V_2_3_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_4_load = load i32 %parallelogramsList_V_2_3_4"   --->   Operation 174 'load' 'parallelogramsList_V_2_3_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_1_load = load i32 %parallelogramsList_V_3_3_1"   --->   Operation 175 'load' 'parallelogramsList_V_3_3_1_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_2_load = load i32 %parallelogramsList_V_3_3_2"   --->   Operation 176 'load' 'parallelogramsList_V_3_3_2_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_3_load = load i32 %parallelogramsList_V_3_3_3"   --->   Operation 177 'load' 'parallelogramsList_V_3_3_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_4_load = load i32 %parallelogramsList_V_3_3_4"   --->   Operation 178 'load' 'parallelogramsList_V_3_3_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [patchMaker.cpp:85]   --->   Operation 179 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i3 %i_9"   --->   Operation 180 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.45ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_0_3_1_load, i32 %parallelogramsList_V_0_3_2_load, i32 %parallelogramsList_V_0_3_3_load, i32 %parallelogramsList_V_0_3_4_load, i2 %trunc_ln878"   --->   Operation 181 'mux' 'tmp' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.85ns)   --->   "%icmp_ln878_14 = icmp_slt  i32 %tmp, i32 %a_corner_min_V_1"   --->   Operation 182 'icmp' 'icmp_ln878_14' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.22ns)   --->   "%a_corner_min_V_4 = select i1 %icmp_ln878_14, i32 %tmp, i32 %a_corner_min_V_1" [patchMaker.cpp:94]   --->   Operation 183 'select' 'a_corner_min_V_4' <Predicate = (!icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.45ns)   --->   "%b_corner_min_V_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_1_3_1_load, i32 %parallelogramsList_V_1_3_2_load, i32 %parallelogramsList_V_1_3_3_load, i32 %parallelogramsList_V_1_3_4_load, i2 %trunc_ln878"   --->   Operation 184 'mux' 'b_corner_min_V_3' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.85ns)   --->   "%icmp_ln878_15 = icmp_slt  i32 %b_corner_min_V_3, i32 %b_corner_min_V_1"   --->   Operation 185 'icmp' 'icmp_ln878_15' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.22ns)   --->   "%b_corner_min_V_7 = select i1 %icmp_ln878_15, i32 %b_corner_min_V_3, i32 %b_corner_min_V_1" [patchMaker.cpp:98]   --->   Operation 186 'select' 'b_corner_min_V_7' <Predicate = (!icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.45ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_2_3_1_load, i32 %parallelogramsList_V_2_3_2_load, i32 %parallelogramsList_V_2_3_3_load, i32 %parallelogramsList_V_2_3_4_load, i2 %trunc_ln878"   --->   Operation 187 'mux' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.85ns)   --->   "%icmp_ln886_9 = icmp_sgt  i32 %tmp_s, i32 %c_corner_max_V_1"   --->   Operation 188 'icmp' 'icmp_ln886_9' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.22ns)   --->   "%c_corner_max_V_4 = select i1 %icmp_ln886_9, i32 %tmp_s, i32 %c_corner_max_V_1" [patchMaker.cpp:102]   --->   Operation 189 'select' 'c_corner_max_V_4' <Predicate = (!icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.45ns)   --->   "%d_corner_max_V_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_3_3_1_load, i32 %parallelogramsList_V_3_3_2_load, i32 %parallelogramsList_V_3_3_3_load, i32 %parallelogramsList_V_3_3_4_load, i2 %trunc_ln878"   --->   Operation 190 'mux' 'd_corner_max_V_3' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.85ns)   --->   "%icmp_ln886_10 = icmp_sgt  i32 %d_corner_max_V_3, i32 %d_corner_max_V_1"   --->   Operation 191 'icmp' 'icmp_ln886_10' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.22ns)   --->   "%d_corner_max_V_7 = select i1 %icmp_ln886_10, i32 %d_corner_max_V_3, i32 %d_corner_max_V_1" [patchMaker.cpp:106]   --->   Operation 192 'select' 'd_corner_max_V_7' <Predicate = (!icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%parallelogramsList_V_0_3_load = load i32 %parallelogramsList_V_0_3"   --->   Operation 194 'load' 'parallelogramsList_V_0_3_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%parallelogramsList_V_1_3_load = load i32 %parallelogramsList_V_1_3"   --->   Operation 195 'load' 'parallelogramsList_V_1_3_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%parallelogramsList_V_2_3_load = load i32 %parallelogramsList_V_2_3"   --->   Operation 196 'load' 'parallelogramsList_V_2_3_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%parallelogramsList_V_3_3_load = load i32 %parallelogramsList_V_3_3"   --->   Operation 197 'load' 'parallelogramsList_V_3_3_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %a_corner_min_V_1, i32 %parallelogramsList_V_0_3_load"   --->   Operation 198 'icmp' 'icmp_ln874' <Predicate = (icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.85ns)   --->   "%icmp_ln874_1 = icmp_eq  i32 %b_corner_min_V_1, i32 %parallelogramsList_V_1_3_load"   --->   Operation 199 'icmp' 'icmp_ln874_1' <Predicate = (icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.12ns)   --->   "%and_ln128 = and i1 %icmp_ln874_1, i1 %icmp_ln874" [patchMaker.cpp:128]   --->   Operation 200 'and' 'and_ln128' <Predicate = (icmp_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i1 %and_ln128"   --->   Operation 201 'zext' 'zext_ln874' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln874_2 = icmp_eq  i32 %c_corner_max_V_1, i32 %parallelogramsList_V_2_3_load"   --->   Operation 202 'icmp' 'icmp_ln874_2' <Predicate = (icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln138_1)   --->   "%and_ln133 = and i1 %icmp_ln874_2, i1 %and_ln128" [patchMaker.cpp:133]   --->   Operation 203 'and' 'and_ln133' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.85ns)   --->   "%icmp_ln874_3 = icmp_eq  i32 %d_corner_max_V_1, i32 %parallelogramsList_V_3_3_load"   --->   Operation 204 'icmp' 'icmp_ln874_3' <Predicate = (icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.12ns)   --->   "%and_ln138 = and i1 %icmp_ln874_3, i1 %icmp_ln874_2" [patchMaker.cpp:138]   --->   Operation 205 'and' 'and_ln138' <Predicate = (icmp_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i1 %and_ln138" [patchMaker.cpp:138]   --->   Operation 206 'zext' 'zext_ln138' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln138_1 = and i1 %icmp_ln874_3, i1 %and_ln133" [patchMaker.cpp:138]   --->   Operation 207 'and' 'and_ln138_1' <Predicate = (icmp_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i1 %and_ln138_1"   --->   Operation 208 'zext' 'zext_ln886' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.85ns)   --->   "%icmp_ln886_11 = icmp_sgt  i32 %c_corner_max_V_1, i32 %a_corner_min_V_1"   --->   Operation 209 'icmp' 'icmp_ln886_11' <Predicate = (icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.22ns)   --->   "%select_ln145 = select i1 %icmp_ln886_11, i32 %b_corner_min_V_1, i32 %c_corner_max_V_1" [patchMaker.cpp:145]   --->   Operation 210 'select' 'select_ln145' <Predicate = (icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.22ns)   --->   "%select_ln145_1 = select i1 %icmp_ln886_11, i32 %b_corner_min_V_1, i32 %a_corner_min_V_1" [patchMaker.cpp:145]   --->   Operation 211 'select' 'select_ln145_1' <Predicate = (icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.85ns)   --->   "%icmp_ln878_13 = icmp_slt  i32 %b_corner_min_V_1, i32 %d_corner_max_V_1"   --->   Operation 212 'icmp' 'icmp_ln878_13' <Predicate = (icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.22ns)   --->   "%b_corner_min_V_6 = select i1 %icmp_ln878_13, i32 %select_ln145, i32 %b_corner_min_V_1" [patchMaker.cpp:152]   --->   Operation 213 'select' 'b_corner_min_V_6' <Predicate = (icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.22ns)   --->   "%d_corner_max_V_6 = select i1 %icmp_ln878_13, i32 %select_ln145, i32 %d_corner_max_V_1" [patchMaker.cpp:152]   --->   Operation 214 'select' 'd_corner_max_V_6' <Predicate = (icmp_ln92)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.12ns)   --->   "%or_ln152 = or i1 %icmp_ln878_13, i1 %icmp_ln886_11" [patchMaker.cpp:152]   --->   Operation 215 'or' 'or_ln152' <Predicate = (icmp_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i1 %or_ln152" [patchMaker.cpp:152]   --->   Operation 216 'zext' 'zext_ln152' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%mrv = insertvalue i384 <undef>, i32 %wp_parameters_V_1_0_0_write_assign" [patchMaker.cpp:158]   --->   Operation 217 'insertvalue' 'mrv' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i384 %mrv, i32 %select_ln145_1" [patchMaker.cpp:158]   --->   Operation 218 'insertvalue' 'mrv_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i384 %mrv_1, i32 %wp_parameters_V_1_1_0_write_assign" [patchMaker.cpp:158]   --->   Operation 219 'insertvalue' 'mrv_2' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i384 %mrv_2, i32 %b_corner_min_V_6" [patchMaker.cpp:158]   --->   Operation 220 'insertvalue' 'mrv_3' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i384 %mrv_3, i32 %wp_parameters_V_1_0_0_write_assign" [patchMaker.cpp:158]   --->   Operation 221 'insertvalue' 'mrv_4' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i384 %mrv_4, i32 %select_ln145" [patchMaker.cpp:158]   --->   Operation 222 'insertvalue' 'mrv_5' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i384 %mrv_5, i32 %wp_parameters_V_1_1_0_write_assign" [patchMaker.cpp:158]   --->   Operation 223 'insertvalue' 'mrv_6' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i384 %mrv_6, i32 %d_corner_max_V_6" [patchMaker.cpp:158]   --->   Operation 224 'insertvalue' 'mrv_7' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i384 %mrv_7, i32 %zext_ln138" [patchMaker.cpp:158]   --->   Operation 225 'insertvalue' 'mrv_8' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i384 %mrv_8, i32 %zext_ln874" [patchMaker.cpp:158]   --->   Operation 226 'insertvalue' 'mrv_9' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i384 %mrv_9, i32 %zext_ln886" [patchMaker.cpp:158]   --->   Operation 227 'insertvalue' 'mrv_10' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i384 %mrv_10, i32 %zext_ln152" [patchMaker.cpp:158]   --->   Operation 228 'insertvalue' 'mrv_11' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%ret_ln158 = ret i384 %mrv_11" [patchMaker.cpp:158]   --->   Operation 229 'ret' 'ret_ln158' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	wire read on port 'p_read1' (patchMaker.cpp:40) [45]  (0 ns)
	'icmp' operation ('icmp_ln878_12') [50]  (0.859 ns)
	'select' operation ('z1_max.V', patchMaker.cpp:44) [51]  (0.227 ns)
	'icmp' operation ('icmp_ln886') [53]  (0.859 ns)

 <State 2>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('wp_parameters.V[1][0][0]', patchMaker.cpp:77) with incoming values : ('select_ln77', patchMaker.cpp:77) [60]  (0.387 ns)

 <State 3>: 0.656ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:66) with incoming values : ('add_ln66', patchMaker.cpp:66) [62]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln63', patchMaker.cpp:63) with incoming values : ('wp_superpoints[4][0][1].V', patchMaker.cpp:40) ('wp_superpoints[3][0][1].V', patchMaker.cpp:40) ('wp_superpoints[2][0][1].V', patchMaker.cpp:40) ('wp_superpoints[1][0][1].V', patchMaker.cpp:40) [80]  (0.656 ns)

 <State 4>: 1.73ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[0][0]', patchMaker.cpp:66) to 'straightLineProjectorFromLayerIJtoK' [83]  (1.73 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[0][0]', patchMaker.cpp:66) to 'straightLineProjectorFromLayerIJtoK' [83]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[0][0]', patchMaker.cpp:66) to 'straightLineProjectorFromLayerIJtoK' [83]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[0][0]', patchMaker.cpp:66) to 'straightLineProjectorFromLayerIJtoK' [83]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[0][0]', patchMaker.cpp:66) to 'straightLineProjectorFromLayerIJtoK' [83]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[0][0]', patchMaker.cpp:66) to 'straightLineProjectorFromLayerIJtoK' [83]  (2.19 ns)

 <State 10>: 1.11ns
The critical path consists of the following:
	'call' operation ('parallelogramsList.V[2][0]', patchMaker.cpp:68) to 'straightLineProjectorFromLayerIJtoK' [85]  (1.11 ns)
	'store' operation ('store_ln75', patchMaker.cpp:75) of variable 'parallelogramsList.V[2][0]', patchMaker.cpp:68 on local variable 'parallelogramsList.V[2][3]' [122]  (0 ns)

 <State 11>: 1.54ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:92) with incoming values : ('add_ln92', patchMaker.cpp:92) [159]  (0 ns)
	'mux' operation ('tmp') [187]  (0.453 ns)
	'icmp' operation ('icmp_ln878_14') [188]  (0.859 ns)
	'select' operation ('a_corner_min.V', patchMaker.cpp:94) [189]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
