F. Angiolini, D. Atienza, S. Murali, L. Benini, and G. De Micheli. 2006. Reliability support for on-chip memories using networks-on-chip. In Proceedings of the International Conference on Computer Design.
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Enabling ultra low voltage system operation by tolerating on-chip cache failures, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594309]
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Ke Bai , Aviral Shrivastava, Heap data management for limited local memory (LLM) multi-core processors, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1879015]
Abbas BanaiyanMofrad , Houman Homayoun , Nikil Dutt, FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038715]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
L. A. D. Bathen, Yongjin Ahn, N. D. Dutt, and S. Pasricha. 2009. Inter-kernel data reuse and pipelining on chip multiprocessors for multimedia applications. In Proceedings of the IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia'09).
L. Bathen and N. Dutt. 2010. Towards embedded raids-on-chip. Tech. Rep. &num;10-12, UCI Center for Embedded Computer Systems.
L. A. D. Bathen and N. D. Dutt. 2011. E-RoC: Embedded raids-on-chip for low power distributed dynamically managed reliable memories. In Proceedings of the Design, Automation Test in Europe Conference and Exhibition.
Luis Angel Bathen , Nikil Dutt,HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228438]
Luis Angel D. Bathen , Yongjin Ahn , Sudeep Pasricha , Nikil D. Dutt, A Methodology for Power-aware Pipelining via High-Level Performance Model Evaluations, Proceedings of the 2009 10th International Workshop on Microprocessor Test and Verification, p.19-24, December 07-09, 2009[doi>10.1109/MTV.2009.19]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
B. Calhoun and A. P. Chandrakasan. 2007. A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. IEEE J. Solid-State Circuits 42, 3.
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, E < MC2: less energy through multi-copy cache, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878956]
L. Chang, D. M. Fried, et al. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Digest of Technical Papers, Symposium on VLSI Technology (VLSIT'05). 128--129.
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
Amin Khajeh Djahromi , Ahmed M. Eltawil , Fadi J. Kurdahi , Rouwaida Kanj, Cross Layer Error Exploitation for Aggressive Voltage Scaling, Proceedings of the 8th International Symposium on Quality Electronic Design, p.192-197, March 26-28, 2007[doi>10.1109/ISQED.2007.53]
Bernhard Egger , Seungkyun Kim , Choonki Jang , Jaejin Lee , Sang Lyul Min , Heonshik Shin, Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU, IEEE Transactions on Computers, v.59 n.8, p.1047-1062, August 2010[doi>10.1109/TC.2009.188]
Bernhard Egger , Jaejin Lee , Heonshik Shin, Dynamic scratchpad memory management for code in portable systems with an MMU, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-38, February 2008[doi>10.1145/1331331.1331335]
Poletti Francesco , Paul Marchal , David Atienza , Luca Benini , Francky Catthoor , Jose M. Mendias, An integrated hardware/software approach for run-time scratchpad management, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996634]
K. Fritts., W. H. Wolfe, and B. Liu. 1999. Understanding multimedia application characteristics for designing programmable media processors. InSPIE Proceedings, Vol. 3655.
Lovic Gauthier , Tohru Ishihara , Hideki Takase , Hiroyuki Tomiyama , Hiroaki Takada, Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878945]
Shalini Ghosh , Nur A. Touba , Sugato Basu, Reducing Power Consumption in Memory ECC Checkers, Proceedings of the International Test Conference on International Test Conference, p.1322-1331, October 26-28, 2004
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii. 2008. Chstone: A benchmark program suite for practical c-based high-level synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems. 1192--1195.
IBM. 2005. The cell project. IBM, http://www.research.ibm.com/cell/.
Intel. 2007. Teraflops research chip. Intel, http://techresearch.intel.com/ProjectDetails.aspx&quest;Id=151.
Intel. 2009. Single-chip cloud computer. Intel, http://techresearch.intel.com/ProjectDetails.aspx&quest;Id=1.
ITRS. 2007. Process integration, device and structures. http://www.itrs.net/.
S. Jahinuzzaman, T. Shakir, S. Lubana, J. S. Shah, and M. Sachdev. 2008. A multiword based high speed ecc scheme for low-voltage embedded srams. In Proceedings of the 34th European Solid-State Circuits Conference (ESSCIRC'08).
S. C. Jung, A. Shrivastava, and K. Bai. 2010. Dynamic code mapping for limited local memory systems. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems Architectures and Processors. 13--20.
H. L. Kalter, C. H. Stapper, J. E. Barth, J. Dilorenzo, C. E. Drake, J. A. Fifield, G. A. Kelley, S. C. Lewis, W. B. van der Hoeven, and J. A. Yankosky. 1990. A 50-ns 16-mb DRAM with a 10-ns data rate and on-chip ecc. IEEE J. Solid-state Circuits 25, 1118--1128.
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
S. Kaneko, K. Sawai, et al. 2003. A 600mhz single-chip multiprocessor with 4.8gb/s internal shared pipelined bus and 512kb internal memory. In Proceedings of the International Solid-State Circuits Conference (ISSCC'03).
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Soontae Kim, Area-efficient error protection for caches, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Jaydeep P. Kulkarni , Keejong Kim , Kaushik Roy, A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283818]
Fadi J. Kurdahi , Ahmed Eltawil , Kang Yi , Stanley Cheng , Amin Khajeh, Low-power multimedia system design by aggressive voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.5, p.852-856, May 2010[doi>10.1109/TVLSI.2009.2016665]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kyoungwoo Lee , Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Nalini Venkatasubramanian, Mitigating soft error failures for multimedia applications by selective data protection, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176810]
F. Li , G. Chen , M. Kandemir , I. Kolcu, Improving scratch-pad memory reliability through compiler-guided data block duplication, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1002-1005, November 06-10, 2005, San Jose, CA
Xiaoyao Liang , Ramon Canal , Gu-Yeon Wei , David Brooks, Process Variation Tolerant 3T1D-Based Cache Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 01-05, 2007[doi>10.1109/MICRO.2007.33]
M. Lucente, C. Harris, and R. Muir. 1990. Memory system reliability improvement through associative cache redundancy. In Proceedings of the IEEE Custom Integrated Circuits Conference.
Gabor Madl , Sudeep Pasricha , Luis Angel D. Bathen , Nikil Dutt , Qiang Zhu, Formal performance evaluation of AMBA-based system-on-chip designs, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176932]
M. A. Makhzan, A. Khajeh, A. Eltawil, and F. Kurdahi. 2007. Limits on voltage scaling for caches utilizing fault tolerant techniques. In Proceedings of the 25th International Conference on Computer Design (ICCD'07). 488--495.
R. Mastipuram and E. C. Wee. 2004. Soft errors impact on system reliability. http://www.edn.com/article/CA454636.
F. Moradi, D. T. Wisland, S. Aunet, H. Mahmoodi, and T. V. Cao. 2008. 65NM sub-threshold 11T-SRAM for ultra low voltage applications. In Proceedings of the IEEE International SOC Conference (SOCC'08). 113--118.
R. J. T. Morris , B. J. Truskowski, The evolution of storage systems, IBM Systems Journal, v.42 n.2, p.205-217, April 2003[doi>10.1147/sj.422.0205]
Madhu Mutyam , Vijaykrishnan Narayanan, Working with process variation aware caches, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
K. Osada, Y. Saitoh, E. Ibe, and K. Ishibashi. 2003. 16.7 fa/cell tunnel-leakage-suppressed 16 mb SRAM for handling cosmic-ray-induced multi-errors. In Digest of Technical Papers, IEEE International Solid-State Circuits Conference (ISSCC'03). 302--494.
OSCI. 2005. Systemc lrm (ver2.1). http://www.systemc.org.
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications, Proceedings of the 1997 European conference on Design and Test, p.7, March 17-20, 1997
Aashish Pant , Puneet Gupta , Mihaela van der Schaar, Software adaptation in quality sensitive applications to deal with hardware variability, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785501]
Veera Papirla , Chaitali Chakrabarti, Energy-aware error control coding for Flash memories, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630085]
Young-Hwan Park , Sudeep Pasricha , Fadi J. Kurdahi , Nikil Dutt, A multi-granularity power modeling methodology for embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.668-681, April 2011[doi>10.1109/TVLSI.2009.2039153]
S. Pasricha. 2002. Transaction level modeling of SoC with SystemC 2.0. In Proceedings of the Synopsys User Group Conference.
Sudeep Pasricha , Nikil Dutt, COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Fast exploration of bus-based on-chip communication architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016778]
Sudeep Pasricha , Young-Hwan Park , Fadi J. Kurdahi , Nikil Dutt, CAPPS: a framework for power-performance tradeoffs in bus-matrix-based on-chip communication architecture synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.209-221, February 2010[doi>10.1109/TVLSI.2008.2009304]
David A. Patterson , Garth Gibson , Randy H. Katz, A case for redundant arrays of inexpensive disks (RAID), Proceedings of the 1988 ACM SIGMOD international conference on Management of data, p.109-116, June 01-03, 1988, Chicago, Illinois, USA[doi>10.1145/50202.50214]
Robert Pyka , Christoph FaÃŸbach , Manish Verma , Heiko Falk , Peter Marwedel, Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications, Proceedingsof the 10th international workshop on Software & compilers for embedded systems, April 20-20, 2007, Nice, France[doi>10.1145/1269843.1269850]
S. Ramaswamy and S. Yalamanchili. 2007. Improving cache efficiency via resizing &plus; remapping. In Proceedings of the IEEE International Conference on Computer Design. IEEE, 47--54.
J. Sartori, A. Pant, K. Rakesh, and P. Gupta. 2010. Variation-aware speed binning of multi-core processors. In Proceedings of the International Symposium on Quality Electronic Design (ISQED'10).
Avesta Sasan , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache), Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629431]
Avesta Sasan (Mohammad A Makhzan) , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, Process variation aware SRAM/cache for aggressive voltage-frequency scaling, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Mohamed Shalan , Vincent J. Mooney, A dynamic memory management unit for embedded real-time system-on-a-chip, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.180-186, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354905]
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
Vivy Suhendra , Chandrashekar Raghavan , Tulika Mitra, Integrated scratchpad memory optimization and task scheduling for MPSoC architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176809]
Vivy Suhendra , Abhik Roychoudhury , Tulika Mitra, Scratchpad allocation for concurrent embedded software, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450145]
Hideki Takase , Hiroyuki Tomiyama , Hiroaki Takada, Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
S. Thoziyoor, N. Muralimanohar, J. Ho Ahn, and N. P. Jouppi. 2004. Hp labs Cacti v5.3. CACTI 5.1, Tech. rep., http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
Tilera. 2010. Tile gx family. http://www.tilera.com/products/processors/TILE-Gx Family.
H. T. Vergos , D. Nikolos, Efficient fault tolerant cache memory design, Microprocessing and Microprogramming, v.41 n.2, p.153-169, May 1995[doi>10.1016/0165-6074(95)00004-8]
Manish Verma , Stefan Steinke , Peter Marwedel, Data partitioning for maximal scratchpad usage, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119788]
Lucas Wanner , Charwak Apte , Rahul Balani , Puneet Gupta , Mani Srivastava, A case for opportunistic embedded sensing in presence of hardware power variability, Proceedings of the 2010 international conference on Power aware computing and systems, p.1-8, October 03, 2010, Vancouver, BC, Canada
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Wei Zhang, Enhancing data cache reliability by the addition of a small fully-associative replication cache, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006212]
W. Zhang, S. Gurumurthi, M. Kandemir, and A. Sivasubramaniam. 2003. ICR: In-cache replication for enhancing data cache reliability. In Proceedings of the International Conference on Dependable Systems and Networks.
