Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,16745
design__instance__area,109758
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,14
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,50
design__max_cap_violation__count__corner:nom_tt_025C_1v80,3
power__internal__total,0.0005863002152182162
power__switching__total,0.00045538146514445543
power__leakage__total,1.2255588899279246E-7
power__total,0.0010418043239042163
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.44214502754963003
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.36454831851722164
timing__hold__ws__corner:nom_tt_025C_1v80,0.337331394587818
timing__setup__ws__corner:nom_tt_025C_1v80,32.36231640935212
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.337331
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,215
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,50
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5878898645405747
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.4297455568595742
timing__hold__ws__corner:nom_ss_100C_1v60,0.9306238265636188
timing__setup__ws__corner:nom_ss_100C_1v60,19.276005337508366
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.930624
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,50
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,3
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3809273282404441
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.33165524043601124
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11214846035931925
timing__setup__ws__corner:nom_ff_n40C_1v95,33.65683649267658
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112148
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,285
design__max_fanout_violation__count,50
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.37767842700044707
clock__skew__worst_setup,0.3201856925776815
timing__hold__ws,0.10977458142092786
timing__setup__ws,18.784057507777945
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109775
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 478.88 489.6
design__core__bbox,5.52 10.88 473.34 478.72
design__io,576
design__die__area,234460
design__core__area,218865
design__instance__count__stdcell,16745
design__instance__area__stdcell,109758
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.501486
design__instance__utilization__stdcell,0.501486
design__instance__count__class:inverter,87
design__instance__count__class:sequential_cell,350
design__instance__count__class:multi_input_combinational_cell,10185
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14792
design__instance__count__class:tap_cell,3132
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,574
design__io__hpwl,111685501
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,413642
design__violations,0
design__instance__count__class:timing_repair_buffer,2609
design__instance__count__class:clock_buffer,58
design__instance__count__class:clock_inverter,34
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,312
antenna__violating__nets,35
antenna__violating__pins,43
route__antenna_violation__count,35
antenna_diodes_count,290
design__instance__count__class:antenna_cell,290
route__net,13811
route__net__special,2
route__drc_errors__iter:1,12735
route__wirelength__iter:1,510842
route__drc_errors__iter:2,9117
route__wirelength__iter:2,507342
route__drc_errors__iter:3,8314
route__wirelength__iter:3,504984
route__drc_errors__iter:4,3309
route__wirelength__iter:4,504428
route__drc_errors__iter:5,1740
route__wirelength__iter:5,504268
route__drc_errors__iter:6,779
route__wirelength__iter:6,504086
route__drc_errors__iter:7,511
route__wirelength__iter:7,504175
route__drc_errors__iter:8,371
route__wirelength__iter:8,504141
route__drc_errors__iter:9,278
route__wirelength__iter:9,504010
route__drc_errors__iter:10,148
route__wirelength__iter:10,503960
route__drc_errors__iter:11,52
route__wirelength__iter:11,503978
route__drc_errors__iter:12,16
route__wirelength__iter:12,504028
route__drc_errors__iter:13,5
route__wirelength__iter:13,504031
route__drc_errors__iter:14,5
route__wirelength__iter:14,504031
route__drc_errors__iter:15,5
route__wirelength__iter:15,504031
route__drc_errors__iter:16,5
route__wirelength__iter:16,504031
route__drc_errors__iter:17,0
route__wirelength__iter:17,504031
route__drc_errors,0
route__wirelength,504031
route__vias,111816
route__vias__singlecut,111816
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1105.3
timing__unannotated_net__count__corner:nom_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,50
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.43797869348728724
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3479330533276771
timing__hold__ws__corner:min_tt_025C_1v80,0.3323903468769814
timing__setup__ws__corner:min_tt_025C_1v80,32.45561777862352
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332390
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,132
design__max_fanout_violation__count__corner:min_ss_100C_1v60,50
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5813524270974806
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4055199346655936
timing__hold__ws__corner:min_ss_100C_1v60,0.9250221961344476
timing__setup__ws__corner:min_ss_100C_1v60,19.818494073462794
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.925022
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,50
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.37767842700044707
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3201856925776815
timing__hold__ws__corner:min_ff_n40C_1v95,0.10977458142092786
timing__setup__ws__corner:min_ff_n40C_1v95,33.70088303811207
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109775
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,50
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.44754198835842307
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.38595047694627377
timing__hold__ws__corner:max_tt_025C_1v80,0.34196579869058075
timing__setup__ws__corner:max_tt_025C_1v80,32.29784175968578
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.341966
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,285
design__max_fanout_violation__count__corner:max_ss_100C_1v60,50
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5967594365351537
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.457901701738798
timing__hold__ws__corner:max_ss_100C_1v60,0.9369373320163127
timing__setup__ws__corner:max_ss_100C_1v60,18.784057507777945
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.936937
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,50
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.38549073357877406
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3477321584656895
timing__hold__ws__corner:max_ff_n40C_1v95,0.11530965397789035
timing__setup__ws__corner:max_ff_n40C_1v95,33.622563462847886
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115310
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,43
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000193606
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000196123
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000131683
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000196123
design_powergrid__voltage__worst,0.000196123
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000196123
design_powergrid__drop__worst__net:VPWR,0.000193606
design_powergrid__voltage__worst__net:VGND,0.000196123
design_powergrid__drop__worst__net:VGND,0.000196123
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001349999999999999949497862805625203463932848535478115081787109375
ir__drop__worst,0.0001939999999999999992679466931377874061581678688526153564453125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
