# RAVE-II
pipelined, Out-of-Order, RISC-V (RV64IMAC) processor implemented on a Xilynx Zynq® UltraScale+™ MPSoC ZCU104 FPGA

Built for Senior Capstone Project by:

Rohan Jain, Asher Nederveld, Varun Arumugam, Edgar Turcotte, Megan Yeoman, Anusha Razdan, Felipe Jofre, Luis Cervantes

The University of Texas at Austin

2024 - 2025
