Loading data_dependency.txt Instructions...

total clock cycles: 1
Fetch Stage  | Fetching instruction 0
Decode Stage | NOP Instruction
Execute Stage| NOP Instruction
Memory Stage | NOP Instruction
Write Stage  | NOP Instruction
pc is modified to 0x4

total clock cycles: 2
Write Stage  | NOP Instruction
Fetch Stage  | Fetching instruction 1
Decode Stage | addi x7, x0, 0 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 5, Need: 5, Dep: 0)
Execute Stage| NOP Instruction
Memory Stage | NOP Instruction
pc is modified to 0x8

total clock cycles: 3
Execute Stage| 0, 0 | 0 = 0 + 0
Memory Stage | NOP Instruction
Write Stage  | NOP Instruction
Fetch Stage  | Fetching instruction 2
Decode Stage | addi x5, x7, 1 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0xc

total clock cycles: 4
Write Stage  | NOP Instruction
Decode Stage | addi x6, x5, -2 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
Fetch Stage  | Fetching instruction 3
Execute Stage| 3, 0 | 1 = 0 + 1
Memory Stage | Did not use Memory
pc is modified to 0x10

total clock cycles: 5
Write Stage  | x7 is modified to 0x0
Execute Stage| 3, 0 | -1 = 1 + -2
Decode Stage | add x6, x5, x6 | Instruction Dependence Offsets: (2, 1) | Instruction Dependencies: (Buf: 4, Need: 2, Dep: 1), (Buf: 3, Need: 2, Dep: 1)
Memory Stage | Did not use Memory
Fetch Stage  | Fetching instruction 4
pc is modified to 0x14

total clock cycles: 6
Write Stage  | x5 is modified to 0x1
Memory Stage | Did not use Memory
Decode Stage | add x7, x6, x7 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 2, Need: 2, Dep: 0)
Execute Stage| 4, 3 | 0 = 1 + -1
Fetch Stage  | Fetching instruction 5
pc is modified to 0x18

total clock cycles: 7
Fetch Stage  | Fetching instruction 6
Decode Stage | beq x6, x7, -8 | Instruction Dependence Offsets: (2, 1) | Stalling
Execute Stage| 3, 0 | 0 = 0 + 0
Memory Stage | Did not use Memory
Write Stage  | x6 is modified to 0xffffffff
pc is modified to 0x18

total clock cycles: 8
Fetch Stage  | Fetching instruction 6
Execute Stage| NOP Instruction
Memory Stage | Did not use Memory
Decode Stage | beq x6, x7, -8 | Instruction Dependence Offsets: (3, 2) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 3, Need: 1, Dep: 1) | Flushing
Write Stage  | x6 is modified to 0x0
pc is modified to 0xc

total clock cycles: 9
Fetch Stage  | Fetching instruction 3
Decode Stage | NOP Instruction
Execute Stage| 0, 0 | 0 = 0 - 0
Write Stage  | x7 is modified to 0x0
Memory Stage | NOP Instruction
pc is modified to 0x10

total clock cycles: 10
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 4
Execute Stage| NOP Instruction
Decode Stage | add x6, x5, x6 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 2, Need: 2, Dep: 0)
pc is modified to 0x14

total clock cycles: 11
Execute Stage| 0, 0 | 1 = 1 + 0
Decode Stage | add x7, x6, x7 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 2, Need: 2, Dep: 0)
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 5
pc is modified to 0x18

total clock cycles: 12
Write Stage  | NOP Instruction
Execute Stage| 3, 0 | 1 = 1 + 0
Memory Stage | Did not use Memory
Decode Stage | beq x6, x7, -8 | Instruction Dependence Offsets: (2, 1) | Stalling
Fetch Stage  | Fetching instruction 6
pc is modified to 0x18

total clock cycles: 13
Execute Stage| NOP Instruction
Fetch Stage  | Fetching instruction 6
Decode Stage | beq x6, x7, -8 | Instruction Dependence Offsets: (3, 2) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 3, Need: 1, Dep: 1) | Flushing
Memory Stage | Did not use Memory
Write Stage  | x6 is modified to 0x1
pc is modified to 0xc

total clock cycles: 14
Execute Stage| 0, 0 | 0 = 1 - 1
Decode Stage | NOP Instruction
Fetch Stage  | Fetching instruction 3
Memory Stage | NOP Instruction
Write Stage  | x7 is modified to 0x1
pc is modified to 0x10

total clock cycles: 15
Execute Stage| NOP Instruction
Decode Stage | add x6, x5, x6 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 2, Need: 2, Dep: 0)
Fetch Stage  | Fetching instruction 4
Memory Stage | NOP Instruction
Write Stage  | NOP Instruction
pc is modified to 0x14

total clock cycles: 16
Execute Stage| 0, 0 | 2 = 1 + 1
Decode Stage | add x7, x6, x7 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 2, Need: 2, Dep: 0)
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 5
Write Stage  | NOP Instruction
pc is modified to 0x18

total clock cycles: 17
Execute Stage| 3, 0 | 3 = 2 + 1
Memory Stage | Did not use Memory
Decode Stage | beq x6, x7, -8 | Instruction Dependence Offsets: (2, 1) | Stalling
Fetch Stage  | Fetching instruction 6
Write Stage  | NOP Instruction
pc is modified to 0x18

total clock cycles: 18
Execute Stage| NOP Instruction
Memory Stage | Did not use Memory
Decode Stage | beq x6, x7, -8 | Instruction Dependence Offsets: (3, 2) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 3, Need: 1, Dep: 1)
Fetch Stage  | Fetching instruction 6
Write Stage  | x6 is modified to 0x2
pc is modified to 0x1c

total clock cycles: 19
Execute Stage| 0, 0 | -1 = 2 - 3
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 7
Decode Stage | addi x7, x7, 169 | Instruction Dependence Offsets: (3, 0) | Instruction Dependencies: (Buf: 5, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
Write Stage  | x7 is modified to 0x3
pc is modified to 0x20

total clock cycles: 20
Execute Stage| 5, 0 | 172 = 3 + 169
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 8
Write Stage  | NOP Instruction
Decode Stage | addi x28, x0, 44 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0x24

total clock cycles: 21
Execute Stage| 0, 0 | 44 = 0 + 44
Memory Stage | Did not use Memory
Fetch Stage  | Fetching instruction 9
Write Stage  | NOP Instruction
Decode Stage | addi x28, x28, 4 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0x28

total clock cycles: 22
Memory Stage | Did not use Memory
Fetch Stage  | Fetching instruction 10
Write Stage  | x7 is modified to 0xac
Decode Stage | sw x28, x7, 0 | Instruction Dependence Offsets: (1, 3) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 6, Need: 3, Dep: 1)
Execute Stage| 3, 0 | 48 = 44 + 4
pc is modified to 0x2c

total clock cycles: 23
Memory Stage | Did not use Memory
Fetch Stage  | Fetching instruction 11
Write Stage  | x28 is modified to 0x2c
Execute Stage| 3, 0 | 48 = 48 + 0
Decode Stage | lw x29, x28, 16 | Instruction Dependence Offsets: (2, 0) | Instruction Dependencies: (Buf: 4, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0x30

total clock cycles: 24
Memory Stage | memory 0x30 is modified to 0xac
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | x28 is modified to 0x30
Execute Stage| 4, 0 | 64 = 48 + 16
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (1, 0) | Stalling
pc is modified to 0x30

total clock cycles: 25
Memory Stage | Read memory at 0x40 = 0x1
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | NOP Instruction
Execute Stage| NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (2, 0) | Stalling
pc is modified to 0x30

total clock cycles: 26
Memory Stage | NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | x29 is modified to 0x1
Execute Stage| NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (3, 0) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 1, Need: 1, Dep: 0) | Flushing
pc is modified to 0x20

total clock cycles: 27
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 8
Write Stage  | NOP Instruction
Decode Stage | NOP Instruction
Execute Stage| 0, 0 | 0 = 1 - 1
pc is modified to 0x24

total clock cycles: 28
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 9
Write Stage  | NOP Instruction
Execute Stage| NOP Instruction
Decode Stage | addi x28, x28, 4 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0x28

total clock cycles: 29
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 10
Write Stage  | NOP Instruction
Execute Stage| 0, 0 | 52 = 48 + 4
Decode Stage | sw x28, x7, 0 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 3, Need: 3, Dep: 0)
pc is modified to 0x2c

total clock cycles: 30
Memory Stage | Did not use Memory
Fetch Stage  | Fetching instruction 11
Write Stage  | NOP Instruction
Execute Stage| 3, 0 | 52 = 52 + 0
Decode Stage | lw x29, x28, 16 | Instruction Dependence Offsets: (2, 0) | Instruction Dependencies: (Buf: 4, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0x30

total clock cycles: 31
Memory Stage | memory 0x34 is modified to 0xac
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | x28 is modified to 0x34
Execute Stage| 4, 0 | 68 = 52 + 16
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (1, 0) | Stalling
pc is modified to 0x30

total clock cycles: 32
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | NOP Instruction
Memory Stage | Read memory at 0x44 = 0x1
Execute Stage| NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (2, 0) | Stalling
pc is modified to 0x30

total clock cycles: 33
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | x29 is modified to 0x1
Memory Stage | NOP Instruction
Execute Stage| NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (3, 0) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 1, Need: 1, Dep: 0) | Flushing
pc is modified to 0x20

total clock cycles: 34
Fetch Stage  | Fetching instruction 8
Execute Stage| 0, 0 | 0 = 1 - 1
Decode Stage | NOP Instruction
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
pc is modified to 0x24

total clock cycles: 35
Execute Stage| NOP Instruction
Fetch Stage  | Fetching instruction 9
Decode Stage | addi x28, x28, 4 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 5, Need: 5, Dep: 0)
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
pc is modified to 0x28

total clock cycles: 36
Execute Stage| 0, 0 | 56 = 52 + 4
Write Stage  | NOP Instruction
Fetch Stage  | Fetching instruction 10
Memory Stage | NOP Instruction
Decode Stage | sw x28, x7, 0 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 3, Need: 3, Dep: 0)
pc is modified to 0x2c

total clock cycles: 37
Execute Stage| 3, 0 | 56 = 56 + 0
Decode Stage | lw x29, x28, 16 | Instruction Dependence Offsets: (2, 0) | Instruction Dependencies: (Buf: 4, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
Fetch Stage  | Fetching instruction 11
Write Stage  | NOP Instruction
Memory Stage | Did not use Memory
pc is modified to 0x30

total clock cycles: 38
Write Stage  | x28 is modified to 0x38
Fetch Stage  | Fetching NOP Instruction (max_pc)
Memory Stage | memory 0x38 is modified to 0xac
Execute Stage| 4, 0 | 72 = 56 + 16
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (1, 0) | Stalling
pc is modified to 0x30

total clock cycles: 39
Memory Stage | Read memory at 0x48 = 0x1
Write Stage  | NOP Instruction
Execute Stage| NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (2, 0) | Stalling
pc is modified to 0x30

total clock cycles: 40
Execute Stage| NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | x29 is modified to 0x1
Memory Stage | NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (3, 0) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 1, Need: 1, Dep: 0) | Flushing
pc is modified to 0x20

total clock cycles: 41
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
Fetch Stage  | Fetching instruction 8
Execute Stage| 0, 0 | 0 = 1 - 1
Decode Stage | NOP Instruction
pc is modified to 0x24

total clock cycles: 42
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
Execute Stage| NOP Instruction
Fetch Stage  | Fetching instruction 9
Decode Stage | addi x28, x28, 4 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 5, Need: 5, Dep: 0)
pc is modified to 0x28

total clock cycles: 43
Memory Stage | NOP Instruction
Execute Stage| 0, 0 | 60 = 56 + 4
Decode Stage | sw x28, x7, 0 | Instruction Dependence Offsets: (1, 0) | Instruction Dependencies: (Buf: 3, Need: 2, Dep: 1), (Buf: 3, Need: 3, Dep: 0)
Fetch Stage  | Fetching instruction 10
Write Stage  | NOP Instruction
pc is modified to 0x2c

total clock cycles: 44
Memory Stage | Did not use Memory
Execute Stage| 3, 0 | 60 = 60 + 0
Fetch Stage  | Fetching instruction 11
Decode Stage | lw x29, x28, 16 | Instruction Dependence Offsets: (2, 0) | Instruction Dependencies: (Buf: 4, Need: 2, Dep: 1), (Buf: 5, Need: 5, Dep: 0)
Write Stage  | NOP Instruction
pc is modified to 0x30

total clock cycles: 45
Write Stage  | x28 is modified to 0x3c
Fetch Stage  | Fetching NOP Instruction (max_pc)
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (1, 0) | Stalling
Execute Stage| 4, 0 | 76 = 60 + 16
Memory Stage | memory 0x3c is modified to 0xac
pc is modified to 0x30

total clock cycles: 46
Write Stage  | NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (2, 0) | Stalling
Memory Stage | Read memory at 0x4c = 0x2
Execute Stage| NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
pc is modified to 0x30

total clock cycles: 47
Execute Stage| NOP Instruction
Write Stage  | x29 is modified to 0x2
Memory Stage | NOP Instruction
Decode Stage | beq x29, x5, -12 | Instruction Dependence Offsets: (3, 0) | Instruction Dependencies: (Buf: 4, Need: 1, Dep: 1), (Buf: 1, Need: 1, Dep: 0)
Fetch Stage  | Fetching NOP Instruction (max_pc)
pc is modified to 0x30

total clock cycles: 48
Execute Stage| 0, 0 | 1 = 2 - 1
Memory Stage | NOP Instruction
Decode Stage | NOP Instruction
Write Stage  | NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
pc is modified to 0x30

total clock cycles: 49
Execute Stage| NOP Instruction
Memory Stage | NOP Instruction
Decode Stage | NOP Instruction
Write Stage  | NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
pc is modified to 0x30

total clock cycles: 50
Memory Stage | NOP Instruction
Execute Stage| NOP Instruction
Decode Stage | NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | NOP Instruction
pc is modified to 0x30

Program Finished


  Addr:  Instruction Memory (Binary)     | Reg (hex) | Data Memory (hex)
-------------------------------------------------------------------------
0x   0: 00000000000000000000001110010011 | x 0:    0 | 0x   0:    0
0x   4: 00000000000100111000001010010011 | x 1:    0 | 0x   4:    0
0x   8: 11111111111000101000001100010011 | x 2:    0 | 0x   8:    0
0x   c: 00000000011000101000001100110011 | x 3:    0 | 0x   c:    0
0x  10: 00000000011100110000001110110011 | x 4:    0 | 0x  10:    0
0x  14: 11111110011100110000110011100011 | x 5:    1 | 0x  14:    0
0x  18: 00001010100100111000001110010011 | x 6:    2 | 0x  18:    0
0x  1c: 00000010110000000000111000010011 | x 7:   ac | 0x  1c:    0
0x  20: 00000000010011100000111000010011 | x 8:    0 | 0x  20:    0
0x  24: 00000000011111100010000000100011 | x 9:    0 | 0x  24:    0
0x  28: 00000001000011100010111010000011 | x10:    0 | 0x  28:    0
0x  2c: 11111110010111101000101011100011 | x11:    0 | 0x  2c:    0
0x  30: 00000000000000000000000000000000 | x12:    0 | 0x  30:   ac
0x  34: 00000000000000000000000000000000 | x13:    0 | 0x  34:   ac
0x  38: 00000000000000000000000000000000 | x14:    0 | 0x  38:   ac
0x  3c: 00000000000000000000000000000000 | x15:    0 | 0x  3c:   ac
0x  40: 00000000000000000000000000000000 | x16:    0 | 0x  40:    1
0x  44: 00000000000000000000000000000000 | x17:    0 | 0x  44:    1
0x  48: 00000000000000000000000000000000 | x18:    0 | 0x  48:    1
0x  4c: 00000000000000000000000000000000 | x19:    0 | 0x  4c:    2
0x  50: 00000000000000000000000000000000 | x20:    0 | 0x  50:    0
0x  54: 00000000000000000000000000000000 | x21:    0 | 0x  54:    0
0x  58: 00000000000000000000000000000000 | x22:    0 | 0x  58:    0
0x  5c: 00000000000000000000000000000000 | x23:    0 | 0x  5c:    0
0x  60: 00000000000000000000000000000000 | x24:    0 | 0x  60:    0
0x  64: 00000000000000000000000000000000 | x25:    0 | 0x  64:    0
0x  68: 00000000000000000000000000000000 | x26:    0 | 0x  68:    0
0x  6c: 00000000000000000000000000000000 | x27:    0 | 0x  6c:    0
0x  70: 00000000000000000000000000000000 | x28:   3c | 0x  70:    0
0x  74: 00000000000000000000000000000000 | x29:    2 | 0x  74:    0
0x  78: 00000000000000000000000000000000 | x30:    0 | 0x  78:    0
0x  7c: 00000000000000000000000000000000 | x31:    0 | 0x  7c:    0
