// Seed: 215713969
module module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  localparam id_3 = 1;
  assign module_1.id_4 = 0;
  assign id_0 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_5 = 32'd46
) (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply0 _id_4,
    input tri1 _id_5,
    input tri0 id_6
);
  logic [1 : 1] id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  wire [id_5 : id_4] id_9;
  assign id_9 = id_3;
endmodule
