# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "C:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.runs/synth_1/design_1_wrapper.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "synth_1" START { ROLLUP_AUTO }
set_param chipscope.maxJobs 2
set_msg_config -id {HDL-1065} -limit 10000
set_msg_config  -id {Constraints 18-1056}  -suppress 
set_msg_config  -id {XSIM 43-3322}  -string {{ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.}}  -suppress 
set_msg_config  -id {Netlist 29-160}  -suppress 
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.cache/wt [current_project]
set_property parent.project_path C:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property ip_repo_paths c:/GitHub/ReconHardware/FPGA_Files/CPE/Sources/IP_Source [current_project]
update_ip_catalog
set_property ip_output_repo c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib C:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files C:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/design_1.bd
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_Pooling_Controller_0_0/src/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_Pooling_Controller_0_0/src/BRAM/BRAM_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_arsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_rsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/bd_48ac_awsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/bd_48ac_wsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/bd_48ac_bsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/bd_48ac_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/bd_48ac_s01a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/bd_48ac_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/bd_48ac_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/bd_48ac_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/bd_48ac_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/bd_48ac_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/bd_48ac_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/bd_48ac_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/bd_48ac_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/bd_48ac_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_2/bd_886d_arinsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_3/bd_886d_rinsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_4/bd_886d_awinsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_5/bd_886d_winsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_6/bd_886d_binsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_7/bd_886d_aroutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_8/bd_886d_routsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_9/bd_886d_awoutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_10/bd_886d_woutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_11/bd_886d_boutsw_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_12/bd_886d_arni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_13/bd_886d_rni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_14/bd_886d_awni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_15/bd_886d_wni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_16/bd_886d_bni_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_20/bd_886d_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_22/bd_886d_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_23/bd_886d_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_26/bd_886d_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_27/bd_886d_m00arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_28/bd_886d_m00rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_29/bd_886d_m00awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_30/bd_886d_m00wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_31/bd_886d_m00bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_33/bd_886d_m01s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_34/bd_886d_m01arn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_35/bd_886d_m01rn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_36/bd_886d_m01awn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_37/bd_886d_m01wn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_38/bd_886d_m01bn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all C:/GitHub/ReconHardware/FPGA_Files/CPE/Projects/pooling_layer/pooling_layer.srcs/sources_1/bd/design_1/design_1_ooc.xdc]

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top design_1_wrapper -part xc7z020clg400-1
OPTRACE "synth_design" END { }


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef design_1_wrapper.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "synth_1_synth_report_utilization_0" "report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb"
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
