{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413677347321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413677347321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 18 21:09:07 2014 " "Processing started: Sat Oct 18 21:09:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413677347321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413677347321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder5out -c decoder5out " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder5out -c decoder5out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413677347321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1413677347687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux5to1-comport " "Found design unit 1: Mux5to1-comport" {  } { { "Mux5to1.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/Mux5to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Found entity 1: Mux5to1" {  } { { "Mux5to1.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/Mux5to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413677348288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codec7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec7s-comport " "Found design unit 1: codec7s-comport" {  } { { "codec7s.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/codec7s.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348292 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec7s " "Found entity 1: codec7s" {  } { { "codec7s.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/codec7s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413677348292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder5out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5out-comport " "Found design unit 1: decoder5out-comport" {  } { { "decoder5out.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348294 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5out " "Found entity 1: decoder5out" {  } { { "decoder5out.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413677348294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hello-comport " "Found design unit 1: hello-comport" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348297 ""} { "Info" "ISGN_ENTITY_NAME" "1 hello " "Found entity 1: hello" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413677348297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413677348297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello " "Elaborating entity \"hello\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413677348331 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0 hello.vhd(27) " "VHDL Process Statement warning at hello.vhd(27): inferring latch(es) for signal or variable \"s0\", which holds its previous value in one or more paths through the process" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1413677348332 "|hello"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1 hello.vhd(27) " "VHDL Process Statement warning at hello.vhd(27): inferring latch(es) for signal or variable \"s1\", which holds its previous value in one or more paths through the process" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1413677348332 "|hello"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s2 hello.vhd(27) " "VHDL Process Statement warning at hello.vhd(27): inferring latch(es) for signal or variable \"s2\", which holds its previous value in one or more paths through the process" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1413677348332 "|hello"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s3 hello.vhd(27) " "VHDL Process Statement warning at hello.vhd(27): inferring latch(es) for signal or variable \"s3\", which holds its previous value in one or more paths through the process" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s4 hello.vhd(27) " "VHDL Process Statement warning at hello.vhd(27): inferring latch(es) for signal or variable \"s4\", which holds its previous value in one or more paths through the process" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4\[2\] hello.vhd(27) " "Inferred latch for \"s4\[2\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4\[1\] hello.vhd(27) " "Inferred latch for \"s4\[1\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4\[0\] hello.vhd(27) " "Inferred latch for \"s4\[0\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3\[2\] hello.vhd(27) " "Inferred latch for \"s3\[2\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3\[1\] hello.vhd(27) " "Inferred latch for \"s3\[1\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3\[0\] hello.vhd(27) " "Inferred latch for \"s3\[0\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] hello.vhd(27) " "Inferred latch for \"s2\[2\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] hello.vhd(27) " "Inferred latch for \"s2\[1\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] hello.vhd(27) " "Inferred latch for \"s2\[0\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] hello.vhd(27) " "Inferred latch for \"s1\[2\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] hello.vhd(27) " "Inferred latch for \"s1\[1\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] hello.vhd(27) " "Inferred latch for \"s1\[0\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[2\] hello.vhd(27) " "Inferred latch for \"s0\[2\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[1\] hello.vhd(27) " "Inferred latch for \"s0\[1\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[0\] hello.vhd(27) " "Inferred latch for \"s0\[0\]\" at hello.vhd(27)" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413677348333 "|hello"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5out decoder5out:dec0 " "Elaborating entity \"decoder5out\" for hierarchy \"decoder5out:dec0\"" {  } { { "hello.vhd" "dec0" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413677348334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5to1 decoder5out:dec0\|Mux5to1:mux0 " "Elaborating entity \"Mux5to1\" for hierarchy \"decoder5out:dec0\|Mux5to1:mux0\"" {  } { { "decoder5out.vhd" "mux0" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413677348335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec7s decoder5out:dec0\|codec7s:h0 " "Elaborating entity \"codec7s\" for hierarchy \"decoder5out:dec0\|codec7s:h0\"" {  } { { "decoder5out.vhd" "h0" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413677348342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1413677349155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413677349906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413677349906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413677349937 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413677349937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413677349937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413677349937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413677349959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 18 21:09:09 2014 " "Processing ended: Sat Oct 18 21:09:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413677349959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413677349959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413677349959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413677349959 ""}
