m255
K3
13
cModel Technology
Z0 dC:\Users\Albert\Documents\GitHub\FPGA-Oscilloscope\FPGA\simulation\modelsim
Elpm_compare0
Z1 w1393965054
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Albert\Documents\GitHub\FPGA-Oscilloscope\FPGA\simulation\modelsim
Z5 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd
Z6 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd
l0
L42
V@CJ7DW`ANV@dF=NlQ:zL=1
Z7 OV;C;10.1d;51
31
Z8 !s108 1393969392.226000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd|
Z10 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 G;6K5eSBhcb0CK^gKB_cN2
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_compare0 0 22 @CJ7DW`ANV@dF=NlQ:zL=1
l73
L51
VYGI4C698cBmKEa50;[cQM1
R7
31
R8
R9
R10
R11
R12
!s100 7La`YcT]8UXiE2E=_60K<0
!i10b 1
Elpm_compare1
Z13 w1393965070
R2
R3
R4
Z14 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd
Z15 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd
l0
L42
VA^Q[C>3;lzT7f^SRYPPjF0
R7
31
Z16 !s108 1393969392.312000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd|
Z18 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd|
R11
R12
!s100 Yzb2<2YjhB:cTVi3Pfa6o3
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_compare1 0 22 A^Q[C>3;lzT7f^SRYPPjF0
l73
L51
VgA;C>JkBddFSJVLH7l1RF3
R7
31
R16
R17
R18
R11
R12
!s100 FQfKVT[QD]mkRzKk8Dk>T2
!i10b 1
Elpm_compare2
Z19 w1393962102
R2
R3
R4
Z20 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd
Z21 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd
l0
L42
V<ec7o^DCKL];YQg;jFhn`1
R7
31
Z22 !s108 1393969392.396000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd|
Z24 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd|
R11
R12
!s100 8O94nUc9;odbdk0oCE@Zc1
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_compare2 0 22 <ec7o^DCKL];YQg;jFhn`1
l73
L51
VKcMkCkG<>4[E=KTkB2ee82
R7
31
R22
R23
R24
R11
R12
!s100 GzY6Z6HgL@95czOl;=;;`1
!i10b 1
Elpm_compare3
Z25 w1393965103
R2
R3
R4
Z26 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd
Z27 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd
l0
L42
VK`NRoj2TGoEf?oS]6=9Q60
R7
31
Z28 !s108 1393969392.565000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd|
Z30 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd|
R11
R12
!s100 O=4>Q]j9^ojeRg`^j^ljU0
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_compare3 0 22 K`NRoj2TGoEf?oS]6=9Q60
l73
L51
VnU4SU@`ijmcGk@bM]goOk0
R7
31
R28
R29
R30
R11
R12
!s100 `o8_T^92enLFcDTz7bg=n2
!i10b 1
Elpm_compare4
Z31 w1393965117
R2
R3
R4
Z32 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd
Z33 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd
l0
L42
VNlEMKS@:hfFbQTUb82YX21
R7
31
Z34 !s108 1393969392.649000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd|
Z36 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd|
R11
R12
!s100 Y<4>IKbMg[:dnM5KnOaIQ0
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_compare4 0 22 NlEMKS@:hfFbQTUb82YX21
l73
L51
VeYT4g5P7QMI@nz=Pi^gcC2
R7
31
R34
R35
R36
R11
R12
!s100 kPTBS`V^@=fQaD2@]KPYQ1
!i10b 1
Elpm_compare5
Z37 w1393960688
R2
R3
R4
Z38 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd
Z39 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd
l0
L42
VRa=UPiA>7Z?fIJO]S[2aS3
R7
31
Z40 !s108 1393969392.735000
Z41 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd|
Z42 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd|
R11
R12
!s100 d0n5b]g7^NcDHYQ@Je<=Z0
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_compare5 0 22 Ra=UPiA>7Z?fIJO]S[2aS3
l73
L51
V_C[4_G_[8_dVRaYhJ>EfQ0
R7
31
R40
R41
R42
R11
R12
!s100 F8`GAQbDE@a2lN>`C`ThH2
!i10b 1
Elpm_counter0
Z43 w1393188159
R2
R3
R4
Z44 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd
Z45 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd
l0
L42
VcXL@1oJ?PH0BeV81Cidi03
R7
31
Z46 !s108 1393969392.055000
Z47 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd|
Z48 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd|
R11
R12
!s100 @LZOn?>IPV4JSh;L=6CK52
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_counter0 0 22 cXL@1oJ?PH0BeV81Cidi03
l72
L52
VchAifT_L2CmK^OGho@jlU0
R7
31
R46
R47
R48
R11
R12
!s100 Xla]]koD5C?m>KE0kB4Q[2
!i10b 1
Elpm_counter2
Z49 w1393966545
R2
R3
R4
Z50 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd
Z51 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd
l0
L42
VIl4ma<<C?67]2V<Bc?ZjW2
R7
31
Z52 !s108 1393969392.140000
Z53 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd|
Z54 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd|
R11
R12
!s100 B=NlG`LYzQboS1X]kBGWi0
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_counter2 0 22 Il4ma<<C?67]2V<Bc?ZjW2
l75
L53
V1k?<WZAmGTcT_]7FzblQD3
R7
31
R52
R53
R54
R11
R12
!s100 KQJ3nH>bi=725l39m`Q;A2
!i10b 1
Elpm_counter3
Z55 w1393966029
R2
R3
R4
Z56 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd
Z57 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd
l0
L42
V5VzUj96gM6XeKdkbdMhA13
R7
31
Z58 !s108 1393969392.481000
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd|
Z60 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd|
R11
R12
!s100 BKX=2^=8l2`z>2XTjgfXk2
!i10b 1
Asyn
R2
R3
DEx4 work 12 lpm_counter3 0 22 5VzUj96gM6XeKdkbdMhA13
l73
L52
VnXdz^@Y>4S59IkeVnSFLF1
R7
31
R58
R59
R60
R11
R12
!s100 1[NfVWVfPbmY``VX2dDQj0
!i10b 1
Eoscilloscope
Z61 w1393969356
R2
R3
R4
Z62 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd
Z63 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd
l0
L24
VUn=bgH`UA^@1[7>L2Re>20
R7
31
Z64 !s108 1393969391.970000
Z65 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd|
Z66 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd|
R11
R12
!s100 mDnLTjVMf;zcjnj9=[L4=0
!i10b 1
Abdf_type
R2
R3
DEx4 work 12 oscilloscope 0 22 Un=bgH`UA^@1[7>L2Re>20
l147
L37
VkVR_hEiU<c86[G_ei0RQo0
R7
31
R64
R65
R66
R11
R12
!s100 ?8WYfcUP4F54IHM;BNGd<1
!i10b 1
Eoscilloscope_vhd_tst
Z67 w1393967151
Z68 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
Z69 DPx8 synopsys 10 attributes 0 22 J^T`lPA_8_J<l8kQiVE]>2
Z70 DPx4 ieee 14 std_logic_misc 0 22 >dU:RInm^_6_mBJ^<6QGY2
Z71 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z72 8C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht
Z73 FC:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht
l0
L33
V@W<fLkM1mY0[NWd78flfU0
!s100 m?8SU=kHbn>e`KfVU69H00
R7
31
!i10b 1
Z74 !s108 1393969392.820000
Z75 !s90 -reportprogress|300|-93|-work|work|C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht|
Z76 !s107 C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht|
R11
R12
Aoscilloscope_arch
R68
R69
R70
R71
R2
R3
DEx4 work 20 oscilloscope_vhd_tst 0 22 @W<fLkM1mY0[NWd78flfU0
l59
L36
VR5Wg[>7lK>mUhNC8fmboc0
!s100 RFfHNV3Z0CmYk@4H;TTT;0
R7
31
!i10b 1
R74
R75
R76
R11
R12
