<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFDArchSpecificImp.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RV32IMACFDArchSpecificImp.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RV32IMACFDArchSpecificImp_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RV32IMACFDArch_8h.html">RV32IMACFDArch.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RV32IMACFD_2Encoding_8h.html">Encoding.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">   30</a></span>&#160;<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> <a class="code" href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">RV32IMACFDArch::handleException</a>(<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> cause, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu)</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;{</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> handledCause = cause;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    std::function&lt;void()&gt; disableItr = [cpu]() {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a217a0bd562b98ae8c2ffce44935351e1">likely</a>((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>))</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;            <span class="comment">// Push MIE, SIE, UIE to MPIE, SPIE, UPIE</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> irq_enable = ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>) |</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                      ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a3f4df6dc4219593cb6e8bd13d636e844">MSTATUS_UIE</a>) |</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                      ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a29a63dca3cfcf13877a0c354dc081505">MSTATUS_SIE</a>);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) = (irq_enable &lt;&lt; 4) | ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; 0xffffff00);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        }</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    };</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    std::function&lt;<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>(<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&gt; handle = [cpu, cause](<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> causeCode,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                                                                  <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> addr) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Exception is captured with cause code: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; causeCode;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;  Exception message: &quot;</span> &lt;&lt; etiss::RETURNCODE::getErrorMessages()[cause] &lt;&lt; std::endl;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <span class="keywordflow">switch</span> (causeCode &amp; 0x80000000)</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="comment">// Exception</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <span class="keywordflow">case</span> 0x0:</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            <span class="comment">// Check exception delegation</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <span class="keywordflow">if</span> (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab3139a6af26d85bf8d30330397d4a8c0">CSR_MEDELEG</a>] &amp; (1 &lt;&lt; (causeCode &amp; 0x1f)))</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                <span class="comment">// Pop MPIE to MIE</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;Exception is delegated to supervisor mode&quot;</span>);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                    (((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a>) &gt;&gt; 4) ^ ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a49e424a4449b3192d35ca1133e8f5dc2">CSR_SCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                <span class="comment">// Redo the instruction encoutered exception after handling</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a3981cba40ee737a2f7cf4228b2bdbb67">CSR_SEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer - 4);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>] ^= (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 8) ^ (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a> &amp; <a class="code" href="RISCV_2Encoding_8h.html#ad4b09023ff5bcbb14192e845c0532944">MSTATUS_SPP</a>]);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                cpu-&gt;instructionPointer = *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                <span class="comment">// Redo the instruction encoutered exception after handling</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer - 4);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                    (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 11) ^ ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a>);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                <span class="comment">// Customized handler address other than specified in RISC-V ISA manual</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                <span class="keywordflow">if</span> (addr)</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                    cpu-&gt;instructionPointer = addr;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                }</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                cpu-&gt;instructionPointer = *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            }</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="comment">// Interrupt</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keywordflow">case</span> 0x80000000:</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <span class="comment">// Check exception delegation</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <span class="keywordflow">if</span> (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ae447b7b078204874a2606d32097e017a">CSR_MIDELEG</a>] &amp; (1 &lt;&lt; (causeCode &amp; 0x1f)))</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                <span class="comment">// Pop MPIE to MIE</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, <span class="stringliteral">&quot;Interrupt is delegated to supervisor mode&quot;</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                    (((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a>) &gt;&gt; 4) ^ ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a49e424a4449b3192d35ca1133e8f5dc2">CSR_SCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                <span class="comment">// Return to instruction next interrupted one</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a3981cba40ee737a2f7cf4228b2bdbb67">CSR_SEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>] ^= (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 8) ^ (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>] &amp; <a class="code" href="RISCV_2Encoding_8h.html#ad4b09023ff5bcbb14192e845c0532944">MSTATUS_SPP</a>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="keywordflow">if</span> (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; 0x1)</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                    cpu-&gt;instructionPointer = (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; ~0x3) + causeCode * 4;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    cpu-&gt;instructionPointer = *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a>] = causeCode;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                <span class="comment">// Return to instruction next interrupted one</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) ^=</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                    (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] &lt;&lt; 11) ^ ((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088] = <a class="code" href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                <span class="comment">// Customized handler address other than specified in RISC-V ISA manual</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                <span class="keywordflow">if</span> (addr)</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                    cpu-&gt;instructionPointer = addr;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                }</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                <span class="keywordflow">if</span> (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; 0x1)</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                    cpu-&gt;instructionPointer = (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; ~0x3) + causeCode * 4;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                    cpu-&gt;instructionPointer = *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a>] &amp; ~0x3;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            }</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        }</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Program is redirected to address: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; cpu-&gt;<a class="code" href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">instructionPointer</a> &lt;&lt; std::endl;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a>, msg.str());</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    };</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">switch</span> (cause)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::INTERRUPT:</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">if</span> (!((*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>]) &amp; <a class="code" href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>))</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            std::stringstream msg;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            msg &lt;&lt; <span class="stringliteral">&quot;Interrupt handling is globally disabled. Interrupt line is still pending.&quot;</span> &lt;&lt; std::endl;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a>, msg.str());</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            handledCause = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> mip_tmp = (*(((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu))-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#a38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a>]);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="keywordflow">if</span> (0 == mip_tmp)</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                handledCause = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> irqLine = 0;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <span class="keyword">sizeof</span>(mip_tmp) * 8; ++i)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                <span class="comment">// Highest interrupt line with highest priority</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a>((mip_tmp &gt;&gt; i) &amp; 0x1))</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                    irqLine = i;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            }</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="keywordflow">if</span> (!((*(((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu))-&gt;CSR[<a class="code" href="RISCV_2Encoding_8h.html#ae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>]) &amp; (1 &lt;&lt; irqLine)))</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                std::stringstream msg;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                handledCause = <a class="code" href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::RETURNCODE::NOERROR</a>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                msg &lt;&lt; <span class="stringliteral">&quot;Interrupt line: &quot;</span> &lt;&lt; irqLine &lt;&lt; <span class="stringliteral">&quot; is disabled. Interrupt is still pending.&quot;</span> &lt;&lt; std::endl;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a>, msg.str());</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            }</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            disableItr();</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            handledCause = handle(irqLine | 0x80000000, 0);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        }</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::RESET:</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        handledCause = handle(0, <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().get&lt;uint64_t&gt;(<span class="stringliteral">&quot;vp.entry_point&quot;</span>, 0));</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::INSTR_PAGEFAULT:</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        disableItr();</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#acacff8f595ef16b915e266c1caf7becc">CAUSE_FETCH_PAGE_FAULT</a>, 0);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::LOAD_PAGEFAULT:</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        disableItr();</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#aea484b7219fc38547f7b20c8bf264efe">CAUSE_LOAD_PAGE_FAULT</a>, 0);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::STORE_PAGEFAULT:</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        disableItr();</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ac105f6c51ffa8660f7f4ba7b07acd29c">CAUSE_STORE_PAGE_FAULT</a>, 0);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::ILLEGALINSTRUCTION:</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        disableItr();</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Illegal instruction at address: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; cpu-&gt;instructionPointer &lt;&lt; std::endl;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="comment">// Point to next instruction</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        cpu-&gt;instructionPointer += 4;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a>, msg.str());</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a0b365435966c2ba620824668ecd09006">CAUSE_ILLEGAL_INSTRUCTION</a>, 0);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::DBUS_READ_ERROR:</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        disableItr();</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#aa7febff9daeeeebe99516d348b095cf1">CAUSE_LOAD_ACCESS</a>, 0);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::DBUS_WRITE_ERROR:</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        disableItr();</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a312d759269176ae93ace44f2ed5863d2">CAUSE_STORE_ACCESS</a>, 0);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::IBUS_READ_ERROR:</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        disableItr();</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ab86839d39d3fa1bd63746f206e60f700">CAUSE_FETCH_ACCESS</a>, 0);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::IBUS_WRITE_ERROR:</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        disableItr();</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a312d759269176ae93ace44f2ed5863d2">CAUSE_STORE_ACCESS</a>, 0);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::BREAKPOINT:</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        disableItr();</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#aabd6ef7192e2092f6914447d808f838d">CAUSE_BREAKPOINT</a>, 0);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::SYSCALL:</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        disableItr();</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">switch</span> (*((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;CSR[3088])</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        {</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="RISCV_2Encoding_8h.html#a0584431e22db30065abffb94459477c4">PRV_U</a>:</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ad313934ea20c1ab3491e2d52d4ad558b">CAUSE_USER_ECALL</a>, 0);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a>:</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ac3c506d6261a143953d856b85a47b707">CAUSE_SUPERVISOR_ECALL</a>, 0);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a>:</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#a19461c8df4bce8af932c6bcbcdc302ea">CAUSE_MACHINE_ECALL</a>, 0);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815">etiss::ERROR</a>, <span class="stringliteral">&quot;System call type not supported for current architecture.&quot;</span>);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">case</span> etiss::RETURNCODE::ILLEGALJUMP:</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    {</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        disableItr();</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Illegal instruction access at address: 0x&quot;</span> &lt;&lt; std::hex &lt;&lt; cpu-&gt;instructionPointer &lt;&lt; std::endl;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        *((<a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> *)cpu)-&gt;<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[<a class="code" href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a>] = <span class="keyword">static_cast&lt;</span><a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a><span class="keyword">&gt;</span>(cpu-&gt;instructionPointer);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="comment">// Point to next instruction</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        cpu-&gt;instructionPointer += 4;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a>, msg.str());</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        handledCause = handle(<a class="code" href="RISCV_2Encoding_8h.html#ab86839d39d3fa1bd63746f206e60f700">CAUSE_FETCH_ACCESS</a>, 0);</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        std::stringstream msg;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        msg &lt;&lt; <span class="stringliteral">&quot;Exception is not handled by architecture. Exception message: &quot;</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        msg &lt;&lt; etiss::RETURNCODE::getErrorMessages()[cause] &lt;&lt; std::endl;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a>, msg.str());</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        handledCause = cause;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">return</span> handledCause;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">  309</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">RV32IMACFDArch::initInstrSet</a>(<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp; mis)<span class="keyword"> const</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;     <span class="comment">/* Set default JIT Extensions. Read Parameters set from ETISS configuration and append with architecturally needed */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;     std::string cfgPar = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_headers&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_headers&quot;</span>, cfgPar + <span class="stringliteral">&quot;etiss/jit/libsoftfloat.h&quot;</span>);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_libs&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_libs&quot;</span>, cfgPar + <span class="stringliteral">&quot;softfloat&quot;</span>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_header_paths&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_header_paths&quot;</span>, cfgPar + <span class="stringliteral">&quot;/etiss/jit&quot;</span>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;     cfgPar = <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">get</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_lib_paths&quot;</span>, <span class="stringliteral">&quot;;&quot;</span>);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;     <a class="code" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a>().<a class="code" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">set</a>&lt;std::string&gt;(<span class="stringliteral">&quot;jit.external_lib_paths&quot;</span>, cfgPar + <span class="stringliteral">&quot;/etiss/jit&quot;</span>);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">false</span>) {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="comment">// Pre-compilation of instruction set to view instruction tree. Could be disabled.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> iset(<span class="stringliteral">&quot;RV32IMACFDISA&quot;</span>);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                <span class="keywordtype">bool</span> ok = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                <a class="code" href="RV32IMACFDArch_8cpp.html#a32fb15799c90009685c62d5e721daf6a">RV32IMACFDISA</a>.<a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e">addTo</a>(iset,ok);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                iset.<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a11e34354ba3d04d12d322c5ca454f0ff">compile</a>();</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                std::cout &lt;&lt; iset.<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a0200e359d9942543629bbe27ebe25717">print</a>() &lt;&lt; std::endl;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        }</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="keywordtype">bool</span> ok = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="RV32IMACFDArch_8cpp.html#a32fb15799c90009685c62d5e721daf6a">RV32IMACFDISA</a>.<a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e">addTo</a>(mis,ok);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">if</span> (!ok)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                <a class="code" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a>(<a class="code" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a>,<span class="stringliteral">&quot;Failed to add instructions for RV32IMACFDISA&quot;</span>);</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="classetiss_1_1instr_1_1VariableInstructionSet.html">etiss::instr::VariableInstructionSet</a> *vis = mis.<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html#ace6e14638621794d2a2f894ac2930af1">get</a>(1);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceetiss.html">etiss</a>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceetiss_1_1instr.html">etiss::instr</a>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    vis-&gt;<a class="code" href="classetiss_1_1instr_1_1VariableInstructionSet.html#aa824c9248e403dab93d0e311dc0ee369">length_updater_</a> = [](<a class="code" href="classetiss_1_1instr_1_1VariableInstructionSet.html">VariableInstructionSet</a> &amp;, <a class="code" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba) {</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        std::function&lt;void(<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp; ic, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> opRd)&gt; updateRV32IMACFDInstrLength =</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            [](<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic, <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> opRd) {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a8dc02242d6dabef1f1b8279446a6b799">instr_width_fully_evaluated_</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                <span class="keywordflow">if</span> (opRd == 0x3f)</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 64;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((opRd &amp; 0x3f) == 0x1f)</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 48;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                <span class="keywordflow">else</span> <a class="code" href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if</a> (((opRd &amp; 0x1f) &gt;= 0x3) &amp;&amp; ((opRd &amp; 0x1f) &lt; 0x1f))</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 32;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span>(opRd == 0x7f) <span class="comment">/* P-Extension instructions */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 32;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((opRd &amp; 0x3) != 0x3)</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">instr_width_</a> = 16;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    <span class="comment">// This might happen when code is followed by data.</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                    ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            };</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> op(6, 0);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> opRd = op.<a class="code" href="classetiss_1_1instr_1_1BitArrayRange.html#ac4b0a05b20a0daa0a1f9152e9a20c71e">read</a>(ba);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="comment">/*BitArrayRange fullOp(ba.byteCount()*8-1,0);</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">        etiss_uint32 fullOpRd = fullOp.read(ba);</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">        std::stringstream ss;</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">        ss &lt;&lt; &quot;Byte count: &quot; &lt;&lt; ba.byteCount()&lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">        ss &lt;&lt; &quot;opcode: 0x&quot; &lt;&lt;std::hex&lt;&lt; fullOpRd &lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">        ss &lt;&lt; &quot;Current PC: 0x&quot; &lt;&lt;std::hex&lt;&lt; ic.current_address_ &lt;&lt; std::endl;</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">        std::cout &lt;&lt; ss.str() &lt;&lt; std::endl;*/</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keywordflow">switch</span> (ba.byteCount())</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        {</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            <span class="keywordflow">if</span> (((opRd &amp; 0x3) != 0x3) || (opRd == 0))</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            {</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            }</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            {</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                updateRV32IMACFDInstrLength(ic, opRd);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <span class="keywordflow">if</span> ((((opRd &amp; 0x1f) &gt;= 0x3) || ((opRd &amp; 0x1f) &lt; 0x1f)) || (opRd == 0))</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            {</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            }</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>(opRd == 0x7f) <span class="comment">/* P-Extension instructions */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                updateRV32IMACFDInstrLength(ic, opRd);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            }</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            {</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                updateRV32IMACFDInstrLength(ic, opRd);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            }</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <span class="keywordflow">case</span> 6:</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            <span class="keywordflow">if</span> (((opRd &amp; 0x3f) == 0x1f) || (opRd == 0))</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            }</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            {</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                updateRV32IMACFDInstrLength(ic, opRd);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            }</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            <span class="keywordflow">if</span> ((opRd == 0x3f) || (opRd == 0))</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            {</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            }</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            {</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                updateRV32IMACFDInstrLength(ic, opRd);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            }</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            <span class="comment">// This might happen when code is followed by data.</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            ic.<a class="code" href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">is_not_default_width_</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        }</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    };</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;}</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">  462</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">RV32IMACFDArch::compensateEndianess</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp; ba)<span class="keyword"> const</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">        /**************************************************************************</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">        *                               Endianess compensation                            *</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">        ***************************************************************************/</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">  469</a></span>&#160;std::shared_ptr&lt;etiss::VirtualStruct&gt; <a class="code" href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">RV32IMACFDArch::getVirtualStruct</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu)</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;{</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="keyword">auto</span> ret = <a class="code" href="classetiss_1_1VirtualStruct.html#a93b4b649ad0469b9ec8bfbff9b7913c7">etiss::VirtualStruct::allocate</a>(</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                cpu,</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                [] (<a class="code" href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a>*f) {</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                        <span class="keyword">delete</span> f;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                }</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        );</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160; </div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> i = 0; i &lt; 32; ++i){</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classRegField__RV32IMACFD.html">RegField_RV32IMACFD</a>(*ret,i));</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        }</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        ret-&gt;addField(<span class="keyword">new</span> <a class="code" href="classpcField__RV32IMACFD.html">pcField_RV32IMACFD</a>(*ret));</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <span class="keywordflow">return</span> ret;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">  493</a></span>&#160;<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> * <a class="code" href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">RV32IMACFDArch::createInterruptVector</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu)</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;{</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="keywordflow">if</span> (cpu == 0)</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">        /**************************************************************************</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">        *                           Implementation of interrupt vector                    *</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">        ***************************************************************************/</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="comment">// This is a default vector, implemented to avoid segfaults. Replace</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <span class="comment">// with actual implementation if necessary.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        std::vector&lt;etiss::uint32 *&gt; vec;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        std::vector&lt;etiss::uint32 *&gt; mask;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classetiss_1_1MappedInterruptVector.html">etiss::MappedInterruptVector&lt;etiss::uint32&gt;</a>(vec, mask);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;}</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">  511</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">RV32IMACFDArch::deleteInterruptVector</a>(<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> * vec, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu)</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;{</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <span class="keyword">delete</span> vec;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html_ace6e14638621794d2a2f894ac2930af1"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html#ace6e14638621794d2a2f894ac2930af1">etiss::instr::ModedInstructionSet::get</a></div><div class="ttdeci">VariableInstructionSet * get(uint32_t mode)</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01141">Instruction.cpp:1141</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a0584431e22db30065abffb94459477c4"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a0584431e22db30065abffb94459477c4">PRV_U</a></div><div class="ttdeci">#define PRV_U</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00096">Encoding.h:96</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a38c553936313dfc3d00ff68083f7c7fa"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a></div><div class="ttdeci">#define CSR_MIP</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00180">Encoding.h:180</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a29a63dca3cfcf13877a0c354dc081505"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a29a63dca3cfcf13877a0c354dc081505">MSTATUS_SIE</a></div><div class="ttdeci">#define MSTATUS_SIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00047">Encoding.h:47</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_ae97afcab1c0c335c4b41ed82524d2ba9"><div class="ttname"><a href="namespaceetiss_1_1mm.html#ae97afcab1c0c335c4b41ed82524d2ba9">etiss::mm::NOERROR</a></div><div class="ttdeci">const MM_EXPORT int32_t NOERROR</div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca50f8486f1631e6afc21ca0adf070110b">etiss::WARNING</a></div><div class="ttdeci">@ WARNING</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00128">Misc.h:128</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a72b9abbce981da044b8fce9af82f1d66"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a></div><div class="ttdeci">uint32_t etiss_uint32</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00093">types.h:93</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_ac6c45889010c1bd68631771b64f18101"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a></div><div class="ttdeci">#define unlikely(x)</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00074">types.h:74</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1VariableInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1VariableInstructionSet.html">etiss::instr::VariableInstructionSet</a></div><div class="ttdoc">holds etiss::instr::InstructionSet instances with different bit widths.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00741">Instruction.h:741</a></div></div>
<div class="ttc" id="aRV32IMACFD_2Encoding_8h_html"><div class="ttname"><a href="RV32IMACFD_2Encoding_8h.html">Encoding.h</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca476d1897c1aefcb141a2b869300290c0">etiss::INFO</a></div><div class="ttdeci">@ INFO</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00129">Misc.h:129</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_ac0eb3c3412ce6f18b20cc31f5797ed36"><div class="ttname"><a href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">RV32IMACFDArch::compensateEndianess</a></div><div class="ttdeci">virtual void compensateEndianess(ETISS_CPU *cpu, etiss::instr::BitArray &amp;ba) const</div><div class="ttdoc">Target architecture may have inconsistent endianess.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00462">RV32IMACFDArchSpecificImp.cpp:462</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArray_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a></div><div class="ttdoc">stores a bit vector</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00084">Instruction.h:84</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ab3139a6af26d85bf8d30330397d4a8c0"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ab3139a6af26d85bf8d30330397d4a8c0">CSR_MEDELEG</a></div><div class="ttdeci">#define CSR_MEDELEG</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00171">Encoding.h:171</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a3614a4e738896696d5485ca3ebba8995"><div class="ttname"><a href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">RV32IMACFD::CSR</a></div><div class="ttdeci">etiss_uint32 * CSR[4096]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00057">RV32IMACFD.h:57</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00169">Encoding.h:169</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ab1718f56f1c135bcd02a707b7172301b"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ab1718f56f1c135bcd02a707b7172301b">CSR_STVEC</a></div><div class="ttdeci">#define CSR_STVEC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00161">Encoding.h:161</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html">etiss::instr::InstructionContext</a></div><div class="ttdoc">this class contains parameters that persist in between instruction lookpus/translation within a trans...</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00538">Instruction.h:538</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a22f5cd17199a966b4b840dd56d151216"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a22f5cd17199a966b4b840dd56d151216">CSR_MTVEC</a></div><div class="ttdeci">#define CSR_MTVEC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00174">Encoding.h:174</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a53d62065ed74fd3583cca895e6157c5f"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a></div><div class="ttdeci">#define CSR_MEPC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00177">Encoding.h:177</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a3981cba40ee737a2f7cf4228b2bdbb67"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a3981cba40ee737a2f7cf4228b2bdbb67">CSR_SEPC</a></div><div class="ttdeci">#define CSR_SEPC</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00164">Encoding.h:164</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html_a0200e359d9942543629bbe27ebe25717"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html#a0200e359d9942543629bbe27ebe25717">etiss::instr::ModedInstructionSet::print</a></div><div class="ttdeci">std::string print(std::string prefix=std::string())</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01214">Instruction.cpp:1214</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a3131c9addf7b5ecc1da9f7b0eff9815d"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a3131c9addf7b5ecc1da9f7b0eff9815d">PRV_S</a></div><div class="ttdeci">#define PRV_S</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00097">Encoding.h:97</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a217a0bd562b98ae8c2ffce44935351e1"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a217a0bd562b98ae8c2ffce44935351e1">likely</a></div><div class="ttdeci">#define likely(x)</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00073">types.h:73</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a49e424a4449b3192d35ca1133e8f5dc2"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a49e424a4449b3192d35ca1133e8f5dc2">CSR_SCAUSE</a></div><div class="ttdeci">#define CSR_SCAUSE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00165">Encoding.h:165</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ae75a38ea833c5507d942fad1c98132e1"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a></div><div class="ttdeci">#define CSR_MIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00173">Encoding.h:173</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a2f9201d1d05c9fa66480065eda0b9e7f"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a2f9201d1d05c9fa66480065eda0b9e7f">CSR_MCAUSE</a></div><div class="ttdeci">#define CSR_MCAUSE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00178">Encoding.h:178</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ab86839d39d3fa1bd63746f206e60f700"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ab86839d39d3fa1bd63746f206e60f700">CAUSE_FETCH_ACCESS</a></div><div class="ttdeci">#define CAUSE_FETCH_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00183">Encoding.h:183</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8cpp_html_a32fb15799c90009685c62d5e721daf6a"><div class="ttname"><a href="RV32IMACFDArch_8cpp.html#a32fb15799c90009685c62d5e721daf6a">RV32IMACFDISA</a></div><div class="ttdeci">etiss::instr::InstructionCollection RV32IMACFDISA(&quot;RV32IMACFDISA&quot;, ISA16_RV32IMACFDClass, ISA32_RV32IMACFDClass)</div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a05fc511bb3d22b5e1abe8b9ccb30e7b3"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a></div><div class="ttdeci">#define MSTATUS_MPIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00053">Encoding.h:53</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca8d9fd163d9fb98c7553986a7c16e02c6">etiss::FATALERROR</a></div><div class="ttdeci">@ FATALERROR</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00126">Misc.h:126</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArrayRange_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArrayRange.html">etiss::instr::BitArrayRange</a></div><div class="ttdoc">Acts as a view/filter to a BitArray.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00337">Instruction.h:337</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html"><div class="ttname"><a href="RV32IMACFDArch_8h.html">RV32IMACFDArch.h</a></div></div>
<div class="ttc" id="astructETISS__CPU_html_a06bc8709b023cbe50c7c594741fd47b4"><div class="ttname"><a href="structETISS__CPU.html#a06bc8709b023cbe50c7c594741fd47b4">ETISS_CPU::instructionPointer</a></div><div class="ttdeci">etiss_uint64 instructionPointer</div><div class="ttdoc">pointer to next instruction.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00092">CPU.h:92</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html_a8dc02242d6dabef1f1b8279446a6b799"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html#a8dc02242d6dabef1f1b8279446a6b799">etiss::instr::InstructionContext::instr_width_fully_evaluated_</a></div><div class="ttdeci">bool instr_width_fully_evaluated_</div><div class="ttdoc">if true the length_updater_ function will be called again after instr_width_ bits are available</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00551">Instruction.h:551</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a0b365435966c2ba620824668ecd09006"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a0b365435966c2ba620824668ecd09006">CAUSE_ILLEGAL_INSTRUCTION</a></div><div class="ttdeci">#define CAUSE_ILLEGAL_INSTRUCTION</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00184">Encoding.h:184</a></div></div>
<div class="ttc" id="anamespaceetiss_html"><div class="ttname"><a href="namespaceetiss.html">etiss</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="Benchmark_8h_source.html#l00052">Benchmark.h:52</a></div></div>
<div class="ttc" id="aclassetiss_1_1MappedInterruptVector_html"><div class="ttname"><a href="classetiss_1_1MappedInterruptVector.html">etiss::MappedInterruptVector</a></div><div class="ttdoc">template implementation of an InterruptVector that uses integer variables to store interrupt bit valu...</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00102">InterruptVector.h:102</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_a414f0173400e449eed05f3d8cc6e72e0"><div class="ttname"><a href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">int32</a></div><div class="ttdeci">etiss_int32 int32</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00081">386-GCC.h:81</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a4ac47cabe9345afb4379d68d764c3329"><div class="ttname"><a href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">RV32IMACFDArch::initInstrSet</a></div><div class="ttdeci">virtual void initInstrSet(etiss::instr::ModedInstructionSet &amp;) const</div><div class="ttdoc">This function is called during CPUArch initialization.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00309">RV32IMACFDArchSpecificImp.cpp:309</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ad313934ea20c1ab3491e2d52d4ad558b"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ad313934ea20c1ab3491e2d52d4ad558b">CAUSE_USER_ECALL</a></div><div class="ttdeci">#define CAUSE_USER_ECALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00190">Encoding.h:190</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html_a11e34354ba3d04d12d322c5ca454f0ff"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html#a11e34354ba3d04d12d322c5ca454f0ff">etiss::instr::ModedInstructionSet::compile</a></div><div class="ttdeci">bool compile()</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01206">Instruction.cpp:1206</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html_a3278e60a3dde3e287185dd02ff054d1d"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html#a3278e60a3dde3e287185dd02ff054d1d">etiss::instr::InstructionContext::is_not_default_width_</a></div><div class="ttdeci">bool is_not_default_width_</div><div class="ttdoc">if true the this instruction is not as long as the width of the variable instruction set</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00548">Instruction.h:548</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ad4b09023ff5bcbb14192e845c0532944"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ad4b09023ff5bcbb14192e845c0532944">MSTATUS_SPP</a></div><div class="ttdeci">#define MSTATUS_SPP</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00054">Encoding.h:54</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00049">Encoding.h:49</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abea8444fc010e2490f2486e2ededde88"><div class="ttname"><a href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88">etiss::cfg</a></div><div class="ttdeci">Configuration &amp; cfg(const std::string &amp;cfgName)</div><div class="ttdoc">Get reference of the global ETISS configuration object.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8cpp_source.html#l00560">Misc.cpp:560</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionContext_html_a20ae580b31c2d7f397c7dbfb806c6e4b"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionContext.html#a20ae580b31c2d7f397c7dbfb806c6e4b">etiss::instr::InstructionContext::instr_width_</a></div><div class="ttdeci">unsigned instr_width_</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00550">Instruction.h:550</a></div></div>
<div class="ttc" id="anamespaceetiss_html_afd320e98bf6a5e2c0d8ffde5dd28dd35"><div class="ttname"><a href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35">etiss::log</a></div><div class="ttdeci">void log(Verbosity level, std::string msg)</div><div class="ttdoc">write log message at the given level.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8cpp_source.html#l00125">Misc.cpp:125</a></div></div>
<div class="ttc" id="aclassetiss_1_1VirtualStruct_html_a93b4b649ad0469b9ec8bfbff9b7913c7"><div class="ttname"><a href="classetiss_1_1VirtualStruct.html#a93b4b649ad0469b9ec8bfbff9b7913c7">etiss::VirtualStruct::allocate</a></div><div class="ttdeci">static std::shared_ptr&lt; VirtualStruct &gt; allocate(void *structure, std::function&lt; void(Field *)&gt; delete_)</div><div class="ttdef"><b>Definition:</b> <a href="VirtualStruct_8cpp_source.html#l00596">VirtualStruct.cpp:596</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aea484b7219fc38547f7b20c8bf264efe"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aea484b7219fc38547f7b20c8bf264efe">CAUSE_LOAD_PAGE_FAULT</a></div><div class="ttdeci">#define CAUSE_LOAD_PAGE_FAULT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00195">Encoding.h:195</a></div></div>
<div class="ttc" id="aclassetiss_1_1Configuration_html_a8ff4ddfe1936f2edbda7f85c60a78180"><div class="ttname"><a href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180">etiss::Configuration::set</a></div><div class="ttdeci">bool set(const std::string &amp;key, T value)</div><div class="ttdoc">template function to set the value of a configuration key.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00372">Misc.h:372</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a19461c8df4bce8af932c6bcbcdc302ea"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a19461c8df4bce8af932c6bcbcdc302ea">CAUSE_MACHINE_ECALL</a></div><div class="ttdeci">#define CAUSE_MACHINE_ECALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00193">Encoding.h:193</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_a1be1f6f1e6c132e4c0a037ee1edd6d83"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00023">stddef.h:23</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_acacff8f595ef16b915e266c1caf7becc"><div class="ttname"><a href="RISCV_2Encoding_8h.html#acacff8f595ef16b915e266c1caf7becc">CAUSE_FETCH_PAGE_FAULT</a></div><div class="ttdeci">#define CAUSE_FETCH_PAGE_FAULT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00194">Encoding.h:194</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a2acf460f4ceda869c88c00878cb44314"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a></div><div class="ttdeci">#define MSTATUS_MPP</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00056">Encoding.h:56</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca65de6fd07af59a719769cc7309ddb815">etiss::ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00127">Misc.h:127</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aabd6ef7192e2092f6914447d808f838d"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aabd6ef7192e2092f6914447d808f838d">CAUSE_BREAKPOINT</a></div><div class="ttdeci">#define CAUSE_BREAKPOINT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00185">Encoding.h:185</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a8d49005cbd5ac0f9421cf50e877fe810"><div class="ttname"><a href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">RV32IMACFDArch::getVirtualStruct</a></div><div class="ttdeci">virtual std::shared_ptr&lt; etiss::VirtualStruct &gt; getVirtualStruct(ETISS_CPU *cpu)</div><div class="ttdoc">get the VirtualStruct of the core to mitigate register access</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00469">RV32IMACFDArchSpecificImp.cpp:469</a></div></div>
<div class="ttc" id="aclassRegField__RV32IMACFD_html"><div class="ttname"><a href="classRegField__RV32IMACFD.html">RegField_RV32IMACFD</a></div><div class="ttdoc">Generated on Thu, 24 Feb 2022 17:15:20 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8h_source.html#l00021">RV32IMACFDArchSpecificImp.h:21</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ac3c506d6261a143953d856b85a47b707"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ac3c506d6261a143953d856b85a47b707">CAUSE_SUPERVISOR_ECALL</a></div><div class="ttdeci">#define CAUSE_SUPERVISOR_ECALL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00191">Encoding.h:191</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html"><div class="ttname"><a href="structRV32IMACFD.html">RV32IMACFD</a></div><div class="ttdoc">Generated on Tue, 01 Mar 2022 00:20:25 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00016">RV32IMACFD.h:16</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a651e65251cc54d4a553702e4cf061ca7"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a></div><div class="ttdeci">#define CSR_SSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00159">Encoding.h:159</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ac105f6c51ffa8660f7f4ba7b07acd29c"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ac105f6c51ffa8660f7f4ba7b07acd29c">CAUSE_STORE_PAGE_FAULT</a></div><div class="ttdeci">#define CAUSE_STORE_PAGE_FAULT</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00196">Encoding.h:196</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a0aa621d152e19cc69c06ef2b02576012"><div class="ttname"><a href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">RV32IMACFDArch::deleteInterruptVector</a></div><div class="ttdeci">virtual void deleteInterruptVector(etiss::InterruptVector *vec, ETISS_CPU *cpu)</div><div class="ttdoc">delete an allocated interrupt vector object</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00511">RV32IMACFDArchSpecificImp.cpp:511</a></div></div>
<div class="ttc" id="anamespaceetiss_html_abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0"><div class="ttname"><a href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca49efdb18fcd175d5a62ba474313937a0">etiss::VERBOSE</a></div><div class="ttdeci">@ VERBOSE</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00130">Misc.h:130</a></div></div>
<div class="ttc" id="aclasspcField__RV32IMACFD_html"><div class="ttname"><a href="classpcField__RV32IMACFD.html">pcField_RV32IMACFD</a></div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8h_source.html#l00058">RV32IMACFDArchSpecificImp.h:58</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a3f4df6dc4219593cb6e8bd13d636e844"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a3f4df6dc4219593cb6e8bd13d636e844">MSTATUS_UIE</a></div><div class="ttdeci">#define MSTATUS_UIE</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00046">Encoding.h:46</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a7e69e2d5c3618dc9274a39e57d54de8d"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a7e69e2d5c3618dc9274a39e57d54de8d">CSR_MTVAL</a></div><div class="ttdeci">#define CSR_MTVAL</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00179">Encoding.h:179</a></div></div>
<div class="ttc" id="aarm__acle_8h_html_af0f89e107c8af9af65a3b058fcafc81a"><div class="ttname"><a href="arm__acle_8h.html#af0f89e107c8af9af65a3b058fcafc81a">if</a></div><div class="ttdeci">if(__y==0) return __x</div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a></div><div class="ttdoc">holds etiss::instr::VariableInstructionSet instances for different modes.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00814">Instruction.h:814</a></div></div>
<div class="ttc" id="aclassetiss_1_1InterruptVector_html"><div class="ttname"><a href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a></div><div class="ttdoc">interface to set interrupt bits</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00069">InterruptVector.h:69</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1VariableInstructionSet_html_aa824c9248e403dab93d0e311dc0ee369"><div class="ttname"><a href="classetiss_1_1instr_1_1VariableInstructionSet.html#aa824c9248e403dab93d0e311dc0ee369">etiss::instr::VariableInstructionSet::length_updater_</a></div><div class="ttdeci">std::function&lt; void(VariableInstructionSet &amp;, InstructionContext &amp;, BitArray &amp;)&gt; length_updater_</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00750">Instruction.h:750</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_a312d759269176ae93ace44f2ed5863d2"><div class="ttname"><a href="RISCV_2Encoding_8h.html#a312d759269176ae93ace44f2ed5863d2">CAUSE_STORE_ACCESS</a></div><div class="ttdeci">#define CAUSE_STORE_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00189">Encoding.h:189</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_aa7febff9daeeeebe99516d348b095cf1"><div class="ttname"><a href="RISCV_2Encoding_8h.html#aa7febff9daeeeebe99516d348b095cf1">CAUSE_LOAD_ACCESS</a></div><div class="ttdeci">#define CAUSE_LOAD_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00187">Encoding.h:187</a></div></div>
<div class="ttc" id="aclassetiss_1_1Configuration_html_ad8c43846d16752474dfab08a50e135ad"><div class="ttname"><a href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad">etiss::Configuration::get</a></div><div class="ttdeci">T get(const std::string &amp;key, T default_, bool *default_used=0)</div><div class="ttdoc">template function to read the value of a configuration key.</div><div class="ttdef"><b>Definition:</b> <a href="Misc_8h_source.html#l00349">Misc.h:349</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_ad619f7f7ed553fda427776dedb729e80"><div class="ttname"><a href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">RV32IMACFDArch::handleException</a></div><div class="ttdeci">virtual etiss::int32 handleException(etiss::int32 code, ETISS_CPU *cpu)</div><div class="ttdoc">This function will be called automatically in order to handling architecure dependent exceptions such...</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00030">RV32IMACFDArchSpecificImp.cpp:30</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionCollection_html_a9540933b96f577488e0a15ce43ebc09e"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e">etiss::instr::InstructionCollection::addTo</a></div><div class="ttdeci">void addTo(ModedInstructionSet &amp;set, bool &amp;ok)</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l01226">Instruction.cpp:1226</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1instr_html"><div class="ttname"><a href="namespaceetiss_1_1instr.html">etiss::instr</a></div><div class="ttdef"><b>Definition:</b> <a href="ClassDefs_8h_source.html#l00061">ClassDefs.h:61</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArrayRange_html_ac4b0a05b20a0daa0a1f9152e9a20c71e"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArrayRange.html#ac4b0a05b20a0daa0a1f9152e9a20c71e">etiss::instr::BitArrayRange::read</a></div><div class="ttdeci">I read(const BitArray &amp;ba)</div><div class="ttdoc">reads bits from the range to the return value starting at the lsb.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8cpp_source.html#l00421">Instruction.cpp:421</a></div></div>
<div class="ttc" id="aRV32IMACFDArchSpecificImp_8h_html"><div class="ttname"><a href="RV32IMACFDArchSpecificImp_8h.html">RV32IMACFDArchSpecificImp.h</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_ae447b7b078204874a2606d32097e017a"><div class="ttname"><a href="RISCV_2Encoding_8h.html#ae447b7b078204874a2606d32097e017a">CSR_MIDELEG</a></div><div class="ttdeci">#define CSR_MIDELEG</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00172">Encoding.h:172</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a6d62e819784cdd2f52a97db19f9c4623"><div class="ttname"><a href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">RV32IMACFDArch::createInterruptVector</a></div><div class="ttdeci">virtual etiss::InterruptVector * createInterruptVector(ETISS_CPU *cpu)</div><div class="ttdoc">If interrupt handling is expected, vector table could be provided to support interrupt triggering.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00493">RV32IMACFDArchSpecificImp.cpp:493</a></div></div>
<div class="ttc" id="aRISCV_2Encoding_8h_html_afee966c8a48cb4075680eb0cc08ab32e"><div class="ttname"><a href="RISCV_2Encoding_8h.html#afee966c8a48cb4075680eb0cc08ab32e">PRV_M</a></div><div class="ttdeci">#define PRV_M</div><div class="ttdef"><b>Definition:</b> <a href="RISCV_2Encoding_8h_source.html#l00099">Encoding.h:99</a></div></div>
<div class="ttc" id="aclassetiss_1_1VirtualStruct_1_1Field_html"><div class="ttname"><a href="classetiss_1_1VirtualStruct_1_1Field.html">etiss::VirtualStruct::Field</a></div><div class="ttdoc">a Field instance represents e.g.</div><div class="ttdef"><b>Definition:</b> <a href="VirtualStruct_8h_source.html#l00148">VirtualStruct.h:148</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:08 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
