example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

out <= a & b;


================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
out <= and( a, b );



================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out


================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

output and_gate( 
    input a, 
    input b, 
    output out )
{
    out = a & b;
}

// A module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assing the OR of a and b to out

output or_gate( 
    input a, 
    input b, 
    output out )
{
    out = a | b;
}

// A module that implements an XOR gate

module xor_gate( 
    input a, 
    input b, 
    output out );

    // assing the XOR of a and b to out

output xor_gate( 
    input a, 
    input b, 
    output out )

================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always_comb
    begin
        if ( a ) out = b;
        else out = 1;
    end

================================================================
example-5: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
out <= and( a, b );

================================================================
example-6: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    out <= a & b;


================================================================
example-7: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // The module must return a value of type void (nothing)

module and_gate( 
    input a, 
    input b, 
    output out )
{
    out = a & b;
}


================================================================
example-8: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out. 
    assign 
        out = and( a, b ) 

================================================================
example-9: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    output[1] <= a & b;
    

================================================================
