
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084613                       # Number of seconds simulated
sim_ticks                                 84613154000                       # Number of ticks simulated
final_tick                               36707564889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41790                       # Simulator instruction rate (inst/s)
host_op_rate                                    63213                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35360218                       # Simulator tick rate (ticks/s)
host_mem_usage                                2378496                       # Number of bytes of host memory used
host_seconds                                  2392.89                       # Real time elapsed on the host
sim_insts                                   100000007                       # Number of instructions simulated
sim_ops                                     151260809                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        21696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        91136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               113024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        21696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1424                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1766                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       256414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      1077090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 1513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1335773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       256414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             257170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       256414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      1077090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                1513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1335773                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 84613145                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         14289238                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     14289238                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       607438                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13039944                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12755587                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      8244286                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128151917                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            14289238                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     12755587                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              29480801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5030704                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       42460041                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines           8134236                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        121882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     84607143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.289371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.424796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         57748189     68.25%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           202846      0.24%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           299035      0.35%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           352372      0.42%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           349310      0.41%     69.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           435042      0.51%     70.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1562596      1.85%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         10370909     12.26%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13286844     15.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     84607143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.168877                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.514563                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         25663748                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      27989485                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          13857188                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      12674705                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4422015                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      191363330                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        4422015                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         26930288                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           81334                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          25262294                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      27911210                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      187808648                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            13                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       27627071                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        135959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    232258232                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     421366222                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    229198671                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    192167551                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     186809721                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45448414                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          49353940                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     21840659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     12639262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        56384                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       672274                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          184233641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         155049437                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8921314                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     32971670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     67681631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     84607143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.832581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.543381                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6593993      7.79%      7.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       976863      1.15%      8.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     77036287     91.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     84607143                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       389618      0.25%      0.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     103663369     66.86%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     22155059     14.29%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     18339590     11.83%     93.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     10501801      6.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      155049437                       # Type of FU issued
system.switch_cpus.iq.rate                   1.832451                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    303014186                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    147747383                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    104942060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    100613143                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     69459195                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     49563216                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      104595339                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        50064480                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       202447                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4014234                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1278                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2256818                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4422015                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           15835                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles           287                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    184233641                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      21840659                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     12639262                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             12                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1278                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       517036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        91624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       608660                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     154546522                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      17893133                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       502913                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             28341408                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         11391079                       # Number of branches executed
system.switch_cpus.iew.exec_stores           10448275                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.826507                       # Inst execution rate
system.switch_cpus.iew.wb_sent              154524166                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             154505276                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         130432870                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         204290532                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.826020                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.638468                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     32972781                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       607438                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     80185128                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.886395                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.512524                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28813144     35.93%     35.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     27407606     34.18%     70.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3077546      3.84%     73.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2430293      3.03%     76.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      8709518     10.86%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       350165      0.44%     88.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       390217      0.49%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       576086      0.72%     89.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8430553     10.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     80185128                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      151260802                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               28208855                       # Number of memory references committed
system.switch_cpus.commit.loads              17826415                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           11313686                       # Number of branches committed
system.switch_cpus.commit.fp_insts           49136206                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         129915074                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       8430553                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            255988158                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           372889379                       # The number of ROB writes
system.switch_cpus.timesIdled                     189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    6002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151260802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.846131                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846131                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.181849                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.181849                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        220213640                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       152287079                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          73377081                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         38746593                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        51261214                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        557.494270                       # Cycle average of tags in use
system.l2.total_refs                               30                       # Total number of references to valid blocks.
system.l2.sampled_refs                            945                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.031746                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            79.919718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     324.718297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     149.856255                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.004573                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.017013                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data           29                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      29                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              394                       # number of Writeback hits
system.l2.Writeback_hits::total                   394                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data            41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       41                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data           41                       # number of overall hits
system.l2.overall_hits::total                      41                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          223                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   565                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1201                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1424                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1766                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          339                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1424                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                  1766                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     17727000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     11865500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        29592500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     62662000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62662000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     17727000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     74527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92254500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     17727000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     74527500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92254500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 594                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          394                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               394                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         1213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1213                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1807                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1807                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.884921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.951178                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.990107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990107                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.972014                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977310                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.972014                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977310                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52292.035398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53208.520179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52376.106195                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52174.854288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52174.854288                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52292.035398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52336.727528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52239.241223                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52292.035398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52336.727528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52239.241223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              562                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1201                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1763                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     13659000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      9189500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     22848500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     48245000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48245000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     13659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     57434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71093500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     13659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     57434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71093500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.884921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.946128                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.990107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990107                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.972014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.972014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975650                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40292.035398                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 41208.520179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40655.693950                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40170.691091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40170.691091                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40292.035398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40333.216292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40325.297788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40292.035398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40333.216292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40325.297788                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      2                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             2                       # number of float instructions
system.cpu.num_int_register_reads                  12                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 11                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   2                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                325.718249                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8133823                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    340                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               23923.008824                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   324.718249                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.634215                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.636168                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      8133816                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8133823                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      8133816                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8133823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      8133816                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::total         8133823                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           421                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            421                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total           421                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     22062000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22062000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     22062000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22062000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     22062000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22062000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      8134236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8134244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      8134236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8134244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      8134236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8134244                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.125000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.125000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52528.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52403.800475                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52528.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52403.800475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52528.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52403.800475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           81                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     18406000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18406000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     18406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     18406000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18406000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54294.985251                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54294.985251                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54294.985251                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54294.985251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54294.985251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54294.985251                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    443                       # number of replacements
system.cpu.dcache.tagsinuse                589.074284                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28070265                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1467                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               19134.468303                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           36700385434000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   587.074284                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       2.000000                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.573315                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.001953                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.575268                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     17689039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17689039                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     10381226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10381226                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     28070265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28070265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     28070265                       # number of overall hits
system.cpu.dcache.overall_hits::total        28070265                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data          732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           734                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         1213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1213                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         1945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         1945                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total          1947                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     33631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33631000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     68852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68852000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    102483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    102483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    102483000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    102483000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     17689771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17689773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10382439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10382439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     28072210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28072212                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     28072210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28072212                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 45943.989071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45818.801090                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56761.747733                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56761.747733                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52690.488432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52636.363636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52690.488432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52636.363636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          394                       # number of writebacks
system.cpu.dcache.writebacks::total               394                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          480                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          480                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data          480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data          480                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          480                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         1213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1213                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1465                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     12667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     65213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     77880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     77880000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77880000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50265.873016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50265.873016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 53761.747733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53761.747733                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 53160.409556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53160.409556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 53160.409556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53160.409556                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
