

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Wed Jul  9 03:20:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      170|  1.344 us|  1.360 us|  168|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                     |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filtez_fu_318    |filtez  |       13|       13|  0.104 us|  0.104 us|   13|   13|       no|
        |grp_filtep_fu_328    |filtep  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_quantl_fu_336    |quantl  |       62|       64|  0.496 us|  0.512 us|   62|   64|       no|
        |tmp_9_abs_r_fu_348   |abs_r   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_logscl_fu_353    |logscl  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_upzero_fu_361    |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_upzero_fu_370    |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_uppol2_fu_379    |uppol2  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_uppol2_fu_388    |uppol2  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |tmp_s_logsch_fu_397  |logsch  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_scalel_fu_403    |scalel  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_uppol1_fu_414    |uppol1  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_uppol1_fu_422    |uppol1  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        +---------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- encode_label0  |       20|       20|         2|          -|          -|    10|        no|
        |- encode_label1  |       44|       44|         2|          -|          -|    22|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     858|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    26|      417|    1878|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     649|    -|
|Register             |        -|     -|      867|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    26|     1284|    3385|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |tmp_9_abs_r_fu_348        |abs_r                 |        0|   0|    0|   71|    0|
    |grp_filtez_fu_318         |filtez                |        0|   2|   60|  216|    0|
    |mul_14s_15ns_29_1_1_U98   |mul_14s_15ns_29_1_1   |        0|   1|    0|    2|    0|
    |mul_15ns_11ns_25_1_1_U95  |mul_15ns_11ns_25_1_1  |        0|   1|    0|    2|    0|
    |mul_15s_32s_47_1_1_U92    |mul_15s_32s_47_1_1    |        0|   2|    0|   20|    0|
    |mul_15s_32s_47_1_1_U93    |mul_15s_32s_47_1_1    |        0|   2|    0|   20|    0|
    |mul_16s_15ns_31_1_1_U96   |mul_16s_15ns_31_1_1   |        0|   1|    0|    5|    0|
    |mul_32s_7s_39_1_1_U94     |mul_32s_7s_39_1_1     |        0|   2|    0|   20|    0|
    |mux_4_2_14_1_1_U97        |mux_4_2_14_1_1        |        0|   0|    0|   20|    0|
    |grp_quantl_fu_336         |quantl                |        0|   1|  106|  239|    0|
    |grp_uppol1_fu_422         |uppol1                |        0|   4|   36|  239|    0|
    |grp_uppol2_fu_388         |uppol2                |        0|   8|   19|  254|    0|
    |grp_upzero_fu_361         |upzero                |        0|   1|   98|  385|    0|
    |grp_upzero_fu_370         |upzero                |        0|   1|   98|  385|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|  26|  417| 1878|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln243_1_fu_664_p2             |         +|   0|  0|  12|           5|           5|
    |add_ln243_2_fu_799_p2             |         +|   0|  0|  12|           5|           5|
    |add_ln243_fu_540_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln257_fu_552_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln269_fu_675_p2               |         +|   0|  0|  13|           6|           2|
    |add_ln278_fu_741_p2               |         +|   0|  0|  54|          47|          47|
    |add_ln290_fu_1042_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln294_fu_972_p2               |         +|   0|  0|  38|          31|          31|
    |add_ln314_fu_939_p2               |         +|   0|  0|   9|           2|           2|
    |add_ln317_fu_1088_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln321_fu_1023_p2              |         +|   0|  0|  38|          31|          31|
    |grp_fu_453_p2                     |         +|   0|  0|  39|          32|          32|
    |i_11_fu_531_p2                    |         +|   0|  0|  12|           4|           1|
    |i_13_fu_651_p2                    |         +|   0|  0|  12|           5|           1|
    |xa_3_fu_598_p2                    |         +|   0|  0|  57|          50|          50|
    |xa_4_fu_731_p2                    |         +|   0|  0|  54|          47|          47|
    |xb_3_fu_618_p2                    |         +|   0|  0|  57|          50|          50|
    |xb_4_fu_736_p2                    |         +|   0|  0|  54|          47|          47|
    |sub_ln263_fu_721_p2               |         -|   0|  0|  44|          37|          37|
    |sub_ln279_fu_757_p2               |         -|   0|  0|  54|          47|          47|
    |sub_ln285_fu_813_p2               |         -|   0|  0|  39|          32|          32|
    |sub_ln304_fu_875_p2               |         -|   0|  0|  39|          32|          32|
    |xa_fu_493_p2                      |         -|   0|  0|  44|          37|          37|
    |icmp_ln255_fu_525_p2              |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln269_fu_645_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln311_fu_925_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln305_fu_889_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln311_fu_931_p3            |    select|   0|  0|   3|           1|           3|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 858|         667|         654|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ah1_o                             |   9|          2|   16|         32|
    |ah2_o                             |   9|          2|   15|         30|
    |al1_o                             |   9|          2|   16|         32|
    |al2_o                             |   9|          2|   15|         30|
    |ap_NS_fsm                         |  65|         15|    1|         15|
    |delay_bph_address0                |  14|          3|    3|          9|
    |delay_bph_ce0                     |  14|          3|    1|          3|
    |delay_bph_we0                     |   9|          2|    1|          2|
    |delay_bpl_address0                |  14|          3|    3|          9|
    |delay_bpl_ce0                     |  14|          3|    1|          3|
    |delay_bpl_we0                     |   9|          2|    1|          2|
    |delay_dhx_address0                |  14|          3|    3|          9|
    |delay_dhx_ce0                     |  14|          3|    1|          3|
    |delay_dhx_ce1                     |   9|          2|    1|          2|
    |delay_dhx_we0                     |   9|          2|    1|          2|
    |delay_dhx_we1                     |   9|          2|    1|          2|
    |delay_dltx_address0               |  14|          3|    3|          9|
    |delay_dltx_ce0                    |  14|          3|    1|          3|
    |delay_dltx_ce1                    |   9|          2|    1|          2|
    |delay_dltx_we0                    |   9|          2|    1|          2|
    |delay_dltx_we1                    |   9|          2|    1|          2|
    |deth_o                            |   9|          2|   15|         30|
    |detl_o                            |   9|          2|   15|         30|
    |grp_filtep_fu_328_al1             |  14|          3|   16|         48|
    |grp_filtep_fu_328_al2             |  14|          3|   15|         45|
    |grp_filtep_fu_328_rlt1            |  14|          3|   31|         93|
    |grp_filtep_fu_328_rlt2            |  14|          3|   31|         93|
    |grp_filtez_fu_318_bpl_q0          |  14|          3|   32|         96|
    |grp_filtez_fu_318_dlt_q0          |  14|          3|   16|         48|
    |grp_fu_438_p0                     |  14|          3|   32|         96|
    |grp_scalel_fu_403_nbl             |  14|          3|   15|         45|
    |grp_scalel_fu_403_shift_constant  |  14|          3|    4|         12|
    |i_6_fu_216                        |   9|          2|    5|         10|
    |i_fu_200                          |   9|          2|    4|          8|
    |idx17_fu_212                      |   9|          2|    6|         12|
    |idx_fu_196                        |   9|          2|    5|         10|
    |nbh_o                             |   9|          2|   15|         30|
    |nbl_o                             |   9|          2|   15|         30|
    |ph1_o                             |   9|          2|   32|         64|
    |ph2_o                             |   9|          2|   32|         64|
    |plt1_o                            |   9|          2|   32|         64|
    |plt2_o                            |   9|          2|   32|         64|
    |rh1_o                             |   9|          2|   31|         62|
    |rh2_o                             |   9|          2|   31|         62|
    |rlt1_o                            |   9|          2|   31|         62|
    |rlt2_o                            |   9|          2|   31|         62|
    |tqmf_address0                     |  31|          6|    5|         30|
    |tqmf_address1                     |  31|          6|    5|         30|
    |tqmf_d1                           |  14|          3|   32|         96|
    |xa_1_fu_204                       |   9|          2|   50|        100|
    |xb_1_fu_208                       |   9|          2|   50|        100|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 649|        141|  753|       1799|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln290_reg_1359              |  32|   0|   32|          0|
    |add_ln314_reg_1337              |   2|   0|    2|          0|
    |add_ln317_reg_1386              |  32|   0|   32|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |grp_filtez_fu_318_ap_start_reg  |   1|   0|    1|          0|
    |grp_logscl_fu_353_ap_start_reg  |   1|   0|    1|          0|
    |grp_quantl_fu_336_ap_start_reg  |   1|   0|    1|          0|
    |grp_scalel_fu_403_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol1_fu_414_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol1_fu_422_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol2_fu_379_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol2_fu_388_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_361_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_370_ap_start_reg  |   1|   0|    1|          0|
    |i_6_fu_216                      |   5|   0|    5|          0|
    |i_fu_200                        |   4|   0|    4|          0|
    |idx17_fu_212                    |   6|   0|    6|          0|
    |idx_fu_196                      |   5|   0|    5|          0|
    |ph1_load_reg_1392               |  32|   0|   32|          0|
    |ph2_load_reg_1398               |  32|   0|   32|          0|
    |plt1_load_reg_1365              |  32|   0|   32|          0|
    |plt2_load_reg_1371              |  32|   0|   32|          0|
    |reg_449                         |  32|   0|   32|          0|
    |sext_ln315_1_reg_1376           |  16|   0|   16|          0|
    |sub_ln285_reg_1299              |  32|   0|   32|          0|
    |tmp_11_reg_1413                 |  15|   0|   15|          0|
    |tmp_2_reg_1313                  |   6|   0|    6|          0|
    |tmp_3_reg_1403                  |  15|   0|   15|          0|
    |tmp_5_reg_1408                  |  15|   0|   15|          0|
    |tmp_7_reg_1324                  |  32|   0|   32|          0|
    |tmp_reg_1289                    |  32|   0|   32|          0|
    |tmp_s_reg_1381                  |  15|   0|   15|          0|
    |tqmf_load_2_reg_1249            |  32|   0|   32|          0|
    |tqmf_load_3_reg_1254            |  32|   0|   32|          0|
    |trunc_ln1_reg_1350              |  14|   0|   14|          0|
    |trunc_ln255_1_reg_1244          |  47|   0|   47|          0|
    |trunc_ln255_reg_1239            |  47|   0|   47|          0|
    |trunc_ln269_reg_1263            |   5|   0|    5|          0|
    |trunc_ln285_reg_1294            |  31|   0|   31|          0|
    |trunc_ln304_reg_1329            |  31|   0|   31|          0|
    |trunc_ln8_reg_1273              |  32|   0|   32|          0|
    |trunc_ln9_reg_1278              |  32|   0|   32|          0|
    |trunc_ln_reg_1344               |  16|   0|   16|          0|
    |xa_1_fu_204                     |  50|   0|   50|          0|
    |xb_1_fu_208                     |  50|   0|   50|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 867|   0|  867|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|           encode|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|           encode|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|           encode|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|           encode|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|           encode|  return value|
|ap_return                    |  out|    8|  ap_ctrl_hs|           encode|  return value|
|grp_filtep_fu_650_p_din1     |  out|   31|  ap_ctrl_hs|           encode|  return value|
|grp_filtep_fu_650_p_din2     |  out|   16|  ap_ctrl_hs|           encode|  return value|
|grp_filtep_fu_650_p_din3     |  out|   31|  ap_ctrl_hs|           encode|  return value|
|grp_filtep_fu_650_p_din4     |  out|   15|  ap_ctrl_hs|           encode|  return value|
|grp_filtep_fu_650_p_dout0    |   in|   32|  ap_ctrl_hs|           encode|  return value|
|grp_filtep_fu_650_p_ready    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_din1     |  out|    6|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_din2     |  out|   15|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_dout0    |   in|   15|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_start    |  out|    1|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_ready    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_done     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_logscl_fu_657_p_idle     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_din1     |  out|   15|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_din2     |  out|    4|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_dout0    |   in|   15|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_start    |  out|    1|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_ready    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_done     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_scalel_fu_663_p_idle     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_din1     |  out|   16|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_din2     |  out|   15|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_din3     |  out|   32|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_din4     |  out|   32|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_dout0    |   in|   16|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_start    |  out|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_ready    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_done     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol1_fu_669_p_idle     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_din1     |  out|   16|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_din2     |  out|   15|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_din3     |  out|   32|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_din4     |  out|   32|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_din5     |  out|   32|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_dout0    |   in|   15|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_start    |  out|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_ready    |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_done     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|grp_uppol2_fu_676_p_idle     |   in|    1|  ap_ctrl_hs|           encode|  return value|
|tmp_s_logsch_fu_684_p_din1   |  out|    2|  ap_ctrl_hs|           encode|  return value|
|tmp_s_logsch_fu_684_p_din2   |  out|   15|  ap_ctrl_hs|           encode|  return value|
|tmp_s_logsch_fu_684_p_dout0  |   in|   15|  ap_ctrl_hs|           encode|  return value|
|tmp_s_logsch_fu_684_p_ready  |   in|    1|  ap_ctrl_hs|           encode|  return value|
|xin1                         |   in|   32|     ap_none|             xin1|        scalar|
|xin2                         |   in|   32|     ap_none|             xin2|        scalar|
|tqmf_address0                |  out|    5|   ap_memory|             tqmf|         array|
|tqmf_ce0                     |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_we0                     |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_d0                      |  out|   32|   ap_memory|             tqmf|         array|
|tqmf_q0                      |   in|   32|   ap_memory|             tqmf|         array|
|tqmf_address1                |  out|    5|   ap_memory|             tqmf|         array|
|tqmf_ce1                     |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_we1                     |  out|    1|   ap_memory|             tqmf|         array|
|tqmf_d1                      |  out|   32|   ap_memory|             tqmf|         array|
|tqmf_q1                      |   in|   32|   ap_memory|             tqmf|         array|
|h_address0                   |  out|    5|   ap_memory|                h|         array|
|h_ce0                        |  out|    1|   ap_memory|                h|         array|
|h_q0                         |   in|   15|   ap_memory|                h|         array|
|h_address1                   |  out|    5|   ap_memory|                h|         array|
|h_ce1                        |  out|    1|   ap_memory|                h|         array|
|h_q1                         |   in|   15|   ap_memory|                h|         array|
|delay_bpl_address0           |  out|    3|   ap_memory|        delay_bpl|         array|
|delay_bpl_ce0                |  out|    1|   ap_memory|        delay_bpl|         array|
|delay_bpl_we0                |  out|    1|   ap_memory|        delay_bpl|         array|
|delay_bpl_d0                 |  out|   32|   ap_memory|        delay_bpl|         array|
|delay_bpl_q0                 |   in|   32|   ap_memory|        delay_bpl|         array|
|delay_dltx_address0          |  out|    3|   ap_memory|       delay_dltx|         array|
|delay_dltx_ce0               |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_we0               |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_d0                |  out|   16|   ap_memory|       delay_dltx|         array|
|delay_dltx_q0                |   in|   16|   ap_memory|       delay_dltx|         array|
|delay_dltx_address1          |  out|    3|   ap_memory|       delay_dltx|         array|
|delay_dltx_ce1               |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_we1               |  out|    1|   ap_memory|       delay_dltx|         array|
|delay_dltx_d1                |  out|   16|   ap_memory|       delay_dltx|         array|
|delay_dltx_q1                |   in|   16|   ap_memory|       delay_dltx|         array|
|rlt1_i                       |   in|   31|     ap_ovld|             rlt1|       pointer|
|rlt1_o                       |  out|   31|     ap_ovld|             rlt1|       pointer|
|rlt1_o_ap_vld                |  out|    1|     ap_ovld|             rlt1|       pointer|
|al1_i                        |   in|   16|     ap_ovld|              al1|       pointer|
|al1_o                        |  out|   16|     ap_ovld|              al1|       pointer|
|al1_o_ap_vld                 |  out|    1|     ap_ovld|              al1|       pointer|
|rlt2_i                       |   in|   31|     ap_ovld|             rlt2|       pointer|
|rlt2_o                       |  out|   31|     ap_ovld|             rlt2|       pointer|
|rlt2_o_ap_vld                |  out|    1|     ap_ovld|             rlt2|       pointer|
|al2_i                        |   in|   15|     ap_ovld|              al2|       pointer|
|al2_o                        |  out|   15|     ap_ovld|              al2|       pointer|
|al2_o_ap_vld                 |  out|    1|     ap_ovld|              al2|       pointer|
|detl_i                       |   in|   15|     ap_ovld|             detl|       pointer|
|detl_o                       |  out|   15|     ap_ovld|             detl|       pointer|
|detl_o_ap_vld                |  out|    1|     ap_ovld|             detl|       pointer|
|il                           |  out|    6|      ap_vld|               il|       pointer|
|il_ap_vld                    |  out|    1|      ap_vld|               il|       pointer|
|qq4_code4_table_address0     |  out|    4|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_ce0          |  out|    1|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_q0           |   in|   16|   ap_memory|  qq4_code4_table|         array|
|nbl_i                        |   in|   15|     ap_ovld|              nbl|       pointer|
|nbl_o                        |  out|   15|     ap_ovld|              nbl|       pointer|
|nbl_o_ap_vld                 |  out|    1|     ap_ovld|              nbl|       pointer|
|plt1_i                       |   in|   32|     ap_ovld|             plt1|       pointer|
|plt1_o                       |  out|   32|     ap_ovld|             plt1|       pointer|
|plt1_o_ap_vld                |  out|    1|     ap_ovld|             plt1|       pointer|
|plt2_i                       |   in|   32|     ap_ovld|             plt2|       pointer|
|plt2_o                       |  out|   32|     ap_ovld|             plt2|       pointer|
|plt2_o_ap_vld                |  out|    1|     ap_ovld|             plt2|       pointer|
|delay_bph_address0           |  out|    3|   ap_memory|        delay_bph|         array|
|delay_bph_ce0                |  out|    1|   ap_memory|        delay_bph|         array|
|delay_bph_we0                |  out|    1|   ap_memory|        delay_bph|         array|
|delay_bph_d0                 |  out|   32|   ap_memory|        delay_bph|         array|
|delay_bph_q0                 |   in|   32|   ap_memory|        delay_bph|         array|
|delay_dhx_address0           |  out|    3|   ap_memory|        delay_dhx|         array|
|delay_dhx_ce0                |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_we0                |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_d0                 |  out|   16|   ap_memory|        delay_dhx|         array|
|delay_dhx_q0                 |   in|   16|   ap_memory|        delay_dhx|         array|
|delay_dhx_address1           |  out|    3|   ap_memory|        delay_dhx|         array|
|delay_dhx_ce1                |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_we1                |  out|    1|   ap_memory|        delay_dhx|         array|
|delay_dhx_d1                 |  out|   16|   ap_memory|        delay_dhx|         array|
|delay_dhx_q1                 |   in|   16|   ap_memory|        delay_dhx|         array|
|rh1_i                        |   in|   31|     ap_ovld|              rh1|       pointer|
|rh1_o                        |  out|   31|     ap_ovld|              rh1|       pointer|
|rh1_o_ap_vld                 |  out|    1|     ap_ovld|              rh1|       pointer|
|ah1_i                        |   in|   16|     ap_ovld|              ah1|       pointer|
|ah1_o                        |  out|   16|     ap_ovld|              ah1|       pointer|
|ah1_o_ap_vld                 |  out|    1|     ap_ovld|              ah1|       pointer|
|rh2_i                        |   in|   31|     ap_ovld|              rh2|       pointer|
|rh2_o                        |  out|   31|     ap_ovld|              rh2|       pointer|
|rh2_o_ap_vld                 |  out|    1|     ap_ovld|              rh2|       pointer|
|ah2_i                        |   in|   15|     ap_ovld|              ah2|       pointer|
|ah2_o                        |  out|   15|     ap_ovld|              ah2|       pointer|
|ah2_o_ap_vld                 |  out|    1|     ap_ovld|              ah2|       pointer|
|deth_i                       |   in|   15|     ap_ovld|             deth|       pointer|
|deth_o                       |  out|   15|     ap_ovld|             deth|       pointer|
|deth_o_ap_vld                |  out|    1|     ap_ovld|             deth|       pointer|
|nbh_i                        |   in|   15|     ap_ovld|              nbh|       pointer|
|nbh_o                        |  out|   15|     ap_ovld|              nbh|       pointer|
|nbh_o_ap_vld                 |  out|    1|     ap_ovld|              nbh|       pointer|
|ph1_i                        |   in|   32|     ap_ovld|              ph1|       pointer|
|ph1_o                        |  out|   32|     ap_ovld|              ph1|       pointer|
|ph1_o_ap_vld                 |  out|    1|     ap_ovld|              ph1|       pointer|
|ph2_i                        |   in|   32|     ap_ovld|              ph2|       pointer|
|ph2_o                        |  out|   32|     ap_ovld|              ph2|       pointer|
|ph2_o_ap_vld                 |  out|    1|     ap_ovld|              ph2|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 15 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xa_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 17 'alloca' 'xa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xb_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 18 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 19 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 20 [2/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 20 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 21 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:22]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 24 'read' 'xin2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 25 'read' 'xin1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 26 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i36 %shl_ln" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 28 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln250_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 29 'bitconcatenate' 'shl_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln250_1 = sext i34 %shl_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 30 'sext' 'sext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.92ns)   --->   "%xa = sub i37 %sext_ln250, i37 %sext_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 31 'sub' 'xa' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i37 %xa" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 32 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 33 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i32 %tqmf_load_1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 34 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.17ns)   --->   "%xb = mul i39 %sext_ln251, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 35 'mul' 'xb' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln244_1 = sext i39 %xb" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 36 'sext' 'sext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244_1, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 37 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 38 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 39 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 40 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln255 = icmp_eq  i4 %i_10, i4 10" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 41 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%i_11 = add i4 %i_10, i4 1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 42 'add' 'i_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 43 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 44 'load' 'idx_load' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln243 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 45 'add' 'add_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i5 %add_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 46 'zext' 'zext_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tqmf_ptr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 47 'getelementptr' 'tqmf_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 48 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln257 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 49 'add' 'add_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 50 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tqmf_ptr_1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 51 'getelementptr' 'tqmf_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 52 'load' 'tqmf_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%h_ptr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 53 'getelementptr' 'h_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 54 'load' 'h_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 55 [2/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 55 'load' 'tqmf_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 56 [2/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 56 'load' 'h_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 %i_11, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 57 'store' 'store_ln241' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln243 = store i5 %add_ln243, i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 58 'store' 'store_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%idx17 = alloca i32 1"   --->   Operation 59 'alloca' 'idx17' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 60 'alloca' 'i_6' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 61 'load' 'tqmf_load_2' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 62 [2/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 62 'load' 'tqmf_load_3' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 0, i5 %i_6" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 63 'store' 'store_ln241' <Predicate = (icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %idx17"   --->   Operation 64 'store' 'store_ln0' <Predicate = (icmp_ln255)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%xa_1_load_1 = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 65 'load' 'xa_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%xb_1_load_1 = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 66 'load' 'xb_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln256 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:256]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/adpcm/adpcm.c:259]   --->   Operation 68 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 69 'load' 'tqmf_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i32 %tqmf_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 70 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 71 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln257_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 72 'sext' 'sext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.17ns)   --->   "%mul_ln257 = mul i47 %sext_ln257_1, i47 %sext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 73 'mul' 'mul_ln257' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln257_2 = sext i47 %mul_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 74 'sext' 'sext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.95ns)   --->   "%xa_3 = add i50 %sext_ln257_2, i50 %xa_1_load_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 75 'add' 'xa_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 76 'load' 'tqmf_ptr_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i32 %tqmf_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 77 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 78 'load' 'h_ptr_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i15 %h_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 79 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (3.17ns)   --->   "%mul_ln258 = mul i47 %sext_ln258_1, i47 %sext_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 80 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln258_2 = sext i47 %mul_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 81 'sext' 'sext_ln258_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.95ns)   --->   "%xb_3 = add i50 %sext_ln258_2, i50 %xb_1_load_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 82 'add' 'xb_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xb_3, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 83 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xa_3, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 84 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 85 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.69>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%xa_1_load = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 86 'load' 'xa_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%xb_1_load = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 87 'load' 'xb_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i50 %xb_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 88 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln255_1 = trunc i50 %xa_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 89 'trunc' 'trunc_ln255_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 90 'load' 'tqmf_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 91 [1/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 91 'load' 'tqmf_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 92 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.08>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%i_12 = load i5 %i_6" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 93 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln269 = icmp_eq  i5 %i_12, i5 22" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 94 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.70ns)   --->   "%i_13 = add i5 %i_12, i5 1" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 95 'add' 'i_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %for.inc35.split, void %for.end37" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 96 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%idx17_load = load i6 %idx17" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 97 'load' 'idx17_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i6 %idx17_load" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 98 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln243_1 = add i5 %trunc_ln269, i5 21" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 99 'add' 'add_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i5 %add_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 100 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tqmf_ptr1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 101 'getelementptr' 'tqmf_ptr1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 102 'load' 'tqmf_ptr1_load' <Predicate = (!icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln269 = add i6 %idx17_load, i6 63" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 103 'add' 'add_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 %i_13, i5 %i_6" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 104 'store' 'store_ln241' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln269 = store i6 %add_ln269, i6 %idx17" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 105 'store' 'store_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i32 %tqmf_load_2" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 106 'sext' 'sext_ln263' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.17ns)   --->   "%mul_ln262 = mul i39 %sext_ln263, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 107 'mul' 'mul_ln262' <Predicate = (icmp_ln269)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln263_1 = sext i39 %mul_ln262" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 108 'sext' 'sext_ln263_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_3, i4 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 109 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln263_2 = sext i36 %shl_ln2" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 110 'sext' 'sext_ln263_2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln263_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_3, i2 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 111 'bitconcatenate' 'shl_ln263_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln263_3 = sext i34 %shl_ln263_1" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 112 'sext' 'sext_ln263_3' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.92ns)   --->   "%sub_ln263 = sub i37 %sext_ln263_2, i37 %sext_ln263_3" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 113 'sub' 'sub_ln263' <Predicate = (icmp_ln269)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i37 %sub_ln263" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 114 'sext' 'sext_ln262' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.95ns)   --->   "%xa_4 = add i47 %sext_ln263_1, i47 %trunc_ln255_1" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 115 'add' 'xa_4' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.95ns)   --->   "%xb_4 = add i47 %sext_ln262, i47 %trunc_ln255" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 116 'add' 'xb_4' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln274 = store i32 %xin1_read, i32 1" [data/benchmarks/adpcm/adpcm.c:274]   --->   Operation 117 'store' 'store_ln274' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 118 [1/1] (0.69ns)   --->   "%store_ln275 = store i32 %xin2_read, i32 0" [data/benchmarks/adpcm/adpcm.c:275]   --->   Operation 118 'store' 'store_ln275' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 119 [1/1] (0.95ns)   --->   "%add_ln278 = add i47 %xb_4, i47 %xa_4" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 119 'add' 'add_ln278' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln278, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 120 'partselect' 'trunc_ln8' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.95ns)   --->   "%sub_ln279 = sub i47 %xa_4, i47 %xb_4" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 121 'sub' 'sub_ln279' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln279, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 122 'partselect' 'trunc_ln9' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 123 [2/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx" [data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 123 'call' 'tmp' <Predicate = (icmp_ln269)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%rlt1_load = load i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 124 'load' 'rlt1_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%al1_load = load i16 %al1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 125 'load' 'al1_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%rlt2_load = load i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 126 'load' 'rlt2_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%al2_load = load i15 %al2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 127 'load' 'al2_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (4.12ns)   --->   "%tmp_1 = call i32 @filtep, i31 %rlt1_load, i16 %al1_load, i31 %rlt2_load, i15 %al2_load" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 128 'call' 'tmp_1' <Predicate = (icmp_ln269)> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln295 = store i31 %rlt1_load, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:295]   --->   Operation 129 'store' 'store_ln295' <Predicate = (icmp_ln269)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.40>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln270 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22" [data/benchmarks/adpcm/adpcm.c:270]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/adpcm/adpcm.c:272]   --->   Operation 131 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln243_2 = add i5 %trunc_ln269, i5 23" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 132 'add' 'add_ln243_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i5 %add_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 133 'zext' 'zext_ln243_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tqmf_ptr_2 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 134 'getelementptr' 'tqmf_ptr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 135 'load' 'tqmf_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 136 [1/1] (0.69ns)   --->   "%store_ln271 = store i32 %tqmf_ptr1_load, i5 %tqmf_ptr_2" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 136 'store' 'store_ln271' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 137 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.12>
ST_8 : Operation 138 [1/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx" [data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 138 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 139 [1/1] (0.88ns)   --->   "%add_ln284 = add i32 %tmp_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:284]   --->   Operation 139 'add' 'add_ln284' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 140 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.88ns)   --->   "%sub_ln285 = sub i32 %trunc_ln8, i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 141 'sub' 'sub_ln285' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%detl_load = load i15 %detl" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 142 'load' 'detl_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.10ns)   --->   "%tmp_2 = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 143 'call' 'tmp_2' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 144 [2/2] (0.00ns)   --->   "%tmp_7 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx" [data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 144 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%rh1_load = load i31 %rh1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 145 'load' 'rh1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%ah1_load = load i16 %ah1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 146 'load' 'ah1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%rh2_load = load i31 %rh2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 147 'load' 'rh2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%ah2_load = load i15 %ah2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 148 'load' 'ah2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (4.12ns)   --->   "%tmp_8 = call i32 @filtep, i31 %rh1_load, i16 %ah1_load, i31 %rh2_load, i15 %ah2_load" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 149 'call' 'tmp_8' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln322 = store i31 %rh1_load, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:322]   --->   Operation 150 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.18>
ST_9 : Operation 151 [1/2] (0.96ns)   --->   "%tmp_2 = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 151 'call' 'tmp_2' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln286 = store i6 %tmp_2, i6 %il" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 152 'store' 'store_ln286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %tmp_2, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 153 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 154 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln287_1" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 155 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 156 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_9 : Operation 157 [1/2] (0.00ns)   --->   "%tmp_7 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx" [data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 157 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 158 [1/1] (0.88ns)   --->   "%add_ln303 = add i32 %tmp_8, i32 %tmp_7" [data/benchmarks/adpcm/adpcm.c:303]   --->   Operation 158 'add' 'add_ln303' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 159 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.88ns)   --->   "%sub_ln304 = sub i32 %trunc_ln9, i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 160 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln304, i32 31" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 161 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln305 = select i1 %tmp_14, i2 2, i2 0" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 162 'select' 'select_ln305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%deth_load = load i15 %deth" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 163 'load' 'deth_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln310_1 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 164 'zext' 'zext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (1.92ns)   --->   "%mul_ln310 = mul i25 %zext_ln310_1, i25 564" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 165 'mul' 'mul_ln310' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%decis = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln310, i32 12, i32 24" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 166 'partselect' 'decis' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln310_2 = zext i13 %decis" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 167 'zext' 'zext_ln310_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (1.10ns)   --->   "%tmp_9 = call i32 @abs, i32 %sub_ln304" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 168 'call' 'tmp_9' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 169 [1/1] (0.88ns)   --->   "%icmp_ln311 = icmp_sgt  i32 %tmp_9, i32 %zext_ln310_2" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 169 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln311 = select i1 %icmp_ln311, i2 2, i2 3" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 170 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln314 = add i2 %select_ln311, i2 %select_ln305" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 171 'add' 'add_ln314' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 3.49>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i15 %detl_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 172 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 173 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 174 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.94ns)   --->   "%mul_ln287 = mul i31 %sext_ln287, i31 %zext_ln287" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 175 'mul' 'mul_ln287' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln287, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 176 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 177 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.87ns)   --->   "%add_ln294 = add i31 %sext_ln288, i31 %trunc_ln285" [data/benchmarks/adpcm/adpcm.c:294]   --->   Operation 178 'add' 'add_ln294' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln296 = store i31 %add_ln294, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:296]   --->   Operation 179 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 180 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.45ns)   --->   "%tmp_13 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln314" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 181 'mux' 'tmp_13' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i14 %tmp_13" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 182 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (1.92ns)   --->   "%mul_ln314 = mul i29 %sext_ln314, i29 %zext_ln310" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 183 'mul' 'mul_ln314' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln314, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 184 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln315 = sext i14 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 185 'sext' 'sext_ln315' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.87ns)   --->   "%add_ln321 = add i31 %sext_ln315, i31 %trunc_ln304" [data/benchmarks/adpcm/adpcm.c:321]   --->   Operation 186 'add' 'add_ln321' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln323 = store i31 %add_ln321, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:323]   --->   Operation 187 'store' 'store_ln323' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 5.14>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln287_1 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 188 'sext' 'sext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%nbl_load = load i15 %nbl" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 189 'load' 'nbl_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (2.95ns)   --->   "%tmp_3 = call i15 @logscl, i6 %tmp_2, i15 %nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 190 'call' 'tmp_3' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 191 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %sext_ln287_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:290]   --->   Operation 191 'add' 'add_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [2/2] (1.20ns)   --->   "%call_ln291 = call void @upzero, i16 %trunc_ln, i16 %delay_dltx, i32 %delay_bpl" [data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 192 'call' 'call_ln291' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%plt1_load = load i32 %plt1" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 193 'load' 'plt1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%plt2_load = load i32 %plt2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 194 'load' 'plt2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [2/2] (3.91ns)   --->   "%tmp_5 = call i15 @uppol2, i16 %al1_load, i15 %al2_load, i32 %add_ln290, i32 %plt1_load, i32 %plt2_load" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 195 'call' 'tmp_5' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln297 = store i32 %plt1_load, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:297]   --->   Operation 196 'store' 'store_ln297' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 %add_ln290, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:298]   --->   Operation 197 'store' 'store_ln298' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i14 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 198 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln315_1 = sext i14 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 199 'sext' 'sext_ln315_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%nbh_load = load i15 %nbh" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 200 'load' 'nbh_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (2.95ns)   --->   "%tmp_s = call i15 @logsch, i2 %add_ln314, i15 %nbh_load" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 201 'call' 'tmp_s' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln315 = store i15 %tmp_s, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 202 'store' 'store_ln315' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (2.19ns)   --->   "%tmp_10 = call i15 @scalel, i15 %tmp_s, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 203 'call' 'tmp_10' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 204 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %sext_ln314_1, i32 %tmp_7" [data/benchmarks/adpcm/adpcm.c:317]   --->   Operation 204 'add' 'add_ln317' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [2/2] (1.20ns)   --->   "%call_ln318 = call void @upzero, i16 %sext_ln315_1, i16 %delay_dhx, i32 %delay_bph" [data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 205 'call' 'call_ln318' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%ph1_load = load i32 %ph1" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 206 'load' 'ph1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%ph2_load = load i32 %ph2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 207 'load' 'ph2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [2/2] (3.91ns)   --->   "%tmp_11 = call i15 @uppol2, i16 %ah1_load, i15 %ah2_load, i32 %add_ln317, i32 %ph1_load, i32 %ph2_load" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 208 'call' 'tmp_11' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %ph1_load, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:324]   --->   Operation 209 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %add_ln317, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:325]   --->   Operation 210 'store' 'store_ln325' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.91>
ST_12 : Operation 211 [1/2] (2.95ns)   --->   "%tmp_3 = call i15 @logscl, i6 %tmp_2, i15 %nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 211 'call' 'tmp_3' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln288 = store i15 %tmp_3, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 212 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln291 = call void @upzero, i16 %trunc_ln, i16 %delay_dltx, i32 %delay_bpl" [data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 213 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 214 [1/2] (3.91ns)   --->   "%tmp_5 = call i15 @uppol2, i16 %al1_load, i15 %al2_load, i32 %add_ln290, i32 %plt1_load, i32 %plt2_load" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 214 'call' 'tmp_5' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln292 = store i15 %tmp_5, i15 %al2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 215 'store' 'store_ln292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/2] (2.19ns)   --->   "%tmp_10 = call i15 @scalel, i15 %tmp_s, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 216 'call' 'tmp_10' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln316 = store i15 %tmp_10, i15 %deth" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 217 'store' 'store_ln316' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln318 = call void @upzero, i16 %sext_ln315_1, i16 %delay_dhx, i32 %delay_bph" [data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 218 'call' 'call_ln318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 219 [1/2] (3.91ns)   --->   "%tmp_11 = call i15 @uppol2, i16 %ah1_load, i15 %ah2_load, i32 %add_ln317, i32 %ph1_load, i32 %ph2_load" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 219 'call' 'tmp_11' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln319 = store i15 %tmp_11, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 220 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 3.96>
ST_13 : Operation 221 [2/2] (2.19ns)   --->   "%tmp_4 = call i15 @scalel, i15 %tmp_3, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 221 'call' 'tmp_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 222 [2/2] (3.96ns)   --->   "%tmp_6 = call i16 @uppol1, i16 %al1_load, i15 %tmp_5, i32 %add_ln290, i32 %plt1_load" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 222 'call' 'tmp_6' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 223 [2/2] (3.96ns)   --->   "%tmp_12 = call i16 @uppol1, i16 %ah1_load, i15 %tmp_11, i32 %add_ln317, i32 %ph1_load" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 223 'call' 'tmp_12' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 2.90>
ST_14 : Operation 224 [1/2] (2.19ns)   --->   "%tmp_4 = call i15 @scalel, i15 %tmp_3, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 224 'call' 'tmp_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln289 = store i15 %tmp_4, i15 %detl" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 225 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/2] (2.90ns)   --->   "%tmp_6 = call i16 @uppol1, i16 %al1_load, i15 %tmp_5, i32 %add_ln290, i32 %plt1_load" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 226 'call' 'tmp_6' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln293 = store i16 %tmp_6, i16 %al1" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 227 'store' 'store_ln293' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/2] (2.90ns)   --->   "%tmp_12 = call i16 @uppol1, i16 %ah1_load, i15 %tmp_11, i32 %add_ln317, i32 %ph1_load" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 228 'call' 'tmp_12' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln320 = store i16 %tmp_12, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 229 'store' 'store_ln320' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln314, i6 %tmp_2" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 230 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln328 = ret i8 %or_ln" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 231 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xin1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xin2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tqmf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ delay_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ delay_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ decis_levl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qq4_code4_table]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ delay_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca           ) [ 011110000000000]
i                       (alloca           ) [ 011110000000000]
xa_1                    (alloca           ) [ 001111000000000]
xb_1                    (alloca           ) [ 001111000000000]
store_ln241             (store            ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
specpipeline_ln22       (specpipeline     ) [ 000000000000000]
xin2_read               (read             ) [ 000111110000000]
xin1_read               (read             ) [ 000111110000000]
tqmf_load               (load             ) [ 000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000]
sext_ln250              (sext             ) [ 000000000000000]
shl_ln250_1             (bitconcatenate   ) [ 000000000000000]
sext_ln250_1            (sext             ) [ 000000000000000]
xa                      (sub              ) [ 000000000000000]
sext_ln244              (sext             ) [ 000000000000000]
tqmf_load_1             (load             ) [ 000000000000000]
sext_ln251              (sext             ) [ 000000000000000]
xb                      (mul              ) [ 000000000000000]
sext_ln244_1            (sext             ) [ 000000000000000]
store_ln244             (store            ) [ 000000000000000]
store_ln244             (store            ) [ 000000000000000]
br_ln255                (br               ) [ 000000000000000]
i_10                    (load             ) [ 000000000000000]
icmp_ln255              (icmp             ) [ 000110000000000]
i_11                    (add              ) [ 000000000000000]
br_ln255                (br               ) [ 000000000000000]
idx_load                (load             ) [ 000000000000000]
add_ln243               (add              ) [ 000000000000000]
zext_ln243              (zext             ) [ 000000000000000]
tqmf_ptr                (getelementptr    ) [ 000010000000000]
h_ptr                   (getelementptr    ) [ 000010000000000]
add_ln257               (add              ) [ 000000000000000]
zext_ln257              (zext             ) [ 000000000000000]
tqmf_ptr_1              (getelementptr    ) [ 000010000000000]
h_ptr_1                 (getelementptr    ) [ 000010000000000]
store_ln241             (store            ) [ 000000000000000]
store_ln243             (store            ) [ 000000000000000]
idx17                   (alloca           ) [ 000111110000000]
i_6                     (alloca           ) [ 000111110000000]
store_ln241             (store            ) [ 000000000000000]
store_ln0               (store            ) [ 000000000000000]
xa_1_load_1             (load             ) [ 000000000000000]
xb_1_load_1             (load             ) [ 000000000000000]
speclooptripcount_ln256 (speclooptripcount) [ 000000000000000]
specloopname_ln259      (specloopname     ) [ 000000000000000]
tqmf_ptr_load           (load             ) [ 000000000000000]
sext_ln257              (sext             ) [ 000000000000000]
h_ptr_load              (load             ) [ 000000000000000]
sext_ln257_1            (sext             ) [ 000000000000000]
mul_ln257               (mul              ) [ 000000000000000]
sext_ln257_2            (sext             ) [ 000000000000000]
xa_3                    (add              ) [ 000000000000000]
tqmf_ptr_1_load         (load             ) [ 000000000000000]
sext_ln258              (sext             ) [ 000000000000000]
h_ptr_1_load            (load             ) [ 000000000000000]
sext_ln258_1            (sext             ) [ 000000000000000]
mul_ln258               (mul              ) [ 000000000000000]
sext_ln258_2            (sext             ) [ 000000000000000]
xb_3                    (add              ) [ 000000000000000]
store_ln244             (store            ) [ 000000000000000]
store_ln244             (store            ) [ 000000000000000]
br_ln255                (br               ) [ 000000000000000]
xa_1_load               (load             ) [ 000000000000000]
xb_1_load               (load             ) [ 000000000000000]
trunc_ln255             (trunc            ) [ 000000110000000]
trunc_ln255_1           (trunc            ) [ 000000110000000]
tqmf_load_2             (load             ) [ 000000110000000]
tqmf_load_3             (load             ) [ 000000110000000]
br_ln269                (br               ) [ 000000000000000]
i_12                    (load             ) [ 000000000000000]
icmp_ln269              (icmp             ) [ 000000110000000]
i_13                    (add              ) [ 000000000000000]
br_ln269                (br               ) [ 000000000000000]
idx17_load              (load             ) [ 000000000000000]
trunc_ln269             (trunc            ) [ 000000010000000]
add_ln243_1             (add              ) [ 000000000000000]
zext_ln243_1            (zext             ) [ 000000000000000]
tqmf_ptr1               (getelementptr    ) [ 000000010000000]
add_ln269               (add              ) [ 000000000000000]
store_ln241             (store            ) [ 000000000000000]
store_ln269             (store            ) [ 000000000000000]
sext_ln263              (sext             ) [ 000000000000000]
mul_ln262               (mul              ) [ 000000000000000]
sext_ln263_1            (sext             ) [ 000000000000000]
shl_ln2                 (bitconcatenate   ) [ 000000000000000]
sext_ln263_2            (sext             ) [ 000000000000000]
shl_ln263_1             (bitconcatenate   ) [ 000000000000000]
sext_ln263_3            (sext             ) [ 000000000000000]
sub_ln263               (sub              ) [ 000000000000000]
sext_ln262              (sext             ) [ 000000000000000]
xa_4                    (add              ) [ 000000000000000]
xb_4                    (add              ) [ 000000000000000]
store_ln274             (store            ) [ 000000000000000]
store_ln275             (store            ) [ 000000000000000]
add_ln278               (add              ) [ 000000000000000]
trunc_ln8               (partselect       ) [ 000000001000000]
sub_ln279               (sub              ) [ 000000000000000]
trunc_ln9               (partselect       ) [ 000000001100000]
rlt1_load               (load             ) [ 000000000000000]
al1_load                (load             ) [ 000000001111111]
rlt2_load               (load             ) [ 000000000000000]
al2_load                (load             ) [ 000000001111100]
tmp_1                   (call             ) [ 000000001000000]
store_ln295             (store            ) [ 000000000000000]
speclooptripcount_ln270 (speclooptripcount) [ 000000000000000]
specloopname_ln272      (specloopname     ) [ 000000000000000]
add_ln243_2             (add              ) [ 000000000000000]
zext_ln243_2            (zext             ) [ 000000000000000]
tqmf_ptr_2              (getelementptr    ) [ 000000000000000]
tqmf_ptr1_load          (load             ) [ 000000000000000]
store_ln271             (store            ) [ 000000000000000]
br_ln269                (br               ) [ 000000000000000]
tmp                     (call             ) [ 000000000111000]
add_ln284               (add              ) [ 000000000000000]
trunc_ln285             (trunc            ) [ 000000000110000]
sub_ln285               (sub              ) [ 000000000100000]
detl_load               (load             ) [ 000000000110000]
rh1_load                (load             ) [ 000000000000000]
ah1_load                (load             ) [ 000000000111111]
rh2_load                (load             ) [ 000000000000000]
ah2_load                (load             ) [ 000000000111100]
tmp_8                   (call             ) [ 000000000100000]
store_ln322             (store            ) [ 000000000000000]
tmp_2                   (call             ) [ 000000000011111]
store_ln286             (store            ) [ 000000000000000]
lshr_ln                 (partselect       ) [ 000000000000000]
zext_ln287_1            (zext             ) [ 000000000000000]
qq4_code4_table_addr    (getelementptr    ) [ 000000000010000]
tmp_7                   (call             ) [ 000000000011000]
add_ln303               (add              ) [ 000000000000000]
trunc_ln304             (trunc            ) [ 000000000010000]
sub_ln304               (sub              ) [ 000000000000000]
tmp_14                  (bitselect        ) [ 000000000000000]
select_ln305            (select           ) [ 000000000000000]
deth_load               (load             ) [ 000000000010000]
zext_ln310_1            (zext             ) [ 000000000000000]
mul_ln310               (mul              ) [ 000000000000000]
decis                   (partselect       ) [ 000000000000000]
zext_ln310_2            (zext             ) [ 000000000000000]
tmp_9                   (call             ) [ 000000000000000]
icmp_ln311              (icmp             ) [ 000000000000000]
select_ln311            (select           ) [ 000000000000000]
add_ln314               (add              ) [ 000000000011111]
zext_ln287              (zext             ) [ 000000000000000]
qq4_code4_table_load    (load             ) [ 000000000000000]
sext_ln287              (sext             ) [ 000000000000000]
mul_ln287               (mul              ) [ 000000000000000]
trunc_ln                (partselect       ) [ 000000000001100]
sext_ln288              (sext             ) [ 000000000000000]
add_ln294               (add              ) [ 000000000000000]
store_ln296             (store            ) [ 000000000000000]
zext_ln310              (zext             ) [ 000000000000000]
tmp_13                  (mux              ) [ 000000000000000]
sext_ln314              (sext             ) [ 000000000000000]
mul_ln314               (mul              ) [ 000000000000000]
trunc_ln1               (partselect       ) [ 000000000001000]
sext_ln315              (sext             ) [ 000000000000000]
add_ln321               (add              ) [ 000000000000000]
store_ln323             (store            ) [ 000000000000000]
sext_ln287_1            (sext             ) [ 000000000000000]
nbl_load                (load             ) [ 000000000000100]
add_ln290               (add              ) [ 000000000000111]
plt1_load               (load             ) [ 000000000000111]
plt2_load               (load             ) [ 000000000000100]
store_ln297             (store            ) [ 000000000000000]
store_ln298             (store            ) [ 000000000000000]
sext_ln314_1            (sext             ) [ 000000000000000]
sext_ln315_1            (sext             ) [ 000000000000100]
nbh_load                (load             ) [ 000000000000000]
tmp_s                   (call             ) [ 000000000000100]
store_ln315             (store            ) [ 000000000000000]
add_ln317               (add              ) [ 000000000000111]
ph1_load                (load             ) [ 000000000000111]
ph2_load                (load             ) [ 000000000000100]
store_ln324             (store            ) [ 000000000000000]
store_ln325             (store            ) [ 000000000000000]
tmp_3                   (call             ) [ 000000000000011]
store_ln288             (store            ) [ 000000000000000]
call_ln291              (call             ) [ 000000000000000]
tmp_5                   (call             ) [ 000000000000011]
store_ln292             (store            ) [ 000000000000000]
tmp_10                  (call             ) [ 000000000000000]
store_ln316             (store            ) [ 000000000000000]
call_ln318              (call             ) [ 000000000000000]
tmp_11                  (call             ) [ 000000000000011]
store_ln319             (store            ) [ 000000000000000]
tmp_4                   (call             ) [ 000000000000000]
store_ln289             (store            ) [ 000000000000000]
tmp_6                   (call             ) [ 000000000000000]
store_ln293             (store            ) [ 000000000000000]
tmp_12                  (call             ) [ 000000000000000]
store_ln320             (store            ) [ 000000000000000]
or_ln                   (bitconcatenate   ) [ 000000000000000]
ret_ln328               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xin1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xin2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tqmf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tqmf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="delay_bpl">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bpl"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_dltx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rlt1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="al1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rlt2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="al2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="detl">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="decis_levl">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decis_levl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="il">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="nbl">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="wl_code_table">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ilb_table">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="plt1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="plt2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delay_bph">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bph"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_dhx">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rh1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ah1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rh2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ah2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="deth">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deth"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="nbh">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbh"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ph1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ph2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtez"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtep"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantl"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="abs"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i14.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logscl"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upzero"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uppol2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logsch"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalel"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uppol1"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="idx_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xa_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xa_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xb_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="idx17_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx17/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xin2_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xin2_read/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xin1_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xin1_read/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="3"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="32" slack="0"/>
<pin id="238" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
<pin id="240" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tqmf_load/1 tqmf_load_1/1 tqmf_ptr_load/3 tqmf_ptr_1_load/3 tqmf_load_2/3 tqmf_load_3/3 tqmf_ptr1_load/6 store_ln274/6 store_ln275/6 store_ln271/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tqmf_ptr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tqmf_ptr/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="h_ptr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_ptr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tqmf_ptr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tqmf_ptr_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="h_ptr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="15" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_ptr_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="15" slack="0"/>
<pin id="280" dir="1" index="7" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_ptr_load/3 h_ptr_1_load/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tqmf_ptr1_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tqmf_ptr1/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tqmf_ptr_2_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tqmf_ptr_2/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="qq4_code4_table_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qq4_code4_table_addr/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qq4_code4_table_load/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_filtez_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/6 tmp_7/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_filtep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="0" index="3" bw="31" slack="0"/>
<pin id="333" dir="0" index="4" bw="15" slack="0"/>
<pin id="334" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/6 tmp_8/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_quantl_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="15" slack="0"/>
<pin id="340" dir="0" index="3" bw="15" slack="0"/>
<pin id="341" dir="0" index="4" bw="6" slack="0"/>
<pin id="342" dir="0" index="5" bw="6" slack="0"/>
<pin id="343" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_9_abs_r_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_logscl_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="15" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="2"/>
<pin id="356" dir="0" index="2" bw="15" slack="0"/>
<pin id="357" dir="0" index="3" bw="13" slack="0"/>
<pin id="358" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_upzero_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="1"/>
<pin id="364" dir="0" index="2" bw="16" slack="0"/>
<pin id="365" dir="0" index="3" bw="32" slack="0"/>
<pin id="366" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln291/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_upzero_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="14" slack="0"/>
<pin id="373" dir="0" index="2" bw="16" slack="0"/>
<pin id="374" dir="0" index="3" bw="32" slack="0"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln318/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_uppol2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="15" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="32" slack="0"/>
<pin id="385" dir="0" index="5" bw="32" slack="0"/>
<pin id="386" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_uppol2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="15" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="392" dir="0" index="3" bw="32" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="0" index="5" bw="32" slack="0"/>
<pin id="395" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_s_logsch_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="0" index="1" bw="2" slack="2"/>
<pin id="400" dir="0" index="2" bw="15" slack="0"/>
<pin id="401" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_scalel_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="0"/>
<pin id="405" dir="0" index="1" bw="15" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="0" index="3" bw="12" slack="0"/>
<pin id="408" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_10/11 tmp_4/13 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_uppol1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="15" slack="1"/>
<pin id="418" dir="0" index="3" bw="32" slack="2"/>
<pin id="419" dir="0" index="4" bw="32" slack="2"/>
<pin id="420" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_uppol1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="15" slack="1"/>
<pin id="426" dir="0" index="3" bw="32" slack="2"/>
<pin id="427" dir="0" index="4" bw="32" slack="2"/>
<pin id="428" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln257_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln257/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mul_ln258_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln258/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="xb/2 mul_ln262/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="50" slack="3"/>
<pin id="445" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xa_1_load_1/4 xa_1_load/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="50" slack="3"/>
<pin id="448" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb_1_load_1/4 xb_1_load/5 "/>
</bind>
</comp>

<comp id="449" class="1005" name="reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln284/8 add_ln303/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln241_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln0_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="36" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln250_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="36" slack="0"/>
<pin id="479" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln250/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln250_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="34" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln250_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln250_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln250_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xa_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="36" slack="0"/>
<pin id="495" dir="0" index="1" bw="34" slack="0"/>
<pin id="496" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xa/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln244_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="37" slack="0"/>
<pin id="501" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln244/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln251_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln251/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln244_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="39" slack="0"/>
<pin id="510" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln244_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln244_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="39" slack="0"/>
<pin id="514" dir="0" index="1" bw="50" slack="1"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln244_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="37" slack="0"/>
<pin id="519" dir="0" index="1" bw="50" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="i_10_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="2"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln255_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_11_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="idx_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="2"/>
<pin id="539" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln243_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="0"/>
<pin id="543" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln243_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln257_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln257_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln241_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="4" slack="2"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln243_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="2"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln241_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="5" slack="0"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln0_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="6" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln257_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln257/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln257_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="0"/>
<pin id="591" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln257_1/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln257_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="47" slack="0"/>
<pin id="596" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln257_2/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xa_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="47" slack="0"/>
<pin id="600" dir="0" index="1" bw="50" slack="0"/>
<pin id="601" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa_3/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln258_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln258/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln258_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln258_1/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln258_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="47" slack="0"/>
<pin id="616" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln258_2/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xb_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="47" slack="0"/>
<pin id="620" dir="0" index="1" bw="50" slack="0"/>
<pin id="621" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xb_3/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln244_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="50" slack="0"/>
<pin id="626" dir="0" index="1" bw="50" slack="3"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="store_ln244_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="50" slack="0"/>
<pin id="631" dir="0" index="1" bw="50" slack="3"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln255_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="50" slack="0"/>
<pin id="636" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln255_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="50" slack="0"/>
<pin id="640" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255_1/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="i_12_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="2"/>
<pin id="644" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln269_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="5" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i_13_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="idx17_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="2"/>
<pin id="659" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx17_load/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln269_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln269/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln243_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="5" slack="0"/>
<pin id="667" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_1/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln243_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_1/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln269_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln241_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="0" index="1" bw="5" slack="2"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln269_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="2"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sext_ln263_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln263/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln263_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="39" slack="0"/>
<pin id="697" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln263_1/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="shl_ln2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="36" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="1"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln263_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="36" slack="0"/>
<pin id="708" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln263_2/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="shl_ln263_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="34" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln263_1/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln263_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="34" slack="0"/>
<pin id="719" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln263_3/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sub_ln263_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="36" slack="0"/>
<pin id="723" dir="0" index="1" bw="34" slack="0"/>
<pin id="724" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln263/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sext_ln262_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="37" slack="0"/>
<pin id="729" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln262/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="xa_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="39" slack="0"/>
<pin id="733" dir="0" index="1" bw="47" slack="1"/>
<pin id="734" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa_4/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="xb_4_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="37" slack="0"/>
<pin id="738" dir="0" index="1" bw="47" slack="1"/>
<pin id="739" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xb_4/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln278_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="47" slack="0"/>
<pin id="743" dir="0" index="1" bw="47" slack="0"/>
<pin id="744" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln278/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln8_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="47" slack="0"/>
<pin id="750" dir="0" index="2" bw="5" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sub_ln279_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="47" slack="0"/>
<pin id="759" dir="0" index="1" bw="47" slack="0"/>
<pin id="760" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln279/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="trunc_ln9_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="47" slack="0"/>
<pin id="766" dir="0" index="2" bw="5" slack="0"/>
<pin id="767" dir="0" index="3" bw="7" slack="0"/>
<pin id="768" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="rlt1_load_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="31" slack="0"/>
<pin id="775" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rlt1_load/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="al1_load_load_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="al1_load/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="rlt2_load_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="31" slack="0"/>
<pin id="785" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rlt2_load/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="al2_load_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="15" slack="0"/>
<pin id="790" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="al2_load/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln295_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="31" slack="0"/>
<pin id="795" dir="0" index="1" bw="31" slack="0"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln243_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="1"/>
<pin id="801" dir="0" index="1" bw="5" slack="0"/>
<pin id="802" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_2/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln243_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243_2/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln285_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln285/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sub_ln285_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln285/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="detl_load_load_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="15" slack="0"/>
<pin id="821" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="detl_load/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="rh1_load_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="31" slack="0"/>
<pin id="826" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rh1_load/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="ah1_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ah1_load/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="rh2_load_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="31" slack="0"/>
<pin id="836" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rh2_load/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="ah2_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="15" slack="0"/>
<pin id="841" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ah2_load/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="store_ln322_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="31" slack="0"/>
<pin id="846" dir="0" index="1" bw="31" slack="0"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln286_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="0" index="1" bw="6" slack="0"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="lshr_ln_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="0" index="1" bw="6" slack="0"/>
<pin id="859" dir="0" index="2" bw="3" slack="0"/>
<pin id="860" dir="0" index="3" bw="4" slack="0"/>
<pin id="861" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln287_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="0"/>
<pin id="868" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_1/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln304_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln304/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sub_ln304_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="2"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln304/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_14_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="0" index="2" bw="6" slack="0"/>
<pin id="885" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="select_ln305_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="2" slack="0"/>
<pin id="892" dir="0" index="2" bw="2" slack="0"/>
<pin id="893" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln305/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="deth_load_load_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="15" slack="0"/>
<pin id="899" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deth_load/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln310_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="15" slack="0"/>
<pin id="903" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln310_1/9 "/>
</bind>
</comp>

<comp id="905" class="1004" name="mul_ln310_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="15" slack="0"/>
<pin id="907" dir="0" index="1" bw="11" slack="0"/>
<pin id="908" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln310/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="decis_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="13" slack="0"/>
<pin id="913" dir="0" index="1" bw="25" slack="0"/>
<pin id="914" dir="0" index="2" bw="5" slack="0"/>
<pin id="915" dir="0" index="3" bw="6" slack="0"/>
<pin id="916" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="decis/9 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln310_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="13" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln310_2/9 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln311_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/9 "/>
</bind>
</comp>

<comp id="931" class="1004" name="select_ln311_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="2" slack="0"/>
<pin id="934" dir="0" index="2" bw="2" slack="0"/>
<pin id="935" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/9 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln314_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="0"/>
<pin id="941" dir="0" index="1" bw="2" slack="0"/>
<pin id="942" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln314/9 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln287_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="947" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/10 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln287_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln287/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="mul_ln287_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="15" slack="0"/>
<pin id="955" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln287/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="trunc_ln_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="0" index="1" bw="31" slack="0"/>
<pin id="961" dir="0" index="2" bw="5" slack="0"/>
<pin id="962" dir="0" index="3" bw="6" slack="0"/>
<pin id="963" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln288_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln288/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln294_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="0"/>
<pin id="974" dir="0" index="1" bw="31" slack="2"/>
<pin id="975" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln294/10 "/>
</bind>
</comp>

<comp id="977" class="1004" name="store_ln296_store_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="31" slack="0"/>
<pin id="979" dir="0" index="1" bw="31" slack="0"/>
<pin id="980" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/10 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln310_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="985" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln310/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_13_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="14" slack="0"/>
<pin id="988" dir="0" index="1" bw="14" slack="0"/>
<pin id="989" dir="0" index="2" bw="12" slack="0"/>
<pin id="990" dir="0" index="3" bw="14" slack="0"/>
<pin id="991" dir="0" index="4" bw="12" slack="0"/>
<pin id="992" dir="0" index="5" bw="2" slack="1"/>
<pin id="993" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln314_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="14" slack="0"/>
<pin id="1001" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln314/10 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="mul_ln314_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="14" slack="0"/>
<pin id="1005" dir="0" index="1" bw="15" slack="0"/>
<pin id="1006" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln314/10 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="trunc_ln1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="0"/>
<pin id="1011" dir="0" index="1" bw="29" slack="0"/>
<pin id="1012" dir="0" index="2" bw="5" slack="0"/>
<pin id="1013" dir="0" index="3" bw="6" slack="0"/>
<pin id="1014" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln315_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="14" slack="0"/>
<pin id="1021" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln315/10 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln321_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="0"/>
<pin id="1025" dir="0" index="1" bw="31" slack="1"/>
<pin id="1026" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/10 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="store_ln323_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="31" slack="0"/>
<pin id="1030" dir="0" index="1" bw="31" slack="0"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/10 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln287_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln287_1/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="nbl_load_load_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="15" slack="0"/>
<pin id="1039" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbl_load/11 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln290_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="3"/>
<pin id="1045" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/11 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="plt1_load_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="plt1_load/11 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="plt2_load_load_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="plt2_load/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="store_ln297_store_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/11 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="store_ln298_store_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/11 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln314_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="14" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln314_1/11 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln315_1_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="14" slack="1"/>
<pin id="1075" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln315_1/11 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="nbh_load_load_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="15" slack="0"/>
<pin id="1079" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbh_load/11 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="store_ln315_store_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="15" slack="0"/>
<pin id="1084" dir="0" index="1" bw="15" slack="0"/>
<pin id="1085" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/11 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln317_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="14" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="2"/>
<pin id="1091" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/11 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="ph1_load_load_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ph1_load/11 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="ph2_load_load_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="0"/>
<pin id="1101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ph2_load/11 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="store_ln324_store_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/11 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="store_ln325_store_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/11 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="store_ln288_store_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="15" slack="0"/>
<pin id="1118" dir="0" index="1" bw="15" slack="0"/>
<pin id="1119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/12 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln292_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="15" slack="0"/>
<pin id="1124" dir="0" index="1" bw="15" slack="0"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/12 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="store_ln316_store_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="15" slack="0"/>
<pin id="1130" dir="0" index="1" bw="15" slack="0"/>
<pin id="1131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/12 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="store_ln319_store_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="15" slack="0"/>
<pin id="1136" dir="0" index="1" bw="15" slack="0"/>
<pin id="1137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/12 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="store_ln289_store_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="15" slack="0"/>
<pin id="1142" dir="0" index="1" bw="15" slack="0"/>
<pin id="1143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/14 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="store_ln293_store_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="0"/>
<pin id="1148" dir="0" index="1" bw="16" slack="0"/>
<pin id="1149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/14 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="store_ln320_store_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="0"/>
<pin id="1154" dir="0" index="1" bw="16" slack="0"/>
<pin id="1155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/14 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="or_ln_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="0" index="1" bw="2" slack="5"/>
<pin id="1161" dir="0" index="2" bw="6" slack="5"/>
<pin id="1162" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/14 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="idx_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="5" slack="0"/>
<pin id="1166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="1171" class="1005" name="i_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="4" slack="0"/>
<pin id="1173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1178" class="1005" name="xa_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="50" slack="1"/>
<pin id="1180" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="xa_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="xb_1_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="50" slack="1"/>
<pin id="1187" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="xb_1 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="xin2_read_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="3"/>
<pin id="1194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="xin2_read "/>
</bind>
</comp>

<comp id="1197" class="1005" name="xin1_read_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="3"/>
<pin id="1199" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="xin1_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tqmf_ptr_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="1"/>
<pin id="1207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tqmf_ptr "/>
</bind>
</comp>

<comp id="1210" class="1005" name="h_ptr_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="5" slack="1"/>
<pin id="1212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_ptr "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tqmf_ptr_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="5" slack="1"/>
<pin id="1217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tqmf_ptr_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="h_ptr_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="5" slack="1"/>
<pin id="1222" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_ptr_1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="idx17_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="6" slack="0"/>
<pin id="1227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="idx17 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="i_6_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="5" slack="0"/>
<pin id="1234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="trunc_ln255_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="47" slack="1"/>
<pin id="1241" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln255 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="trunc_ln255_1_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="47" slack="1"/>
<pin id="1246" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln255_1 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tqmf_load_2_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tqmf_load_2 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tqmf_load_3_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tqmf_load_3 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln269_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="5" slack="1"/>
<pin id="1265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln269 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="tqmf_ptr1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="5" slack="1"/>
<pin id="1270" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tqmf_ptr1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="trunc_ln8_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="1"/>
<pin id="1275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="trunc_ln9_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="2"/>
<pin id="1280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="3"/>
<pin id="1291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1294" class="1005" name="trunc_ln285_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="31" slack="2"/>
<pin id="1296" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln285 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="sub_ln285_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln285 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="6" slack="2"/>
<pin id="1315" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="qq4_code4_table_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="4" slack="1"/>
<pin id="1321" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qq4_code4_table_addr "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_7_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="2"/>
<pin id="1326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="trunc_ln304_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="31" slack="1"/>
<pin id="1331" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="add_ln314_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="2" slack="1"/>
<pin id="1339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln314 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="trunc_ln_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="16" slack="1"/>
<pin id="1346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln1_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="14" slack="1"/>
<pin id="1352" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="add_ln290_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln290 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="plt1_load_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="plt1_load "/>
</bind>
</comp>

<comp id="1371" class="1005" name="plt2_load_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="plt2_load "/>
</bind>
</comp>

<comp id="1376" class="1005" name="sext_ln315_1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="1"/>
<pin id="1378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln315_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_s_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="15" slack="1"/>
<pin id="1383" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1386" class="1005" name="add_ln317_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln317 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="ph1_load_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="1"/>
<pin id="1394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ph1_load "/>
</bind>
</comp>

<comp id="1398" class="1005" name="ph2_load_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="1"/>
<pin id="1400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ph2_load "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_3_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="15" slack="1"/>
<pin id="1405" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_5_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="15" slack="1"/>
<pin id="1410" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_11_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="15" slack="1"/>
<pin id="1415" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="94" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="94" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="243" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="94" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="281"><net_src comp="250" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="257" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="283"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="98" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="285"><net_src comp="100" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="94" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="94" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="232" pin="3"/><net_sink comp="232" pin=4"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="94" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="126" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="335"><net_src comp="128" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="344"><net_src comp="136" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="336" pin=5"/></net>

<net id="352"><net_src comp="158" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="180" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="367"><net_src comp="182" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="8" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="376"><net_src comp="182" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="387"><net_src comp="184" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="396"><net_src comp="184" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="402"><net_src comp="186" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="188" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="397" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="413"><net_src comp="190" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="421"><net_src comp="192" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="192" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="442"><net_src comp="86" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="452"><net_src comp="328" pin="5"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="318" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="232" pin="7"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="68" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="82" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="232" pin="7"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="84" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="477" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="232" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="511"><net_src comp="438" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="499" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="522" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="92" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="556"><net_src comp="537" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="96" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="568"><net_src comp="531" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="540" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="70" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="102" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="232" pin="7"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="592"><net_src comp="272" pin="7"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="597"><net_src comp="430" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="443" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="232" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="612"><net_src comp="272" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="617"><net_src comp="434" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="446" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="598" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="446" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="443" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="112" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="642" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="114" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="116" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="679"><net_src comp="657" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="118" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="651" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="675" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="698"><net_src comp="438" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="80" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="68" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="82" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="84" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="706" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="695" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="727" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="736" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="731" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="120" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="122" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="124" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="761"><net_src comp="731" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="736" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="120" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="122" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="124" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="776"><net_src comp="12" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="781"><net_src comp="14" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="786"><net_src comp="16" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="791"><net_src comp="18" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="797"><net_src comp="773" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="16" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="134" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="799" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="812"><net_src comp="453" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="453" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="818"><net_src comp="813" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="822"><net_src comp="20" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="827"><net_src comp="46" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="832"><net_src comp="48" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="837"><net_src comp="50" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="842"><net_src comp="52" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="848"><net_src comp="824" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="50" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="336" pin="6"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="28" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="138" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="336" pin="6"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="140" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="142" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="869"><net_src comp="856" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="874"><net_src comp="453" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="453" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="880"><net_src comp="875" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="886"><net_src comp="144" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="146" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="894"><net_src comp="881" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="148" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="84" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="900"><net_src comp="54" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="150" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="917"><net_src comp="152" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="905" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="154" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="920"><net_src comp="156" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="924"><net_src comp="911" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="348" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="936"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="148" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="160" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="931" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="889" pin="3"/><net_sink comp="939" pin=1"/></net>

<net id="951"><net_src comp="312" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="945" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="964"><net_src comp="162" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="952" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="966"><net_src comp="122" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="967"><net_src comp="164" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="971"><net_src comp="958" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="972" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="12" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="994"><net_src comp="166" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="995"><net_src comp="168" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="170" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="172" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="998"><net_src comp="174" pin="0"/><net_sink comp="986" pin=4"/></net>

<net id="1002"><net_src comp="986" pin="6"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="983" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1015"><net_src comp="176" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1017"><net_src comp="122" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1018"><net_src comp="178" pin="0"/><net_sink comp="1009" pin=3"/></net>

<net id="1022"><net_src comp="1009" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="1023" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="46" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1040"><net_src comp="32" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1046"><net_src comp="1034" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="2"/><net_sink comp="379" pin=3"/></net>

<net id="1051"><net_src comp="38" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="1056"><net_src comp="40" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="1062"><net_src comp="1048" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="40" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1042" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="38" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1076"><net_src comp="1073" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1080"><net_src comp="56" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1086"><net_src comp="397" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="56" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1070" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="2"/><net_sink comp="388" pin=3"/></net>

<net id="1097"><net_src comp="58" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="1102"><net_src comp="60" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="1108"><net_src comp="1094" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="60" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1088" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="58" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="353" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="32" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="379" pin="6"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="18" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="403" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="54" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="388" pin="6"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="52" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="403" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="20" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="414" pin="5"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="14" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="422" pin="5"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="48" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="194" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="196" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1174"><net_src comp="200" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1177"><net_src comp="1171" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1181"><net_src comp="204" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1188"><net_src comp="208" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1195"><net_src comp="220" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1200"><net_src comp="226" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="1208"><net_src comp="243" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1213"><net_src comp="250" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1218"><net_src comp="257" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1223"><net_src comp="265" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1228"><net_src comp="212" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1235"><net_src comp="216" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1242"><net_src comp="634" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1247"><net_src comp="638" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1252"><net_src comp="232" pin="7"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1257"><net_src comp="232" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1266"><net_src comp="660" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1271"><net_src comp="286" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1276"><net_src comp="747" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1281"><net_src comp="763" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1292"><net_src comp="318" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1297"><net_src comp="809" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1302"><net_src comp="813" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1316"><net_src comp="336" pin="6"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="1158" pin=2"/></net>

<net id="1322"><net_src comp="305" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1327"><net_src comp="318" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1332"><net_src comp="871" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1340"><net_src comp="939" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="986" pin=5"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1343"><net_src comp="1337" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1347"><net_src comp="958" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1353"><net_src comp="1009" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1362"><net_src comp="1042" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="414" pin=3"/></net>

<net id="1368"><net_src comp="1048" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="1374"><net_src comp="1053" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="1379"><net_src comp="1073" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1384"><net_src comp="397" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1389"><net_src comp="1088" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="1395"><net_src comp="1094" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="1401"><net_src comp="1099" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="1406"><net_src comp="353" pin="4"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1411"><net_src comp="379" pin="6"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1416"><net_src comp="388" pin="6"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="422" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tqmf | {6 7 }
	Port: h | {}
	Port: delay_bpl | {11 12 }
	Port: delay_dltx | {11 12 }
	Port: rlt1 | {10 }
	Port: al1 | {14 }
	Port: rlt2 | {6 }
	Port: al2 | {12 }
	Port: detl | {14 }
	Port: decis_levl | {}
	Port: quant26bt_pos | {}
	Port: quant26bt_neg | {}
	Port: il | {9 }
	Port: qq4_code4_table | {}
	Port: nbl | {12 }
	Port: wl_code_table | {}
	Port: ilb_table | {}
	Port: plt1 | {11 }
	Port: plt2 | {11 }
	Port: delay_bph | {11 12 }
	Port: delay_dhx | {11 12 }
	Port: rh1 | {10 }
	Port: ah1 | {14 }
	Port: rh2 | {8 }
	Port: ah2 | {12 }
	Port: deth | {12 }
	Port: nbh | {11 }
	Port: ph1 | {11 }
	Port: ph2 | {11 }
 - Input state : 
	Port: encode : xin1 | {2 }
	Port: encode : xin2 | {2 }
	Port: encode : tqmf | {1 2 3 4 5 6 7 }
	Port: encode : h | {3 4 }
	Port: encode : delay_bpl | {6 8 11 12 }
	Port: encode : delay_dltx | {6 8 11 12 }
	Port: encode : rlt1 | {6 }
	Port: encode : al1 | {6 }
	Port: encode : rlt2 | {6 }
	Port: encode : al2 | {6 }
	Port: encode : detl | {8 }
	Port: encode : decis_levl | {8 9 }
	Port: encode : quant26bt_pos | {8 9 }
	Port: encode : quant26bt_neg | {8 9 }
	Port: encode : il | {}
	Port: encode : qq4_code4_table | {9 10 }
	Port: encode : nbl | {11 }
	Port: encode : wl_code_table | {11 12 }
	Port: encode : ilb_table | {11 12 13 14 }
	Port: encode : plt1 | {11 }
	Port: encode : plt2 | {11 }
	Port: encode : delay_bph | {8 9 11 12 }
	Port: encode : delay_dhx | {8 9 11 12 }
	Port: encode : rh1 | {8 }
	Port: encode : ah1 | {8 }
	Port: encode : rh2 | {8 }
	Port: encode : ah2 | {8 }
	Port: encode : deth | {9 }
	Port: encode : nbh | {11 }
	Port: encode : ph1 | {11 }
	Port: encode : ph2 | {11 }
  - Chain level:
	State 1
		store_ln241 : 1
		store_ln0 : 1
	State 2
		shl_ln : 1
		sext_ln250 : 2
		shl_ln250_1 : 1
		sext_ln250_1 : 2
		xa : 3
		sext_ln244 : 4
		sext_ln251 : 1
		xb : 2
		sext_ln244_1 : 3
		store_ln244 : 4
		store_ln244 : 5
	State 3
		icmp_ln255 : 1
		i_11 : 1
		br_ln255 : 2
		add_ln243 : 1
		zext_ln243 : 2
		tqmf_ptr : 3
		h_ptr : 3
		add_ln257 : 1
		zext_ln257 : 2
		tqmf_ptr_1 : 3
		tqmf_ptr_load : 4
		h_ptr_1 : 3
		h_ptr_load : 4
		tqmf_ptr_1_load : 4
		h_ptr_1_load : 4
		store_ln241 : 2
		store_ln243 : 2
		store_ln241 : 1
		store_ln0 : 1
	State 4
		sext_ln257 : 1
		sext_ln257_1 : 1
		mul_ln257 : 2
		sext_ln257_2 : 3
		xa_3 : 4
		sext_ln258 : 1
		sext_ln258_1 : 1
		mul_ln258 : 2
		sext_ln258_2 : 3
		xb_3 : 4
		store_ln244 : 5
		store_ln244 : 5
	State 5
		trunc_ln255 : 1
		trunc_ln255_1 : 1
	State 6
		icmp_ln269 : 1
		i_13 : 1
		br_ln269 : 2
		trunc_ln269 : 1
		add_ln243_1 : 2
		zext_ln243_1 : 3
		tqmf_ptr1 : 4
		tqmf_ptr1_load : 5
		add_ln269 : 1
		store_ln241 : 2
		store_ln269 : 2
		mul_ln262 : 1
		sext_ln263_1 : 2
		sext_ln263_2 : 1
		sext_ln263_3 : 1
		sub_ln263 : 2
		sext_ln262 : 3
		xa_4 : 3
		xb_4 : 4
		add_ln278 : 5
		trunc_ln8 : 6
		sub_ln279 : 5
		trunc_ln9 : 6
		tmp_1 : 1
		store_ln295 : 1
	State 7
		zext_ln243_2 : 1
		tqmf_ptr_2 : 2
		store_ln271 : 3
	State 8
		add_ln284 : 1
		trunc_ln285 : 2
		sub_ln285 : 2
		tmp_2 : 3
		tmp_8 : 1
		store_ln322 : 1
	State 9
		store_ln286 : 1
		lshr_ln : 1
		zext_ln287_1 : 2
		qq4_code4_table_addr : 3
		qq4_code4_table_load : 4
		add_ln303 : 1
		trunc_ln304 : 2
		sub_ln304 : 2
		tmp_14 : 3
		select_ln305 : 4
		zext_ln310_1 : 1
		mul_ln310 : 2
		decis : 3
		zext_ln310_2 : 4
		tmp_9 : 3
		icmp_ln311 : 5
		select_ln311 : 6
		add_ln314 : 7
	State 10
		sext_ln287 : 1
		mul_ln287 : 2
		trunc_ln : 3
		sext_ln288 : 4
		add_ln294 : 5
		store_ln296 : 6
		sext_ln314 : 1
		mul_ln314 : 2
		trunc_ln1 : 3
		sext_ln315 : 4
		add_ln321 : 5
		store_ln323 : 6
	State 11
		tmp_3 : 1
		add_ln290 : 1
		tmp_5 : 2
		store_ln297 : 1
		store_ln298 : 2
		tmp_s : 1
		store_ln315 : 2
		tmp_10 : 2
		add_ln317 : 1
		call_ln318 : 1
		tmp_11 : 2
		store_ln324 : 1
		store_ln325 : 2
	State 12
		store_ln288 : 1
		store_ln292 : 1
		store_ln316 : 1
		store_ln319 : 1
	State 13
	State 14
		store_ln289 : 1
		store_ln293 : 1
		store_ln320 : 1
		ret_ln328 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|          |   grp_filtez_fu_318   |    2    | 1.67943 |    68   |   165   |
|          |   grp_filtep_fu_328   |    4    |    0    |    0    |    94   |
|          |   grp_quantl_fu_336   |    1    |  1.161  |   126   |   169   |
|          |   tmp_9_abs_r_fu_348  |    0    |    0    |    0    |    71   |
|          |   grp_logscl_fu_353   |    0    |  0.387  |    4    |   117   |
|          |   grp_upzero_fu_361   |    1    | 2.74914 |   124   |   339   |
|   call   |   grp_upzero_fu_370   |    1    | 2.74914 |   124   |   339   |
|          |   grp_uppol2_fu_379   |    8    |    0    |    2    |   236   |
|          |   grp_uppol2_fu_388   |    8    |    0    |    2    |   236   |
|          |  tmp_s_logsch_fu_397  |    0    |    0    |    0    |   128   |
|          |   grp_scalel_fu_403   |    0    |  0.387  |    9    |    58   |
|          |   grp_uppol1_fu_414   |    4    |    0    |    18   |   222   |
|          |   grp_uppol1_fu_422   |    4    |    0    |    18   |   222   |
|----------|-----------------------|---------|---------|---------|---------|
|          |       grp_fu_453      |    0    |    0    |    0    |    39   |
|          |      i_11_fu_531      |    0    |    0    |    0    |    12   |
|          |    add_ln243_fu_540   |    0    |    0    |    0    |    12   |
|          |    add_ln257_fu_552   |    0    |    0    |    0    |    12   |
|          |      xa_3_fu_598      |    0    |    0    |    0    |    57   |
|          |      xb_3_fu_618      |    0    |    0    |    0    |    57   |
|          |      i_13_fu_651      |    0    |    0    |    0    |    12   |
|          |   add_ln243_1_fu_664  |    0    |    0    |    0    |    12   |
|    add   |    add_ln269_fu_675   |    0    |    0    |    0    |    13   |
|          |      xa_4_fu_731      |    0    |    0    |    0    |    54   |
|          |      xb_4_fu_736      |    0    |    0    |    0    |    54   |
|          |    add_ln278_fu_741   |    0    |    0    |    0    |    54   |
|          |   add_ln243_2_fu_799  |    0    |    0    |    0    |    12   |
|          |    add_ln314_fu_939   |    0    |    0    |    0    |    9    |
|          |    add_ln294_fu_972   |    0    |    0    |    0    |    38   |
|          |   add_ln321_fu_1023   |    0    |    0    |    0    |    38   |
|          |   add_ln290_fu_1042   |    0    |    0    |    0    |    39   |
|          |   add_ln317_fu_1088   |    0    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|---------|
|          |       xa_fu_493       |    0    |    0    |    0    |    43   |
|          |    sub_ln263_fu_721   |    0    |    0    |    0    |    43   |
|    sub   |    sub_ln279_fu_757   |    0    |    0    |    0    |    54   |
|          |    sub_ln285_fu_813   |    0    |    0    |    0    |    39   |
|          |    sub_ln304_fu_875   |    0    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    mul_ln257_fu_430   |    2    |    0    |    0    |    20   |
|          |    mul_ln258_fu_434   |    2    |    0    |    0    |    20   |
|    mul   |       grp_fu_438      |    2    |    0    |    0    |    20   |
|          |    mul_ln310_fu_905   |    1    |    0    |    0    |    2    |
|          |    mul_ln287_fu_952   |    1    |    0    |    0    |    5    |
|          |   mul_ln314_fu_1003   |    1    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   icmp_ln255_fu_525   |    0    |    0    |    0    |    12   |
|   icmp   |   icmp_ln269_fu_645   |    0    |    0    |    0    |    12   |
|          |   icmp_ln311_fu_925   |    0    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|---------|
|    mux   |     tmp_13_fu_986     |    0    |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|---------|
|  select  |  select_ln305_fu_889  |    0    |    0    |    0    |    2    |
|          |  select_ln311_fu_931  |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|   read   | xin2_read_read_fu_220 |    0    |    0    |    0    |    0    |
|          | xin1_read_read_fu_226 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     shl_ln_fu_469     |    0    |    0    |    0    |    0    |
|          |   shl_ln250_1_fu_481  |    0    |    0    |    0    |    0    |
|bitconcatenate|     shl_ln2_fu_699    |    0    |    0    |    0    |    0    |
|          |   shl_ln263_1_fu_710  |    0    |    0    |    0    |    0    |
|          |     or_ln_fu_1158     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   sext_ln250_fu_477   |    0    |    0    |    0    |    0    |
|          |  sext_ln250_1_fu_489  |    0    |    0    |    0    |    0    |
|          |   sext_ln244_fu_499   |    0    |    0    |    0    |    0    |
|          |   sext_ln251_fu_503   |    0    |    0    |    0    |    0    |
|          |  sext_ln244_1_fu_508  |    0    |    0    |    0    |    0    |
|          |   sext_ln257_fu_584   |    0    |    0    |    0    |    0    |
|          |  sext_ln257_1_fu_589  |    0    |    0    |    0    |    0    |
|          |  sext_ln257_2_fu_594  |    0    |    0    |    0    |    0    |
|          |   sext_ln258_fu_604   |    0    |    0    |    0    |    0    |
|          |  sext_ln258_1_fu_609  |    0    |    0    |    0    |    0    |
|          |  sext_ln258_2_fu_614  |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln263_fu_691   |    0    |    0    |    0    |    0    |
|          |  sext_ln263_1_fu_695  |    0    |    0    |    0    |    0    |
|          |  sext_ln263_2_fu_706  |    0    |    0    |    0    |    0    |
|          |  sext_ln263_3_fu_717  |    0    |    0    |    0    |    0    |
|          |   sext_ln262_fu_727   |    0    |    0    |    0    |    0    |
|          |   sext_ln287_fu_948   |    0    |    0    |    0    |    0    |
|          |   sext_ln288_fu_968   |    0    |    0    |    0    |    0    |
|          |   sext_ln314_fu_999   |    0    |    0    |    0    |    0    |
|          |   sext_ln315_fu_1019  |    0    |    0    |    0    |    0    |
|          |  sext_ln287_1_fu_1034 |    0    |    0    |    0    |    0    |
|          |  sext_ln314_1_fu_1070 |    0    |    0    |    0    |    0    |
|          |  sext_ln315_1_fu_1073 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   zext_ln243_fu_546   |    0    |    0    |    0    |    0    |
|          |   zext_ln257_fu_558   |    0    |    0    |    0    |    0    |
|          |  zext_ln243_1_fu_670  |    0    |    0    |    0    |    0    |
|          |  zext_ln243_2_fu_804  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln287_1_fu_866  |    0    |    0    |    0    |    0    |
|          |  zext_ln310_1_fu_901  |    0    |    0    |    0    |    0    |
|          |  zext_ln310_2_fu_921  |    0    |    0    |    0    |    0    |
|          |   zext_ln287_fu_945   |    0    |    0    |    0    |    0    |
|          |   zext_ln310_fu_983   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   trunc_ln255_fu_634  |    0    |    0    |    0    |    0    |
|          |  trunc_ln255_1_fu_638 |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln269_fu_660  |    0    |    0    |    0    |    0    |
|          |   trunc_ln285_fu_809  |    0    |    0    |    0    |    0    |
|          |   trunc_ln304_fu_871  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    trunc_ln8_fu_747   |    0    |    0    |    0    |    0    |
|          |    trunc_ln9_fu_763   |    0    |    0    |    0    |    0    |
|partselect|     lshr_ln_fu_856    |    0    |    0    |    0    |    0    |
|          |      decis_fu_911     |    0    |    0    |    0    |    0    |
|          |    trunc_ln_fu_958    |    0    |    0    |    0    |    0    |
|          |   trunc_ln1_fu_1009   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
| bitselect|     tmp_14_fu_881     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    42   | 9.11271 |   495   |   3333  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln290_reg_1359     |   32   |
|      add_ln314_reg_1337     |    2   |
|      add_ln317_reg_1386     |   32   |
|       h_ptr_1_reg_1220      |    5   |
|        h_ptr_reg_1210       |    5   |
|         i_6_reg_1232        |    5   |
|          i_reg_1171         |    4   |
|        idx17_reg_1225       |    6   |
|         idx_reg_1164        |    5   |
|      ph1_load_reg_1392      |   32   |
|      ph2_load_reg_1398      |   32   |
|      plt1_load_reg_1365     |   32   |
|      plt2_load_reg_1371     |   32   |
|qq4_code4_table_addr_reg_1319|    4   |
|           reg_449           |   32   |
|    sext_ln315_1_reg_1376    |   16   |
|      sub_ln285_reg_1299     |   32   |
|       tmp_11_reg_1413       |   15   |
|        tmp_2_reg_1313       |    6   |
|        tmp_3_reg_1403       |   15   |
|        tmp_5_reg_1408       |   15   |
|        tmp_7_reg_1324       |   32   |
|         tmp_reg_1289        |   32   |
|        tmp_s_reg_1381       |   15   |
|     tqmf_load_2_reg_1249    |   32   |
|     tqmf_load_3_reg_1254    |   32   |
|      tqmf_ptr1_reg_1268     |    5   |
|     tqmf_ptr_1_reg_1215     |    5   |
|      tqmf_ptr_reg_1205      |    5   |
|      trunc_ln1_reg_1350     |   14   |
|    trunc_ln255_1_reg_1244   |   47   |
|     trunc_ln255_reg_1239    |   47   |
|     trunc_ln269_reg_1263    |    5   |
|     trunc_ln285_reg_1294    |   31   |
|     trunc_ln304_reg_1329    |   31   |
|      trunc_ln8_reg_1273     |   32   |
|      trunc_ln9_reg_1278     |   32   |
|      trunc_ln_reg_1344      |   16   |
|        xa_1_reg_1178        |   50   |
|        xb_1_reg_1185        |   50   |
|      xin1_read_reg_1197     |   32   |
|      xin2_read_reg_1192     |   32   |
+-----------------------------+--------+
|            Total            |   936  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_232 |  p0  |   7  |  32  |   224  ||    26   |
| grp_access_fu_232 |  p2  |   6  |   0  |    0   ||    20   |
| grp_access_fu_232 |  p4  |   2  |  32  |   64   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_272 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   4  |    8   ||    9    |
| grp_filtez_fu_318 |  p1  |   2  |  32  |   64   ||    9    |
| grp_filtez_fu_318 |  p2  |   2  |  16  |   32   ||    9    |
| grp_filtep_fu_328 |  p1  |   2  |  31  |   62   ||    9    |
| grp_filtep_fu_328 |  p2  |   2  |  16  |   32   ||    9    |
| grp_filtep_fu_328 |  p3  |   2  |  31  |   62   ||    9    |
| grp_filtep_fu_328 |  p4  |   2  |  15  |   30   ||    9    |
| grp_quantl_fu_336 |  p1  |   2  |  32  |   64   ||    9    |
| grp_upzero_fu_370 |  p1  |   2  |  14  |   28   ||    9    |
| grp_uppol2_fu_379 |  p3  |   2  |  32  |   64   ||    9    |
| grp_uppol2_fu_379 |  p4  |   2  |  32  |   64   ||    9    |
| grp_uppol2_fu_379 |  p5  |   2  |  32  |   64   ||    9    |
| grp_uppol2_fu_388 |  p3  |   2  |  32  |   64   ||    9    |
| grp_uppol2_fu_388 |  p4  |   2  |  32  |   64   ||    9    |
| grp_uppol2_fu_388 |  p5  |   2  |  32  |   64   ||    9    |
| grp_scalel_fu_403 |  p1  |   3  |  15  |   45   ||    14   |
| grp_scalel_fu_403 |  p2  |   2  |   4  |    8   |
|     grp_fu_438    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1181  || 9.22957 ||   231   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   42   |    9   |   495  |  3333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   231  |
|  Register |    -   |    -   |   936  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   42   |   18   |  1431  |  3564  |
+-----------+--------+--------+--------+--------+
