INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 00:38:11 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : jacobi_1d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 Buffer_2/oehb1/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_3/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.236ns (21.556%)  route 4.498ns (78.444%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3279, unset)         0.672     0.672    Buffer_2/oehb1/clk
                         FDCE                                         r  Buffer_2/oehb1/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_2/oehb1/data_reg_reg[3]/Q
                         net (fo=29, unplaced)        0.727     1.608    Buffer_2/oehb1/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.761 r  Buffer_2/oehb1/dataOutArray[0]0_carry_i_3/O
                         net (fo=1, unplaced)         0.363     2.124    icmp_21/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.343     2.467 f  icmp_21/dataOutArray[0]0_carry/CO[2]
                         net (fo=20, unplaced)        0.399     2.866    phiC_7/tehb1/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.160     3.026 f  phiC_7/tehb1/full_reg_i_2__18/O
                         net (fo=15, unplaced)        0.393     3.419    phiC_8/oehb1/reg_value_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.053     3.472 f  phiC_8/oehb1/full_reg_i_2__16/O
                         net (fo=14, unplaced)        0.391     3.863    phiC_8/oehb1/full_reg_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.053     3.916 f  phiC_8/oehb1/data_reg[6]_i_5/O
                         net (fo=2, unplaced)         0.351     4.267    phiC_8/oehb1/data_reg[6]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.320 f  phiC_8/oehb1/data_reg[6]_i_4/O
                         net (fo=13, unplaced)        0.390     4.710    fork_3/generateBlocks[0].regblock/data_reg_reg[0]_0
                         LUT3 (Prop_lut3_I1_O)        0.053     4.763 f  fork_3/generateBlocks[0].regblock/reg_value_i_2__14/O
                         net (fo=4, unplaced)         0.364     5.127    fork_11/generateBlocks[2].regblock/reg_value_reg_3
                         LUT5 (Prop_lut5_I3_O)        0.053     5.180 r  fork_11/generateBlocks[2].regblock/reg_value_i_2__12/O
                         net (fo=5, unplaced)         0.368     5.548    fork_3/generateBlocks[0].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I4_O)        0.053     5.601 f  fork_3/generateBlocks[0].regblock/reg_value_i_2__10/O
                         net (fo=6, unplaced)         0.372     5.973    phiC_8/oehb1/data_reg_reg[0]_2
                         LUT4 (Prop_lut4_I2_O)        0.053     6.026 r  phiC_8/oehb1/data_reg[6]_i_1__3/O
                         net (fo=7, unplaced)         0.380     6.406    Buffer_3/oehb1/E[0]
                         FDCE                                         r  Buffer_3/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3279, unset)         0.638     4.638    Buffer_3/oehb1/clk
                         FDCE                                         r  Buffer_3/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_3/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                 -2.102    




report_timing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2780.695 ; gain = 0.000
