

================================================================
== Vitis HLS Report for 'CP_insertion'
================================================================
* Date:           Wed Sep 14 20:25:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.896 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80                   |CP_insertion_Pipeline_VITIS_LOOP_30_1                  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116  |CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%CP_length_5_loc = alloca i64 1"   --->   Operation 55 'alloca' 'CP_length_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sym_num_2_loc = alloca i64 1"   --->   Operation 56 'alloca' 'sym_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pilot_width_3_loc = alloca i64 1"   --->   Operation 57 'alloca' 'pilot_width_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 59 [2/2] (1.10ns)   --->   "%call_ln0 = call void @CP_insertion_Pipeline_VITIS_LOOP_30_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %pilot_width_3_loc, i32 %sym_num_2_loc, i32 %CP_length_5_loc, i32 %DATA_LEN_1_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CP_insertion_Pipeline_VITIS_LOOP_30_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %pilot_width_3_loc, i32 %sym_num_2_loc, i32 %CP_length_5_loc, i32 %DATA_LEN_1_loc"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%pilot_width_3_loc_load = load i32 %pilot_width_3_loc"   --->   Operation 61 'load' 'pilot_width_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_32 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [13/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 63 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 64 [12/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 64 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 66 [11/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 66 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 67 [10/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 67 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 68 [9/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 68 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 69 [8/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 69 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 70 [7/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 70 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 71 [6/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 71 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 72 [5/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 72 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 73 [4/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 73 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 74 [3/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 74 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 75 [2/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 75 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%sym_num_2_loc_load = load i32 %sym_num_2_loc"   --->   Operation 76 'load' 'sym_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc"   --->   Operation 77 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (3.42ns)   --->   "%mul = mul i32 %sym_num_2_loc_load, i32 %DATA_LEN_1_loc_load"   --->   Operation 78 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/13] (1.47ns)   --->   "%div = sdiv i32 64, i32 %pilot_width_3_loc_load"   --->   Operation 79 'sdiv' 'div' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%empty_33 = trunc i8 %div"   --->   Operation 80 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%div_cast_cast = sext i8 %empty_33"   --->   Operation 81 'sext' 'div_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.76ns)   --->   "%sub19 = sub i9 64, i9 %div_cast_cast"   --->   Operation 82 'sub' 'sub19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%sub19_cast = sext i9 %sub19"   --->   Operation 83 'sext' 'sub19_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [36/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 84 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 85 [35/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 85 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 86 [34/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 86 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 87 [33/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 87 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 88 [32/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 88 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 89 [31/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 89 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 90 [30/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 90 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 91 [29/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 91 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 92 [28/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 92 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 93 [27/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 93 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 94 [26/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 94 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 95 [25/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 95 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 96 [24/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 96 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 97 [23/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 97 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 98 [22/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 98 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 99 [21/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 99 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 100 [20/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 100 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 101 [19/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 101 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 102 [18/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 102 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 103 [17/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 103 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.47>
ST_36 : Operation 104 [16/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 104 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.47>
ST_37 : Operation 105 [15/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 105 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.47>
ST_38 : Operation 106 [14/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 106 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.47>
ST_39 : Operation 107 [13/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 107 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.47>
ST_40 : Operation 108 [12/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 108 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.47>
ST_41 : Operation 109 [11/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 109 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.47>
ST_42 : Operation 110 [10/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 110 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.47>
ST_43 : Operation 111 [9/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 111 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.47>
ST_44 : Operation 112 [8/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 112 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.47>
ST_45 : Operation 113 [7/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 113 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.47>
ST_46 : Operation 114 [6/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 114 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.47>
ST_47 : Operation 115 [5/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 115 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.47>
ST_48 : Operation 116 [4/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 116 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.47>
ST_49 : Operation 117 [3/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 117 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.47>
ST_50 : Operation 118 [2/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 118 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.71>
ST_51 : Operation 119 [1/1] (0.00ns)   --->   "%CP_length_5_loc_load = load i32 %CP_length_5_loc"   --->   Operation 119 'load' 'CP_length_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 120 [1/36] (1.47ns)   --->   "%div20 = sdiv i32 %mul, i32 %sub19_cast"   --->   Operation 120 'sdiv' 'div20' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 121 [1/1] (1.01ns)   --->   "%sub50 = sub i32 64, i32 %CP_length_5_loc_load"   --->   Operation 121 'sub' 'sub50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %div20, i7 0"   --->   Operation 122 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 123 [2/2] (1.23ns)   --->   "%call_ln0 = call void @CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, i39 %tmp_7, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i32 %sub50"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 1.23>
ST_52 : Operation 124 [1/2] (1.23ns)   --->   "%call_ln0 = call void @CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, i39 %tmp_7, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i32 %sub50"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 125 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [../CP_insertion.cpp:77]   --->   Operation 143 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
DATA_LEN_1_loc         (alloca        ) [ 001111111111111110000000000000000000000000000000000000]
CP_length_5_loc        (alloca        ) [ 001111111111111111111111111111111111111111111111111100]
sym_num_2_loc          (alloca        ) [ 001111111111111110000000000000000000000000000000000000]
pilot_width_3_loc      (alloca        ) [ 001110000000000000000000000000000000000000000000000000]
empty                  (wait          ) [ 000000000000000000000000000000000000000000000000000000]
call_ln0               (call          ) [ 000000000000000000000000000000000000000000000000000000]
pilot_width_3_loc_load (load          ) [ 000001111111111110000000000000000000000000000000000000]
empty_32               (wait          ) [ 000000000000000000000000000000000000000000000000000000]
empty_34               (wait          ) [ 000000000000000000000000000000000000000000000000000000]
sym_num_2_loc_load     (load          ) [ 000000000000000000000000000000000000000000000000000000]
DATA_LEN_1_loc_load    (load          ) [ 000000000000000000000000000000000000000000000000000000]
mul                    (mul           ) [ 000000000000000001111111111111111111111111111111111100]
div                    (sdiv          ) [ 000000000000000000000000000000000000000000000000000000]
empty_33               (trunc         ) [ 000000000000000000000000000000000000000000000000000000]
div_cast_cast          (sext          ) [ 000000000000000000000000000000000000000000000000000000]
sub19                  (sub           ) [ 000000000000000000000000000000000000000000000000000000]
sub19_cast             (sext          ) [ 000000000000000001111111111111111111111111111111111100]
CP_length_5_loc_load   (load          ) [ 000000000000000000000000000000000000000000000000000000]
div20                  (sdiv          ) [ 000000000000000000000000000000000000000000000000000000]
sub50                  (sub           ) [ 000000000000000000000000000000000000000000000000000010]
tmp_7                  (bitconcatenate) [ 000000000000000000000000000000000000000000000000000010]
call_ln0               (call          ) [ 000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln77               (ret           ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CP_insertion_Pipeline_VITIS_LOOP_30_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="DATA_LEN_1_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN_1_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="CP_length_5_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="CP_length_5_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sym_num_2_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sym_num_2_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="pilot_width_3_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pilot_width_3_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="8" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="0" index="8" bw="64" slack="0"/>
<pin id="90" dir="0" index="9" bw="8" slack="0"/>
<pin id="91" dir="0" index="10" bw="8" slack="0"/>
<pin id="92" dir="0" index="11" bw="1" slack="0"/>
<pin id="93" dir="0" index="12" bw="1" slack="0"/>
<pin id="94" dir="0" index="13" bw="1" slack="0"/>
<pin id="95" dir="0" index="14" bw="1" slack="0"/>
<pin id="96" dir="0" index="15" bw="32" slack="1"/>
<pin id="97" dir="0" index="16" bw="32" slack="1"/>
<pin id="98" dir="0" index="17" bw="32" slack="1"/>
<pin id="99" dir="0" index="18" bw="32" slack="1"/>
<pin id="100" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="39" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="0" index="3" bw="8" slack="0"/>
<pin id="121" dir="0" index="4" bw="8" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="0" index="8" bw="1" slack="0"/>
<pin id="126" dir="0" index="9" bw="64" slack="0"/>
<pin id="127" dir="0" index="10" bw="8" slack="0"/>
<pin id="128" dir="0" index="11" bw="8" slack="0"/>
<pin id="129" dir="0" index="12" bw="1" slack="0"/>
<pin id="130" dir="0" index="13" bw="1" slack="0"/>
<pin id="131" dir="0" index="14" bw="1" slack="0"/>
<pin id="132" dir="0" index="15" bw="1" slack="0"/>
<pin id="133" dir="0" index="16" bw="32" slack="0"/>
<pin id="134" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/51 "/>
</bind>
</comp>

<comp id="150" class="1004" name="pilot_width_3_loc_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="3"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pilot_width_3_loc_load/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="div/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sym_num_2_loc_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="15"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sym_num_2_loc_load/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="DATA_LEN_1_loc_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="15"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_1_loc_load/16 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mul_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/16 "/>
</bind>
</comp>

<comp id="171" class="1004" name="empty_33_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/16 "/>
</bind>
</comp>

<comp id="175" class="1004" name="div_cast_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="div_cast_cast/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub19_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub19/16 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sub19_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub19_cast/16 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="div20/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="CP_length_5_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="50"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CP_length_5_loc_load/51 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sub50_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub50/51 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_7_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="39" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/51 "/>
</bind>
</comp>

<comp id="214" class="1005" name="DATA_LEN_1_loc_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_LEN_1_loc "/>
</bind>
</comp>

<comp id="220" class="1005" name="CP_length_5_loc_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CP_length_5_loc "/>
</bind>
</comp>

<comp id="226" class="1005" name="sym_num_2_loc_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sym_num_2_loc "/>
</bind>
</comp>

<comp id="232" class="1005" name="pilot_width_3_loc_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pilot_width_3_loc "/>
</bind>
</comp>

<comp id="241" class="1005" name="mul_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="246" class="1005" name="sub19_cast_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub19_cast "/>
</bind>
</comp>

<comp id="251" class="1005" name="sub50_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub50 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_7_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="39" slack="1"/>
<pin id="258" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="80" pin=11"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="80" pin=12"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="80" pin=13"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="80" pin=14"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="116" pin=13"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="116" pin=14"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="116" pin=15"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="153" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="165" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="2"/><net_sink comp="116" pin=16"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="189" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="217"><net_src comp="64" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="80" pin=18"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="223"><net_src comp="68" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="80" pin=17"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="229"><net_src comp="72" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="80" pin=16"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="235"><net_src comp="76" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="80" pin=15"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="244"><net_src comp="165" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="249"><net_src comp="185" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="254"><net_src comp="198" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="116" pin=16"/></net>

<net id="259"><net_src comp="205" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 3 51 52 }
	Port: data_out_V_keep_V | {2 3 51 52 }
	Port: data_out_V_strb_V | {2 3 51 52 }
	Port: data_out_V_user_V | {2 3 51 52 }
	Port: data_out_V_last_V | {2 3 51 52 }
	Port: data_out_V_id_V | {2 3 51 52 }
	Port: data_out_V_dest_V | {2 3 51 52 }
 - Input state : 
	Port: CP_insertion : data_in_V_data_V | {2 3 51 52 }
	Port: CP_insertion : data_in_V_keep_V | {2 3 51 52 }
	Port: CP_insertion : data_in_V_strb_V | {2 3 51 52 }
	Port: CP_insertion : data_in_V_user_V | {2 3 51 52 }
	Port: CP_insertion : data_in_V_last_V | {2 3 51 52 }
	Port: CP_insertion : data_in_V_id_V | {2 3 51 52 }
	Port: CP_insertion : data_in_V_dest_V | {2 3 51 52 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		div : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		mul : 1
		empty_33 : 1
		div_cast_cast : 2
		sub19 : 3
		sub19_cast : 4
		div20 : 5
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		sub50 : 1
		tmp_7 : 1
		call_ln0 : 2
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sdiv   |                            grp_fu_153                            |    0    |    0    |    0    |   394   |   238   |    0    |
|          |                            grp_fu_189                            |    0    |    0    |    0    |   394   |   238   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |          grp_CP_insertion_Pipeline_VITIS_LOOP_30_1_fu_80         |    0    |    0    |    0    |   194   |    26   |    0    |
|          | grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116 |    2    |    0    |  1.379  |   240   |   165   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |                           sub19_fu_179                           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                           sub50_fu_198                           |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                            mul_fu_165                            |    0    |    3    |    0    |    0    |    20   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                          empty_33_fu_171                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                       div_cast_cast_fu_175                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         sub19_cast_fu_185                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                           tmp_7_fu_205                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                  |    2    |    3    |  1.379  |   1222  |   741   |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| CP_length_5_loc_reg_220 |   32   |
|  DATA_LEN_1_loc_reg_214 |   32   |
|       mul_reg_241       |   32   |
|pilot_width_3_loc_reg_232|   32   |
|    sub19_cast_reg_246   |   32   |
|      sub50_reg_251      |   32   |
|  sym_num_2_loc_reg_226  |   32   |
|      tmp_7_reg_256      |   39   |
+-------------------------+--------+
|          Total          |   263  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116 |  p1  |   2  |  39  |   78   ||    9    |
| grp_CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_116 |  p16 |   2  |  32  |   64   ||    9    |
|                            grp_fu_189                            |  p0  |   2  |  32  |   64   ||    9    |
|                            grp_fu_189                            |  p1  |   2  |   9  |   18   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   224  ||  1.708  ||    36   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    3   |    1   |  1222  |   741  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   263  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |  1485  |   777  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
