
ubuntu-preinstalled/uniq:     file format elf32-littlearm


Disassembly of section .init:

00000fbc <.init>:
 fbc:	push	{r3, lr}
 fc0:	bl	1d24 <__assert_fail@plt+0xa5c>
 fc4:	pop	{r3, pc}

Disassembly of section .plt:

00000fc8 <calloc@plt-0x14>:
     fc8:	push	{lr}		; (str lr, [sp, #-4]!)
     fcc:	ldr	lr, [pc, #4]	; fd8 <calloc@plt-0x4>
     fd0:	add	lr, pc, lr
     fd4:	ldr	pc, [lr, #8]!
     fd8:	ldrdeq	r5, [r1], -ip

00000fdc <calloc@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #86016	; 0x15000
     fe4:	ldr	pc, [ip, #3804]!	; 0xedc

00000fe8 <fputs_unlocked@plt>:
     fe8:			; <UNDEFINED> instruction: 0xe7fd4778
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #86016	; 0x15000
     ff4:	ldr	pc, [ip, #3792]!	; 0xed0

00000ff8 <raise@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #86016	; 0x15000
    1000:	ldr	pc, [ip, #3784]!	; 0xec8

00001004 <strcmp@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #86016	; 0x15000
    100c:	ldr	pc, [ip, #3776]!	; 0xec0

00001010 <__cxa_finalize@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #86016	; 0x15000
    1018:	ldr	pc, [ip, #3768]!	; 0xeb8

0000101c <strtol@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #86016	; 0x15000
    1024:	ldr	pc, [ip, #3760]!	; 0xeb0

00001028 <posix_fadvise64@plt>:
    1028:			; <UNDEFINED> instruction: 0xe7fd4778
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #86016	; 0x15000
    1034:	ldr	pc, [ip, #3748]!	; 0xea4

00001038 <fflush@plt>:
    1038:			; <UNDEFINED> instruction: 0xe7fd4778
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #86016	; 0x15000
    1044:	ldr	pc, [ip, #3736]!	; 0xe98

00001048 <free@plt>:
    1048:			; <UNDEFINED> instruction: 0xe7fd4778
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #86016	; 0x15000
    1054:	ldr	pc, [ip, #3724]!	; 0xe8c

00001058 <_exit@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #86016	; 0x15000
    1060:	ldr	pc, [ip, #3716]!	; 0xe84

00001064 <memcpy@plt>:
    1064:			; <UNDEFINED> instruction: 0xe7fd4778
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #86016	; 0x15000
    1070:	ldr	pc, [ip, #3704]!	; 0xe78

00001074 <mbsinit@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #86016	; 0x15000
    107c:	ldr	pc, [ip, #3696]!	; 0xe70

00001080 <fwrite_unlocked@plt>:
    1080:			; <UNDEFINED> instruction: 0xe7fd4778
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #86016	; 0x15000
    108c:	ldr	pc, [ip, #3684]!	; 0xe64

00001090 <memcmp@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #86016	; 0x15000
    1098:	ldr	pc, [ip, #3676]!	; 0xe5c

0000109c <dcgettext@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #86016	; 0x15000
    10a4:	ldr	pc, [ip, #3668]!	; 0xe54

000010a8 <__stack_chk_fail@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #86016	; 0x15000
    10b0:	ldr	pc, [ip, #3660]!	; 0xe4c

000010b4 <dup2@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #86016	; 0x15000
    10bc:	ldr	pc, [ip, #3652]!	; 0xe44

000010c0 <realloc@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #86016	; 0x15000
    10c8:	ldr	pc, [ip, #3644]!	; 0xe3c

000010cc <textdomain@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #86016	; 0x15000
    10d4:	ldr	pc, [ip, #3636]!	; 0xe34

000010d8 <iswprint@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #86016	; 0x15000
    10e0:	ldr	pc, [ip, #3628]!	; 0xe2c

000010e4 <fwrite@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #86016	; 0x15000
    10ec:	ldr	pc, [ip, #3620]!	; 0xe24

000010f0 <lseek64@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #86016	; 0x15000
    10f8:	ldr	pc, [ip, #3612]!	; 0xe1c

000010fc <__ctype_get_mb_cur_max@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #86016	; 0x15000
    1104:	ldr	pc, [ip, #3604]!	; 0xe14

00001108 <__fpending@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #86016	; 0x15000
    1110:	ldr	pc, [ip, #3596]!	; 0xe0c

00001114 <mbrtowc@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #86016	; 0x15000
    111c:	ldr	pc, [ip, #3588]!	; 0xe04

00001120 <error@plt>:
    1120:			; <UNDEFINED> instruction: 0xe7fd4778
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #86016	; 0x15000
    112c:	ldr	pc, [ip, #3576]!	; 0xdf8

00001130 <open64@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #86016	; 0x15000
    1138:	ldr	pc, [ip, #3568]!	; 0xdf0

0000113c <strcoll@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #86016	; 0x15000
    1144:	ldr	pc, [ip, #3560]!	; 0xde8

00001148 <getenv@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #86016	; 0x15000
    1150:	ldr	pc, [ip, #3552]!	; 0xde0

00001154 <malloc@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #86016	; 0x15000
    115c:	ldr	pc, [ip, #3544]!	; 0xdd8

00001160 <__libc_start_main@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #86016	; 0x15000
    1168:	ldr	pc, [ip, #3536]!	; 0xdd0

0000116c <__freading@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #86016	; 0x15000
    1174:	ldr	pc, [ip, #3528]!	; 0xdc8

00001178 <__ctype_toupper_loc@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #86016	; 0x15000
    1180:	ldr	pc, [ip, #3520]!	; 0xdc0

00001184 <__gmon_start__@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #86016	; 0x15000
    118c:	ldr	pc, [ip, #3512]!	; 0xdb8

00001190 <freopen64@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #86016	; 0x15000
    1198:	ldr	pc, [ip, #3504]!	; 0xdb0

0000119c <getopt_long@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #86016	; 0x15000
    11a4:	ldr	pc, [ip, #3496]!	; 0xda8

000011a8 <__ctype_b_loc@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #86016	; 0x15000
    11b0:	ldr	pc, [ip, #3488]!	; 0xda0

000011b4 <exit@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #86016	; 0x15000
    11bc:	ldr	pc, [ip, #3480]!	; 0xd98

000011c0 <strtoul@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #86016	; 0x15000
    11c8:	ldr	pc, [ip, #3472]!	; 0xd90

000011cc <strlen@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #86016	; 0x15000
    11d4:	ldr	pc, [ip, #3464]!	; 0xd88

000011d8 <strchr@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #86016	; 0x15000
    11e0:	ldr	pc, [ip, #3456]!	; 0xd80

000011e4 <__errno_location@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #86016	; 0x15000
    11ec:	ldr	pc, [ip, #3448]!	; 0xd78

000011f0 <__cxa_atexit@plt>:
    11f0:			; <UNDEFINED> instruction: 0xe7fd4778
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #86016	; 0x15000
    11fc:	ldr	pc, [ip, #3436]!	; 0xd6c

00001200 <memset@plt>:
    1200:			; <UNDEFINED> instruction: 0xe7fd4778
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #86016	; 0x15000
    120c:	ldr	pc, [ip, #3424]!	; 0xd60

00001210 <__printf_chk@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #86016	; 0x15000
    1218:	ldr	pc, [ip, #3416]!	; 0xd58

0000121c <fileno@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #86016	; 0x15000
    1224:	ldr	pc, [ip, #3408]!	; 0xd50

00001228 <__fprintf_chk@plt>:
    1228:			; <UNDEFINED> instruction: 0xe7fd4778
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #86016	; 0x15000
    1234:	ldr	pc, [ip, #3396]!	; 0xd44

00001238 <fclose@plt>:
    1238:			; <UNDEFINED> instruction: 0xe7fd4778
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #86016	; 0x15000
    1244:	ldr	pc, [ip, #3384]!	; 0xd38

00001248 <fseeko64@plt>:
    1248:			; <UNDEFINED> instruction: 0xe7fd4778
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #86016	; 0x15000
    1254:	ldr	pc, [ip, #3372]!	; 0xd2c

00001258 <__uflow@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #86016	; 0x15000
    1260:	ldr	pc, [ip, #3364]!	; 0xd24

00001264 <__overflow@plt>:
    1264:			; <UNDEFINED> instruction: 0xe7fd4778
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #86016	; 0x15000
    1270:	ldr	pc, [ip, #3352]!	; 0xd18

00001274 <setlocale@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #86016	; 0x15000
    127c:	ldr	pc, [ip, #3344]!	; 0xd10

00001280 <strrchr@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #86016	; 0x15000
    1288:	ldr	pc, [ip, #3336]!	; 0xd08

0000128c <nl_langinfo@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #86016	; 0x15000
    1294:	ldr	pc, [ip, #3328]!	; 0xd00

00001298 <bindtextdomain@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #86016	; 0x15000
    12a0:	ldr	pc, [ip, #3320]!	; 0xcf8

000012a4 <strncmp@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #86016	; 0x15000
    12ac:	ldr	pc, [ip, #3312]!	; 0xcf0

000012b0 <abort@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #86016	; 0x15000
    12b8:	ldr	pc, [ip, #3304]!	; 0xce8

000012bc <close@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #86016	; 0x15000
    12c4:	ldr	pc, [ip, #3296]!	; 0xce0

000012c8 <__assert_fail@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #86016	; 0x15000
    12d0:	ldr	pc, [ip, #3288]!	; 0xcd8

Disassembly of section .text:

000012d8 <.text>:
    12d8:	svcmi	0x00f0e92d
    12dc:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    12e0:	strmi	r8, [pc], -r2, lsl #22
    12e4:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12e8:	beq	2bd42c <program_name@@Base+0x2a6374>
    12ec:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12f0:			; <UNDEFINED> instruction: 0xf8df447a
    12f4:			; <UNDEFINED> instruction: 0xb09d08d8
    12f8:	ldmmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12fc:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    1300:			; <UNDEFINED> instruction: 0xf8df447c
    1304:	ldmdavs	fp, {r4, r6, r7, fp, sp, lr}
    1308:			; <UNDEFINED> instruction: 0xf04f931b
    130c:			; <UNDEFINED> instruction: 0xf7ff0300
    1310:			; <UNDEFINED> instruction: 0xf8dfef1c
    1314:	ldrbtmi	r3, [lr], #-2244	; 0xfffff73c
    1318:	stmials	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    131c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1320:	ldrbtmi	r3, [r9], #793	; 0x319
    1324:	ldmdavs	r8!, {r1, r9, sl, fp, ip}
    1328:	andcs	fp, r1, #24, 30	; 0x60
    132c:			; <UNDEFINED> instruction: 0xf0019206
    1330:			; <UNDEFINED> instruction: 0xf8dffb01
    1334:	andcs	r1, r6, ip, lsr #17
    1338:			; <UNDEFINED> instruction: 0xf7ff4479
    133c:			; <UNDEFINED> instruction: 0xf8dfef9c
    1340:	strtmi	r1, [r0], -r4, lsr #17
    1344:			; <UNDEFINED> instruction: 0xf7ff4479
    1348:	strtmi	lr, [r0], -r8, lsr #31
    134c:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
    1350:			; <UNDEFINED> instruction: 0xf0012003
    1354:			; <UNDEFINED> instruction: 0xf8dffa25
    1358:			; <UNDEFINED> instruction: 0xf8df3890
    135c:	ldrbtmi	r2, [sl], #-2192	; 0xfffff770
    1360:	cmnvc	r0, fp, lsl #4
    1364:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1368:	movweq	pc, #49410	; 0xc102	; <UNPREDICTABLE>
    136c:			; <UNDEFINED> instruction: 0xf003930c
    1370:			; <UNDEFINED> instruction: 0xf8dfff83
    1374:	movwcs	r2, #2172	; 0x87c
    1378:			; <UNDEFINED> instruction: 0x461c461d
    137c:	movwls	r4, #38010	; 0x947a
    1380:	movwls	r3, #41680	; 0xa2d0
    1384:			; <UNDEFINED> instruction: 0xf04f920d
    1388:	teqvs	r3, pc	; <illegal shifter operand>
    138c:	ldrvc	r6, [r3, #243]!	; 0xf3
    1390:	movwcs	r6, #4531	; 0x11b3
    1394:	ldrvc	r6, [r3, #-50]!	; 0xffffffce
    1398:	adcsvs	r7, r3, r3, ror r5
    139c:			; <UNDEFINED> instruction: 0xf8dfe014
    13a0:			; <UNDEFINED> instruction: 0xf8593854
    13a4:	ldmdavs	r3!, {r0, r1, sp, lr}
    13a8:	vmls.f<illegal width 8>	d4, d0, d3[0]
    13ac:	stccs	0, cr8, [r2], {199}	; 0xc7
    13b0:			; <UNDEFINED> instruction: 0x83bcf000
    13b4:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    13b8:	eorsvs	r3, r3, r1, lsl #6
    13bc:	bl	ec034 <program_name@@Base+0xd4f7c>
    13c0:	strcc	r0, [r1], #-900	; 0xfffffc7c
    13c4:	stccs	8, cr15, [ip], {67}	; 0x43
    13c8:	rscle	r1, r8, r9, ror #24
    13cc:	stmdalt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13d0:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13d4:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    13d8:	blls	1a5ff0 <program_name@@Base+0x18ef38>
    13dc:	svclt	0x00082c00
    13e0:	ldrmi	r2, [lr], -r0, lsl #6
    13e4:	bicsle	r2, sl, r0, lsl #22
    13e8:	ldrtmi	r9, [r9], -r4, lsl #20
    13ec:	strbmi	r9, [r0], -r0, lsl #6
    13f0:			; <UNDEFINED> instruction: 0xf7ff465b
    13f4:	mcrrne	14, 13, lr, r2, cr4
    13f8:	sbcsle	r4, r0, r5, lsl #12
    13fc:	ldclle	8, cr2, [r1], #-488	; 0xfffffe18
    1400:	ldclle	8, cr2, [r4, #-188]	; 0xffffff44
    1404:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    1408:	vqdmulh.s<illegal width 8>	q1, q0, q5
    140c:	ldm	pc, {r2, r4, r7, pc}^	; <UNPREDICTABLE>
    1410:			; <UNDEFINED> instruction: 0x01a3f013
    1414:			; <UNDEFINED> instruction: 0x01a301a3
    1418:			; <UNDEFINED> instruction: 0x01a301a3
    141c:			; <UNDEFINED> instruction: 0x01a301a3
    1420:			; <UNDEFINED> instruction: 0x01a301a3
    1424:	addseq	r0, r2, r3, lsr #3
    1428:	umullseq	r0, r2, r2, r0
    142c:	umullseq	r0, r2, r2, r0
    1430:	umullseq	r0, r2, r2, r0
    1434:	umullseq	r0, r2, r2, r0
    1438:			; <UNDEFINED> instruction: 0x01760092
    143c:	umullseq	r0, r2, r2, r0
    1440:	umullseq	r0, r2, r2, r0
    1444:	umullseq	r0, r2, r2, r0
    1448:	umullseq	r0, r2, r2, r0
    144c:	umullseq	r0, r2, r2, r0
    1450:	umullseq	r0, r2, r2, r0
    1454:	umullseq	r0, r2, r2, r0
    1458:	umullseq	r0, r2, r2, r0
    145c:	umullseq	r0, r2, r2, r0
    1460:	umullseq	r0, r2, r2, r0
    1464:	umullseq	r0, r2, r2, r0
    1468:	umullseq	r0, r2, r2, r0
    146c:	umullseq	r0, r2, r2, r0
    1470:	umullseq	r0, r2, r2, r0
    1474:	umullseq	r0, r2, r2, r0
    1478:	cmneq	r6, lr, ror #2
    147c:			; <UNDEFINED> instruction: 0x01550092
    1480:	umullseq	r0, r2, r2, r0
    1484:	addseq	r0, r2, pc, asr #2
    1488:	umullseq	r0, r2, r2, r0
    148c:	umullseq	r0, r2, r2, r0
    1490:	umullseq	r0, r2, r2, r0
    1494:	umullseq	r0, r2, r2, r0
    1498:	addseq	r0, r2, r0, asr #2
    149c:	addseq	r0, r2, r8, lsr r1
    14a0:	addseq	r0, r2, r9, lsr #2
    14a4:	umaaleq	r0, fp, r2, r0
    14a8:	beq	3d5ec <program_name@@Base+0x26534>
    14ac:	stcne	7, cr14, [r3], {149}	; 0x95
    14b0:	cmphi	r5, #0	; <UNPREDICTABLE>
    14b4:	teqle	fp, r1, lsl #16
    14b8:			; <UNDEFINED> instruction: 0x3744f8df
    14bc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    14c0:	ldmdavs	fp, {r1, r2, r3, r8, r9, ip, pc}
    14c4:	blcs	adf538 <program_name@@Base+0xac8480>
    14c8:	addshi	pc, r9, #0
    14cc:			; <UNDEFINED> instruction: 0xf0002c02
    14d0:	blls	3a2290 <program_name@@Base+0x38b1d8>
    14d4:	blge	71b544 <program_name@@Base+0x70448c>
    14d8:	orreq	lr, r4, #3072	; 0xc00
    14dc:			; <UNDEFINED> instruction: 0xf8433401
    14e0:	ldrb	r2, [sl, -ip, lsl #24]!
    14e4:	svcvc	0x0080f5b0
    14e8:			; <UNDEFINED> instruction: 0xf8dfd125
    14ec:			; <UNDEFINED> instruction: 0xf8593714
    14f0:	ldmdavs	r9, {r0, r1, ip, sp}
    14f4:			; <UNDEFINED> instruction: 0xf0002900
    14f8:			; <UNDEFINED> instruction: 0xf8df826c
    14fc:			; <UNDEFINED> instruction: 0xf04f0708
    1500:	blls	304518 <program_name@@Base+0x2ed460>
    1504:	rsceq	pc, r0, #-1073741822	; 0xc0000002
    1508:	andvs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    150c:	andgt	pc, r0, sp, asr #17
    1510:	usateq	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1514:	ldrbtmi	r6, [r8], #-2102	; 0xfffff7ca
    1518:			; <UNDEFINED> instruction: 0xf0009601
    151c:	blls	3014f0 <program_name@@Base+0x2ea438>
    1520:	addeq	lr, r0, r3, lsl #22
    1524:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    1528:	ldrbtmi	r6, [fp], #-2242	; 0xfffff73e
    152c:	smmls	r4, sl, r1, r6
    1530:			; <UNDEFINED> instruction: 0xf0003503
    1534:	andcs	r8, r1, r5, lsl r2
    1538:	stc2l	0, cr15, [r0, #-0]
    153c:			; <UNDEFINED> instruction: 0x36d0f8df
    1540:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1544:			; <UNDEFINED> instruction: 0xf0402a00
    1548:	ldmvs	ip, {r0, r1, r2, r3, r4, r8, pc}
    154c:	vldrvc.16	s22, [fp, #56]	; 0x38	; <UNPREDICTABLE>
    1550:			; <UNDEFINED> instruction: 0xf0402b00
    1554:	blls	662178 <program_name@@Base+0x64b0c0>
    1558:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    155c:	ldrbtmi	r9, [r9], #-3098	; 0xfffff3e6
    1560:	mcr	6, 0, r4, cr8, cr8, {0}
    1564:			; <UNDEFINED> instruction: 0xf7ff3a10
    1568:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    156c:	addhi	pc, r1, #64	; 0x40
    1570:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    1574:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1578:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    157c:			; <UNDEFINED> instruction: 0xf8dfb170
    1580:			; <UNDEFINED> instruction: 0x4620369c
    1584:			; <UNDEFINED> instruction: 0x1698f8df
    1588:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    158c:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    1590:			; <UNDEFINED> instruction: 0xf87cf001
    1594:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1598:	rscshi	pc, r8, #0
    159c:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    15a0:	tstcs	r2, r3, lsl sp
    15a4:	bleq	163d9e0 <program_name@@Base+0x1626928>
    15a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    15ac:	movwls	r6, #38936	; 0x9818
    15b0:			; <UNDEFINED> instruction: 0xf83ef001
    15b4:			; <UNDEFINED> instruction: 0xf0014628
    15b8:	ldrbmi	pc, [r8], -fp, lsl #18	; <UNPREDICTABLE>
    15bc:			; <UNDEFINED> instruction: 0xf908f001
    15c0:			; <UNDEFINED> instruction: 0x3664f8df
    15c4:	cfldrdvc	mvd4, [sl, #-492]	; 0xfffffe14
    15c8:			; <UNDEFINED> instruction: 0xf0002a00
    15cc:	ldcvc	0, cr8, [lr, #-936]	; 0xfffffc58
    15d0:			; <UNDEFINED> instruction: 0xf0002e00
    15d4:	ldmvs	fp, {r1, r2, r5, r6, r7, pc}
    15d8:			; <UNDEFINED> instruction: 0xf0402b01
    15dc:			; <UNDEFINED> instruction: 0xf8df80e2
    15e0:			; <UNDEFINED> instruction: 0xf8df864c
    15e4:	ldrbtmi	r3, [r8], #1612	; 0x64c
    15e8:	movwls	r4, #25723	; 0x647b
    15ec:	movwls	r2, #17152	; 0x4300
    15f0:	ldmdavs	r9, {r0, r3, r8, r9, fp, ip, pc}
    15f4:	ldrbeq	r6, [ip], fp, lsl #16
    15f8:	rsbshi	pc, fp, #0, 2
    15fc:			; <UNDEFINED> instruction: 0x46284652
    1600:			; <UNDEFINED> instruction: 0xf8ecf001
    1604:			; <UNDEFINED> instruction: 0xf0002800
    1608:	ldmib	r5, {r2, r4, r5, r6, r9, pc}^
    160c:	ldrtmi	r7, [r8], -r1, lsl #8
    1610:			; <UNDEFINED> instruction: 0xf0004621
    1614:			; <UNDEFINED> instruction: 0xf8dbfc7b
    1618:	cdpne	0, 7, cr3, cr10, cr4, {0}
    161c:	strmi	r1, [r7], -r4, lsl #22
    1620:	blcs	8278 <version_etc_copyright@@Base+0x2104>
    1624:	subhi	pc, r3, #64	; 0x40
    1628:	ldmibvs	fp, {r1, r2, r8, r9, fp, ip, pc}^
    162c:	blcs	6db60 <program_name@@Base+0x56aa8>
    1630:	subshi	pc, r2, #0
    1634:			; <UNDEFINED> instruction: 0xf0002b04
    1638:	bls	121f7c <program_name@@Base+0x10aec4>
    163c:			; <UNDEFINED> instruction: 0xf0402a00
    1640:			; <UNDEFINED> instruction: 0xf8df8247
    1644:			; <UNDEFINED> instruction: 0xf85935d8
    1648:	ldmdavs	fp, {r0, r1, ip, sp}
    164c:	stmdavs	sl!, {r0, r8, sp}^
    1650:	ldrls	r6, [r0], #-2216	; 0xfffff758
    1654:			; <UNDEFINED> instruction: 0xf7ff970f
    1658:			; <UNDEFINED> instruction: 0x462bed16
    165c:	ldrbmi	r9, [sp], -r4, lsl #12
    1660:	bfi	r4, fp, (invalid: 13:5)
    1664:	ldrcc	pc, [r8, #2271]	; 0x8df
    1668:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    166c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1670:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    1674:	blx	ffabd67e <program_name@@Base+0xffaa65c6>
    1678:	ldrcc	pc, [ip, #2271]!	; 0x8df
    167c:	andsvs	r4, r8, fp, ror r4
    1680:			; <UNDEFINED> instruction: 0xf8dfe6ab
    1684:	andcs	r3, r0, #184, 10	; 0x2e000000
    1688:	tstls	r9, r1, lsl #2
    168c:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
    1690:			; <UNDEFINED> instruction: 0xf8dfe6a3
    1694:			; <UNDEFINED> instruction: 0xf8df356c
    1698:			; <UNDEFINED> instruction: 0xf85915a8
    169c:	ldrbtmi	r3, [r9], #-3
    16a0:			; <UNDEFINED> instruction: 0xf0006818
    16a4:			; <UNDEFINED> instruction: 0xf8dffbd3
    16a8:	ldrbtmi	r3, [fp], #-1436	; 0xfffffa64
    16ac:			; <UNDEFINED> instruction: 0xe6946118
    16b0:	ldrcc	pc, [r4, #2271]	; 0x8df
    16b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16b8:	pkhbt	r7, lr, sl, lsl #2
    16bc:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    16c0:	andls	r2, sl, #536870912	; 0x20000000
    16c4:	strne	pc, [r4, #2271]	; 0x8df
    16c8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    16cc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    16d0:	blx	fef3d6da <program_name@@Base+0xfef26622>
    16d4:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    16d8:	sbcsvs	r4, r8, fp, ror r4
    16dc:			; <UNDEFINED> instruction: 0xf8dfe67d
    16e0:	andcs	r3, r0, #116, 10	; 0x1d000000
    16e4:	tstls	r9, r1, lsl #2
    16e8:	ldrbvc	r4, [sl, #-1147]	; 0xfffffb85
    16ec:			; <UNDEFINED> instruction: 0xf8dfe675
    16f0:	andcs	r3, r0, #104, 10	; 0x1a000000
    16f4:	tstls	r9, r1, lsl #2
    16f8:	addsvs	r4, sl, fp, ror r4
    16fc:			; <UNDEFINED> instruction: 0xf8dfe66d
    1700:	tstcs	r0, ip, asr r5
    1704:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1708:	ldrbtmi	r2, [r8], #-769	; 0xfffffcff
    170c:	strbvc	r9, [r1, #-14]
    1710:			; <UNDEFINED> instruction: 0xf8597583
    1714:	ldmdavs	r1, {r1, sp}
    1718:			; <UNDEFINED> instruction: 0xf0002900
    171c:			; <UNDEFINED> instruction: 0xf8df81d6
    1720:			; <UNDEFINED> instruction: 0xf04fc4e4
    1724:	movwls	r0, #40452	; 0x9e04
    1728:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    172c:	andgt	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    1730:			; <UNDEFINED> instruction: 0xf8cd4478
    1734:	andsls	lr, r1, r0
    1738:	ldrdvs	pc, [r0], -ip
    173c:			; <UNDEFINED> instruction: 0xf8df4603
    1740:	bls	342bd8 <program_name@@Base+0x32bb20>
    1744:			; <UNDEFINED> instruction: 0x96014478
    1748:	cdp2	0, 13, cr15, cr12, cr0, {0}
    174c:	bls	3a8398 <program_name@@Base+0x3912e0>
    1750:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1754:			; <UNDEFINED> instruction: 0xe6406193
    1758:	bcs	a7f88 <program_name@@Base+0x90ed0>
    175c:	orrhi	pc, r3, r0
    1760:	strcs	pc, [r4, #-2271]	; 0xfffff721
    1764:	orrsne	pc, r9, r9, asr #12
    1768:	orrsne	pc, r9, r1, asr #13
    176c:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1770:	vhsub.s8	d20, d16, d10
    1774:			; <UNDEFINED> instruction: 0xf8df8172
    1778:			; <UNDEFINED> instruction: 0xf04f34f4
    177c:	strdcs	r3, [r1, -pc]
    1780:	ldrbtmi	r9, [fp], #-266	; 0xfffffef6
    1784:			; <UNDEFINED> instruction: 0xe61f60da
    1788:	bcs	27fb4 <program_name@@Base+0x10efc>
    178c:	mvnshi	pc, r0, asr #32
    1790:	blcs	5ba04 <program_name@@Base+0x4494c>
    1794:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {1}
    1798:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    179c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17a0:	svcls	0x0009e1e3
    17a4:			; <UNDEFINED> instruction: 0x46584652
    17a8:			; <UNDEFINED> instruction: 0xf0016839
    17ac:	stmdacs	r0, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    17b0:	addhi	pc, sl, r0
    17b4:	ldrvs	lr, [r7], #-2525	; 0xfffff623
    17b8:	ldrtmi	r4, [r0], -r1, lsr #12
    17bc:	blx	fe9bd7c6 <program_name@@Base+0xfe9a670e>
    17c0:	mcrcc	8, 0, r6, cr1, cr9, {1}
    17c4:	blne	11b7f8 <program_name@@Base+0x104740>
    17c8:	ldrbeq	r4, [r8], r2, lsl #12
    17cc:	stmdaeq	r4, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    17d0:	mrshi	pc, (UNDEF: 20)	; <UNPREDICTABLE>
    17d4:	ldrcc	pc, [ip], #2271	; 0x8df
    17d8:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    17dc:	movwcs	r9, #778	; 0x30a
    17e0:	strcc	lr, [r4], #-2509	; 0xfffff633
    17e4:	stmib	sp, {r0, r8, r9, sp}^
    17e8:	ldrmi	r3, [r1], fp, lsl #18
    17ec:			; <UNDEFINED> instruction: 0x46284652
    17f0:			; <UNDEFINED> instruction: 0xfff4f000
    17f4:			; <UNDEFINED> instruction: 0xf0002800
    17f8:	ldmib	r5, {r2, r4, r6, r7, pc}^
    17fc:	ldrtmi	r4, [r1], -r1, lsl #12
    1800:			; <UNDEFINED> instruction: 0xf0004620
    1804:			; <UNDEFINED> instruction: 0x3c01fb83
    1808:	strbmi	r4, [r9], -r3, asr #12
    180c:	strmi	r1, [r7], -r6, lsl #23
    1810:	strtmi	r1, [r2], -r4, lsr #23
    1814:	blx	ffabd81c <program_name@@Base+0xffaa6764>
    1818:	movwcs	lr, #18909	; 0x49dd
    181c:	stceq	0, cr15, [r1], {128}	; 0x80
    1820:	blx	17d3040 <program_name@@Base+0x17bbf88>
    1824:	bl	4c0a5c <program_name@@Base+0x4a99a4>
    1828:			; <UNDEFINED> instruction: 0xf143020c
    182c:	ldrmi	r0, [r0], -r0, lsl #6
    1830:	andeq	pc, r1, #111	; 0x6f
    1834:			; <UNDEFINED> instruction: 0xf04f4619
    1838:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    183c:	addmi	r0, fp, #4, 2
    1840:	smlabteq	r6, sp, r9, lr
    1844:	addmi	fp, r2, #8, 30
    1848:	svclt	0x0038990a
    184c:	movwcs	lr, #18893	; 0x49cd
    1850:	stmdbcs	r0, {r0, r3, r7, r8, fp, sp, lr}
    1854:	mcrcs	0, 0, sp, cr0, cr7, {2}
    1858:	ldmib	sp, {r1, r3, r5, r6, ip, lr, pc}^
    185c:			; <UNDEFINED> instruction: 0xf10b2306
    1860:			; <UNDEFINED> instruction: 0xf10b0108
    1864:	tstmi	r3, #4
    1868:	movwcs	sp, #92	; 0x5c
    186c:			; <UNDEFINED> instruction: 0xf8df930b
    1870:	ldrbtmi	r3, [fp], #-1032	; 0xfffffbf8
    1874:			; <UNDEFINED> instruction: 0xf0837d1b
    1878:	ldmdblt	fp, {r0, r8, r9}
    187c:	movwcs	lr, #18909	; 0x49dd
    1880:	blx	83d88a <program_name@@Base+0x8267d2>
    1884:	strtmi	r4, [r0], fp, lsr #12
    1888:	ssatmi	r4, #26, sp, asr #12
    188c:			; <UNDEFINED> instruction: 0xb11e469b
    1890:	strcs	r2, [r0], #-768	; 0xfffffd00
    1894:	strcc	lr, [r4], #-2509	; 0xfffff633
    1898:	ldmdavs	r9, {r0, r3, r8, r9, fp, ip, pc}
    189c:	ldrbeq	r6, [sl], fp, lsl #16
    18a0:	ldmib	sp, {r2, r5, r7, r8, sl, ip, lr, pc}^
    18a4:			; <UNDEFINED> instruction: 0xf10b3404
    18a8:			; <UNDEFINED> instruction: 0xf10b0004
    18ac:			; <UNDEFINED> instruction: 0x43230108
    18b0:	addshi	pc, r6, r0
    18b4:	ldrbtmi	r4, [fp], #-3057	; 0xfffff40f
    18b8:			; <UNDEFINED> instruction: 0xf0837d1b
    18bc:	ldmdblt	fp, {r0, r8, r9}
    18c0:	movwcs	lr, #18909	; 0x49dd
    18c4:	blx	fffbd8cc <program_name@@Base+0xfffa6814>
    18c8:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
    18cc:	ldreq	r6, [fp], r3, lsl #16
    18d0:			; <UNDEFINED> instruction: 0xf003d46d
    18d4:	strmi	pc, [r4], -r3, lsl #20
    18d8:	cmnle	r8, r0, lsl #16
    18dc:			; <UNDEFINED> instruction: 0xf7ff9815
    18e0:	ldmdals	r8, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    18e4:	bl	fecbf8e8 <program_name@@Base+0xfeca8830>
    18e8:	blmi	fedd4484 <program_name@@Base+0xfedbd3cc>
    18ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    18f0:	blls	6db960 <program_name@@Base+0x6c48a8>
    18f4:			; <UNDEFINED> instruction: 0xf040405a
    18f8:			; <UNDEFINED> instruction: 0x46208158
    18fc:	ldc	0, cr11, [sp], #116	; 0x74
    1900:	pop	{r1, r8, r9, fp, pc}
    1904:	mcrcs	15, 0, r8, cr0, cr0, {7}
    1908:	ldmibmi	lr, {r1, r6, r8, ip, lr, pc}^
    190c:	cfstrsvc	mvf4, [r9, #484]	; 0x1e4
    1910:	sbcle	r2, r1, r0, lsl #18
    1914:	movwcs	lr, #27101	; 0x69dd
    1918:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    191c:	andeq	pc, r4, fp, lsl #2
    1920:	tstle	r9, r3, lsl r3
    1924:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
    1928:			; <UNDEFINED> instruction: 0xf0837d5b
    192c:	str	r0, [r4, r1, lsl #6]!
    1930:	movwcs	lr, #27101	; 0x69dd
    1934:	svclt	0x00082b00
    1938:	mvnle	r2, r1, lsl #20
    193c:	rsbsle	r2, pc, r1, lsl #18
    1940:	rsbsle	r2, sl, r2, lsl #18
    1944:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    1948:	blcs	20fbc <program_name@@Base+0x9f04>
    194c:			; <UNDEFINED> instruction: 0xf10bd052
    1950:			; <UNDEFINED> instruction: 0xf10b0108
    1954:	ldr	r0, [r1, r4]
    1958:	svceq	0x0000f1bc
    195c:	str	sp, [r6, lr, lsl #3]
    1960:	blmi	feb94494 <program_name@@Base+0xfeb7d3dc>
    1964:			; <UNDEFINED> instruction: 0xf85949cb
    1968:			; <UNDEFINED> instruction: 0xf8594002
    196c:	ldrbtmi	r0, [r9], #-3
    1970:	stmdavs	r3!, {r0, r3, r6, r7, r9, fp, lr}
    1974:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    1978:	strne	lr, [r1], -sp, asr #19
    197c:	stmibmi	r7, {r9, ip, pc}^
    1980:	ldrbtmi	r4, [r9], #-2759	; 0xfffff539
    1984:			; <UNDEFINED> instruction: 0xf002447a
    1988:			; <UNDEFINED> instruction: 0x4630fdd9
    198c:	ldc	7, cr15, [r2], {255}	; 0xff
    1990:	movwcs	lr, #27101	; 0x69dd
    1994:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    1998:	andeq	pc, r4, fp, lsl #2
    199c:	sbcle	r4, r1, r3, lsl r3
    19a0:	blls	27b73c <program_name@@Base+0x264684>
    19a4:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    19a8:			; <UNDEFINED> instruction: 0xf57f0699
    19ac:	ldmibmi	sp!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    19b0:	andcs	r2, r0, r5, lsl #4
    19b4:			; <UNDEFINED> instruction: 0xf7ff4479
    19b8:	vmov.s16	lr, d8[1]
    19bc:	andls	r1, r4, r0, lsl sl
    19c0:			; <UNDEFINED> instruction: 0xf0022004
    19c4:	bls	140620 <program_name@@Base+0x129568>
    19c8:	strmi	r2, [r3], -r0, lsl #2
    19cc:			; <UNDEFINED> instruction: 0xf7ff2001
    19d0:	blmi	fed7c880 <program_name@@Base+0xfed657c8>
    19d4:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    19d8:	ldrbt	r6, [lr], #474	; 0x1da
    19dc:	ldmdage	r7, {r3, r4, r8, fp, sp, pc}
    19e0:	strcs	r4, [r0], #-2994	; 0xfffff44e
    19e4:	stmib	sp, {r8, sl, sp}^
    19e8:	ldrbtmi	r4, [fp], #-1284	; 0xfffffafc
    19ec:			; <UNDEFINED> instruction: 0xf0837d5b
    19f0:	strb	r0, [r4, -r1, lsl #6]!
    19f4:	strcs	r2, [r0], #-769	; 0xfffffcff
    19f8:	strcc	lr, [r4], #-2509	; 0xfffff633
    19fc:			; <UNDEFINED> instruction: 0xf000e74c
    1a00:			; <UNDEFINED> instruction: 0xf5a0ff61
    1a04:			; <UNDEFINED> instruction: 0xf5a03043
    1a08:			; <UNDEFINED> instruction: 0xf5b070d8
    1a0c:			; <UNDEFINED> instruction: 0xf67f7f2e
    1a10:	stmdals	lr, {r0, r2, r3, r4, r6, r8, sl, fp, sp, pc}
    1a14:			; <UNDEFINED> instruction: 0xf8dfab16
    1a18:			; <UNDEFINED> instruction: 0x4631c298
    1a1c:	stmdavs	r0, {r1, r3, r9, sp}
    1a20:			; <UNDEFINED> instruction: 0xf8cd44fc
    1a24:			; <UNDEFINED> instruction: 0xf002c000
    1a28:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1a2c:	cfstrdge	mvd15, [lr, #-508]	; 0xfffffe04
    1a30:	bls	5948b8 <program_name@@Base+0x57d800>
    1a34:	tstvs	sl, fp, ror r4
    1a38:	blls	2fad7c <program_name@@Base+0x2e3cc4>
    1a3c:	orrle	r2, r1, r0, lsl #22
    1a40:	blmi	1da8278 <program_name@@Base+0x1d911c0>
    1a44:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a48:	andcc	lr, r5, #208, 18	; 0x340000
    1a4c:	rsble	r4, r9, #805306377	; 0x30000009
    1a50:	cmpvs	r2, sl, asr ip
    1a54:	andge	pc, r0, r3, lsl #17
    1a58:	tstcs	sl, r4, ror r7
    1a5c:	movwcc	pc, #11009	; 0x2b01	; <UNPREDICTABLE>
    1a60:			; <UNDEFINED> instruction: 0xf63f429a
    1a64:	bmi	fe52d48c <program_name@@Base+0xfe5163d4>
    1a68:	tstls	sl, r1, lsl #2
    1a6c:	sbcsvs	r4, r3, sl, ror r4
    1a70:	blmi	1b3ad20 <program_name@@Base+0x1b23c68>
    1a74:			; <UNDEFINED> instruction: 0xee184991
    1a78:			; <UNDEFINED> instruction: 0xf8590a10
    1a7c:	ldrbtmi	r3, [r9], #-3
    1a80:			; <UNDEFINED> instruction: 0xf000681a
    1a84:	strmi	pc, [r5], -r3, lsl #28
    1a88:			; <UNDEFINED> instruction: 0xf47f2800
    1a8c:			; <UNDEFINED> instruction: 0xf7ffad71
    1a90:	vnmls.f64	d14, d24, d26
    1a94:	tstcs	r3, r0, lsl sl
    1a98:	strtmi	r6, [r8], -r4, lsl #16
    1a9c:	blx	3bdaae <program_name@@Base+0x3a69f6>
    1aa0:	strtmi	r4, [r1], -r7, lsl #21
    1aa4:			; <UNDEFINED> instruction: 0x4603447a
    1aa8:			; <UNDEFINED> instruction: 0xf7ff2001
    1aac:	blls	43c7a4 <program_name@@Base+0x4256ec>
    1ab0:	stmdbls	pc, {r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1ab4:			; <UNDEFINED> instruction: 0xf99af000
    1ab8:			; <UNDEFINED> instruction: 0xf47f2800
    1abc:			; <UNDEFINED> instruction: 0xf8d8adb5
    1ac0:	blcs	db38 <version_etc_copyright@@Base+0x79c4>
    1ac4:	cfldrsge	mvf15, [r4, #252]	; 0xfc
    1ac8:			; <UNDEFINED> instruction: 0x6181e5bb
    1acc:	str	r9, [r4], #777	; 0x309
    1ad0:	blcs	506e0 <program_name@@Base+0x39628>
    1ad4:	ldcge	6, cr15, [r5, #252]!	; 0xfc
    1ad8:			; <UNDEFINED> instruction: 0xf8594b50
    1adc:	ldmdavs	r8, {r0, r1, ip, sp}
    1ae0:	ldrdcs	lr, [r5, -r0]
    1ae4:	eorsle	r4, r4, #-1610612728	; 0xa0000008
    1ae8:	cmpvs	r1, r1, asr ip
    1aec:	andge	pc, r0, r2, lsl #17
    1af0:	blmi	1d3b1a4 <program_name@@Base+0x1d240ec>
    1af4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1af8:			; <UNDEFINED> instruction: 0xf0333b02
    1afc:			; <UNDEFINED> instruction: 0xf47f0302
    1b00:	blls	12d694 <program_name@@Base+0x1165dc>
    1b04:			; <UNDEFINED> instruction: 0xf43f2b00
    1b08:	blmi	112d68c <program_name@@Base+0x11165d4>
    1b0c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1b10:	ldmib	r0, {r3, r4, fp, sp, lr}^
    1b14:	addsmi	r3, r3, #1342177280	; 0x50000000
    1b18:	lfmne	f5, 3, [sl], {52}	; 0x34
    1b1c:			; <UNDEFINED> instruction: 0xf8836142
    1b20:	ldrb	sl, [r1], r0
    1b24:			; <UNDEFINED> instruction: 0xf7ff4651
    1b28:	str	lr, [fp, -r0, lsr #23]
    1b2c:	andcs	r4, r5, #1671168	; 0x198000
    1b30:	ldrbtmi	r2, [r9], #-0
    1b34:	b	fecbfb38 <program_name@@Base+0xfeca8a80>
    1b38:	andls	r6, r4, r3, lsr r8
    1b3c:	eoreq	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1b40:	blx	fe13db52 <program_name@@Base+0xfe126a9a>
    1b44:	bls	109f4c <program_name@@Base+0xf2e94>
    1b48:	strmi	r4, [r8], -r3, lsl #12
    1b4c:	b	ffabfb50 <program_name@@Base+0xffaa8a98>
    1b50:			; <UNDEFINED> instruction: 0x4651e4f1
    1b54:			; <UNDEFINED> instruction: 0xf7ff9304
    1b58:	blls	13c980 <program_name@@Base+0x1258c8>
    1b5c:			; <UNDEFINED> instruction: 0x4630e575
    1b60:	blx	b3db68 <program_name@@Base+0xb26ab0>
    1b64:	andcs	r4, r5, #1458176	; 0x164000
    1b68:	andcs	r4, r0, r9, ror r4
    1b6c:	b	fe5bfb70 <program_name@@Base+0xfe5a8ab8>
    1b70:	strmi	r2, [r2], -r0, lsl #2
    1b74:			; <UNDEFINED> instruction: 0xf7ff4608
    1b78:	ldrb	lr, [ip], #2774	; 0xad6
    1b7c:	andcs	r4, r5, #84, 18	; 0x150000
    1b80:			; <UNDEFINED> instruction: 0xe7f24479
    1b84:			; <UNDEFINED> instruction: 0xf7ff4651
    1b88:			; <UNDEFINED> instruction: 0xe69deb70
    1b8c:	bl	abfb90 <program_name@@Base+0xaa8ad8>
    1b90:	tstcs	r3, r2, lsr #12
    1b94:	strtmi	r6, [r8], -r6, lsl #16
    1b98:	blx	fe43dba8 <program_name@@Base+0xfe426af0>
    1b9c:	ldrtmi	r4, [r1], -sp, asr #20
    1ba0:			; <UNDEFINED> instruction: 0x4603447a
    1ba4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ba8:			; <UNDEFINED> instruction: 0xf7ffeabe
    1bac:	stmdbmi	sl, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    1bb0:	andcs	r2, r0, r5, lsl #4
    1bb4:			; <UNDEFINED> instruction: 0xf7ff4479
    1bb8:	blls	3bc588 <program_name@@Base+0x3a54d0>
    1bbc:	ldmdavs	r8, {r2, ip, pc}
    1bc0:	svclt	0x0000e7be
    1bc4:	andeq	r5, r1, r0, asr #23
    1bc8:	andeq	r0, r0, r4, lsl #2
    1bcc:	andeq	r4, r0, lr, lsl #15
    1bd0:	andeq	r4, r0, r0, ror #13
    1bd4:	andeq	r5, r1, r6, ror sp
    1bd8:	andeq	r4, r0, r0, lsl #15
    1bdc:	andeq	r5, r1, lr, lsl #23
    1be0:	ldrdeq	r4, [r0], -r8
    1be4:	andeq	r4, r0, ip, asr r7
    1be8:	andeq	r0, r0, r8, lsl r1
    1bec:	andeq	r4, r0, sl, lsl #19
    1bf0:	andeq	r5, r1, r4, lsl r9
    1bf4:	andeq	r0, r0, r8, lsl #2
    1bf8:			; <UNDEFINED> instruction: 0x000158bc
    1bfc:	ldrdeq	r4, [r0], -lr
    1c00:	andeq	r0, r0, r8, asr #2
    1c04:	andeq	r0, r0, r4, lsl r1
    1c08:	ldrdeq	r4, [r0], -sl
    1c0c:	andeq	r5, r1, r2, ror #22
    1c10:	andeq	r5, r1, ip, asr #22
    1c14:	andeq	r4, r0, lr, lsr r5
    1c18:	andeq	r4, r0, r6, lsr #10
    1c1c:	andeq	r0, r0, r8, lsr #2
    1c20:	andeq	r4, r0, r0, lsr #13
    1c24:	andeq	r0, r0, r0, lsr #2
    1c28:	andeq	r5, r1, r8, asr #21
    1c2c:	andeq	r5, r1, r6, lsr #21
    1c30:	andeq	r5, r1, r4, lsr #21
    1c34:	andeq	r4, r0, ip, asr #9
    1c38:	andeq	r5, r1, r0, lsl sl
    1c3c:	andeq	r5, r1, r0, lsl #20
    1c40:	andeq	r4, r0, lr, ror r4
    1c44:	andeq	r5, r1, r2, ror #19
    1c48:	ldrdeq	r5, [r1], -r6
    1c4c:	andeq	r4, r0, ip, lsr #8
    1c50:			; <UNDEFINED> instruction: 0x000159b4
    1c54:	andeq	r5, r1, r4, lsr #19
    1c58:	muleq	r1, r4, r9
    1c5c:	andeq	r5, r1, r2, lsl #19
    1c60:			; <UNDEFINED> instruction: 0x000045b8
    1c64:	muleq	r0, ip, r3
    1c68:	andeq	r5, r1, r0, lsr #18
    1c6c:	andeq	r5, r1, sl, lsl #18
    1c70:	andeq	r4, r0, r6, lsl r4
    1c74:			; <UNDEFINED> instruction: 0x000158b2
    1c78:	andeq	r5, r1, sl, lsl r8
    1c7c:	ldrdeq	r5, [r1], -r6
    1c80:	andeq	r5, r1, r4, asr #11
    1c84:	andeq	r5, r1, r0, lsl #15
    1c88:	andeq	r5, r1, r6, ror #14
    1c8c:	andeq	r5, r1, r6, asr #14
    1c90:	andeq	r0, r0, ip, lsl #2
    1c94:	strdeq	r4, [r0], -r2
    1c98:	strdeq	r4, [r0], -sl
    1c9c:	andeq	r3, r0, sl, lsl #19
    1ca0:	andeq	r4, r0, r8, asr r0
    1ca4:	andeq	r4, r0, ip, ror r2
    1ca8:			; <UNDEFINED> instruction: 0x000156b6
    1cac:	andeq	r5, r1, r2, lsr #13
    1cb0:	strdeq	r3, [r0], -r0
    1cb4:	andeq	r5, r1, r8, asr r6
    1cb8:	andeq	r5, r1, r0, lsr #12
    1cbc:	andeq	r4, r0, sl, lsr #3
    1cc0:	andeq	r3, r0, ip, asr r8
    1cc4:	muleq	r1, r8, r5
    1cc8:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1ccc:	andeq	r4, r0, r0, lsl #1
    1cd0:	andeq	r4, r0, r4
    1cd4:	andeq	r3, r0, r0, ror #14
    1cd8:	andeq	r3, r0, r8, lsl pc
    1cdc:	bleq	3de20 <program_name@@Base+0x26d68>
    1ce0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ce4:	strbtmi	fp, [sl], -r2, lsl #24
    1ce8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1cec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1cf0:	ldrmi	sl, [sl], #776	; 0x308
    1cf4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1cf8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1cfc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1d00:			; <UNDEFINED> instruction: 0xf85a4b06
    1d04:	stmdami	r6, {r0, r1, ip, sp}
    1d08:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d0c:	b	a3fd10 <program_name@@Base+0xa28c58>
    1d10:	b	ff3bfd14 <program_name@@Base+0xff3a8c5c>
    1d14:	andeq	r5, r1, r0, lsr #3
    1d18:	strdeq	r0, [r0], -r8
    1d1c:	andeq	r0, r0, r4, lsr #2
    1d20:	andeq	r0, r0, ip, lsr #2
    1d24:	ldr	r3, [pc, #20]	; 1d40 <__assert_fail@plt+0xa78>
    1d28:	ldr	r2, [pc, #20]	; 1d44 <__assert_fail@plt+0xa7c>
    1d2c:	add	r3, pc, r3
    1d30:	ldr	r2, [r3, r2]
    1d34:	cmp	r2, #0
    1d38:	bxeq	lr
    1d3c:	b	1184 <__gmon_start__@plt>
    1d40:	andeq	r5, r1, r0, lsl #3
    1d44:	andeq	r0, r0, ip, lsl r1
    1d48:	blmi	1d3d68 <program_name@@Base+0x1bccb0>
    1d4c:	bmi	1d2f34 <program_name@@Base+0x1bbe7c>
    1d50:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d54:	andle	r4, r3, sl, ror r4
    1d58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d5c:	ldrmi	fp, [r8, -r3, lsl #2]
    1d60:	svclt	0x00004770
    1d64:	andeq	r5, r1, ip, lsr r3
    1d68:	andeq	r5, r1, r8, lsr r3
    1d6c:	andeq	r5, r1, ip, asr r1
    1d70:	andeq	r0, r0, r0, lsl #2
    1d74:	stmdbmi	r9, {r3, fp, lr}
    1d78:	bmi	252f60 <program_name@@Base+0x23bea8>
    1d7c:	bne	252f68 <program_name@@Base+0x23beb0>
    1d80:	svceq	0x00cb447a
    1d84:			; <UNDEFINED> instruction: 0x01a1eb03
    1d88:	andle	r1, r3, r9, asr #32
    1d8c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d90:	ldrmi	fp, [r8, -r3, lsl #2]
    1d94:	svclt	0x00004770
    1d98:	andeq	r5, r1, r0, lsl r3
    1d9c:	andeq	r5, r1, ip, lsl #6
    1da0:	andeq	r5, r1, r0, lsr r1
    1da4:	andeq	r0, r0, r4, asr #2
    1da8:	blmi	2af1d0 <program_name@@Base+0x298118>
    1dac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1db0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1db4:	blmi	270368 <program_name@@Base+0x2592b0>
    1db8:	ldrdlt	r5, [r3, -r3]!
    1dbc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1dc0:			; <UNDEFINED> instruction: 0xf7ff6818
    1dc4:			; <UNDEFINED> instruction: 0xf7ffe926
    1dc8:	blmi	1c1ccc <program_name@@Base+0x1aac14>
    1dcc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1dd0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1dd4:	ldrdeq	r5, [r1], -sl
    1dd8:	andeq	r5, r1, r0, lsl #2
    1ddc:	strdeq	r0, [r0], -ip
    1de0:	andeq	r5, r1, r2, asr #4
    1de4:			; <UNDEFINED> instruction: 0x000152ba
    1de8:	svclt	0x0000e7c4
    1dec:	svcmi	0x0016b5f8
    1df0:	ldmdavs	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    1df4:	adcmi	r7, r2, #999424	; 0xf4000
    1df8:	strtmi	fp, [r2], -r8, lsr #30
    1dfc:	ldrmi	r4, [r6], -r3, lsr #5
    1e00:	strtmi	fp, [r3], -r8, lsr #30
    1e04:	ldmdbvc	sl!, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    1e08:	addsmi	fp, lr, #1474560	; 0x168000
    1e0c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    1e10:	ldrtmi	sp, [r2], -lr, lsl #2
    1e14:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e18:	svclt	0x00181e05
    1e1c:	strtmi	r2, [r8], -r1, lsl #10
    1e20:			; <UNDEFINED> instruction: 0x460abdf8
    1e24:			; <UNDEFINED> instruction: 0xf0024631
    1e28:	mcrne	13, 0, pc, cr5, cr9, {1}	; <UNPREDICTABLE>
    1e2c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    1e30:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    1e34:			; <UNDEFINED> instruction: 0xd1fb429a
    1e38:	stc2	0, cr15, [r8, #-0]
    1e3c:	svclt	0x00181e05
    1e40:	strtmi	r2, [r8], -r1, lsl #10
    1e44:	svclt	0x0000bdf8
    1e48:	muleq	r1, ip, r2
    1e4c:	addlt	fp, r5, r0, lsr r5
    1e50:	blge	94eb4 <program_name@@Base+0x7ddfc>
    1e54:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1e58:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
    1e5c:	cfldrsmi	mvf9, [r6], {-0}
    1e60:	andcs	r4, sl, #252, 8	; 0xfc000000
    1e64:			; <UNDEFINED> instruction: 0xf85c2100
    1e68:	stmdavs	r4!, {r2, lr}
    1e6c:			; <UNDEFINED> instruction: 0xf04f9403
    1e70:	strmi	r0, [r4], -r0, lsl #8
    1e74:	stc2l	0, cr15, [lr, #-8]
    1e78:	stmdale	sl, {r0, fp, sp}
    1e7c:	blmi	3946c0 <program_name@@Base+0x37d608>
    1e80:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    1e84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e88:	subsmi	r9, sl, r3, lsl #22
    1e8c:	andlt	sp, r5, lr, lsl #2
    1e90:			; <UNDEFINED> instruction: 0x4629bd30
    1e94:	andcs	r2, r0, r5, lsl #4
    1e98:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e9c:	strtmi	r4, [r3], -r8, lsl #20
    1ea0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    1ea4:	andcs	r9, r1, r0
    1ea8:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1eac:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eb0:			; <UNDEFINED> instruction: 0x000035b6
    1eb4:	andeq	r5, r1, r0, asr r0
    1eb8:	andeq	r0, r0, r4, lsl #2
    1ebc:	andeq	r5, r1, r0, lsr r0
    1ec0:	andeq	r3, r0, sl, asr r4
    1ec4:			; <UNDEFINED> instruction: 0x4605b570
    1ec8:	strmi	r4, [ip], -ip, lsl #28
    1ecc:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    1ed0:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
    1ed4:	blmi	2ee3fc <program_name@@Base+0x2d7344>
    1ed8:	stmdavs	sl!, {r0, r8, sp}
    1edc:	ldmpl	r3!, {r5, fp, sp, lr}^
    1ee0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1ee4:			; <UNDEFINED> instruction: 0xf7ff681b
    1ee8:	stmdbmi	r7, {r0, r1, r3, r6, r7, fp, ip, sp, pc}
    1eec:			; <UNDEFINED> instruction: 0xf1433201
    1ef0:	andcs	r0, r1, r0, lsl #6
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ef8:	strb	lr, [ip, ip, lsl #19]!
    1efc:	andeq	r5, r1, r0, asr #3
    1f00:	ldrdeq	r4, [r1], -lr
    1f04:	andeq	r0, r0, r8, lsr #2
    1f08:	andeq	r3, r0, r0, lsl r4
    1f0c:	mvnsmi	lr, #737280	; 0xb4000
    1f10:	blmi	a0982c <program_name@@Base+0x9f2774>
    1f14:	svclt	0x00144688
    1f18:	andcs	r2, r0, #268435456	; 0x10000000
    1f1c:			; <UNDEFINED> instruction: 0xf8d3447b
    1f20:			; <UNDEFINED> instruction: 0xf1b9900c
    1f24:	svclt	0x00080f00
    1f28:	cmnlt	sl, #0, 4
    1f2c:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f30:	mulmi	r0, r8, r8
    1f34:	stmdavs	r1, {r9, sp}
    1f38:			; <UNDEFINED> instruction: 0xf8314610
    1f3c:			; <UNDEFINED> instruction: 0xf0033014
    1f40:	bl	202b4c <program_name@@Base+0x1eba94>
    1f44:	and	r0, r8, r2, lsl #14
    1f48:	addsmi	r3, r5, #268435456	; 0x10000000
    1f4c:			; <UNDEFINED> instruction: 0xf817d91b
    1f50:			; <UNDEFINED> instruction: 0xf8314f01
    1f54:			; <UNDEFINED> instruction: 0xf0033014
    1f58:	stccs	3, cr0, [sl], {1}
    1f5c:	sadd16mi	fp, lr, r4
    1f60:	streq	pc, [r1], -r3, asr #32
    1f64:	mvnle	r2, r0, lsl #28
    1f68:	stmdble	ip, {r0, r2, r4, r7, r9, lr}
    1f6c:	streq	lr, [r2], -r8, lsl #22
    1f70:	svclt	0x00142c0a
    1f74:			; <UNDEFINED> instruction: 0xf043461f
    1f78:	orrlt	r0, r7, r1, lsl #14
    1f7c:	strmi	r3, [r1, #1]
    1f80:	addsmi	fp, r5, #136, 30	; 0x220
    1f84:	bne	feb78300 <program_name@@Base+0xfeb61248>
    1f88:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    1f8c:	addmi	r6, r5, #24, 18	; 0x60000
    1f90:	ldmdbne	r2, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
    1f94:	bl	207fe4 <program_name@@Base+0x1f0f2c>
    1f98:	ldmfd	sp!, {r1}
    1f9c:	andcc	r8, r1, #248, 6	; 0xe0000003
    1fa0:	ldmible	r0!, {r0, r2, r4, r7, r9, lr}^
    1fa4:	svcmi	0x0001f816
    1fa8:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    1fac:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    1fb0:	svclt	0x0000e7de
    1fb4:	andeq	r5, r1, r0, ror r1
    1fb8:	andeq	r5, r1, r2, lsl #2
    1fbc:	strmi	r4, [r4], -r2, lsr #21
    1fc0:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
    1fc4:	strlt	r4, [r0, #3490]	; 0xda2
    1fc8:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    1fcc:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    1fd0:			; <UNDEFINED> instruction: 0xf04f930f
    1fd4:	orrslt	r0, r8, r0, lsl #6
    1fd8:	andcs	r4, r5, #161792	; 0x27800
    1fdc:	mulcs	r0, lr, r9
    1fe0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1fe4:			; <UNDEFINED> instruction: 0xf7ff681e
    1fe8:	blmi	fe73c158 <program_name@@Base+0xfe7250a0>
    1fec:	stmiapl	fp!, {r0, r8, sp}^
    1ff0:			; <UNDEFINED> instruction: 0x4602681b
    1ff4:			; <UNDEFINED> instruction: 0xf7ff4630
    1ff8:			; <UNDEFINED> instruction: 0x4620e91a
    1ffc:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2000:	andcs	r4, r5, #2473984	; 0x25c000
    2004:	svcge	0x00014e97
    2008:			; <UNDEFINED> instruction: 0xf7ff4479
    200c:	blmi	fe4fc134 <program_name@@Base+0xfe4e507c>
    2010:	stmiapl	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    2014:			; <UNDEFINED> instruction: 0x4601681a
    2018:			; <UNDEFINED> instruction: 0xf7ff2001
    201c:	ldmibmi	r2, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    2020:	strtmi	r2, [r0], -r5, lsl #4
    2024:			; <UNDEFINED> instruction: 0xf7ff4479
    2028:	blmi	fe43c118 <program_name@@Base+0xfe425060>
    202c:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    2030:	svc	0x00dcf7fe
    2034:	andcs	r4, r5, #2326528	; 0x238000
    2038:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    203c:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2040:			; <UNDEFINED> instruction: 0xf7fe6829
    2044:	stmibmi	fp, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2048:	strtmi	r2, [r0], -r5, lsl #4
    204c:			; <UNDEFINED> instruction: 0xf7ff4479
    2050:	stmdavs	r9!, {r1, r2, r5, fp, sp, lr, pc}
    2054:	svc	0x00caf7fe
    2058:	andcs	r4, r5, #2211840	; 0x21c000
    205c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2060:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2064:			; <UNDEFINED> instruction: 0xf7fe6829
    2068:	stmibmi	r4, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    206c:	strtmi	r2, [r0], -r5, lsl #4
    2070:			; <UNDEFINED> instruction: 0xf7ff4479
    2074:	stmdavs	r9!, {r2, r4, fp, sp, lr, pc}
    2078:	svc	0x00b8f7fe
    207c:	andcs	r4, r5, #128, 18	; 0x200000
    2080:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2084:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2088:			; <UNDEFINED> instruction: 0xf7fe6829
    208c:	ldmdbmi	sp!, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    2090:	strtmi	r2, [r0], -r5, lsl #4
    2094:			; <UNDEFINED> instruction: 0xf7ff4479
    2098:	stmdavs	r9!, {r1, fp, sp, lr, pc}
    209c:	svc	0x00a6f7fe
    20a0:	andcs	r4, r5, #1982464	; 0x1e4000
    20a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    20a8:	svc	0x00f8f7fe
    20ac:			; <UNDEFINED> instruction: 0xf7fe6829
    20b0:	ldmdbmi	r6!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    20b4:	strtmi	r2, [r0], -r5, lsl #4
    20b8:			; <UNDEFINED> instruction: 0xf7fe4479
    20bc:	stmdavs	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    20c0:	svc	0x0094f7fe
    20c4:	andcs	r4, r5, #1867776	; 0x1c8000
    20c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    20cc:	svc	0x00e6f7fe
    20d0:			; <UNDEFINED> instruction: 0xf7fe6829
    20d4:	stmdbmi	pc!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    20d8:	strtmi	r2, [r0], -r5, lsl #4
    20dc:			; <UNDEFINED> instruction: 0xf7fe4479
    20e0:	stmdavs	r9!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    20e4:	svc	0x0082f7fe
    20e8:	andcs	r4, r5, #1753088	; 0x1ac000
    20ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    20f0:	svc	0x00d4f7fe
    20f4:			; <UNDEFINED> instruction: 0xf7fe6829
    20f8:	stmdbmi	r8!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    20fc:	strtmi	r2, [r0], -r5, lsl #4
    2100:			; <UNDEFINED> instruction: 0xf7fe4479
    2104:	stmdavs	r9!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2108:	svc	0x0070f7fe
    210c:	ldrtmi	ip, [sp], -pc, lsl #28
    2110:	cfsh32gt	mvfx12, mvfx15, #15
    2114:	ldrdgt	pc, [r4], -sp
    2118:	cfsh32gt	mvfx12, mvfx15, #15
    211c:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    2120:	stm	r5, {r0, r1}
    2124:			; <UNDEFINED> instruction: 0xf1bc0003
    2128:	andle	r0, sp, r0, lsl #30
    212c:	ldrbtmi	r4, [lr], #-3676	; 0xfffff1a4
    2130:			; <UNDEFINED> instruction: 0xf857e004
    2134:			; <UNDEFINED> instruction: 0xf1bccf08
    2138:	andle	r0, r5, r0, lsl #30
    213c:	ldrtmi	r4, [r0], -r1, ror #12
    2140:	svc	0x0060f7fe
    2144:	mvnsle	r2, r0, lsl #16
    2148:	andcs	r6, r5, #8192000	; 0x7d0000
    214c:	eorsle	r2, r7, r0, lsl #26
    2150:	andcs	r4, r0, r4, asr r9
    2154:			; <UNDEFINED> instruction: 0xf7fe4479
    2158:	blmi	14fdfe8 <program_name@@Base+0x14e6f30>
    215c:	ldrbtmi	r4, [fp], #-2643	; 0xfffff5ad
    2160:			; <UNDEFINED> instruction: 0x4601447a
    2164:			; <UNDEFINED> instruction: 0xf7ff2001
    2168:	tstcs	r0, r4, asr r8
    216c:			; <UNDEFINED> instruction: 0xf7ff2005
    2170:	teqlt	r0, r2, lsl #17
    2174:	andcs	r4, r3, #1277952	; 0x138000
    2178:			; <UNDEFINED> instruction: 0xf7ff4479
    217c:	stmdacs	r0, {r2, r4, r7, fp, sp, lr, pc}
    2180:	stmdbmi	ip, {r0, r4, r6, r8, ip, lr, pc}^
    2184:	andcs	r2, r0, r5, lsl #4
    2188:	ldrbtmi	r4, [r9], #-3659	; 0xfffff1b5
    218c:	svc	0x0086f7fe
    2190:	bmi	1293390 <program_name@@Base+0x127c2d8>
    2194:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    2198:	andcs	r4, r1, r1, lsl #12
    219c:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21a0:	andcs	r4, r5, #1163264	; 0x11c000
    21a4:	ldrbtmi	r2, [r9], #-0
    21a8:	svc	0x0078f7fe
    21ac:			; <UNDEFINED> instruction: 0x460142b5
    21b0:	blmi	11362d0 <program_name@@Base+0x111f218>
    21b4:			; <UNDEFINED> instruction: 0x462a447b
    21b8:			; <UNDEFINED> instruction: 0xf7ff2001
    21bc:	ldr	lr, [ip, -sl, lsr #16]
    21c0:	strtmi	r4, [r8], -r1, asr #18
    21c4:			; <UNDEFINED> instruction: 0xf7fe4479
    21c8:	blmi	103df78 <program_name@@Base+0x1026ec0>
    21cc:	ldrbtmi	r4, [fp], #-2624	; 0xfffff5c0
    21d0:			; <UNDEFINED> instruction: 0x4601447a
    21d4:			; <UNDEFINED> instruction: 0xf7ff2001
    21d8:			; <UNDEFINED> instruction: 0x4629e81c
    21dc:			; <UNDEFINED> instruction: 0xf7ff2005
    21e0:			; <UNDEFINED> instruction: 0xb128e84a
    21e4:	andcs	r4, r3, #966656	; 0xec000
    21e8:			; <UNDEFINED> instruction: 0xf7ff4479
    21ec:	stmiblt	r0, {r2, r3, r4, r6, fp, sp, lr, pc}^
    21f0:	andcs	r4, r5, #933888	; 0xe4000
    21f4:	ldcmi	0, cr2, [r9, #-0]
    21f8:			; <UNDEFINED> instruction: 0xf7fe4479
    21fc:	ldrbtmi	lr, [sp], #-3920	; 0xfffff0b0
    2200:			; <UNDEFINED> instruction: 0x462b4a37
    2204:			; <UNDEFINED> instruction: 0x4601447a
    2208:			; <UNDEFINED> instruction: 0xf7ff2001
    220c:	ldmdbmi	r5!, {r1, fp, sp, lr, pc}
    2210:	andcs	r2, r0, r5, lsl #4
    2214:			; <UNDEFINED> instruction: 0xf7fe4479
    2218:	blmi	cfdf28 <program_name@@Base+0xce6e70>
    221c:			; <UNDEFINED> instruction: 0x4601447b
    2220:	ldcmi	7, cr14, [r2, #-804]!	; 0xfffffcdc
    2224:	ldmdbmi	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
    2228:	andcs	r2, r0, r5, lsl #4
    222c:			; <UNDEFINED> instruction: 0xf7fe4479
    2230:	bmi	c3df10 <program_name@@Base+0xc26e58>
    2234:			; <UNDEFINED> instruction: 0x4601447a
    2238:			; <UNDEFINED> instruction: 0xf7fe2001
    223c:	str	lr, [r0, sl, ror #31]!
    2240:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    2244:	svclt	0x0000e7b7
    2248:	andeq	r4, r1, lr, ror #29
    224c:	andeq	r0, r0, r4, lsl #2
    2250:	andeq	r4, r1, r4, ror #29
    2254:	andeq	r0, r0, r0, lsl r1
    2258:	andeq	r3, r0, r2, lsr r3
    225c:	andeq	r0, r0, r8, lsr r1
    2260:	andeq	r3, r0, r4, lsr r3
    2264:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2268:	andeq	r3, r0, r0, asr #6
    226c:	andeq	r0, r0, r8, lsr #2
    2270:	ldrdeq	r3, [r0], -sl
    2274:	andeq	r3, r0, r4, lsl r4
    2278:	andeq	r3, r0, lr, lsl #9
    227c:	andeq	r3, r0, r4, ror r5
    2280:	muleq	r0, lr, r5
    2284:	andeq	r3, r0, r4, lsr #12
    2288:	andeq	r3, r0, r6, asr #13
    228c:	strdeq	r3, [r0], -r4
    2290:	andeq	r3, r0, r6, lsr #14
    2294:	andeq	r3, r0, r4, asr #14
    2298:	andeq	r3, r0, sl, ror #14
    229c:	ldrdeq	r3, [r0], -r0
    22a0:	ldrdeq	r3, [r0], -lr
    22a4:	andeq	r3, r0, r8, asr #16
    22a8:	andeq	r3, r0, r6, asr r8
    22ac:	andeq	r3, r0, ip, ror r8
    22b0:	andeq	r3, r0, r4, ror r8
    22b4:	andeq	r3, r0, lr, lsr #17
    22b8:	andeq	r3, r0, ip, ror r1
    22bc:	andeq	r3, r0, lr, lsl r8
    22c0:			; <UNDEFINED> instruction: 0x000038b2
    22c4:	andeq	r3, r0, ip, asr r2
    22c8:	ldrdeq	r3, [r0], -r8
    22cc:	andeq	r3, r0, r6, ror #15
    22d0:	andeq	r3, r0, ip, lsl #16
    22d4:	andeq	r3, r0, r4, lsl #16
    22d8:	andeq	r3, r0, r0, asr #16
    22dc:	andeq	r3, r0, lr, lsl #2
    22e0:			; <UNDEFINED> instruction: 0x000037b0
    22e4:	andeq	r3, r0, r4, asr #16
    22e8:	andeq	r3, r0, ip, ror r0
    22ec:	andeq	r3, r0, r8, ror #1
    22f0:	andeq	r3, r0, r4, asr #15
    22f4:	ldrdeq	r3, [r0], -r8
    22f8:	andeq	r3, r0, r6, asr r0
    22fc:			; <UNDEFINED> instruction: 0xf7ff2001
    2300:	svclt	0x0000be5d
    2304:	svcmi	0x00f0e92d
    2308:	strmi	fp, [sp], -r3, lsl #1
    230c:			; <UNDEFINED> instruction: 0x461e4614
    2310:	andls	r4, r0, #136314880	; 0x8200000
    2314:	svc	0x005af7fe
    2318:	ldrdlt	pc, [r0], -r5
    231c:	svceq	0x0000f1bb
    2320:	strcs	sp, [r0, -r5, asr #32]
    2324:			; <UNDEFINED> instruction: 0xf04f4680
    2328:			; <UNDEFINED> instruction: 0x970139ff
    232c:			; <UNDEFINED> instruction: 0xf7fee00d
    2330:	blls	7ddf8 <program_name@@Base+0x66d40>
    2334:	svclt	0x00182800
    2338:	movwls	r2, #4865	; 0x1301
    233c:	svclt	0x0004f855
    2340:	ldrtmi	r3, [r4], #-1793	; 0xfffff8ff
    2344:	svceq	0x0000f1bb
    2348:	strbmi	sp, [r2], -r3, lsr #32
    234c:			; <UNDEFINED> instruction: 0x46584651
    2350:	svc	0x00a8f7fe
    2354:	ldrbmi	r4, [r8], -r2, lsl #12
    2358:	mvnle	r2, r0, lsl #20
    235c:	svc	0x0036f7fe
    2360:			; <UNDEFINED> instruction: 0x46214632
    2364:	stmdals	r0, {r0, r1, r9, sl, lr}
    2368:	blx	19387e <program_name@@Base+0x17c7c6>
    236c:	andsle	r0, r9, r9
    2370:	svccc	0x00fff1b9
    2374:	ldrtmi	fp, [r9], r8, lsl #30
    2378:	blls	36700 <program_name@@Base+0x1f648>
    237c:	bicsle	r2, r6, r0, lsl #22
    2380:	svclt	0x0004f855
    2384:	strcc	r2, [r1, -r1, lsl #6]
    2388:	movwls	r4, #5172	; 0x1434
    238c:	svceq	0x0000f1bb
    2390:	blls	76b04 <program_name@@Base+0x5fa4c>
    2394:	svclt	0x00182b00
    2398:	stmdbeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    239c:	andlt	r4, r3, r8, asr #12
    23a0:	svchi	0x00f0e8bd
    23a4:			; <UNDEFINED> instruction: 0x464846b9
    23a8:	pop	{r0, r1, ip, sp, pc}
    23ac:			; <UNDEFINED> instruction: 0xf04f8ff0
    23b0:	udf	#13215	; 0x339f
    23b4:			; <UNDEFINED> instruction: 0xf04f3201
    23b8:	ldrblt	r0, [r0, #-517]!	; 0xfffffdfb
    23bc:	addlt	r4, r4, r5, lsl #12
    23c0:	andsle	r4, r9, lr, lsl #12
    23c4:	andcs	r4, r0, r0, lsl r9
    23c8:			; <UNDEFINED> instruction: 0xf7fe4479
    23cc:	strmi	lr, [r4], -r8, ror #28
    23d0:	tstcs	r8, r2, lsr r6
    23d4:			; <UNDEFINED> instruction: 0xf0012000
    23d8:			; <UNDEFINED> instruction: 0x4629fdb5
    23dc:	andcs	r4, r1, r3, lsl #12
    23e0:			; <UNDEFINED> instruction: 0xf0019303
    23e4:	tstcs	r0, fp, lsr #30	; <UNPREDICTABLE>
    23e8:	strtmi	r9, [r2], -r3, lsl #22
    23ec:	strmi	r9, [r8], -r0
    23f0:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    23f4:	ldcllt	0, cr11, [r0, #-16]!
    23f8:	andcs	r4, r0, r4, lsl #18
    23fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2400:	strmi	lr, [r4], -lr, asr #28
    2404:	svclt	0x0000e7e4
    2408:	andeq	r3, r0, r0, ror #18
    240c:	andeq	r3, r0, r0, lsl r9
    2410:	svcmi	0x00f0e92d
    2414:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    2418:	strmi	r8, [r6], -r2, lsl #22
    241c:			; <UNDEFINED> instruction: 0x46174934
    2420:	andcs	r2, r5, #0
    2424:	addlt	r4, r3, r9, ror r4
    2428:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    242c:	bmi	c950f8 <program_name@@Base+0xc7e040>
    2430:			; <UNDEFINED> instruction: 0xf853447b
    2434:			; <UNDEFINED> instruction: 0xf8d99002
    2438:			; <UNDEFINED> instruction: 0xf7fe1000
    243c:			; <UNDEFINED> instruction: 0xf8d6edd8
    2440:			; <UNDEFINED> instruction: 0xf1bbb000
    2444:	eorsle	r0, fp, r0, lsl #30
    2448:			; <UNDEFINED> instruction: 0xf04f4b2c
    244c:			; <UNDEFINED> instruction: 0xf8df0800
    2450:			; <UNDEFINED> instruction: 0x4645a0b0
    2454:	ldrbtmi	r4, [sl], #1147	; 0x47b
    2458:	bcc	43dc80 <program_name@@Base+0x426bc8>
    245c:			; <UNDEFINED> instruction: 0x4658e012
    2460:	ldrdhi	pc, [r0], -r9
    2464:	cdp2	0, 15, cr15, cr2, cr1, {0}
    2468:	tstcs	r1, r2, asr r6
    246c:	strmi	r3, [r3], -r1, lsl #10
    2470:			; <UNDEFINED> instruction: 0xf7fe4640
    2474:			; <UNDEFINED> instruction: 0xf856eedc
    2478:	strtmi	fp, [r0], r4, lsl #30
    247c:			; <UNDEFINED> instruction: 0xf1bb443c
    2480:	andsle	r0, sp, r0, lsl #30
    2484:	ldrtmi	r4, [sl], -r1, lsr #12
    2488:	stccs	6, cr4, [r0, #-256]	; 0xffffff00
    248c:			; <UNDEFINED> instruction: 0xf7fed0e7
    2490:	stmdacs	r0, {r9, sl, fp, sp, lr, pc}
    2494:			; <UNDEFINED> instruction: 0xf8d9d1e3
    2498:	ldrbmi	r1, [r8], -r0
    249c:	ldrtmi	r3, [ip], #-1281	; 0xfffffaff
    24a0:			; <UNDEFINED> instruction: 0xf0019101
    24a4:	stmdbls	r1, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    24a8:	bcs	43dd10 <program_name@@Base+0x426c58>
    24ac:	strmi	r4, [r8], -r3, lsl #12
    24b0:			; <UNDEFINED> instruction: 0xf7fe2101
    24b4:			; <UNDEFINED> instruction: 0xf856eebc
    24b8:			; <UNDEFINED> instruction: 0xf1bbbf04
    24bc:	mvnle	r0, r0, lsl #30
    24c0:	ldrdeq	pc, [r0], -r9
    24c4:	andcc	lr, r5, #208, 18	; 0x340000
    24c8:	andle	r4, r8, #805306377	; 0x30000009
    24cc:	andcs	r1, sl, #22784	; 0x5900
    24d0:	andsvc	r6, sl, r1, asr #2
    24d4:	ldc	0, cr11, [sp], #12
    24d8:	pop	{r1, r8, r9, fp, pc}
    24dc:	strdcs	r8, [sl, -r0]
    24e0:	ldc	0, cr11, [sp], #12
    24e4:	pop	{r1, r8, r9, fp, pc}
    24e8:			; <UNDEFINED> instruction: 0xf7fe4ff0
    24ec:	svclt	0x0000bebb
    24f0:	andeq	r3, r0, r4, lsr #18
    24f4:	andeq	r4, r1, r0, lsl #21
    24f8:	andeq	r0, r0, r0, lsl r1
    24fc:	andeq	r3, r0, r4, lsl r9
    2500:	andeq	r3, r0, sl, lsl #18
    2504:			; <UNDEFINED> instruction: 0x460eb5f8
    2508:			; <UNDEFINED> instruction: 0x461d4614
    250c:			; <UNDEFINED> instruction: 0x4607461a
    2510:	strtmi	r9, [r1], -r6, lsl #22
    2514:			; <UNDEFINED> instruction: 0xf7ff4630
    2518:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    251c:			; <UNDEFINED> instruction: 0xbdf8db00
    2520:	ldrtmi	r4, [r1], -r2, lsl #12
    2524:			; <UNDEFINED> instruction: 0xf7ff4638
    2528:	strtmi	pc, [r0], -r5, asr #30
    252c:	strtmi	r9, [r9], -r6, lsl #20
    2530:			; <UNDEFINED> instruction: 0xff6ef7ff
    2534:	ldrmi	r9, [r8, r7, lsl #22]
    2538:	rscscc	pc, pc, pc, asr #32
    253c:	svclt	0x0000bdf8
    2540:	mvnsmi	lr, sp, lsr #18
    2544:	cmnlt	pc, pc, lsl #16
    2548:	ldrmi	r4, [r4], -r0, lsl #13
    254c:			; <UNDEFINED> instruction: 0x460d461e
    2550:			; <UNDEFINED> instruction: 0xf855e002
    2554:	teqlt	pc, r4, lsl #30
    2558:	ldrtmi	r4, [r2], -r1, lsr #12
    255c:	ldrtmi	r4, [r4], #-1600	; 0xfffff9c0
    2560:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    2564:	mvnsle	r2, r0, lsl #16
    2568:	pop	{r3, r4, r5, r9, sl, lr}
    256c:	svclt	0x000081f0
    2570:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2574:			; <UNDEFINED> instruction: 0x47706018
    2578:	andeq	r4, r1, sl, lsr fp
    257c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2580:			; <UNDEFINED> instruction: 0x47707118
    2584:	andeq	r4, r1, lr, lsr #22
    2588:	addlt	fp, r4, r0, ror r5
    258c:	blmi	7d560c <program_name@@Base+0x7be554>
    2590:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2594:			; <UNDEFINED> instruction: 0xf0026818
    2598:	cmplt	r8, r9, asr ip	; <UNPREDICTABLE>
    259c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    25a0:			; <UNDEFINED> instruction: 0xf7fe791e
    25a4:	strmi	lr, [r5], -r0, lsr #28
    25a8:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    25ac:	tstle	r7, r0, lsr #22
    25b0:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    25b4:			; <UNDEFINED> instruction: 0xf0026818
    25b8:	stmiblt	r0, {r0, r3, r6, sl, fp, ip, sp, lr, pc}^
    25bc:	ldcllt	0, cr11, [r0, #-16]!
    25c0:	andcs	r4, r5, #344064	; 0x54000
    25c4:	ldrbtmi	r2, [r9], #-0
    25c8:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    25cc:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    25d0:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    25d4:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    25d8:			; <UNDEFINED> instruction: 0xf0019303
    25dc:	bmi	441b78 <program_name@@Base+0x42aac0>
    25e0:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    25e4:	strmi	r9, [r3], -r0, lsl #12
    25e8:			; <UNDEFINED> instruction: 0xf7fe2000
    25ec:	blmi	37dc64 <program_name@@Base+0x366bac>
    25f0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    25f4:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    25f8:	ldrtmi	r4, [r3], -fp, lsl #20
    25fc:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    2600:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2604:	svclt	0x0000e7f3
    2608:	andeq	r4, r1, r0, lsr #18
    260c:	andeq	r0, r0, r8, lsr #2
    2610:	andeq	r4, r1, lr, lsl #22
    2614:	andeq	r0, r0, r0, lsl r1
    2618:	andeq	r3, r0, sl, lsr #15
    261c:	ldrdeq	r4, [r1], -lr
    2620:	andeq	r2, r0, sl, lsl sp
    2624:	andeq	r0, r0, r0, lsr r1
    2628:	andeq	r2, r0, r2, lsl #26
    262c:	ldcllt	7, cr15, [ip], #1016	; 0x3f8
    2630:	ldrblt	fp, [r0, #376]	; 0x178
    2634:	strcs	fp, [r0], -r4, lsl #1
    2638:	strmi	r2, [ip], -r0, lsl #14
    263c:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2640:			; <UNDEFINED> instruction: 0x463b4632
    2644:	stmib	sp, {r1, sl, ip, pc}^
    2648:			; <UNDEFINED> instruction: 0xf7fe6700
    264c:	strdlt	lr, [r4], -r0
    2650:			; <UNDEFINED> instruction: 0x4770bdd0
    2654:			; <UNDEFINED> instruction: 0x4604b510
    2658:	tstcs	r0, fp, lsl #16
    265c:			; <UNDEFINED> instruction: 0xf7fe4478
    2660:	addmi	lr, r4, #104, 26	; 0x1a00
    2664:	andcs	fp, r1, r8, lsl #30
    2668:	stmdacs	r0, {r0, r1, ip, lr, pc}
    266c:			; <UNDEFINED> instruction: 0x2000bfb8
    2670:	vldrlt	s26, [r0, #-0]
    2674:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2678:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    267c:	strmi	r2, [r3], -r9, lsl #4
    2680:	andsvs	r2, sl, r0
    2684:	svclt	0x0000bd10
    2688:	andeq	r3, r0, r0, lsr #14
    268c:	svcmi	0x00f8e92d
    2690:	ldrmi	r4, [r0], -r2, lsl #13
    2694:	pkhbtmi	r4, fp, r0, lsl #13
    2698:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    269c:			; <UNDEFINED> instruction: 0xf7fe4604
    26a0:	stccs	13, cr14, [r1], {162}	; 0xa2
    26a4:	rsble	r4, r0, r1, lsl #13
    26a8:	subsle	r2, ip, r2, lsl #24
    26ac:	subsle	r2, r7, r0, lsl #24
    26b0:	strmi	r2, [r8], -r2, lsl #2
    26b4:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    26b8:	svclt	0x00181e84
    26bc:	tstcs	r1, r1, lsl #8
    26c0:			; <UNDEFINED> instruction: 0xf7fe4608
    26c4:	strdcs	lr, [r0, -r8]
    26c8:	strmi	r1, [r8], -r7, asr #28
    26cc:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    26d0:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    26d4:	andcs	fp, r0, r8, lsl #6
    26d8:			; <UNDEFINED> instruction: 0xffbcf7ff
    26dc:	strmi	r4, [r6], -r5, lsl #12
    26e0:	subsle	r2, r4, r0, lsl #16
    26e4:	andcs	fp, r1, r7, lsr #2
    26e8:			; <UNDEFINED> instruction: 0xffb4f7ff
    26ec:	movwlt	r4, #1543	; 0x607
    26f0:	andcs	fp, r2, r4, lsr #2
    26f4:			; <UNDEFINED> instruction: 0xffaef7ff
    26f8:	movtlt	r4, #1540	; 0x604
    26fc:	ldrbmi	r4, [r9], -r2, asr #12
    2700:			; <UNDEFINED> instruction: 0xf7fe4650
    2704:	strmi	lr, [r6], -r6, asr #26
    2708:	ldrdhi	pc, [r0], -r9
    270c:	stmiblt	r7, {r2, r4, r8, r9, fp, ip, sp, pc}^
    2710:	cmplt	lr, sp, lsr #18
    2714:	pop	{r4, r5, r9, sl, lr}
    2718:			; <UNDEFINED> instruction: 0x46058ff8
    271c:	andcs	lr, r0, r2, ror #15
    2720:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    2724:	mvnsle	r2, r0, lsl #28
    2728:			; <UNDEFINED> instruction: 0xf8c94630
    272c:	ldmfd	sp!, {pc}
    2730:			; <UNDEFINED> instruction: 0xf8d98ff8
    2734:	strtmi	r8, [r6], -r0
    2738:	andcs	fp, r2, ip, lsl r1
    273c:			; <UNDEFINED> instruction: 0xf7fe463e
    2740:			; <UNDEFINED> instruction: 0x2001edbe
    2744:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    2748:	rscle	r2, r2, r0, lsl #26
    274c:			; <UNDEFINED> instruction: 0xf8d9e7e7
    2750:	strmi	r8, [r6], -r0
    2754:			; <UNDEFINED> instruction: 0xf7fe2002
    2758:	svccs	0x0000edb2
    275c:	ubfx	sp, r8, #1, #17
    2760:	strtmi	r4, [r5], -r7, lsr #12
    2764:	strcs	lr, [r0], #-1994	; 0xfffff836
    2768:	smlatbcs	r0, r9, r7, lr
    276c:			; <UNDEFINED> instruction: 0xf7fe4608
    2770:	ldmdblt	r8, {r1, r5, r7, sl, fp, sp, lr, pc}
    2774:	strmi	r4, [r7], -r4, lsl #12
    2778:	ldr	r4, [pc, r5, lsl #12]!
    277c:			; <UNDEFINED> instruction: 0xf7ff2000
    2780:	strmi	pc, [r5], -r9, ror #30
    2784:			; <UNDEFINED> instruction: 0xb1204606
    2788:	strtmi	r2, [r7], -r0, lsl #8
    278c:	strcs	lr, [r1, #-1974]	; 0xfffff84a
    2790:			; <UNDEFINED> instruction: 0x462fe7ba
    2794:	ldrdhi	pc, [r0], -r9
    2798:	svccs	0x00004625
    279c:			; <UNDEFINED> instruction: 0xe7d0d0b8
    27a0:	tstcs	r0, r8, lsl #10
    27a4:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    27a8:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    27ac:	tstle	r3, r3, asr #22
    27b0:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    27b4:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    27b8:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    27bc:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    27c0:	svclt	0x00183800
    27c4:	stclt	0, cr2, [r8, #-4]
    27c8:	stclt	0, cr2, [r8, #-4]
    27cc:	andeq	r3, r0, lr, asr #11
    27d0:	andvs	r2, r3, r0, lsl #6
    27d4:	addvs	r6, r3, r3, asr #32
    27d8:	svclt	0x00004770
    27dc:	svcmi	0x00f8e92d
    27e0:	stmdavs	sl, {r4, r7, r9, sl, lr}
    27e4:	ldrdge	pc, [r8], -r0
    27e8:	stmdavs	r3, {r2, r4, r6, r7, r9, sl}
    27ec:	pkhtbmi	fp, r1, r8, asr #30
    27f0:	streq	lr, [r3, #-2826]	; 0xfffff4f6
    27f4:			; <UNDEFINED> instruction: 0x460ebf5c
    27f8:	strle	r4, [fp, #-1620]	; 0xfffff9ac
    27fc:	mrrcne	0, 3, lr, sl, cr8
    2800:			; <UNDEFINED> instruction: 0xf8936072
    2804:	ldrbmi	fp, [pc], -r0
    2808:	andsle	r4, sl, ip, lsr #5
    280c:			; <UNDEFINED> instruction: 0xf80445b8
    2810:	eorle	fp, r6, r1, lsl #22
    2814:	andcc	lr, r1, #3506176	; 0x358000
    2818:	mvnsle	r4, #805306377	; 0x30000009
    281c:			; <UNDEFINED> instruction: 0xf7fe4630
    2820:	mcrrne	13, 1, lr, r2, cr12
    2824:			; <UNDEFINED> instruction: 0xd1264607
    2828:	eorle	r4, r1, r2, lsr #11
    282c:			; <UNDEFINED> instruction: 0x069b6833
    2830:			; <UNDEFINED> instruction: 0xf814d41e
    2834:	strbmi	r3, [r3, #-3073]	; 0xfffff3ff
    2838:	adcmi	sp, ip, #19
    283c:	tstle	lr, r7, asr #12
    2840:	ldrbmi	r4, [r0], -r3, asr #13
    2844:			; <UNDEFINED> instruction: 0xf8d94649
    2848:			; <UNDEFINED> instruction: 0xf0014000
    284c:			; <UNDEFINED> instruction: 0xf8d9ff65
    2850:	strmi	r3, [r4], #-0
    2854:	strmi	r1, [r2], r5, asr #17
    2858:	andeq	pc, r8, r9, asr #17
    285c:			; <UNDEFINED> instruction: 0xf804e7d6
    2860:	bl	fe92546c <program_name@@Base+0xfe90e3b4>
    2864:	strbmi	r0, [r8], -sl, lsl #8
    2868:	andmi	pc, r4, r9, asr #17
    286c:	svchi	0x00f8e8bd
    2870:	ldmfd	sp!, {sp}
    2874:	blx	17e685c <program_name@@Base+0x17cf7a4>
    2878:	strb	pc, [r5, r0, lsl #23]	; <UNPREDICTABLE>
    287c:			; <UNDEFINED> instruction: 0xf7ff220a
    2880:	svclt	0x0000bfad
    2884:			; <UNDEFINED> instruction: 0xf7fe6880
    2888:	svclt	0x0000bbdf
    288c:			; <UNDEFINED> instruction: 0x4617b5f8
    2890:			; <UNDEFINED> instruction: 0x4604b1b2
    2894:			; <UNDEFINED> instruction: 0xf7fe460d
    2898:	strtmi	lr, [r7], #-3184	; 0xfffff390
    289c:	cdpne	15, 6, cr3, cr3, cr1, {0}
    28a0:	stmdavs	r6, {r0, r3, r5, r6, r9, sl, fp, ip}
    28a4:	addsmi	lr, pc, #1
    28a8:			; <UNDEFINED> instruction: 0xf813d009
    28ac:			; <UNDEFINED> instruction: 0xf8114f01
    28b0:			; <UNDEFINED> instruction: 0xf8562f01
    28b4:			; <UNDEFINED> instruction: 0xf8560024
    28b8:	bne	fe00a948 <program_name@@Base+0xfdff3890>
    28bc:	ldcllt	0, cr13, [r8, #972]!	; 0x3cc
    28c0:	ldcllt	6, cr4, [r8, #64]!	; 0x40
    28c4:	blmi	615128 <program_name@@Base+0x5fe070>
    28c8:	ldmdami	r8, {r1, r3, r4, r5, r6, sl, lr}
    28cc:	addlt	fp, r3, r0, lsl #10
    28d0:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    28d4:	movwls	r6, #6171	; 0x181b
    28d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    28dc:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    28e0:	stmdavc	r3, {r3, r8, ip, sp, pc}
    28e4:	vmul.i8	<illegal reg q13.5>, <illegal reg q0.5>, <illegal reg q9.5>
    28e8:	vmla.i<illegal width 8>	d16, d0, d1[6]
    28ec:	bmi	402900 <program_name@@Base+0x3eb848>
    28f0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    28f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28f8:	subsmi	r9, sl, r1, lsl #22
    28fc:	andlt	sp, r3, r0, lsl r1
    2900:	blx	140a7e <program_name@@Base+0x1299c6>
    2904:	strbtmi	r2, [r9], -sl, lsl #4
    2908:	bl	fe240908 <program_name@@Base+0xfe229850>
    290c:	vpmax.s8	d25, d1, d0
    2910:	vqdmlal.s<illegal width 8>	q8, d0, d1[6]
    2914:	ldmdavc	r2, {r0, r1, r8, r9}
    2918:	svclt	0x00182a00
    291c:			; <UNDEFINED> instruction: 0xe7e64618
    2920:	bl	ff0c0920 <program_name@@Base+0xff0a9868>
    2924:	andeq	r4, r1, r8, ror #11
    2928:	andeq	r0, r0, r4, lsl #2
    292c:			; <UNDEFINED> instruction: 0x000034be
    2930:			; <UNDEFINED> instruction: 0x000145be
    2934:	mrcmi	5, 0, fp, cr10, cr8, {7}
    2938:	teqlt	r0, #2113929216	; 0x7e000000
    293c:	strmi	r2, [r4], -pc, lsr #2
    2940:	ldc	7, cr15, [lr], {254}	; 0xfe
    2944:			; <UNDEFINED> instruction: 0xb1b84605
    2948:	blne	ec9a6c <program_name@@Base+0xeb29b4>
    294c:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    2950:	stmdacc	r6, {r2, r4, r8, fp, lr}
    2954:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    2958:	stc	7, cr15, [r4], #1016	; 0x3f8
    295c:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    2960:	tstle	r0, ip, ror #22
    2964:	blcs	1d20b58 <program_name@@Base+0x1d09aa0>
    2968:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    296c:	tstle	sl, sp, lsr #22
    2970:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    2974:			; <UNDEFINED> instruction: 0x601c58f3
    2978:	blmi	3551b0 <program_name@@Base+0x33e0f8>
    297c:	andsvs	r4, r4, sl, ror r4
    2980:			; <UNDEFINED> instruction: 0x601c58f3
    2984:			; <UNDEFINED> instruction: 0x463cbdf8
    2988:	blmi	2bc968 <program_name@@Base+0x2a58b0>
    298c:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    2990:	ldmpl	r3!, {r0, r8, sp}^
    2994:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2998:	bl	fe940998 <program_name@@Base+0xfe9298e0>
    299c:	stc	7, cr15, [r8], {254}	; 0xfe
    29a0:	andeq	r4, r1, r8, ror r5
    29a4:	andeq	r3, r0, r2, lsl #9
    29a8:	andeq	r0, r0, r0, asr #2
    29ac:	andeq	r4, r1, r8, lsr r7
    29b0:	andeq	r0, r0, r4, lsr r1
    29b4:	andeq	r0, r0, r0, lsl r1
    29b8:	andeq	r3, r0, ip, lsl #8
    29bc:	eorscs	fp, r0, #56, 10	; 0xe000000
    29c0:	tstcs	r0, sp, lsl #12
    29c4:			; <UNDEFINED> instruction: 0xf7fe4604
    29c8:	stccs	12, cr14, [sl, #-120]	; 0xffffff88
    29cc:	strtmi	sp, [r0], -r2
    29d0:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    29d4:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    29d8:	andcs	fp, r5, #112, 10	; 0x1c000000
    29dc:	strmi	r4, [lr], -r5, lsl #12
    29e0:	andcs	r4, r0, r1, lsl #12
    29e4:	bl	16c09e4 <program_name@@Base+0x16a992c>
    29e8:	strmi	r4, [r4], -r5, lsl #5
    29ec:	strtmi	sp, [r0], -r1
    29f0:			; <UNDEFINED> instruction: 0xf002bd70
    29f4:	stmdavc	r3, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    29f8:	nopeq	{35}	; 0x23
    29fc:	tstle	r7, r5, asr fp
    2a00:			; <UNDEFINED> instruction: 0xf0237843
    2a04:	blcs	150368c <program_name@@Base+0x14ec5d4>
    2a08:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    2a0c:	nopeq	{35}	; 0x23
    2a10:			; <UNDEFINED> instruction: 0xd12b2b46
    2a14:	blcs	b60d28 <program_name@@Base+0xb49c70>
    2a18:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    2a1c:			; <UNDEFINED> instruction: 0xd1252b38
    2a20:	bllt	6e0f34 <program_name@@Base+0x6c9e7c>
    2a24:	blcs	1820ab8 <program_name@@Base+0x1809a00>
    2a28:	ldcmi	0, cr13, [r8], {41}	; 0x29
    2a2c:			; <UNDEFINED> instruction: 0xe7de447c
    2a30:	tstle	fp, r7, asr #22
    2a34:			; <UNDEFINED> instruction: 0xf0237843
    2a38:	blcs	10836c0 <program_name@@Base+0x106c608>
    2a3c:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    2a40:	tstle	r3, r1, lsr fp
    2a44:	blcs	e20d58 <program_name@@Base+0xe09ca0>
    2a48:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    2a4c:	tstle	sp, r0, lsr fp
    2a50:	blcs	ce0f64 <program_name@@Base+0xcc9eac>
    2a54:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    2a58:	tstle	r7, r0, lsr fp
    2a5c:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    2a60:	blcs	1820af4 <program_name@@Base+0x1809a3c>
    2a64:	stcmi	0, cr13, [sl], {14}
    2a68:			; <UNDEFINED> instruction: 0xe7c0447c
    2a6c:	andle	r2, r3, r9, lsl #28
    2a70:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    2a74:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2a78:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    2a7c:	stcmi	7, cr14, [r7], {183}	; 0xb7
    2a80:			; <UNDEFINED> instruction: 0xe7b4447c
    2a84:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    2a88:	svclt	0x0000e7b1
    2a8c:			; <UNDEFINED> instruction: 0x000033b8
    2a90:	andeq	r3, r0, r0, lsl #7
    2a94:	andeq	r3, r0, r2, lsl #7
    2a98:	andeq	r3, r0, r6, ror #6
    2a9c:	andeq	r3, r0, r0, ror r3
    2aa0:	andeq	r3, r0, r6, ror #6
    2aa4:	svcmi	0x00f0e92d
    2aa8:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    2aac:	strmi	r8, [r9], r2, lsl #22
    2ab0:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    2ab4:			; <UNDEFINED> instruction: 0xf8df3206
    2ab8:			; <UNDEFINED> instruction: 0xf8df2bfc
    2abc:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    2ac0:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    2ac4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ac8:			; <UNDEFINED> instruction: 0xf04f931b
    2acc:	blls	a836d4 <program_name@@Base+0xa6c61c>
    2ad0:	blls	ae7710 <program_name@@Base+0xad0658>
    2ad4:	blls	a67728 <program_name@@Base+0xa50670>
    2ad8:	streq	pc, [r2], #-3
    2adc:	tstls	r2, #44, 22	; 0xb000
    2ae0:	bl	340ae0 <program_name@@Base+0x329a28>
    2ae4:			; <UNDEFINED> instruction: 0xf3c39b29
    2ae8:	movwls	r0, #37696	; 0x9340
    2aec:			; <UNDEFINED> instruction: 0xf1b8900f
    2af0:	vmax.f32	d0, d1, d10
    2af4:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    2af8:	rsbseq	pc, r1, #24
    2afc:	adceq	r0, r4, #-268435449	; 0xf0000007
    2b00:	andseq	r0, lr, #536870921	; 0x20000009
    2b04:	subseq	r0, r2, #-1879048189	; 0x90000003
    2b08:	andeq	r0, fp, r4, ror #4
    2b0c:	andeq	r0, fp, fp
    2b10:	svceq	0x000af1b8
    2b14:			; <UNDEFINED> instruction: 0xf8dfd00e
    2b18:	strbmi	r0, [r1], -r4, lsr #23
    2b1c:			; <UNDEFINED> instruction: 0xf7ff4478
    2b20:			; <UNDEFINED> instruction: 0x4641ff5b
    2b24:			; <UNDEFINED> instruction: 0xf8df4603
    2b28:	tstls	r3, #152, 22	; 0x26000
    2b2c:			; <UNDEFINED> instruction: 0xf7ff4478
    2b30:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    2b34:	bleq	3ec78 <program_name@@Base+0x27bc0>
    2b38:			; <UNDEFINED> instruction: 0xf0002c00
    2b3c:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    2b40:	strls	r2, [r8], #-1025	; 0xfffffbff
    2b44:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    2b48:			; <UNDEFINED> instruction: 0xf7fe5a10
    2b4c:	movwcs	lr, #2880	; 0xb40
    2b50:	stmib	sp, {r4, r8, r9, ip, pc}^
    2b54:	tstls	r1, #671088640	; 0x28000000
    2b58:	strcs	r9, [r0, -sp]
    2b5c:	movwcc	r9, #6918	; 0x1b06
    2b60:	tsthi	r0, r0	; <UNPREDICTABLE>
    2b64:	blne	ff769784 <program_name@@Base+0xff7526cc>
    2b68:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    2b6c:			; <UNDEFINED> instruction: 0xf0002d00
    2b70:	blls	2a2fbc <program_name@@Base+0x28bf04>
    2b74:			; <UNDEFINED> instruction: 0xf1b89807
    2b78:	svclt	0x000c0f02
    2b7c:			; <UNDEFINED> instruction: 0xf0032300
    2b80:	ldrmi	r0, [lr], -r1, lsl #6
    2b84:	movwls	r1, #51651	; 0xc9c3
    2b88:			; <UNDEFINED> instruction: 0xf0002e00
    2b8c:	bls	363824 <program_name@@Base+0x34c76c>
    2b90:			; <UNDEFINED> instruction: 0xf0002a00
    2b94:	blls	1a3cf4 <program_name@@Base+0x18cc3c>
    2b98:	bl	1cd3a4 <program_name@@Base+0x1b62ec>
    2b9c:	ldrmi	r0, [r1], -r2, lsl #8
    2ba0:	mvnscc	pc, #-1073741784	; 0xc0000028
    2ba4:			; <UNDEFINED> instruction: 0xf383fab3
    2ba8:	cmpne	r3, #323584	; 0x4f000
    2bac:	movwcs	fp, #3992	; 0xf98
    2bb0:			; <UNDEFINED> instruction: 0xf7feb113
    2bb4:	andls	lr, r6, ip, lsl #22
    2bb8:	addsmi	r9, ip, #6144	; 0x1800
    2bbc:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    2bc0:	bne	43e428 <program_name@@Base+0x427370>
    2bc4:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    2bc8:	b	18c0bc8 <program_name@@Base+0x18a9b10>
    2bcc:			; <UNDEFINED> instruction: 0xf0402800
    2bd0:	blls	263cb8 <program_name@@Base+0x24cc00>
    2bd4:			; <UNDEFINED> instruction: 0xf0402b00
    2bd8:	blls	3236ec <program_name@@Base+0x30c634>
    2bdc:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2be0:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    2be4:			; <UNDEFINED> instruction: 0xf014e8df
    2be8:	cmneq	sp, r8, lsl r1
    2bec:	cmneq	sp, sp, ror r1
    2bf0:	cmneq	sp, sp, ror r1
    2bf4:	rsceq	r0, ip, #1073741855	; 0x4000001f
    2bf8:	adceq	r0, fp, #224, 4
    2bfc:	rscseq	r0, r5, #-536870898	; 0xe000000e
    2c00:	rscseq	r0, r1, #805306383	; 0x3000000f
    2c04:	cmneq	sp, sp, ror r1
    2c08:	cmneq	sp, sp, ror r1
    2c0c:	cmneq	sp, sp, ror r1
    2c10:	cmneq	sp, sp, ror r1
    2c14:	cmneq	sp, sp, ror r1
    2c18:	cmneq	sp, sp, ror r1
    2c1c:	cmneq	sp, sp, ror r1
    2c20:	cmneq	sp, sp, ror r1
    2c24:	cmneq	sp, sp, ror r1
    2c28:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    2c2c:			; <UNDEFINED> instruction: 0x06d30179
    2c30:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2c34:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    2c38:	cmneq	r9, r9, ror r1
    2c3c:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2c40:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c44:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c48:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c4c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c50:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c54:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c58:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c5c:	cmneq	r9, pc, ror r0
    2c60:	cmneq	r9, r9, ror r1
    2c64:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    2c68:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    2c6c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c70:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c74:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c78:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c7c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c80:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c84:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c88:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c8c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c90:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c94:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c98:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2c9c:	cmneq	r9, pc, ror r0
    2ca0:	rsbseq	r0, pc, r7, asr #4
    2ca4:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2ca8:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2cac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cb0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cb4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cb8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cbc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cc0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cc4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cc8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ccc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cd0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cd4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cd8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2cdc:	eorseq	r0, r3, #127	; 0x7f
    2ce0:	eorseq	r0, r3, #1073741854	; 0x4000001e
    2ce4:			; <UNDEFINED> instruction: 0x463206d3
    2ce8:	movwcs	r4, #1589	; 0x635
    2cec:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    2cf0:			; <UNDEFINED> instruction: 0xf0002800
    2cf4:	vshr.u64	q12, <illegal reg q2.5>, #60
    2cf8:			; <UNDEFINED> instruction: 0xf0041147
    2cfc:			; <UNDEFINED> instruction: 0xf850021f
    2d00:	blx	846d8c <program_name@@Base+0x82fcd4>
    2d04:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    2d08:	sbchi	pc, sl, r0, asr #2
    2d0c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2d10:	blx	fece953c <program_name@@Base+0xfecd2484>
    2d14:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2d18:			; <UNDEFINED> instruction: 0xf0402a00
    2d1c:	bls	2e4474 <program_name@@Base+0x2cd3bc>
    2d20:	andeq	pc, r1, #130	; 0x82
    2d24:	andsle	r4, r5, r3, lsl r0
    2d28:	movwls	r4, #46553	; 0xb5d9
    2d2c:	eorcs	fp, r7, #132, 30	; 0x210
    2d30:	andcs	pc, fp, sl, lsl #16
    2d34:	andeq	pc, r1, #-1073741822	; 0xc0000002
    2d38:	svclt	0x00844591
    2d3c:			; <UNDEFINED> instruction: 0xf80a2124
    2d40:			; <UNDEFINED> instruction: 0xf10b1002
    2d44:			; <UNDEFINED> instruction: 0xf10b0202
    2d48:	ldrmi	r0, [r1, #2819]	; 0xb03
    2d4c:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2d50:	andne	pc, r2, sl, lsl #16
    2d54:			; <UNDEFINED> instruction: 0xf10745d9
    2d58:	svclt	0x00840701
    2d5c:			; <UNDEFINED> instruction: 0xf80a235c
    2d60:			; <UNDEFINED> instruction: 0xf10b300b
    2d64:	blls	205970 <program_name@@Base+0x1ee8b8>
    2d68:	svclt	0x003845cb
    2d6c:	andmi	pc, fp, sl, lsl #16
    2d70:			; <UNDEFINED> instruction: 0xf10b2d00
    2d74:	svclt	0x00080b01
    2d78:	movwls	r2, #33536	; 0x8300
    2d7c:	movwcc	r9, #6918	; 0x1b06
    2d80:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    2d84:	vldrpl	d25, [sp, #28]
    2d88:	svclt	0x00183d00
    2d8c:	cfstr32cs	mvfx2, [r0, #-4]
    2d90:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    2d94:	andeq	pc, r2, #168, 2	; 0x2a
    2d98:	blx	feca91c4 <program_name@@Base+0xfec9210c>
    2d9c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    2da0:	movweq	lr, #6658	; 0x1a02
    2da4:	svceq	0x0000f1bb
    2da8:	movwcs	fp, #3864	; 0xf18
    2dac:			; <UNDEFINED> instruction: 0xf0402b00
    2db0:			; <UNDEFINED> instruction: 0xf08181d0
    2db4:	andsmi	r0, sl, r1, lsl #6
    2db8:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    2dbc:	blcs	29a04 <program_name@@Base+0x1294c>
    2dc0:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    2dc4:	blcs	299ec <program_name@@Base+0x12934>
    2dc8:	ldrhi	pc, [r4], r0, asr #32
    2dcc:	bls	429a18 <program_name@@Base+0x412960>
    2dd0:	svclt	0x00183b00
    2dd4:			; <UNDEFINED> instruction: 0xf1b92301
    2dd8:	svclt	0x00180f00
    2ddc:	blcs	b9e4 <version_etc_copyright@@Base+0x5870>
    2de0:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    2de4:			; <UNDEFINED> instruction: 0xf8dd9a11
    2de8:	tstcs	r1, r4, asr #32
    2dec:	andscc	lr, r0, #3358720	; 0x334000
    2df0:			; <UNDEFINED> instruction: 0xf88a2327
    2df4:	andcs	r3, r0, #0
    2df8:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2dfc:			; <UNDEFINED> instruction: 0xf04f468b
    2e00:	tstls	sp, r2, lsl #16
    2e04:	andls	r4, r9, #2063597568	; 0x7b000000
    2e08:	bcc	43e630 <program_name@@Base+0x427578>
    2e0c:	blls	27c8a8 <program_name@@Base+0x2657f0>
    2e10:			; <UNDEFINED> instruction: 0xf0402b00
    2e14:	ldrmi	r8, [lr], -r7, ror #12
    2e18:	andeq	pc, r2, #168, 2	; 0x2a
    2e1c:	blx	feca9a50 <program_name@@Base+0xfec92998>
    2e20:			; <UNDEFINED> instruction: 0xf083f282
    2e24:	ldmdbeq	r2, {r0, r8, r9}^
    2e28:			; <UNDEFINED> instruction: 0xf0004013
    2e2c:	ldrbmi	r8, [r9, #1360]	; 0x550
    2e30:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2e34:	andne	pc, fp, sl, lsl #16
    2e38:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    2e3c:	svclt	0x00844589
    2e40:			; <UNDEFINED> instruction: 0xf80a2024
    2e44:			; <UNDEFINED> instruction: 0xf10b0001
    2e48:	strmi	r0, [r9, #258]	; 0x102
    2e4c:	eorcs	fp, r7, r4, lsl #31
    2e50:	andeq	pc, r1, sl, lsl #16
    2e54:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    2e58:	vrshl.s8	d20, d9, d16
    2e5c:	pkhtbmi	r8, fp, r2, asr #10
    2e60:	movwls	r4, #46681	; 0xb659
    2e64:			; <UNDEFINED> instruction: 0xf80a235c
    2e68:			; <UNDEFINED> instruction: 0xf1b8300b
    2e6c:			; <UNDEFINED> instruction: 0xf10b0f02
    2e70:			; <UNDEFINED> instruction: 0xf0000b01
    2e74:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    2e78:	addmi	r1, r3, #31488	; 0x7b00
    2e7c:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    2e80:	blcc	c1a194 <program_name@@Base+0xc030dc>
    2e84:	vqdmulh.s<illegal width 8>	d18, d0, d9
    2e88:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    2e8c:			; <UNDEFINED> instruction: 0xf0839b0a
    2e90:	tstmi	sl, #67108864	; 0x4000000
    2e94:	svclt	0x0008462b
    2e98:			; <UNDEFINED> instruction: 0xf43f4615
    2e9c:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    2ea0:			; <UNDEFINED> instruction: 0xf47f2e00
    2ea4:	bls	2eeb78 <program_name@@Base+0x2d7ac0>
    2ea8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    2eac:	andsmi	r3, r3, r1, lsl #14
    2eb0:	blcs	2fa24 <program_name@@Base+0x1896c>
    2eb4:	svcge	0x0057f43f
    2eb8:	svclt	0x008445d9
    2ebc:			; <UNDEFINED> instruction: 0xf80a2327
    2ec0:			; <UNDEFINED> instruction: 0xf10b300b
    2ec4:			; <UNDEFINED> instruction: 0xf10b0301
    2ec8:	ldrmi	r0, [r9, #2818]	; 0xb02
    2ecc:	eorcs	fp, r7, #132, 30	; 0x210
    2ed0:	andcs	pc, r3, sl, lsl #16
    2ed4:	movwls	r2, #45824	; 0xb300
    2ed8:	ldrtmi	lr, [r2], -r5, asr #14
    2edc:	str	r2, [r3, -r0, lsl #12]
    2ee0:	blls	3cc6e8 <program_name@@Base+0x3b5630>
    2ee4:			; <UNDEFINED> instruction: 0xf0402b01
    2ee8:			; <UNDEFINED> instruction: 0xf7fe83fb
    2eec:	eorlt	lr, r3, #1540096	; 0x178000
    2ef0:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    2ef4:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    2ef8:	orrmi	pc, r0, #50331648	; 0x3000000
    2efc:	blls	28db04 <program_name@@Base+0x276a4c>
    2f00:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    2f04:	andeq	pc, r1, #3
    2f08:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    2f0c:	bcs	b714 <version_etc_copyright@@Base+0x55a0>
    2f10:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    2f14:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2f18:			; <UNDEFINED> instruction: 0xf383fab3
    2f1c:	bls	285490 <program_name@@Base+0x26e3d8>
    2f20:	andeq	pc, r1, #130	; 0x82
    2f24:			; <UNDEFINED> instruction: 0xf43f4313
    2f28:	blls	26eab8 <program_name@@Base+0x257a00>
    2f2c:			; <UNDEFINED> instruction: 0xf0002b00
    2f30:	movwcs	r8, #187	; 0xbb
    2f34:	stccs	6, cr14, [r0], {219}	; 0xdb
    2f38:	ldrbthi	pc, [pc], #64	; 2f40 <__assert_fail@plt+0x1c78>	; <UNPREDICTABLE>
    2f3c:	movwls	r2, #41729	; 0xa301
    2f40:	svceq	0x0000f1b9
    2f44:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    2f48:			; <UNDEFINED> instruction: 0x377cf8df
    2f4c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2f50:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2f54:			; <UNDEFINED> instruction: 0xf8cd447b
    2f58:			; <UNDEFINED> instruction: 0xf8cd902c
    2f5c:	cdp	0, 0, cr9, cr8, cr4, {1}
    2f60:	movwcs	r3, #6672	; 0x1a10
    2f64:	movwls	r4, #34459	; 0x869b
    2f68:	ldrb	r9, [r6, #781]!	; 0x30d
    2f6c:			; <UNDEFINED> instruction: 0xf0402c00
    2f70:			; <UNDEFINED> instruction: 0xf1b98587
    2f74:			; <UNDEFINED> instruction: 0xf0000f00
    2f78:	movwcs	r8, #5325	; 0x14cd
    2f7c:	ldrmi	r9, [fp], r8, lsl #6
    2f80:	movwmi	lr, #39373	; 0x99cd
    2f84:			; <UNDEFINED> instruction: 0x2322930d
    2f88:	andcc	pc, r0, sl, lsl #17
    2f8c:			; <UNDEFINED> instruction: 0x373cf8df
    2f90:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    2f94:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    2f98:	bcc	43e7c0 <program_name@@Base+0x427708>
    2f9c:	movwcs	lr, #5597	; 0x15dd
    2fa0:	stmib	sp, {r3, r8, r9, ip, pc}^
    2fa4:	andcs	r3, r0, #603979776	; 0x24000000
    2fa8:	ldrmi	r9, [r3], sp, lsl #6
    2fac:			; <UNDEFINED> instruction: 0x3720f8df
    2fb0:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2fb4:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    2fb8:	andsls	r9, r1, #-1342177280	; 0xb0000000
    2fbc:	bcc	43e7e4 <program_name@@Base+0x42772c>
    2fc0:	movwcs	lr, #1483	; 0x5cb
    2fc4:	cdp	2, 0, cr2, cr8, cr1, {0}
    2fc8:			; <UNDEFINED> instruction: 0x469b3a10
    2fcc:	tstls	r0, #8, 4	; 0x80000000
    2fd0:	movwcs	lr, #43469	; 0xa9cd
    2fd4:	movwls	r9, #37649	; 0x9311
    2fd8:	ldr	r9, [lr, #781]!	; 0x30d
    2fdc:	strbmi	r2, [r3], r0, lsl #6
    2fe0:	bcc	43e808 <program_name@@Base+0x427750>
    2fe4:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2fe8:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    2fec:	movwcs	r3, #4873	; 0x1309
    2ff0:	eorshi	pc, r4, sp, asr #17
    2ff4:	ldr	r9, [r0, #776]!	; 0x308
    2ff8:	tstls	r0, #0, 6
    2ffc:	movwls	r4, #46747	; 0xb69b
    3000:	andcs	r9, r1, #1140850688	; 0x44000000
    3004:			; <UNDEFINED> instruction: 0xf8df930a
    3008:			; <UNDEFINED> instruction: 0xf8cd36cc
    300c:			; <UNDEFINED> instruction: 0xf04f8034
    3010:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    3014:	andls	r9, r9, #8, 4	; 0x80000000
    3018:	bcc	43e840 <program_name@@Base+0x427788>
    301c:	movwcs	lr, #5533	; 0x159d
    3020:	stmib	sp, {r3, r8, r9, ip, pc}^
    3024:	andcs	r3, r0, #603979776	; 0x24000000
    3028:	ldrmi	r9, [r3], sp, lsl #6
    302c:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    3030:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3034:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    3038:	andsls	r9, r1, #-1342177280	; 0xb0000000
    303c:	bcc	43e864 <program_name@@Base+0x4277ac>
    3040:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    3044:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    3048:	ldrb	r9, [r9, -sl, lsl #8]!
    304c:	blls	18c854 <program_name@@Base+0x17579c>
    3050:			; <UNDEFINED> instruction: 0xf0003301
    3054:	blls	1a3ce0 <program_name@@Base+0x18cc28>
    3058:	svclt	0x00181e5a
    305c:			; <UNDEFINED> instruction: 0xf1a82201
    3060:	blx	fecc3c70 <program_name@@Base+0xfecacbb8>
    3064:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3068:	svccs	0x0000b912
    306c:	bichi	pc, r2, r0
    3070:	ldrb	r2, [r4, -r0, lsl #10]
    3074:			; <UNDEFINED> instruction: 0xf1b82600
    3078:			; <UNDEFINED> instruction: 0xf0000f02
    307c:	ldmib	sp, {r2, r8, r9, pc}^
    3080:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    3084:	bls	3530d8 <program_name@@Base+0x33c020>
    3088:	svclt	0x00082a00
    308c:	strtmi	r2, [r2], -r0, lsl #6
    3090:			; <UNDEFINED> instruction: 0xf0402b00
    3094:	blls	2a3c8c <program_name@@Base+0x28cbd4>
    3098:			; <UNDEFINED> instruction: 0xf0402b00
    309c:	blls	264238 <program_name@@Base+0x24d180>
    30a0:	blcs	c4a8 <version_etc_copyright@@Base+0x6334>
    30a4:	svcge	0x0045f47f
    30a8:	ldrbt	r9, [r9], r9, lsl #22
    30ac:			; <UNDEFINED> instruction: 0xf1b82600
    30b0:			; <UNDEFINED> instruction: 0xf0000f02
    30b4:			; <UNDEFINED> instruction: 0xf1b882f7
    30b8:	tstle	ip, r5, lsl #30
    30bc:			; <UNDEFINED> instruction: 0xf0139b29
    30c0:	andle	r0, r9, r4, lsl #6
    30c4:	vldmiane	fp!, {s18-s23}
    30c8:	andle	r4, r4, #805306377	; 0x30000009
    30cc:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    30d0:			; <UNDEFINED> instruction: 0xf0002c3f
    30d4:	movwcs	r8, #1147	; 0x47b
    30d8:			; <UNDEFINED> instruction: 0x461d243f
    30dc:			; <UNDEFINED> instruction: 0x2600e71f
    30e0:	svceq	0x0002f1b8
    30e4:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    30e8:	strtcs	r2, [r7], #-768	; 0xfffffd00
    30ec:	svcge	0x0017f47f
    30f0:	bllt	fe0e9d1c <program_name@@Base+0xfe0d2c64>
    30f4:	blx	fece9d40 <program_name@@Base+0xfecd2c88>
    30f8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    30fc:	svceq	0x0000f1b9
    3100:	movwcs	fp, #3848	; 0xf08
    3104:			; <UNDEFINED> instruction: 0xf0402b00
    3108:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    310c:			; <UNDEFINED> instruction: 0x2327bf84
    3110:	andcc	pc, fp, sl, lsl #16
    3114:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    3118:	svclt	0x00844599
    311c:			; <UNDEFINED> instruction: 0xf80a225c
    3120:			; <UNDEFINED> instruction: 0xf10b2003
    3124:	ldrmi	r0, [r9, #770]	; 0x302
    3128:	eorcs	sp, r7, #32768	; 0x8000
    312c:	andcs	pc, r3, sl, lsl #16
    3130:			; <UNDEFINED> instruction: 0xf10b2300
    3134:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    3138:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    313c:	rsbscs	lr, r4, #176, 12	; 0xb000000
    3140:			; <UNDEFINED> instruction: 0xf1b89b09
    3144:	svclt	0x00140f02
    3148:			; <UNDEFINED> instruction: 0xf0032300
    314c:	blcs	3d58 <__assert_fail@plt+0x2a90>
    3150:			; <UNDEFINED> instruction: 0xf04fd0a1
    3154:	blls	285164 <program_name@@Base+0x26e0ac>
    3158:	svclt	0x00182b00
    315c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3160:			; <UNDEFINED> instruction: 0x46499a12
    3164:	ldrbmi	r9, [r0], -r9, lsr #22
    3168:			; <UNDEFINED> instruction: 0xf8cd2400
    316c:	andls	r8, r4, #0
    3170:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3174:	movwls	r9, #6675	; 0x1a13
    3178:	andls	r9, r3, #33554432	; 0x2000000
    317c:	bls	1e9d9c <program_name@@Base+0x1d2ce4>
    3180:	ldc2	7, cr15, [r0], {255}	; 0xff
    3184:			; <UNDEFINED> instruction: 0xf8df4683
    3188:			; <UNDEFINED> instruction: 0xf8df2554
    318c:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    3190:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3194:	subsmi	r9, sl, fp, lsl fp
    3198:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    319c:	andslt	r4, sp, r8, asr r6
    31a0:	blhi	be49c <program_name@@Base+0xa73e4>
    31a4:	svchi	0x00f0e8bd
    31a8:			; <UNDEFINED> instruction: 0xf1a82462
    31ac:	bls	243dbc <program_name@@Base+0x22cd04>
    31b0:			; <UNDEFINED> instruction: 0xf383fab3
    31b4:	bcs	5728 <_IO_stdin_used@@Base+0x498>
    31b8:	orrhi	pc, r5, #64	; 0x40
    31bc:	strb	r4, [r9, #1557]	; 0x615
    31c0:	ldrb	r2, [r2, r1, ror #8]!
    31c4:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    31c8:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    31cc:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    31d0:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    31d4:	blls	1fcf58 <program_name@@Base+0x1e5ea0>
    31d8:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    31dc:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    31e0:			; <UNDEFINED> instruction: 0xf853a302
    31e4:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    31e8:	svclt	0x00004718
    31ec:	andeq	r0, r0, pc, lsl r2
    31f0:			; <UNDEFINED> instruction: 0xfffffcf7
    31f4:			; <UNDEFINED> instruction: 0xfffffcf7
    31f8:			; <UNDEFINED> instruction: 0xfffffcf7
    31fc:			; <UNDEFINED> instruction: 0xfffffcf7
    3200:			; <UNDEFINED> instruction: 0xfffffcf7
    3204:			; <UNDEFINED> instruction: 0xfffffcf7
    3208:	andeq	r0, r0, r3, asr r2
    320c:	andeq	r0, r0, r7, asr #4
    3210:			; <UNDEFINED> instruction: 0xffffff53
    3214:	andeq	r0, r0, pc, asr #4
    3218:			; <UNDEFINED> instruction: 0xffffffe7
    321c:	andeq	r0, r0, r7, lsr r2
    3220:	andeq	r0, r0, fp, asr #4
    3224:			; <UNDEFINED> instruction: 0xfffffcf7
    3228:			; <UNDEFINED> instruction: 0xfffffcf7
    322c:			; <UNDEFINED> instruction: 0xfffffcf7
    3230:			; <UNDEFINED> instruction: 0xfffffcf7
    3234:			; <UNDEFINED> instruction: 0xfffffcf7
    3238:			; <UNDEFINED> instruction: 0xfffffcf7
    323c:			; <UNDEFINED> instruction: 0xfffffcf7
    3240:			; <UNDEFINED> instruction: 0xfffffcf7
    3244:			; <UNDEFINED> instruction: 0xfffffcf7
    3248:			; <UNDEFINED> instruction: 0xfffffcf7
    324c:			; <UNDEFINED> instruction: 0xfffffcf7
    3250:			; <UNDEFINED> instruction: 0xfffffcf7
    3254:			; <UNDEFINED> instruction: 0xfffffcf7
    3258:			; <UNDEFINED> instruction: 0xfffffcf7
    325c:			; <UNDEFINED> instruction: 0xfffffcf7
    3260:			; <UNDEFINED> instruction: 0xfffffcf7
    3264:			; <UNDEFINED> instruction: 0xfffffcf7
    3268:			; <UNDEFINED> instruction: 0xfffffcf7
    326c:	andeq	r0, r0, fp, lsr r2
    3270:	strdeq	r0, [r0], -sp
    3274:	strdeq	r0, [r0], -sp
    3278:	andeq	r0, r0, r3, lsl r2
    327c:	strdeq	r0, [r0], -sp
    3280:			; <UNDEFINED> instruction: 0xfffffd29
    3284:	strdeq	r0, [r0], -sp
    3288:			; <UNDEFINED> instruction: 0xfffffef5
    328c:	strdeq	r0, [r0], -sp
    3290:	strdeq	r0, [r0], -sp
    3294:	strdeq	r0, [r0], -sp
    3298:			; <UNDEFINED> instruction: 0xfffffd29
    329c:			; <UNDEFINED> instruction: 0xfffffd29
    32a0:			; <UNDEFINED> instruction: 0xfffffd29
    32a4:			; <UNDEFINED> instruction: 0xfffffd29
    32a8:			; <UNDEFINED> instruction: 0xfffffd29
    32ac:			; <UNDEFINED> instruction: 0xfffffd29
    32b0:			; <UNDEFINED> instruction: 0xfffffd29
    32b4:			; <UNDEFINED> instruction: 0xfffffd29
    32b8:			; <UNDEFINED> instruction: 0xfffffd29
    32bc:			; <UNDEFINED> instruction: 0xfffffd29
    32c0:			; <UNDEFINED> instruction: 0xfffffd29
    32c4:			; <UNDEFINED> instruction: 0xfffffd29
    32c8:			; <UNDEFINED> instruction: 0xfffffd29
    32cc:			; <UNDEFINED> instruction: 0xfffffd29
    32d0:			; <UNDEFINED> instruction: 0xfffffd29
    32d4:			; <UNDEFINED> instruction: 0xfffffd29
    32d8:	strdeq	r0, [r0], -sp
    32dc:	strdeq	r0, [r0], -sp
    32e0:	strdeq	r0, [r0], -sp
    32e4:	strdeq	r0, [r0], -sp
    32e8:			; <UNDEFINED> instruction: 0xfffffec3
    32ec:			; <UNDEFINED> instruction: 0xfffffcf7
    32f0:			; <UNDEFINED> instruction: 0xfffffd29
    32f4:			; <UNDEFINED> instruction: 0xfffffd29
    32f8:			; <UNDEFINED> instruction: 0xfffffd29
    32fc:			; <UNDEFINED> instruction: 0xfffffd29
    3300:			; <UNDEFINED> instruction: 0xfffffd29
    3304:			; <UNDEFINED> instruction: 0xfffffd29
    3308:			; <UNDEFINED> instruction: 0xfffffd29
    330c:			; <UNDEFINED> instruction: 0xfffffd29
    3310:			; <UNDEFINED> instruction: 0xfffffd29
    3314:			; <UNDEFINED> instruction: 0xfffffd29
    3318:			; <UNDEFINED> instruction: 0xfffffd29
    331c:			; <UNDEFINED> instruction: 0xfffffd29
    3320:			; <UNDEFINED> instruction: 0xfffffd29
    3324:			; <UNDEFINED> instruction: 0xfffffd29
    3328:			; <UNDEFINED> instruction: 0xfffffd29
    332c:			; <UNDEFINED> instruction: 0xfffffd29
    3330:			; <UNDEFINED> instruction: 0xfffffd29
    3334:			; <UNDEFINED> instruction: 0xfffffd29
    3338:			; <UNDEFINED> instruction: 0xfffffd29
    333c:			; <UNDEFINED> instruction: 0xfffffd29
    3340:			; <UNDEFINED> instruction: 0xfffffd29
    3344:			; <UNDEFINED> instruction: 0xfffffd29
    3348:			; <UNDEFINED> instruction: 0xfffffd29
    334c:			; <UNDEFINED> instruction: 0xfffffd29
    3350:			; <UNDEFINED> instruction: 0xfffffd29
    3354:			; <UNDEFINED> instruction: 0xfffffd29
    3358:	strdeq	r0, [r0], -sp
    335c:			; <UNDEFINED> instruction: 0xfffffe8b
    3360:			; <UNDEFINED> instruction: 0xfffffd29
    3364:	strdeq	r0, [r0], -sp
    3368:			; <UNDEFINED> instruction: 0xfffffd29
    336c:	strdeq	r0, [r0], -sp
    3370:			; <UNDEFINED> instruction: 0xfffffd29
    3374:			; <UNDEFINED> instruction: 0xfffffd29
    3378:			; <UNDEFINED> instruction: 0xfffffd29
    337c:			; <UNDEFINED> instruction: 0xfffffd29
    3380:			; <UNDEFINED> instruction: 0xfffffd29
    3384:			; <UNDEFINED> instruction: 0xfffffd29
    3388:			; <UNDEFINED> instruction: 0xfffffd29
    338c:			; <UNDEFINED> instruction: 0xfffffd29
    3390:			; <UNDEFINED> instruction: 0xfffffd29
    3394:			; <UNDEFINED> instruction: 0xfffffd29
    3398:			; <UNDEFINED> instruction: 0xfffffd29
    339c:			; <UNDEFINED> instruction: 0xfffffd29
    33a0:			; <UNDEFINED> instruction: 0xfffffd29
    33a4:			; <UNDEFINED> instruction: 0xfffffd29
    33a8:			; <UNDEFINED> instruction: 0xfffffd29
    33ac:			; <UNDEFINED> instruction: 0xfffffd29
    33b0:			; <UNDEFINED> instruction: 0xfffffd29
    33b4:			; <UNDEFINED> instruction: 0xfffffd29
    33b8:			; <UNDEFINED> instruction: 0xfffffd29
    33bc:			; <UNDEFINED> instruction: 0xfffffd29
    33c0:			; <UNDEFINED> instruction: 0xfffffd29
    33c4:			; <UNDEFINED> instruction: 0xfffffd29
    33c8:			; <UNDEFINED> instruction: 0xfffffd29
    33cc:			; <UNDEFINED> instruction: 0xfffffd29
    33d0:			; <UNDEFINED> instruction: 0xfffffd29
    33d4:			; <UNDEFINED> instruction: 0xfffffd29
    33d8:			; <UNDEFINED> instruction: 0xfffffe63
    33dc:	strdeq	r0, [r0], -sp
    33e0:			; <UNDEFINED> instruction: 0xfffffe63
    33e4:	andeq	r0, r0, r3, lsl r2
    33e8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    33ec:	blx	feccc7f4 <program_name@@Base+0xfecb573c>
    33f0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    33f4:	andsmi	r9, sl, #36864	; 0x9000
    33f8:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    33fc:			; <UNDEFINED> instruction: 0xf1a8e6a9
    3400:	blx	fecc4010 <program_name@@Base+0xfecacf58>
    3404:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3408:	blls	2bcccc <program_name@@Base+0x2a5c14>
    340c:			; <UNDEFINED> instruction: 0xf47f2b00
    3410:	blls	a6e810 <program_name@@Base+0xa57758>
    3414:	svclt	0x004807d9
    3418:			; <UNDEFINED> instruction: 0xf53f3701
    341c:	vmovls.32	d26[0], sl
    3420:	rsbcs	lr, r6, #63963136	; 0x3d00000
    3424:			; <UNDEFINED> instruction: 0xf1a8e637
    3428:	blx	fecc4038 <program_name@@Base+0xfecacf80>
    342c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3430:	rsbcs	lr, r2, #224, 14	; 0x3800000
    3434:	rsbscs	lr, r2, #49283072	; 0x2f00000
    3438:	rsbcs	lr, lr, #136314880	; 0x8200000
    343c:	rsbcs	lr, r1, #128, 12	; 0x8000000
    3440:	blls	33ccec <program_name@@Base+0x325c34>
    3444:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    3448:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    344c:			; <UNDEFINED> instruction: 0xf853a302
    3450:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    3454:	svclt	0x00004718
    3458:			; <UNDEFINED> instruction: 0xfffff9b7
    345c:			; <UNDEFINED> instruction: 0xfffffa89
    3460:			; <UNDEFINED> instruction: 0xfffffa89
    3464:			; <UNDEFINED> instruction: 0xfffffa89
    3468:			; <UNDEFINED> instruction: 0xfffffa89
    346c:			; <UNDEFINED> instruction: 0xfffffa89
    3470:			; <UNDEFINED> instruction: 0xfffffa89
    3474:			; <UNDEFINED> instruction: 0xfffffd69
    3478:			; <UNDEFINED> instruction: 0xfffffd51
    347c:	andeq	r0, r0, r9, lsr #4
    3480:			; <UNDEFINED> instruction: 0xfffffd6d
    3484:	andeq	r0, r0, r3, lsr #4
    3488:			; <UNDEFINED> instruction: 0xfffffd77
    348c:			; <UNDEFINED> instruction: 0xfffffd73
    3490:			; <UNDEFINED> instruction: 0xfffffa89
    3494:			; <UNDEFINED> instruction: 0xfffffa89
    3498:			; <UNDEFINED> instruction: 0xfffffa89
    349c:			; <UNDEFINED> instruction: 0xfffffa89
    34a0:			; <UNDEFINED> instruction: 0xfffffa89
    34a4:			; <UNDEFINED> instruction: 0xfffffa89
    34a8:			; <UNDEFINED> instruction: 0xfffffa89
    34ac:			; <UNDEFINED> instruction: 0xfffffa89
    34b0:			; <UNDEFINED> instruction: 0xfffffa89
    34b4:			; <UNDEFINED> instruction: 0xfffffa89
    34b8:			; <UNDEFINED> instruction: 0xfffffa89
    34bc:			; <UNDEFINED> instruction: 0xfffffa89
    34c0:			; <UNDEFINED> instruction: 0xfffffa89
    34c4:			; <UNDEFINED> instruction: 0xfffffa89
    34c8:			; <UNDEFINED> instruction: 0xfffffa89
    34cc:			; <UNDEFINED> instruction: 0xfffffa89
    34d0:			; <UNDEFINED> instruction: 0xfffffa89
    34d4:			; <UNDEFINED> instruction: 0xfffffa89
    34d8:	andeq	r0, r0, r7, lsl r2
    34dc:	andeq	r0, r0, r3, lsl #4
    34e0:	andeq	r0, r0, r3, lsl #4
    34e4:	andeq	r0, r0, r7, lsl #4
    34e8:	andeq	r0, r0, r3, lsl #4
    34ec:	strdeq	r0, [r0], -sp
    34f0:	andeq	r0, r0, r3, lsl #4
    34f4:			; <UNDEFINED> instruction: 0xfffffc87
    34f8:	andeq	r0, r0, r3, lsl #4
    34fc:	andeq	r0, r0, r3, lsl #4
    3500:	andeq	r0, r0, r3, lsl #4
    3504:	strdeq	r0, [r0], -sp
    3508:	strdeq	r0, [r0], -sp
    350c:	strdeq	r0, [r0], -sp
    3510:	strdeq	r0, [r0], -sp
    3514:	strdeq	r0, [r0], -sp
    3518:	strdeq	r0, [r0], -sp
    351c:	strdeq	r0, [r0], -sp
    3520:	strdeq	r0, [r0], -sp
    3524:	strdeq	r0, [r0], -sp
    3528:	strdeq	r0, [r0], -sp
    352c:	strdeq	r0, [r0], -sp
    3530:	strdeq	r0, [r0], -sp
    3534:	strdeq	r0, [r0], -sp
    3538:	strdeq	r0, [r0], -sp
    353c:	strdeq	r0, [r0], -sp
    3540:	strdeq	r0, [r0], -sp
    3544:	andeq	r0, r0, r3, lsl #4
    3548:	andeq	r0, r0, r3, lsl #4
    354c:	andeq	r0, r0, r3, lsl #4
    3550:	andeq	r0, r0, r3, lsl #4
    3554:			; <UNDEFINED> instruction: 0xfffffc55
    3558:			; <UNDEFINED> instruction: 0xfffffa89
    355c:	strdeq	r0, [r0], -sp
    3560:	strdeq	r0, [r0], -sp
    3564:	strdeq	r0, [r0], -sp
    3568:	strdeq	r0, [r0], -sp
    356c:	strdeq	r0, [r0], -sp
    3570:	strdeq	r0, [r0], -sp
    3574:	strdeq	r0, [r0], -sp
    3578:	strdeq	r0, [r0], -sp
    357c:	strdeq	r0, [r0], -sp
    3580:	strdeq	r0, [r0], -sp
    3584:	strdeq	r0, [r0], -sp
    3588:	strdeq	r0, [r0], -sp
    358c:	strdeq	r0, [r0], -sp
    3590:	strdeq	r0, [r0], -sp
    3594:	strdeq	r0, [r0], -sp
    3598:	strdeq	r0, [r0], -sp
    359c:	strdeq	r0, [r0], -sp
    35a0:	strdeq	r0, [r0], -sp
    35a4:	strdeq	r0, [r0], -sp
    35a8:	strdeq	r0, [r0], -sp
    35ac:	strdeq	r0, [r0], -sp
    35b0:	strdeq	r0, [r0], -sp
    35b4:	strdeq	r0, [r0], -sp
    35b8:	strdeq	r0, [r0], -sp
    35bc:	strdeq	r0, [r0], -sp
    35c0:	strdeq	r0, [r0], -sp
    35c4:	andeq	r0, r0, r3, lsl #4
    35c8:			; <UNDEFINED> instruction: 0xfffffc1d
    35cc:	strdeq	r0, [r0], -sp
    35d0:	andeq	r0, r0, r3, lsl #4
    35d4:	strdeq	r0, [r0], -sp
    35d8:	andeq	r0, r0, r3, lsl #4
    35dc:	strdeq	r0, [r0], -sp
    35e0:	strdeq	r0, [r0], -sp
    35e4:	strdeq	r0, [r0], -sp
    35e8:	strdeq	r0, [r0], -sp
    35ec:	strdeq	r0, [r0], -sp
    35f0:	strdeq	r0, [r0], -sp
    35f4:	strdeq	r0, [r0], -sp
    35f8:	strdeq	r0, [r0], -sp
    35fc:	strdeq	r0, [r0], -sp
    3600:	strdeq	r0, [r0], -sp
    3604:	strdeq	r0, [r0], -sp
    3608:	strdeq	r0, [r0], -sp
    360c:	strdeq	r0, [r0], -sp
    3610:	strdeq	r0, [r0], -sp
    3614:	strdeq	r0, [r0], -sp
    3618:	strdeq	r0, [r0], -sp
    361c:	strdeq	r0, [r0], -sp
    3620:	strdeq	r0, [r0], -sp
    3624:	strdeq	r0, [r0], -sp
    3628:	strdeq	r0, [r0], -sp
    362c:	strdeq	r0, [r0], -sp
    3630:	strdeq	r0, [r0], -sp
    3634:	strdeq	r0, [r0], -sp
    3638:	strdeq	r0, [r0], -sp
    363c:	strdeq	r0, [r0], -sp
    3640:	strdeq	r0, [r0], -sp
    3644:			; <UNDEFINED> instruction: 0xfffffbf5
    3648:	andeq	r0, r0, r3, lsl #4
    364c:			; <UNDEFINED> instruction: 0xfffffbf5
    3650:	andeq	r0, r0, r7, lsl #4
    3654:			; <UNDEFINED> instruction: 0xf7ff2200
    3658:	andcs	fp, r0, #72704	; 0x11c00
    365c:	andcs	lr, r0, #1040187392	; 0x3e000000
    3660:			; <UNDEFINED> instruction: 0xf0402f00
    3664:	ldrtmi	r8, [r5], -fp, lsr #2
    3668:			; <UNDEFINED> instruction: 0x4616463b
    366c:	andcs	lr, r0, #1459617792	; 0x57000000
    3670:	movwcs	r4, #1589	; 0x635
    3674:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    3678:			; <UNDEFINED> instruction: 0x2600e451
    367c:	str	r2, [sl, #-630]	; 0xfffffd8a
    3680:	rsbscs	r2, r4, #0, 12
    3684:	blls	27cbfc <program_name@@Base+0x265b44>
    3688:			; <UNDEFINED> instruction: 0xf47f2b00
    368c:	blls	2eec24 <program_name@@Base+0x2d7b6c>
    3690:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    3694:	str	r2, [ip], #-1116	; 0xfffffba4
    3698:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    369c:	svclt	0x00183a00
    36a0:	ldrb	r2, [ip], #513	; 0x201
    36a4:	blcs	2a2d0 <program_name@@Base+0x13218>
    36a8:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    36ac:	ldrtcs	r4, [pc], #-1565	; 36b4 <__assert_fail@plt+0x23ec>
    36b0:	bllt	ffdc16b4 <program_name@@Base+0xffdaa5fc>
    36b4:	strdeq	r4, [r1], -r2
    36b8:	andeq	r0, r0, r4, lsl #2
    36bc:	ldrdeq	r3, [r0], -ip
    36c0:	andeq	r3, r0, r8, asr #5
    36c4:	strdeq	r2, [r0], -r0
    36c8:	andeq	r2, r0, r0, lsr #29
    36cc:	andeq	r2, r0, lr, asr #28
    36d0:	andeq	r2, r0, sl, lsr #28
    36d4:	andeq	r2, r0, r2, ror #27
    36d8:			; <UNDEFINED> instruction: 0x00002dbe
    36dc:	andeq	r3, r1, r2, lsr #26
    36e0:	andcs	sl, r0, #25600	; 0x6400
    36e4:	andscs	lr, r9, #3358720	; 0x334000
    36e8:	bcc	fe43ef10 <program_name@@Base+0xfe427e58>
    36ec:	movwcc	r9, #6918	; 0x1b06
    36f0:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    36f4:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    36f8:			; <UNDEFINED> instruction: 0xf8cd9006
    36fc:	blge	62f874 <program_name@@Base+0x6187bc>
    3700:	blt	fe43ef68 <program_name@@Base+0xfe427eb0>
    3704:	stmib	sp, {r9, sp}^
    3708:			; <UNDEFINED> instruction: 0x46164615
    370c:	subsls	pc, r0, sp, asr #17
    3710:	bls	19517c <program_name@@Base+0x17e0c4>
    3714:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    3718:	blne	49508c <program_name@@Base+0x47dfd4>
    371c:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    3720:	blx	17bf72e <program_name@@Base+0x17a8676>
    3724:	bicslt	r4, r8, r1, lsl #12
    3728:			; <UNDEFINED> instruction: 0xf0001c43
    372c:	stfned	f0, [r8], {70}	; 0x46
    3730:	orrhi	pc, sp, r0
    3734:			; <UNDEFINED> instruction: 0xf1b89b09
    3738:	svclt	0x00140f02
    373c:			; <UNDEFINED> instruction: 0xf0032300
    3740:	blcs	434c <__assert_fail@plt+0x3084>
    3744:	addshi	pc, r2, r0, asr #32
    3748:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    374c:	stcl	7, cr15, [r4], {253}	; 0xfd
    3750:	ldrbmi	r2, [r8], -r0, lsl #16
    3754:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    3758:	stc	7, cr15, [ip], {253}	; 0xfd
    375c:	sbcsle	r2, r8, r0, lsl #16
    3760:			; <UNDEFINED> instruction: 0xf0859b0a
    3764:	ldrtmi	r0, [r1], -r1, lsl #4
    3768:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    376c:	andsmi	r6, sl, r6, lsl fp
    3770:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3774:			; <UNDEFINED> instruction: 0xf67f2901
    3778:	strmi	sl, [fp], -sl, asr #23
    377c:			; <UNDEFINED> instruction: 0xf8dd443b
    3780:	andcs	lr, r0, r0, lsr r0
    3784:	ldrmi	r9, [r9], -ip, lsl #10
    3788:			; <UNDEFINED> instruction: 0xf04f9d0b
    378c:	bcs	6830 <version_etc_copyright@@Base+0x6bc>
    3790:			; <UNDEFINED> instruction: 0xf1a8d04c
    3794:	stmdals	r9, {r1, r8, r9}
    3798:			; <UNDEFINED> instruction: 0xf383fab3
    379c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    37a0:	adchi	pc, r2, r0, asr #32
    37a4:	andeq	pc, r1, r5, lsl #1
    37a8:	andsle	r4, r3, r3
    37ac:	andeq	pc, r1, fp, lsl #2
    37b0:	svclt	0x008845d9
    37b4:	andgt	pc, fp, sl, lsl #16
    37b8:	svclt	0x00844581
    37bc:			; <UNDEFINED> instruction: 0xf80a2524
    37c0:			; <UNDEFINED> instruction: 0xf10b5000
    37c4:			; <UNDEFINED> instruction: 0xf10b0002
    37c8:	ldrmi	r0, [sp], -r3, lsl #22
    37cc:	svclt	0x00884581
    37d0:	andgt	pc, r0, sl, lsl #16
    37d4:			; <UNDEFINED> instruction: 0xf10745d9
    37d8:	svclt	0x00840701
    37dc:			; <UNDEFINED> instruction: 0xf80a235c
    37e0:			; <UNDEFINED> instruction: 0xf10b300b
    37e4:	ldrmi	r0, [r9, #769]	; 0x301
    37e8:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    37ec:			; <UNDEFINED> instruction: 0xf80a3030
    37f0:			; <UNDEFINED> instruction: 0xf10b0003
    37f4:			; <UNDEFINED> instruction: 0xf10b0302
    37f8:	ldrmi	r0, [r9, #2819]	; 0xb03
    37fc:			; <UNDEFINED> instruction: 0xf3c4bf88
    3800:			; <UNDEFINED> instruction: 0xf00400c2
    3804:	svclt	0x00840407
    3808:			; <UNDEFINED> instruction: 0xf80a3030
    380c:	addmi	r0, pc, #3
    3810:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3814:			; <UNDEFINED> instruction: 0x4610d271
    3818:	svclt	0x008845d9
    381c:	andmi	pc, fp, sl, lsl #16
    3820:	bleq	7fc54 <program_name@@Base+0x68b9c>
    3824:	svcmi	0x0001f81e
    3828:			; <UNDEFINED> instruction: 0xd1b22a00
    382c:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    3830:	sbcslt	r4, fp, #43	; 0x2b
    3834:	ldrbmi	fp, [r9, #310]	; 0x136
    3838:	ldrbcs	fp, [ip], -r4, lsl #31
    383c:	andvs	pc, fp, sl, lsl #16
    3840:	bleq	7fc74 <program_name@@Base+0x68bbc>
    3844:	addmi	r3, pc, #262144	; 0x40000
    3848:	blcs	38190 <program_name@@Base+0x210d8>
    384c:			; <UNDEFINED> instruction: 0xf10bd060
    3850:	strcs	r0, [r0], -r1, lsl #6
    3854:			; <UNDEFINED> instruction: 0x463545d9
    3858:			; <UNDEFINED> instruction: 0xf80abf88
    385c:	ldrmi	ip, [r9, #11]
    3860:	bleq	bfc94 <program_name@@Base+0xa8bdc>
    3864:			; <UNDEFINED> instruction: 0xf80abf88
    3868:	ldrb	ip, [r5, r3]
    386c:			; <UNDEFINED> instruction: 0xf43f2901
    3870:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    3874:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    3878:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    387c:	blcc	818cc <program_name@@Base+0x6a814>
    3880:	blcs	8525f4 <program_name@@Base+0x83b53c>
    3884:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3888:	ldrne	pc, [r4], #-3
    388c:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    3890:	tstne	r1, r1, lsl r1
    3894:	tstne	r1, r1, lsl r1
    3898:	tstne	r1, r1, lsl r1
    389c:	tstne	r1, r1, lsl r1
    38a0:	tstne	r1, r1, lsl r1
    38a4:	tstne	r1, r1, lsl r1
    38a8:	ldrne	r1, [r1], #-273	; 0xfffffeef
    38ac:			; <UNDEFINED> instruction: 0xd1e54294
    38b0:			; <UNDEFINED> instruction: 0xf8dde74a
    38b4:			; <UNDEFINED> instruction: 0xf04f9050
    38b8:	strb	r0, [ip], #-2050	; 0xfffff7fe
    38bc:	ldrmi	r2, [r6], -r0, lsl #10
    38c0:			; <UNDEFINED> instruction: 0xf7ff462b
    38c4:	bls	2b211c <program_name@@Base+0x29b064>
    38c8:	andls	r4, sl, #26
    38cc:	ldrbmi	lr, [r9, #1091]	; 0x443
    38d0:	blls	2f36f8 <program_name@@Base+0x2dc640>
    38d4:	bge	ff1411d8 <program_name@@Base+0xff12a120>
    38d8:			; <UNDEFINED> instruction: 0xf7ff4659
    38dc:			; <UNDEFINED> instruction: 0xf8cdbac6
    38e0:			; <UNDEFINED> instruction: 0xf8dd9044
    38e4:	strt	r9, [r3], #-36	; 0xffffffdc
    38e8:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    38ec:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    38f0:	blt	ff8018f4 <program_name@@Base+0xff7ea83c>
    38f4:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    38f8:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    38fc:			; <UNDEFINED> instruction: 0xf7ff9d0c
    3900:			; <UNDEFINED> instruction: 0xf10bba32
    3904:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    3908:	movwls	r2, #46128	; 0xb430
    390c:	blt	ff241910 <program_name@@Base+0xff22a858>
    3910:	usada8	r1, lr, r6, r4
    3914:	movwls	r2, #33537	; 0x8301
    3918:	movwls	r4, #42651	; 0xa69b
    391c:	blmi	fe368558 <program_name@@Base+0xfe3514a0>
    3920:	subls	pc, r4, sp, asr #17
    3924:			; <UNDEFINED> instruction: 0xf8cd447b
    3928:			; <UNDEFINED> instruction: 0xf8cd9040
    392c:	cdp	0, 0, cr9, cr8, cr12, {1}
    3930:			; <UNDEFINED> instruction: 0xf8cd3a10
    3934:			; <UNDEFINED> instruction: 0xf7ff9024
    3938:	movwcs	fp, #2320	; 0x910
    393c:			; <UNDEFINED> instruction: 0x469b9310
    3940:	tstls	r1, #738197504	; 0x2c000000
    3944:	movwls	r2, #41473	; 0xa201
    3948:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    394c:	andls	r4, r8, #133120	; 0x20800
    3950:	andls	r4, r9, #2063597568	; 0x7b000000
    3954:	cdp	2, 0, cr9, cr8, cr13, {0}
    3958:			; <UNDEFINED> instruction: 0xf7ff3a10
    395c:			; <UNDEFINED> instruction: 0x462bb8fe
    3960:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    3964:	blt	fe741968 <program_name@@Base+0xfe72a8b0>
    3968:	strt	r4, [ip], #-1556	; 0xfffff9ec
    396c:			; <UNDEFINED> instruction: 0xf04f45d9
    3970:	svclt	0x00840430
    3974:			; <UNDEFINED> instruction: 0xf80a2330
    3978:	stcne	0, cr3, [fp], {11}
    397c:	bleq	ffd88 <program_name@@Base+0xe8cd0>
    3980:	svclt	0x00844599
    3984:			; <UNDEFINED> instruction: 0xf80a2030
    3988:			; <UNDEFINED> instruction: 0xf7ff0003
    398c:			; <UNDEFINED> instruction: 0x4632ba7f
    3990:	ldrtmi	lr, [r2], -r6, ror #12
    3994:	bls	4fd34c <program_name@@Base+0x4e6294>
    3998:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    399c:			; <UNDEFINED> instruction: 0xf43f2b00
    39a0:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    39a4:			; <UNDEFINED> instruction: 0xf80abf88
    39a8:			; <UNDEFINED> instruction: 0xf812300b
    39ac:			; <UNDEFINED> instruction: 0xf10b3f01
    39b0:	blcs	65bc <version_etc_copyright@@Base+0x448>
    39b4:			; <UNDEFINED> instruction: 0xf7ffd1f5
    39b8:	ldrtmi	fp, [r1], -r2, asr #17
    39bc:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    39c0:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    39c4:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    39c8:	ldrb	r9, [r3], sl, lsl #20
    39cc:	vldmiapl	r1, {s19-s25}
    39d0:	eoreq	pc, r1, #1073741864	; 0x40000028
    39d4:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    39d8:			; <UNDEFINED> instruction: 0xf002e8df
    39dc:	svceq	0x000f0f13
    39e0:	tstne	r3, #15, 30	; 0x3c
    39e4:	svceq	0x000f0f13
    39e8:	svceq	0x00130f13
    39ec:	svceq	0x000f0f0f
    39f0:	svceq	0x000f0f0f
    39f4:	movwne	r0, #65295	; 0xff0f
    39f8:	movwcs	r1, #787	; 0x313
    39fc:			; <UNDEFINED> instruction: 0xf7ff461d
    3a00:	bls	272440 <program_name@@Base+0x25b388>
    3a04:			; <UNDEFINED> instruction: 0xf47f2a00
    3a08:	ldrbmi	sl, [r9, #2987]	; 0xbab
    3a0c:	ldrmi	r4, [pc], -ip, lsl #12
    3a10:	eorscs	fp, pc, #132, 30	; 0x210
    3a14:	andcs	pc, fp, sl, lsl #16
    3a18:	andeq	pc, r1, #-1073741822	; 0xc0000002
    3a1c:	svclt	0x00844591
    3a20:			; <UNDEFINED> instruction: 0xf80a2022
    3a24:			; <UNDEFINED> instruction: 0xf10b0002
    3a28:	ldrmi	r0, [r1, #514]	; 0x202
    3a2c:	eorcs	fp, r2, r4, lsl #31
    3a30:	andeq	pc, r2, sl, lsl #16
    3a34:	andeq	pc, r3, #-1073741822	; 0xc0000002
    3a38:	bleq	13fe6c <program_name@@Base+0x128db4>
    3a3c:	svclt	0x00844591
    3a40:			; <UNDEFINED> instruction: 0xf80a203f
    3a44:	andcs	r0, r0, #2
    3a48:			; <UNDEFINED> instruction: 0xf7ff4615
    3a4c:	bls	1b22d0 <program_name@@Base+0x19b218>
    3a50:	ldrtmi	r4, [r1], -r3, lsr #12
    3a54:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3a58:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    3a5c:			; <UNDEFINED> instruction: 0xf8dd4615
    3a60:	eorsle	r9, ip, #80	; 0x50
    3a64:	ldmib	sp, {r1, r3, r9, sl, lr}^
    3a68:	and	r0, r3, r6, lsl #2
    3a6c:	ldmne	fp!, {r0, r9, ip, sp}
    3a70:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    3a74:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    3a78:			; <UNDEFINED> instruction: 0x4611d1f8
    3a7c:	ldrbt	r9, [r9], -sl, lsl #20
    3a80:	movwls	r2, #33537	; 0x8301
    3a84:	movwcc	lr, #39373	; 0x99cd
    3a88:	movwls	r2, #53760	; 0xd200
    3a8c:	blmi	cd54e0 <program_name@@Base+0xcbe428>
    3a90:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    3a94:	andsls	r9, r1, #-1342177280	; 0xb0000000
    3a98:	bcc	43f2c0 <program_name@@Base+0x428208>
    3a9c:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aa0:	mrc	6, 0, r4, cr8, cr10, {0}
    3aa4:	blcs	122ec <version_etc_copyright@@Base+0xc178>
    3aa8:	andcs	fp, r0, #12, 30	; 0x30
    3aac:	andeq	pc, r1, #2
    3ab0:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    3ab4:	bcs	43f31c <program_name@@Base+0x428264>
    3ab8:	ldrbmi	fp, [r9, #331]	; 0x14b
    3abc:			; <UNDEFINED> instruction: 0xf80abf88
    3ac0:			; <UNDEFINED> instruction: 0xf812300b
    3ac4:			; <UNDEFINED> instruction: 0xf10b3f01
    3ac8:	blcs	66d4 <version_etc_copyright@@Base+0x560>
    3acc:	ldrbmi	sp, [r9, #501]	; 0x1f5
    3ad0:	movwcs	fp, #3972	; 0xf84
    3ad4:	andcc	pc, fp, sl, lsl #16
    3ad8:	bllt	1581adc <program_name@@Base+0x156aa24>
    3adc:	bls	295328 <program_name@@Base+0x27e270>
    3ae0:	strb	r2, [r7], -r0, lsl #10
    3ae4:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    3ae8:			; <UNDEFINED> instruction: 0xf383fab3
    3aec:	movwls	r0, #43355	; 0xa95b
    3af0:	bllt	c81af4 <program_name@@Base+0xc6aa3c>
    3af4:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    3af8:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    3afc:	movwls	r9, #18473	; 0x4829
    3b00:	tstls	r2, r3, lsl #4
    3b04:	ldrbmi	r9, [r0], -r1
    3b08:	bls	1ea728 <program_name@@Base+0x1d3670>
    3b0c:	strls	r9, [r0], #-2321	; 0xfffff6ef
    3b10:			; <UNDEFINED> instruction: 0xffc8f7fe
    3b14:			; <UNDEFINED> instruction: 0xf7ff4683
    3b18:	movwcs	fp, #2870	; 0xb36
    3b1c:	ldrmi	r2, [sl], -r1, lsl #2
    3b20:			; <UNDEFINED> instruction: 0xf8cd930b
    3b24:	tstls	r8, r4, asr #32
    3b28:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b2c:	tstls	r0, #0, 6
    3b30:	movwls	r4, #46747	; 0xb69b
    3b34:	andcs	r9, r1, #1140850688	; 0x44000000
    3b38:	blmi	268768 <program_name@@Base+0x2516b0>
    3b3c:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    3b40:	andls	r9, sp, #-1879048192	; 0x90000000
    3b44:	bcc	43f36c <program_name@@Base+0x4282b4>
    3b48:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b4c:	b	feb41b48 <program_name@@Base+0xfeb2aa90>
    3b50:	bl	febc1b4c <program_name@@Base+0xfebaaa94>
    3b54:			; <UNDEFINED> instruction: 0x000024bc
    3b58:	andeq	r2, r0, r4, lsr #9
    3b5c:	andeq	r2, r0, lr, asr #6
    3b60:			; <UNDEFINED> instruction: 0x000022b6
    3b64:	svcmi	0x00f0e92d
    3b68:	strmi	fp, [r5], -sp, lsl #1
    3b6c:	pkhbtmi	r4, r9, ip, lsl #12
    3b70:			; <UNDEFINED> instruction: 0xf7fd4692
    3b74:	svcmi	0x0043eb38
    3b78:	ldrbtmi	r2, [pc], #-3328	; 3b80 <__assert_fail@plt+0x28b8>
    3b7c:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    3b80:	blle	1f287ac <program_name@@Base+0x1f116f4>
    3b84:	strmi	r4, [r0], r0, asr #22
    3b88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3b8c:	lfmle	f4, 4, [ip], {171}	; 0xab
    3b90:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    3b94:	ble	1c14610 <program_name@@Base+0x1bfd558>
    3b98:			; <UNDEFINED> instruction: 0xf1051d3b
    3b9c:	addsmi	r0, lr, #1024	; 0x400
    3ba0:	biceq	lr, fp, pc, asr #20
    3ba4:			; <UNDEFINED> instruction: 0x4630d05d
    3ba8:	ldc2l	0, cr15, [sl, #-0]
    3bac:	eorsvs	r4, r8, r6, lsl #12
    3bb0:	tstcs	r0, r6, lsr pc
    3bb4:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3bb8:	andeq	lr, r0, #175104	; 0x2ac00
    3bbc:	sbceq	lr, r0, r6, lsl #22
    3bc0:			; <UNDEFINED> instruction: 0xf7fd00d2
    3bc4:			; <UNDEFINED> instruction: 0xf8c7eb20
    3bc8:	bvs	ff9efbd0 <program_name@@Base+0xff9d8b18>
    3bcc:	biceq	lr, r5, #6144	; 0x1800
    3bd0:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    3bd4:	andeq	pc, r8, #4, 2
    3bd8:			; <UNDEFINED> instruction: 0xf8d46858
    3bdc:			; <UNDEFINED> instruction: 0xf8d4b004
    3be0:	strls	ip, [r4, -r8, lsr #32]
    3be4:	bleq	7fd18 <program_name@@Base+0x68c60>
    3be8:	andls	r6, r8, #2555904	; 0x270000
    3bec:	movwls	r4, #46666	; 0xb64a
    3bf0:	smlsdls	r0, r3, r6, r4
    3bf4:			; <UNDEFINED> instruction: 0xf8cd9f08
    3bf8:			; <UNDEFINED> instruction: 0xf8cdc00c
    3bfc:	strls	fp, [r2, -r4]
    3c00:	andls	r9, r7, sl, lsl #2
    3c04:			; <UNDEFINED> instruction: 0xff4ef7fe
    3c08:	addmi	r9, r1, #163840	; 0x28000
    3c0c:	blmi	839c9c <program_name@@Base+0x822be4>
    3c10:	stmdals	r7, {r0, r6, sl, fp, ip}
    3c14:			; <UNDEFINED> instruction: 0xf846447b
    3c18:	addsmi	r1, r8, #53	; 0x35
    3c1c:	tstls	r7, r3
    3c20:	b	541c1c <program_name@@Base+0x52ab64>
    3c24:	strmi	r9, [r8], -r7, lsl #18
    3c28:			; <UNDEFINED> instruction: 0xf0009107
    3c2c:	svcls	0x000bfcf5
    3c30:	ldrbmi	r6, [r3], -r6, ror #21
    3c34:	strbmi	r6, [sl], -r5, lsr #21
    3c38:	ldrdgt	pc, [r0], -r4
    3c3c:	rsbsvs	r9, r8, r7, lsl #18
    3c40:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    3c44:			; <UNDEFINED> instruction: 0xf8cd5603
    3c48:	stmib	sp, {lr, pc}^
    3c4c:	andls	fp, r7, r1, lsl #14
    3c50:			; <UNDEFINED> instruction: 0xff28f7fe
    3c54:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    3c58:	andcc	pc, r0, r8, asr #17
    3c5c:	pop	{r0, r2, r3, ip, sp, pc}
    3c60:	strdcs	r8, [r0], -r0
    3c64:			; <UNDEFINED> instruction: 0xf0009307
    3c68:	blls	20305c <program_name@@Base+0x1ebfa4>
    3c6c:	ldm	r3, {r1, r2, r9, sl, lr}
    3c70:	eorsvs	r0, lr, r3
    3c74:	andeq	lr, r3, r6, lsl #17
    3c78:			; <UNDEFINED> instruction: 0xf000e79a
    3c7c:			; <UNDEFINED> instruction: 0xf7fdfda5
    3c80:	svclt	0x0000eb18
    3c84:	andeq	r3, r1, r2, lsl #10
    3c88:	andeq	r3, r1, r0, asr #9
    3c8c:	muleq	r1, r4, r4
    3c90:	andeq	r3, r1, r4, lsr #9
    3c94:			; <UNDEFINED> instruction: 0x4604b570
    3c98:	b	fe941c94 <program_name@@Base+0xfe92abdc>
    3c9c:	strmi	r6, [r5], -r6, lsl #16
    3ca0:	strtmi	fp, [r0], -ip, lsr #2
    3ca4:			; <UNDEFINED> instruction: 0xf0002130
    3ca8:	eorvs	pc, lr, r5, ror sp	; <UNPREDICTABLE>
    3cac:	stcmi	13, cr11, [r5], {112}	; 0x70
    3cb0:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    3cb4:	strvc	pc, [r0], #1284	; 0x504
    3cb8:			; <UNDEFINED> instruction: 0xf0004620
    3cbc:	eorvs	pc, lr, fp, ror #26
    3cc0:	svclt	0x0000bd70
    3cc4:	andeq	r3, r1, r6, lsl #8
    3cc8:	stmdavs	r0, {r3, r8, ip, sp, pc}
    3ccc:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    3cd0:			; <UNDEFINED> instruction: 0xf5004478
    3cd4:	stmdavs	r0, {r7, ip, sp, lr}
    3cd8:	svclt	0x00004770
    3cdc:	andeq	r3, r1, r8, ror #7
    3ce0:	andvs	fp, r1, r8, lsl #2
    3ce4:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    3ce8:			; <UNDEFINED> instruction: 0xf5004478
    3cec:	andvs	r7, r1, r0, lsl #1
    3cf0:	svclt	0x00004770
    3cf4:	ldrdeq	r3, [r1], -r0
    3cf8:	orrslt	fp, r8, r0, lsr r4
    3cfc:			; <UNDEFINED> instruction: 0xf100094c
    3d00:			; <UNDEFINED> instruction: 0xf0010308
    3d04:			; <UNDEFINED> instruction: 0xf853011f
    3d08:	blx	957da0 <program_name@@Base+0x940ce8>
    3d0c:	submi	pc, r2, r1
    3d10:	andeq	pc, r1, r0
    3d14:	andeq	pc, r1, #2
    3d18:	rsbmi	r4, sl, sl, lsl #1
    3d1c:	eorcs	pc, r4, r3, asr #16
    3d20:			; <UNDEFINED> instruction: 0x4770bc30
    3d24:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    3d28:	addvc	pc, r0, r0, lsl #10
    3d2c:	svclt	0x0000e7e6
    3d30:	muleq	r1, r2, r3
    3d34:	tstlt	r0, r3, lsl #12
    3d38:	subsvs	r6, r9, r8, asr r8
    3d3c:	blmi	d5b04 <program_name@@Base+0xbea4c>
    3d40:			; <UNDEFINED> instruction: 0xf503447b
    3d44:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    3d48:			; <UNDEFINED> instruction: 0x47706059
    3d4c:	andeq	r3, r1, r8, ror r3
    3d50:	cmplt	r8, r8, lsl #10
    3d54:	svclt	0x00182a00
    3d58:			; <UNDEFINED> instruction: 0xf04f2900
    3d5c:	andvs	r0, r3, sl, lsl #6
    3d60:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    3d64:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    3d68:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3d6c:	addvc	pc, r0, r0, lsl #10
    3d70:			; <UNDEFINED> instruction: 0xf7fde7f0
    3d74:	svclt	0x0000ea9e
    3d78:	andeq	r3, r1, lr, asr #6
    3d7c:	mvnsmi	lr, sp, lsr #18
    3d80:	strmi	fp, [r6], -sl, lsl #1
    3d84:	mvnlt	r9, r0, lsl ip
    3d88:	movwcs	lr, #35277	; 0x89cd
    3d8c:			; <UNDEFINED> instruction: 0xf7fd9107
    3d90:	bvs	ff9fe640 <program_name@@Base+0xff9e7588>
    3d94:	movwcs	lr, #35293	; 0x89dd
    3d98:			; <UNDEFINED> instruction: 0xf8d09907
    3d9c:	strmi	r8, [r5], -r0
    3da0:	ldrtmi	r9, [r0], -r4, lsl #14
    3da4:			; <UNDEFINED> instruction: 0xf1046aa6
    3da8:	stmib	sp, {r3, r8, r9, sl}^
    3dac:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    3db0:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    3db4:			; <UNDEFINED> instruction: 0xf7fe9400
    3db8:			; <UNDEFINED> instruction: 0xf8c5fe75
    3dbc:	andlt	r8, sl, r0
    3dc0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3dc4:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    3dc8:	strvc	pc, [r0], #1284	; 0x504
    3dcc:	svclt	0x0000e7dc
    3dd0:	strdeq	r3, [r1], -r2
    3dd4:	svcmi	0x00f0e92d
    3dd8:	addlt	r4, fp, ip, lsl r6
    3ddc:	strmi	r4, [fp], -r3, lsl #13
    3de0:	stccs	6, cr4, [r0], {21}
    3de4:	movwls	sp, #28731	; 0x703b
    3de8:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dec:	smlattcs	r0, r7, sl, r6
    3df0:			; <UNDEFINED> instruction: 0xf1046862
    3df4:	blls	1c621c <program_name@@Base+0x1af164>
    3df8:	svclt	0x0014428d
    3dfc:			; <UNDEFINED> instruction: 0xf0424690
    3e00:	ldrbmi	r0, [sl], -r1, lsl #16
    3e04:			; <UNDEFINED> instruction: 0xf8d09308
    3e08:	strmi	sl, [r6], -r0
    3e0c:	strmi	r9, [r8], -r4, lsl #14
    3e10:			; <UNDEFINED> instruction: 0xf8cd6aa7
    3e14:			; <UNDEFINED> instruction: 0xf8cd9008
    3e18:	strls	r8, [r3, -r4]
    3e1c:	strls	r6, [r0, -r7, lsr #16]
    3e20:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3e24:	andls	r1, r9, r1, asr #24
    3e28:	strmi	r9, [r8], -r7, lsl #2
    3e2c:	blx	ffd3fe36 <program_name@@Base+0xffd28d7e>
    3e30:	ldrbmi	r6, [sl], -r7, ror #21
    3e34:	movwne	lr, #31197	; 0x79dd
    3e38:	bvs	fe9e9a50 <program_name@@Base+0xfe9d2998>
    3e3c:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3e40:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    3e44:	strmi	r9, [r3], r0, lsl #8
    3e48:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3e4c:	andge	pc, r0, r6, asr #17
    3e50:	blls	27028c <program_name@@Base+0x2591d4>
    3e54:	ldrbmi	r6, [r8], -fp, lsr #32
    3e58:	pop	{r0, r1, r3, ip, sp, pc}
    3e5c:	stcmi	15, cr8, [r2], {240}	; 0xf0
    3e60:			; <UNDEFINED> instruction: 0xf504447c
    3e64:	ldr	r7, [lr, r0, lsl #9]!
    3e68:	andeq	r3, r1, r8, asr r2
    3e6c:	andcs	r4, r0, #19922944	; 0x1300000
    3e70:	svclt	0x00b0f7ff
    3e74:	blmi	6166d8 <program_name@@Base+0x5ff620>
    3e78:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3e7c:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    3e80:	ldmdavs	lr, {r0, r9, fp, sp}
    3e84:			; <UNDEFINED> instruction: 0xf1a6dd0a
    3e88:	ldrtmi	r0, [r4], -r8, lsl #10
    3e8c:	strbeq	lr, [r2, #2821]	; 0xb05
    3e90:	strcc	r6, [r8], #-2272	; 0xfffff720
    3e94:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e98:	mvnsle	r4, ip, lsr #5
    3e9c:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    3ea0:	adcmi	r4, r0, #124, 8	; 0x7c000000
    3ea4:			; <UNDEFINED> instruction: 0xf7fdd007
    3ea8:	blmi	37e1f8 <program_name@@Base+0x367140>
    3eac:	addvc	pc, r0, #1325400064	; 0x4f000000
    3eb0:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3eb4:	cfstrsmi	mvf2, [fp], {1}
    3eb8:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    3ebc:	andle	r4, r3, lr, lsr #5
    3ec0:			; <UNDEFINED> instruction: 0xf7fd4630
    3ec4:	eorvs	lr, r5, r4, asr #17
    3ec8:	andcs	r4, r1, #7168	; 0x1c00
    3ecc:	andsvs	r4, sl, fp, ror r4
    3ed0:	svclt	0x0000bd70
    3ed4:	ldrdeq	r3, [r1], -r0
    3ed8:	andeq	r3, r1, r2, lsl #4
    3edc:	andeq	r3, r1, r8, lsl r2
    3ee0:	andeq	r3, r1, ip, asr #3
    3ee4:	andeq	r3, r1, r4, asr #3
    3ee8:	andeq	r3, r1, ip, ror r1
    3eec:			; <UNDEFINED> instruction: 0xf04f4b03
    3ef0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3ef4:	orrvc	pc, r0, #12582912	; 0xc00000
    3ef8:	svclt	0x0000e634
    3efc:	andeq	r3, r1, r6, asr #3
    3f00:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    3f04:	orrvc	pc, r0, #12582912	; 0xc00000
    3f08:	svclt	0x0000e62c
    3f0c:			; <UNDEFINED> instruction: 0x000131b6
    3f10:	strmi	r4, [r1], -r4, lsl #22
    3f14:	rscscc	pc, pc, #79	; 0x4f
    3f18:	ldrbtmi	r2, [fp], #-0
    3f1c:	orrvc	pc, r0, #12582912	; 0xc00000
    3f20:	svclt	0x0000e620
    3f24:	muleq	r1, lr, r1
    3f28:	strmi	r4, [sl], -r5, lsl #22
    3f2c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3f30:			; <UNDEFINED> instruction: 0xf5034604
    3f34:	strtmi	r7, [r1], -r0, lsl #7
    3f38:			; <UNDEFINED> instruction: 0xf85d2000
    3f3c:	ldr	r4, [r1], -r4, lsl #22
    3f40:	andeq	r3, r1, sl, lsl #3
    3f44:	addslt	fp, r1, r0, lsr r5
    3f48:	ldrmi	sl, [r5], -r3, lsl #22
    3f4c:	strmi	r4, [r4], -pc, lsl #20
    3f50:	ldrmi	r9, [r8], -r1, lsl #6
    3f54:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    3f58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f5c:			; <UNDEFINED> instruction: 0xf04f930f
    3f60:			; <UNDEFINED> instruction: 0xf7fe0300
    3f64:	blls	83418 <program_name@@Base+0x6c360>
    3f68:	rscscc	pc, pc, #79	; 0x4f
    3f6c:	strtmi	r4, [r0], -r9, lsr #12
    3f70:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    3f74:	blmi	196798 <program_name@@Base+0x17f6e0>
    3f78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f7c:	blls	3ddfec <program_name@@Base+0x3c6f34>
    3f80:	qaddle	r4, sl, r1
    3f84:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    3f88:	stm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f8c:	andeq	r2, r1, sl, asr pc
    3f90:	andeq	r0, r0, r4, lsl #2
    3f94:	andeq	r2, r1, r8, lsr pc
    3f98:	addslt	fp, r1, r0, lsr r5
    3f9c:	movwls	r4, #5636	; 0x1604
    3fa0:	andls	sl, r0, #3072	; 0xc00
    3fa4:	ldrmi	r4, [r8], -pc, lsl #20
    3fa8:	movwls	r9, #3328	; 0xd00
    3fac:	blmi	39519c <program_name@@Base+0x37e0e4>
    3fb0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3fb4:			; <UNDEFINED> instruction: 0xf04f930f
    3fb8:			; <UNDEFINED> instruction: 0xf7fe0300
    3fbc:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    3fc0:	strtmi	r3, [r9], -r0, lsl #4
    3fc4:			; <UNDEFINED> instruction: 0xf7ff4620
    3fc8:	bmi	243704 <program_name@@Base+0x22c64c>
    3fcc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3fd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3fd4:	subsmi	r9, sl, pc, lsl #22
    3fd8:	andslt	sp, r1, r1, lsl #2
    3fdc:			; <UNDEFINED> instruction: 0xf7fdbd30
    3fe0:	svclt	0x0000e864
    3fe4:	andeq	r2, r1, r4, lsl #30
    3fe8:	andeq	r0, r0, r4, lsl #2
    3fec:	andeq	r2, r1, r2, ror #29
    3ff0:	strmi	r4, [r1], -sl, lsl #12
    3ff4:			; <UNDEFINED> instruction: 0xf7ff2000
    3ff8:	svclt	0x0000bfa5
    3ffc:			; <UNDEFINED> instruction: 0x460cb410
    4000:			; <UNDEFINED> instruction: 0x46014613
    4004:	andcs	r4, r0, r2, lsr #12
    4008:	blmi	142184 <program_name@@Base+0x12b0cc>
    400c:	svclt	0x00c4f7ff
    4010:	mvnsmi	lr, sp, lsr #18
    4014:	bmi	755874 <program_name@@Base+0x73e7bc>
    4018:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    401c:	blmi	755a3c <program_name@@Base+0x73e984>
    4020:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4024:			; <UNDEFINED> instruction: 0xf5044688
    4028:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    402c:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    4030:	stfeqd	f7, [ip], {13}
    4034:	ldreq	pc, [pc], -r6
    4038:	movwls	r6, #55323	; 0xd81b
    403c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4040:	strgt	ip, [pc, #-3087]	; 3439 <__assert_fail@plt+0x2171>
    4044:	strgt	ip, [pc, #-3087]	; 343d <__assert_fail@plt+0x2175>
    4048:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    404c:	andeq	lr, pc, r5, lsl #17
    4050:			; <UNDEFINED> instruction: 0xf85cab01
    4054:	strbmi	r5, [r2], -r7, lsr #32
    4058:	andcs	r4, r0, r1, ror r6
    405c:	vst1.8	{d15-d16}, [r6 :128], r5
    4060:			; <UNDEFINED> instruction: 0xf00443e4
    4064:	adcsmi	r0, r4, r1, lsl #8
    4068:			; <UNDEFINED> instruction: 0xf84c406c
    406c:			; <UNDEFINED> instruction: 0xf7ff4027
    4070:	bmi	28365c <program_name@@Base+0x26c5a4>
    4074:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4078:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    407c:	subsmi	r9, sl, sp, lsl #22
    4080:	andlt	sp, lr, r2, lsl #2
    4084:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4088:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    408c:	muleq	r1, r0, lr
    4090:	muleq	r1, r6, r0
    4094:	andeq	r0, r0, r4, lsl #2
    4098:	andeq	r2, r1, sl, lsr lr
    409c:			; <UNDEFINED> instruction: 0xf04f460a
    40a0:			; <UNDEFINED> instruction: 0xf7ff31ff
    40a4:	svclt	0x0000bfb5
    40a8:			; <UNDEFINED> instruction: 0xf04f223a
    40ac:			; <UNDEFINED> instruction: 0xf7ff31ff
    40b0:	svclt	0x0000bfaf
    40b4:			; <UNDEFINED> instruction: 0xf7ff223a
    40b8:	svclt	0x0000bfab
    40bc:	mvnsmi	lr, sp, lsr #18
    40c0:	bmi	695b08 <program_name@@Base+0x67ea50>
    40c4:	blmi	6b0334 <program_name@@Base+0x69927c>
    40c8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    40cc:	strtmi	r4, [r0], -ip, ror #12
    40d0:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    40d4:	tstls	r9, #1769472	; 0x1b0000
    40d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    40dc:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    40e0:	strgt	ip, [pc, #-3087]	; 34d9 <__assert_fail@plt+0x2211>
    40e4:			; <UNDEFINED> instruction: 0xf8ddcc0f
    40e8:	strgt	ip, [pc, #-64]	; 40b0 <__assert_fail@plt+0x2de8>
    40ec:	streq	lr, [ip], -pc, ror #20
    40f0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    40f4:	strvs	pc, [r0], #6
    40f8:	streq	lr, [ip], #-2692	; 0xfffff57c
    40fc:	stm	r5, {r4, sl, ip, pc}
    4100:	blge	344144 <program_name@@Base+0x32d08c>
    4104:	rscscc	pc, pc, #79	; 0x4f
    4108:	ldrtmi	r4, [r8], -r1, asr #12
    410c:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    4110:	blmi	1d6938 <program_name@@Base+0x1bf880>
    4114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4118:	blls	65e188 <program_name@@Base+0x6470d0>
    411c:	qaddle	r4, sl, r2
    4120:	pop	{r1, r3, r4, ip, sp, pc}
    4124:			; <UNDEFINED> instruction: 0xf7fc81f0
    4128:	svclt	0x0000efc0
    412c:	andeq	r2, r1, r6, ror #27
    4130:	andeq	r0, r0, r4, lsl #2
    4134:	muleq	r1, ip, sp
    4138:	mvnsmi	lr, sp, lsr #18
    413c:	ldcmi	0, cr11, [lr], {144}	; 0x90
    4140:			; <UNDEFINED> instruction: 0xf8df460f
    4144:			; <UNDEFINED> instruction: 0x4616c078
    4148:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    414c:	strvc	pc, [r0], #1284	; 0x504
    4150:	ldrbtmi	r9, [ip], #1
    4154:	stcgt	6, cr4, [pc], {158}	; 0x9e
    4158:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    415c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4160:	svclt	0x00182e00
    4164:			; <UNDEFINED> instruction: 0xf8dd2f00
    4168:	stmdavs	sp!, {r2, lr, pc}
    416c:			; <UNDEFINED> instruction: 0xf04f950f
    4170:	strbmi	r0, [r5], -r0, lsl #10
    4174:	cfstr32gt	mvfx12, [pc], {15}
    4178:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    417c:			; <UNDEFINED> instruction: 0xf04f000f
    4180:	strls	r0, [r3], #-1034	; 0xfffffbf6
    4184:	andeq	lr, pc, r5, lsl #17
    4188:	bls	5b81e0 <program_name@@Base+0x5a1128>
    418c:	ldrbtmi	r4, [r1], -r3, asr #12
    4190:	stmib	sp, {r5, r6, r9, sl, lr}^
    4194:			; <UNDEFINED> instruction: 0xf7ff760d
    4198:	bmi	2c3534 <program_name@@Base+0x2ac47c>
    419c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    41a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    41a4:	subsmi	r9, sl, pc, lsl #22
    41a8:	andslt	sp, r0, r2, lsl #2
    41ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    41b0:	svc	0x007af7fc
    41b4:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41b8:	andeq	r2, r1, r0, ror pc
    41bc:	andeq	r2, r1, lr, asr sp
    41c0:	andeq	r0, r0, r4, lsl #2
    41c4:	andeq	r2, r1, r2, lsl sp
    41c8:	addlt	fp, r2, r0, lsl r5
    41cc:	ldrbtcc	pc, [pc], #79	; 41d4 <__assert_fail@plt+0x2f0c>	; <UNPREDICTABLE>
    41d0:			; <UNDEFINED> instruction: 0xf7ff9400
    41d4:			; <UNDEFINED> instruction: 0xb002ffb1
    41d8:	svclt	0x0000bd10
    41dc:	addlt	fp, r2, r0, lsl r5
    41e0:	ldrmi	r4, [r3], -ip, lsl #12
    41e4:	strtmi	r4, [r2], -r1, lsl #12
    41e8:			; <UNDEFINED> instruction: 0xf04f2000
    41ec:	strls	r3, [r0], #-1279	; 0xfffffb01
    41f0:			; <UNDEFINED> instruction: 0xffa2f7ff
    41f4:	ldclt	0, cr11, [r0, #-8]
    41f8:	addlt	fp, r3, r0, lsr r5
    41fc:	ldrmi	r4, [r4], -sp, lsl #12
    4200:	movwls	r4, #1537	; 0x601
    4204:	strtmi	r4, [r3], -sl, lsr #12
    4208:			; <UNDEFINED> instruction: 0xf7ff2000
    420c:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    4210:	svclt	0x0000bd30
    4214:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4218:	strt	r3, [r3], #772	; 0x304
    421c:	andeq	r2, r1, r2, lsr lr
    4220:	strmi	r4, [sl], -r5, lsl #22
    4224:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    4228:	movwcc	r4, #17924	; 0x4604
    422c:	andcs	r4, r0, r1, lsr #12
    4230:	blmi	1423ac <program_name@@Base+0x12b2f4>
    4234:	svclt	0x0000e496
    4238:	andeq	r2, r1, r2, lsr #28
    423c:			; <UNDEFINED> instruction: 0xf04f4b02
    4240:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4244:	str	r3, [sp], #772	; 0x304
    4248:	andeq	r2, r1, r6, lsl #28
    424c:	strmi	r4, [r1], -r3, lsl #22
    4250:	rscscc	pc, pc, #79	; 0x4f
    4254:	ldrbtmi	r2, [fp], #-0
    4258:	str	r3, [r3], #772	; 0x304
    425c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4260:	strdlt	fp, [r9], r0
    4264:	strmi	r4, [r4], -r6, lsl #31
    4268:			; <UNDEFINED> instruction: 0x560ee9dd
    426c:	orrlt	r4, r1, #2130706432	; 0x7f000000
    4270:	bmi	fe128a78 <program_name@@Base+0xfe1119c0>
    4274:	strmi	r9, [fp], -r1, lsl #6
    4278:	tstcs	r1, sl, ror r4
    427c:	svc	0x00d6f7fc
    4280:	andcs	r4, r5, #2113536	; 0x204000
    4284:	ldrbtmi	r2, [r9], #-0
    4288:	svc	0x0008f7fc
    428c:	vpmin.s8	q10, q0, <illegal reg q15.5>
    4290:	smlattcs	r1, r2, ip, r7
    4294:			; <UNDEFINED> instruction: 0xf8cd58ba
    4298:	strmi	ip, [r3], -r0
    429c:			; <UNDEFINED> instruction: 0xf7fc4620
    42a0:	ldmdbmi	fp!, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    42a4:	andcs	r2, r0, r5, lsl #4
    42a8:			; <UNDEFINED> instruction: 0xf7fc4479
    42ac:			; <UNDEFINED> instruction: 0x4621eef8
    42b0:	mrc	7, 4, APSR_nzcv, cr12, cr12, {7}
    42b4:	vceq.f32	d2, d0, d9
    42b8:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    42bc:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    42c0:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    42c4:	rsbeq	r0, r3, r0, asr r0
    42c8:	addeq	r0, sp, r7, ror r0
    42cc:	adcseq	r0, pc, r5, lsr #1
    42d0:	movwls	r0, #18
    42d4:	bmi	1bd5b28 <program_name@@Base+0x1bbea70>
    42d8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    42dc:	svc	0x00a6f7fc
    42e0:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    42e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    42e8:			; <UNDEFINED> instruction: 0xf7fc2000
    42ec:	ldmib	r5, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    42f0:	strmi	r1, [r2], -r7, lsl #12
    42f4:	ldmib	r5, {r5, r9, sl, lr}^
    42f8:	strls	r3, [r7], -r5, lsl #8
    42fc:	tstls	r6, lr, lsr #18
    4300:	strls	r6, [r5], #-2281	; 0xfffff717
    4304:	movwls	r6, #18604	; 0x48ac
    4308:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    430c:	tstcs	r1, r2, lsl #12
    4310:	strcc	lr, [r0], #-2509	; 0xfffff633
    4314:			; <UNDEFINED> instruction: 0xf7fc682b
    4318:	andlt	lr, r9, sl, lsl #31
    431c:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    4320:	andcs	r2, r0, r5, lsl #4
    4324:			; <UNDEFINED> instruction: 0xf7fc4479
    4328:	stmdavs	fp!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    432c:	strmi	r2, [r2], -r1, lsl #2
    4330:	andlt	r4, r9, r0, lsr #12
    4334:	ldrhtmi	lr, [r0], #141	; 0x8d
    4338:	svclt	0x0076f7fc
    433c:	andcs	r4, r5, #88, 18	; 0x160000
    4340:	ldrbtmi	r2, [r9], #-0
    4344:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4348:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    434c:	strls	r2, [lr], -r1, lsl #2
    4350:	strtmi	r4, [r0], -r2, lsl #12
    4354:	pop	{r0, r3, ip, sp, pc}
    4358:			; <UNDEFINED> instruction: 0xf7fc40f0
    435c:	ldmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
    4360:	andcs	r2, r0, r5, lsl #4
    4364:			; <UNDEFINED> instruction: 0xf7fc4479
    4368:	ldmib	r5, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    436c:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    4370:	stmib	sp, {r0, r8, sp}^
    4374:	strmi	r6, [r2], -lr, lsl #14
    4378:	andlt	r4, r9, r0, lsr #12
    437c:	ldrhtmi	lr, [r0], #141	; 0x8d
    4380:	svclt	0x0052f7fc
    4384:	andcs	r4, r5, #72, 18	; 0x120000
    4388:	ldrbtmi	r2, [r9], #-0
    438c:	mcr	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4390:	ldrdvs	lr, [r2, -r5]
    4394:	tstls	r2, fp, ror #16
    4398:	stmib	sp, {r0, r8, sp}^
    439c:	stmdavs	fp!, {r9, sl, ip, sp}
    43a0:	strtmi	r4, [r0], -r2, lsl #12
    43a4:	svc	0x0042f7fc
    43a8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    43ac:	andcs	r4, r5, #1032192	; 0xfc000
    43b0:	ldrbtmi	r2, [r9], #-0
    43b4:	mrc	7, 3, APSR_nzcv, cr2, cr12, {7}
    43b8:			; <UNDEFINED> instruction: 0x1603e9d5
    43bc:	strtmi	r4, [r0], -r2, lsl #12
    43c0:	strcc	lr, [r1], #-2517	; 0xfffff62b
    43c4:	strne	lr, [r2], -sp, asr #19
    43c8:	stmib	sp, {r0, r8, sp}^
    43cc:	stmdavs	fp!, {sl, ip, sp}
    43d0:	svc	0x002cf7fc
    43d4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    43d8:	andcs	r4, r5, #868352	; 0xd4000
    43dc:	ldrbtmi	r2, [r9], #-0
    43e0:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    43e4:	movwvs	lr, #18901	; 0x49d5
    43e8:	strtmi	r4, [r0], -r2, lsl #12
    43ec:	ldrdmi	lr, [r2, -r5]
    43f0:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    43f4:	strne	lr, [r2], -sp, asr #19
    43f8:	stmib	sp, {r0, r8, sp}^
    43fc:	stmdavs	fp!, {sl, ip, sp}
    4400:	svc	0x0014f7fc
    4404:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4408:	andcs	r4, r5, #688128	; 0xa8000
    440c:	ldrbtmi	r2, [r9], #-0
    4410:	mcr	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4414:			; <UNDEFINED> instruction: 0x3705e9d5
    4418:			; <UNDEFINED> instruction: 0x1603e9d5
    441c:	strmi	r9, [r2], -r5, lsl #14
    4420:	stmiavs	ip!, {r5, r9, sl, lr}
    4424:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    4428:	strne	lr, [r2], -sp, asr #19
    442c:	stmib	sp, {r0, r8, sp}^
    4430:	stmdavs	fp!, {sl, ip, sp}
    4434:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    4438:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    443c:	andcs	r4, r5, #491520	; 0x78000
    4440:	ldrbtmi	r2, [r9], #-0
    4444:	mcr	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4448:	ldrdvc	lr, [r6, -r5]
    444c:	movwvs	lr, #18901	; 0x49d5
    4450:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    4454:	strmi	r9, [r2], -r5, lsl #14
    4458:	stmiavs	ip!, {r5, r9, sl, lr}
    445c:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    4460:	strne	lr, [r2], -sp, asr #19
    4464:	stmib	sp, {r0, r8, sp}^
    4468:	stmdavs	fp!, {sl, ip, sp}
    446c:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    4470:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4474:	andcs	r4, r5, #278528	; 0x44000
    4478:			; <UNDEFINED> instruction: 0xe7354479
    447c:	svc	0x0018f7fc
    4480:	andeq	r2, r1, r4, asr #24
    4484:	andeq	r1, r0, r0, lsl ip
    4488:	andeq	r1, r0, r6, lsl ip
    448c:	andeq	r0, r0, ip, lsr r1
    4490:	strdeq	r1, [r0], -r8
    4494:			; <UNDEFINED> instruction: 0x00001bba
    4498:	muleq	r0, r2, sp
    449c:	andeq	r1, r0, r8, asr #24
    44a0:	andeq	r1, r0, sl, lsr ip
    44a4:	andeq	r1, r0, r0, lsr ip
    44a8:	andeq	r1, r0, r6, lsr #24
    44ac:	andeq	r1, r0, lr, lsl ip
    44b0:	andeq	r1, r0, r6, lsl ip
    44b4:	andeq	r1, r0, lr, lsl #24
    44b8:	andeq	r1, r0, r6, lsl #24
    44bc:	andeq	r1, r0, r4, lsr ip
    44c0:	strdlt	fp, [r3], r0
    44c4:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    44c8:			; <UNDEFINED> instruction: 0x463db134
    44cc:			; <UNDEFINED> instruction: 0xf8552400
    44d0:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    44d4:	mvnsle	r2, r0, lsl #28
    44d8:	strvc	lr, [r0], #-2509	; 0xfffff633
    44dc:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    44e0:	ldcllt	0, cr11, [r0, #12]!
    44e4:	strdlt	fp, [pc], r0
    44e8:	mcrge	13, 0, r4, cr2, cr1, {0}
    44ec:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    44f0:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    44f4:	strls	r6, [sp], #-2084	; 0xfffff7dc
    44f8:	streq	pc, [r0], #-79	; 0xffffffb1
    44fc:			; <UNDEFINED> instruction: 0xf8572400
    4500:			; <UNDEFINED> instruction: 0xf8465b04
    4504:	tstlt	r5, r4, lsl #30
    4508:	cfstrscs	mvf3, [sl], {1}
    450c:	strls	sp, [r1], #-503	; 0xfffffe09
    4510:	strls	sl, [r0], #-3075	; 0xfffff3fd
    4514:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4518:	blmi	196d3c <program_name@@Base+0x17fc84>
    451c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4520:	blls	35e590 <program_name@@Base+0x3474d8>
    4524:	qaddle	r4, sl, r1
    4528:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    452c:	ldc	7, cr15, [ip, #1008]!	; 0x3f0
    4530:	andeq	r2, r1, r2, asr #19
    4534:	andeq	r0, r0, r4, lsl #2
    4538:	muleq	r1, r4, r9
    453c:	ldrblt	fp, [r0, #1032]!	; 0x408
    4540:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    4544:	ldcmi	14, cr10, [r5], {19}
    4548:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    454c:	blcc	1426ac <program_name@@Base+0x12b5f4>
    4550:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    4554:			; <UNDEFINED> instruction: 0xf04f940d
    4558:	strcs	r0, [r0], #-1024	; 0xfffffc00
    455c:			; <UNDEFINED> instruction: 0xf8569602
    4560:			; <UNDEFINED> instruction: 0xf8475b04
    4564:	tstlt	r5, r4, lsl #30
    4568:	cfstrscs	mvf3, [sl], {1}
    456c:	strls	sp, [r1], #-503	; 0xfffffe09
    4570:	strls	sl, [r0], #-3075	; 0xfffff3fd
    4574:	mrc2	7, 3, pc, cr4, cr15, {7}
    4578:	blmi	216da4 <program_name@@Base+0x1ffcec>
    457c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4580:	blls	35e5f0 <program_name@@Base+0x347538>
    4584:	qaddle	r4, sl, r4
    4588:	pop	{r1, r2, r3, ip, sp, pc}
    458c:	strdlt	r4, [r1], -r0
    4590:			; <UNDEFINED> instruction: 0xf7fc4770
    4594:	svclt	0x0000ed8a
    4598:	andeq	r2, r1, r6, ror #18
    459c:	andeq	r0, r0, r4, lsl #2
    45a0:	andeq	r2, r1, r4, lsr r9
    45a4:	andcs	r4, r5, #20, 18	; 0x50000
    45a8:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    45ac:	ldcmi	0, cr2, [r3], {-0}
    45b0:	ldcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    45b4:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    45b8:			; <UNDEFINED> instruction: 0x4601447a
    45bc:			; <UNDEFINED> instruction: 0xf7fc2001
    45c0:	ldmdbmi	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    45c4:	andcs	r2, r0, r5, lsl #4
    45c8:			; <UNDEFINED> instruction: 0xf7fc4479
    45cc:	blmi	3bfb74 <program_name@@Base+0x3a8abc>
    45d0:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    45d4:			; <UNDEFINED> instruction: 0x4601447a
    45d8:			; <UNDEFINED> instruction: 0xf7fc2001
    45dc:	stmdbmi	ip, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    45e0:	andcs	r2, r0, r5, lsl #4
    45e4:			; <UNDEFINED> instruction: 0xf7fc4479
    45e8:	blmi	2bfb58 <program_name@@Base+0x2a8aa0>
    45ec:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    45f0:	ldmdavs	r9, {r4, lr}
    45f4:	ldcllt	7, cr15, [r8], #1008	; 0x3f0
    45f8:	andeq	r1, r0, lr, lsr fp
    45fc:	strdeq	r2, [r1], -sl
    4600:	andeq	r1, r0, r8, asr #22
    4604:	andeq	r1, r0, r0, asr fp
    4608:	andeq	r1, r0, r2, ror #7
    460c:	andeq	r1, r0, r8, lsl #8
    4610:	andeq	r1, r0, r8, asr #22
    4614:	andeq	r0, r0, r8, lsr #2
    4618:			; <UNDEFINED> instruction: 0x4604b510
    461c:	ldc	7, cr15, [sl, #1008]	; 0x3f0
    4620:	svclt	0x00183c00
    4624:	stmdacs	r0, {r0, sl, sp}
    4628:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    462c:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    4630:			; <UNDEFINED> instruction: 0xf8caf000
    4634:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    4638:			; <UNDEFINED> instruction: 0xbc01fba0
    463c:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    4640:	movwcs	fp, #7960	; 0x1f18
    4644:	svceq	0x0000f1bb
    4648:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    464c:			; <UNDEFINED> instruction: 0xf000fb01
    4650:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    4654:	svclt	0x00e0f7ff
    4658:			; <UNDEFINED> instruction: 0xf8b6f000
    465c:	svclt	0x00dcf7ff
    4660:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    4664:	movwcs	fp, #7960	; 0x1f18
    4668:	svclt	0x00182900
    466c:	ldmdblt	r3, {r8, r9, sp}^
    4670:			; <UNDEFINED> instruction: 0xf7fc460c
    4674:	cdpne	13, 2, cr14, cr1, cr6, {1}
    4678:	tstcs	r1, r8, lsl pc
    467c:	svclt	0x00182800
    4680:	stmdblt	r1!, {r8, sp}
    4684:			; <UNDEFINED> instruction: 0xf7fcbd10
    4688:	andcs	lr, r0, r2, ror #25
    468c:			; <UNDEFINED> instruction: 0xf000bd10
    4690:	svclt	0x0000f89b
    4694:	blx	fe871b7e <program_name@@Base+0xfe85aac6>
    4698:	cfsh64ne	mvdx4, mvdx11, #2
    469c:	movwcs	fp, #7960	; 0x1f18
    46a0:	blle	18f6a8 <program_name@@Base+0x1785f0>
    46a4:	blx	b2b5a <program_name@@Base+0x9baa2>
    46a8:	pop	{r0, r8, ip, sp, lr, pc}
    46ac:			; <UNDEFINED> instruction: 0xf7ff4038
    46b0:			; <UNDEFINED> instruction: 0xf000bfd7
    46b4:	svclt	0x0000f889
    46b8:			; <UNDEFINED> instruction: 0x460fb5f8
    46bc:	ldrmi	r6, [r5], -ip, lsl #16
    46c0:	orrslt	r4, r8, r6, lsl #12
    46c4:	subspl	pc, r4, r5, asr #4
    46c8:	vmov.i32	d20, #1358954496	; 0x51000000
    46cc:			; <UNDEFINED> instruction: 0xf0005055
    46d0:	adcmi	pc, r0, #28416	; 0x6f00
    46d4:			; <UNDEFINED> instruction: 0x1c63d914
    46d8:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    46dc:			; <UNDEFINED> instruction: 0xf104fb05
    46e0:	eorsvs	r4, ip, r0, lsr r6
    46e4:	ldrhtmi	lr, [r8], #141	; 0x8d
    46e8:	svclt	0x00baf7ff
    46ec:	blx	fe930c46 <program_name@@Base+0xfe919b8e>
    46f0:	cdpne	2, 1, cr1, cr3, cr5, {0}
    46f4:	movwcs	fp, #7960	; 0x1f18
    46f8:	blle	4eb00 <program_name@@Base+0x37a48>
    46fc:	rscle	r2, sp, r0, lsl #22
    4700:			; <UNDEFINED> instruction: 0xf862f000
    4704:	subcs	r4, r0, r1, lsl r6
    4708:	mrrc2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
    470c:	svclt	0x00942d40
    4710:	mcrrne	6, 0, r4, r4, cr4
    4714:	svclt	0x0000e7eb
    4718:	strmi	fp, [fp], -r8, lsl #10
    471c:	cmnlt	r8, r9, lsl #16
    4720:	subspl	pc, r4, #1342177284	; 0x50000004
    4724:	subspl	pc, r5, #1342177292	; 0x5000000c
    4728:	andsle	r4, r0, #268435465	; 0x10000009
    472c:	bl	8b85c <program_name@@Base+0x747a4>
    4730:	andsvs	r0, r9, r1, asr r1
    4734:			; <UNDEFINED> instruction: 0x4008e8bd
    4738:	svclt	0x0092f7ff
    473c:	tstle	r5, r0, lsl #18
    4740:	andsvs	r2, r9, r0, asr #2
    4744:			; <UNDEFINED> instruction: 0x4008e8bd
    4748:	svclt	0x008af7ff
    474c:			; <UNDEFINED> instruction: 0xf000daf1
    4750:	svclt	0x0000f83b
    4754:	addlt	fp, r3, r0, lsl #10
    4758:			; <UNDEFINED> instruction: 0xf7ff9001
    475c:	bls	844d8 <program_name@@Base+0x6d420>
    4760:	andlt	r2, r3, r0, lsl #2
    4764:	bl	1428e0 <program_name@@Base+0x12b828>
    4768:	stcllt	7, cr15, [sl, #-1008]	; 0xfffffc10
    476c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    4770:			; <UNDEFINED> instruction: 0xbc01fba0
    4774:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    4778:	movwcs	fp, #7960	; 0x1f18
    477c:	svceq	0x0000f1bb
    4780:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    4784:	stc	7, cr15, [sl], #-1008	; 0xfffffc10
    4788:	pop	{r3, r8, ip, sp, pc}
    478c:			; <UNDEFINED> instruction: 0xf0008800
    4790:	svclt	0x0000f81b
    4794:	addlt	fp, r3, r0, lsl #10
    4798:	strmi	r9, [r8], -r1
    479c:			; <UNDEFINED> instruction: 0xf7ff9100
    47a0:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    47a4:	andlt	r2, r3, r0, lsl #2
    47a8:	bl	142924 <program_name@@Base+0x12b86c>
    47ac:	mrrclt	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    47b0:			; <UNDEFINED> instruction: 0x4604b510
    47b4:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    47b8:	strtmi	r4, [r0], -r1, lsl #12
    47bc:	pop	{r0, r8, ip, sp}
    47c0:			; <UNDEFINED> instruction: 0xf7ff4010
    47c4:	svclt	0x0000bfe7
    47c8:	andcs	fp, r5, #8, 10	; 0x2000000
    47cc:	andcs	r4, r0, r9, lsl #22
    47d0:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    47d4:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    47d8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    47dc:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    47e0:	tstcs	r0, r7, lsl #20
    47e4:			; <UNDEFINED> instruction: 0x4603447a
    47e8:			; <UNDEFINED> instruction: 0xf7fc4620
    47ec:			; <UNDEFINED> instruction: 0xf7fcec9c
    47f0:	svclt	0x0000ed60
    47f4:	ldrdeq	r2, [r1], -lr
    47f8:	andeq	r0, r0, r0, lsr r1
    47fc:	andeq	r1, r0, r8, asr #19
    4800:	andeq	r0, r0, ip, lsl fp
    4804:	ldrbmi	lr, [r0, sp, lsr #18]!
    4808:	ldmdbmi	pc, {r1, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    480c:	ldrmi	r4, [r1], r4, lsl #12
    4810:	ldrbtmi	r2, [r9], #-0
    4814:	ldrmi	r2, [sp], -r5, lsl #4
    4818:			; <UNDEFINED> instruction: 0xf7fc9f08
    481c:	strtmi	lr, [r1], -r0, asr #24
    4820:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    4824:	andcs	r4, r0, r2, lsl #12
    4828:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    482c:	andcs	r4, r5, #24, 18	; 0x60000
    4830:	ldrbtmi	r2, [r9], #-0
    4834:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    4838:	strmi	r2, [r2], -r0, lsl #2
    483c:			; <UNDEFINED> instruction: 0xf7fc4608
    4840:	blmi	53fa10 <program_name@@Base+0x528958>
    4844:	andcs	r4, r5, #20, 18	; 0x50000
    4848:	stmiapl	r3!, {sp}^
    484c:			; <UNDEFINED> instruction: 0xf8d34479
    4850:			; <UNDEFINED> instruction: 0xf7fc8000
    4854:	strbmi	lr, [fp], -r4, lsr #24
    4858:	tstcs	r8, r2, lsr r6
    485c:	andcs	r4, r0, r4, lsl #12
    4860:	blx	fe6c2866 <program_name@@Base+0xfe6ab7ae>
    4864:	ldrtmi	r4, [fp], -sl, lsr #12
    4868:	strmi	r2, [r5], -r8, lsl #2
    486c:			; <UNDEFINED> instruction: 0xf7ff2001
    4870:			; <UNDEFINED> instruction: 0x462bfb93
    4874:	strmi	r4, [r1], -r2, lsr #12
    4878:	tstls	r8, r0, asr #12
    487c:	pop	{r8, sp}
    4880:			; <UNDEFINED> instruction: 0xf7fc47f0
    4884:	svclt	0x0000bc4d
    4888:	andeq	r1, r0, r2, lsr #19
    488c:	andeq	r2, r1, lr, lsl #13
    4890:	muleq	r0, lr, r9
    4894:	andeq	r0, r0, r0, lsr r1
    4898:			; <UNDEFINED> instruction: 0x000019b0
    489c:	mvnsmi	lr, sp, lsr #18
    48a0:	strmi	fp, [lr], -r2, lsl #1
    48a4:			; <UNDEFINED> instruction: 0x46984617
    48a8:			; <UNDEFINED> instruction: 0xf0004605
    48ac:			; <UNDEFINED> instruction: 0x4604fb39
    48b0:	ldc	7, cr15, [r8], {252}	; 0xfc
    48b4:	ldmdblt	r8, {fp, sp, lr}
    48b8:	andlt	r4, r2, r0, lsr #12
    48bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    48c0:			; <UNDEFINED> instruction: 0x4632463b
    48c4:			; <UNDEFINED> instruction: 0xf8cd4629
    48c8:			; <UNDEFINED> instruction: 0xf7ff8000
    48cc:	qadd8mi	pc, r0, fp	; <UNPREDICTABLE>
    48d0:	pop	{r1, ip, sp, pc}
    48d4:	svclt	0x000081f0
    48d8:	mvnsmi	lr, sp, lsr #18
    48dc:	strmi	fp, [pc], -r2, lsl #1
    48e0:			; <UNDEFINED> instruction: 0x461d4690
    48e4:			; <UNDEFINED> instruction: 0xf0004606
    48e8:	strmi	pc, [r4], -r5, asr #22
    48ec:	ldcl	7, cr15, [sl], #-1008	; 0xfffffc10
    48f0:	ldmdblt	r8, {fp, sp, lr}
    48f4:	andlt	r4, r2, r0, lsr #12
    48f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    48fc:	cdpne	13, 7, cr3, cr10, cr1, {0}
    4900:	ldrtmi	r4, [r1], -r3, asr #12
    4904:			; <UNDEFINED> instruction: 0xf7ff9500
    4908:	qsub16mi	pc, r0, sp	; <UNPREDICTABLE>
    490c:	pop	{r1, ip, sp, pc}
    4910:	svclt	0x000081f0
    4914:	svcmi	0x00f0e92d
    4918:	bmi	ffa96360 <program_name@@Base+0xffa7f2a8>
    491c:	blmi	ffa961a0 <program_name@@Base+0xffa7f0e8>
    4920:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    4924:	svceq	0x0024f1b8
    4928:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    492c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4930:			; <UNDEFINED> instruction: 0xf04f9301
    4934:	vcgt.s8	d0, d0, d0
    4938:	strmi	r8, [r3], r7, lsr #3
    493c:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
    4940:			; <UNDEFINED> instruction: 0xf7fcd046
    4944:	movwcs	lr, #3152	; 0xc50
    4948:	strmi	r6, [r4], -r3
    494c:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    4950:	mulcc	r0, fp, r8
    4954:	stmdavs	r0, {r0, r3, r4, r6, r9, sl, lr}
    4958:			; <UNDEFINED> instruction: 0xf811e001
    495c:			; <UNDEFINED> instruction: 0xf8303f01
    4960:			; <UNDEFINED> instruction: 0xf4155013
    4964:	mvnsle	r5, r0, lsl #10
    4968:	eorle	r2, pc, sp, lsr #22
    496c:	ldrtmi	r4, [r1], -r2, asr #12
    4970:			; <UNDEFINED> instruction: 0xf7fc4658
    4974:			; <UNDEFINED> instruction: 0xf8d6ec26
    4978:	ldrbmi	r9, [r9]
    497c:	andsle	r4, sp, r0, lsl #13
    4980:	ldmiblt	sp!, {r0, r2, r5, fp, sp, lr}
    4984:	svceq	0x0000f1ba
    4988:			; <UNDEFINED> instruction: 0xf899d005
    498c:			; <UNDEFINED> instruction: 0xf1bbb000
    4990:			; <UNDEFINED> instruction: 0xf0400f00
    4994:			; <UNDEFINED> instruction: 0xf8c780b2
    4998:	bmi	ff3249a0 <program_name@@Base+0xff30d8e8>
    499c:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
    49a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    49a4:	subsmi	r9, sl, r1, lsl #22
    49a8:	msrhi	SPSR_fs, r0, asr #32
    49ac:	andlt	r4, r3, r8, lsr #12
    49b0:	svchi	0x00f0e8bd
    49b4:	tstle	r9, r2, lsr #26
    49b8:	strb	r2, [r3, r1, lsl #10]!
    49bc:	svceq	0x0000f1ba
    49c0:			; <UNDEFINED> instruction: 0xf89bd004
    49c4:			; <UNDEFINED> instruction: 0xf1bbb000
    49c8:	tstle	r3, r0, lsl #30
    49cc:	strb	r2, [r4, r4, lsl #10]!
    49d0:	ldr	r4, [r6, lr, ror #12]!
    49d4:			; <UNDEFINED> instruction: 0x46504659
    49d8:	bl	fffc29d0 <program_name@@Base+0xfffab918>
    49dc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    49e0:	rscsle	r2, r3, r0, lsl #16
    49e4:	strbeq	pc, [r5], #-427	; 0xfffffe55	; <UNPREDICTABLE>
    49e8:	ldmdale	r9, {r0, r1, r2, r3, r5, sl, fp, sp}
    49ec:			; <UNDEFINED> instruction: 0xf004e8df
    49f0:	ldmdane	r8, {r3, r4, r6, fp, ip}^
    49f4:	ldmdane	r8, {r3, r4, fp, ip}^
    49f8:	ldmdapl	r8, {r3, r4, r6, fp, ip}
    49fc:	ldmdapl	r8, {r3, r4, fp, ip}
    4a00:	ldmdane	r8, {r3, r4, fp, ip}
    4a04:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
    4a08:	ldmdane	r8, {r3, r4, fp, ip}
    4a0c:	ldmdane	r8, {r3, r4, fp, ip}
    4a10:	ldmdane	r8, {r3, r4, fp, ip}^
    4a14:	ldmdane	r8, {r3, r4, fp, ip}^
    4a18:	ldmdane	r8, {r3, r4, r6, fp, ip}
    4a1c:	ldmdapl	r8, {r3, r4, fp, ip}
    4a20:	vst1.8	{d18-d21}, [pc], r1
    4a24:			; <UNDEFINED> instruction: 0xf1ab6380
    4a28:			; <UNDEFINED> instruction: 0xf1bb0b42
    4a2c:	stmdale	fp!, {r0, r2, r4, r5, r8, r9, sl, fp}^
    4a30:			; <UNDEFINED> instruction: 0xf01be8df
    4a34:	rsbeq	r0, sl, r7, lsl r1
    4a38:	tsteq	pc, sl, rrx
    4a3c:	rsceq	r0, ip, sl, rrx
    4a40:	rsbeq	r0, sl, sl, rrx
    4a44:	tsteq	pc, sl, rrx
    4a48:	adcseq	r0, r7, sl, rrx
    4a4c:	rsbeq	r0, sl, sl, rrx
    4a50:	rsbeq	r0, sl, sp, lsl r1
    4a54:	rsbeq	r0, sl, sl, rrx
    4a58:	rsbeq	r0, sl, r8, lsr #1
    4a5c:	rsbeq	r0, sl, sl, rrx
    4a60:	addeq	r0, r9, sl, rrx
    4a64:	rsbeq	r0, sl, r9, ror r0
    4a68:	rsbeq	r0, sl, sl, rrx
    4a6c:	rsbeq	r0, sl, sl, rrx
    4a70:	rsbeq	r0, sl, sl, rrx
    4a74:	sbceq	r0, lr, r0, ror r0
    4a78:	rsbeq	r0, sl, sl, rrx
    4a7c:	rsceq	r0, ip, sl, rrx
    4a80:	rsbeq	r0, sl, sl, rrx
    4a84:	tsteq	pc, sl, rrx
    4a88:	adcseq	r0, r7, sl, rrx
    4a8c:	rsbeq	r0, sl, sl, rrx
    4a90:	rsbeq	r0, sl, sl, rrx
    4a94:	rsbeq	r0, sl, sl, rrx
    4a98:	rsbeq	r0, sl, r8, lsr #1
    4a9c:	tsteq	r1, sl, rrx
    4aa0:	teqcs	r0, r0, asr r6
    4aa4:	bl	fe642a9c <program_name@@Base+0xfe62b9e4>
    4aa8:	adcsle	r2, r9, r0, lsl #16
    4aac:	mulcc	r1, r9, r8
    4ab0:			; <UNDEFINED> instruction: 0xf0002b44
    4ab4:	blcs	1a64e48 <program_name@@Base+0x1a4dd90>
    4ab8:	sbchi	pc, r2, r0
    4abc:			; <UNDEFINED> instruction: 0xf0002b42
    4ac0:	stccs	0, cr8, [pc], #-884	; 4754 <__assert_fail@plt+0x348c>
    4ac4:	ldm	pc, {r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4ac8:	svcne	0x008ef004
    4acc:	svcne	0x001f1f9e
    4ad0:	svcne	0x00691f7a
    4ad4:	svcne	0x001f4a1f
    4ad8:	svcne	0x001f5a1f
    4adc:	blcs	ecc760 <program_name@@Base+0xeb56a8>
    4ae0:	svcne	0x001f1f1f
    4ae4:	ldrcs	r1, [pc], #-3871	; 4aec <__assert_fail@plt+0x3824>
    4ae8:	svcne	0x001f1f9c
    4aec:	svcne	0x001f1f9e
    4af0:	svcne	0x00691f7a
    4af4:	svcne	0x001f1f1f
    4af8:			; <UNDEFINED> instruction: 0x46595a1f
    4afc:			; <UNDEFINED> instruction: 0xf7fc4650
    4b00:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    4b04:	svcge	0x006ef47f
    4b08:	streq	pc, [r2, #-69]	; 0xffffffbb
    4b0c:	andhi	pc, r0, r7, asr #17
    4b10:	andcs	lr, r1, #17563648	; 0x10c0000
    4b14:	bicspl	lr, r8, #389120	; 0x5f000
    4b18:	b	13f9054 <program_name@@Base+0x13e1f9c>
    4b1c:	subs	r2, r7, r8, asr #16
    4b20:	vst1.8	{d18-d21}, [pc], r1
    4b24:	smlabbcs	r7, r0, r3, r6
    4b28:	blx	fe8cdb32 <program_name@@Base+0xfe8b6a7a>
    4b2c:	stmdacs	r0, {r3, lr, pc}
    4b30:	adcshi	pc, fp, r0, asr #32
    4b34:			; <UNDEFINED> instruction: 0xf808fb03
    4b38:	mvnsle	r3, r1, lsl #18
    4b3c:	sub	r4, r7, r5, lsr #6
    4b40:	vst1.8	{d18-d21}, [pc], r1
    4b44:	smlabbcs	r8, r0, r3, r6
    4b48:	blx	fe8cdb52 <program_name@@Base+0xfe8b6a9a>
    4b4c:	stmdacs	r0, {r3, lr, pc}
    4b50:	adchi	pc, pc, r0, asr #32
    4b54:			; <UNDEFINED> instruction: 0xf808fb03
    4b58:	mvnsle	r3, r1, lsl #18
    4b5c:	andcs	lr, r1, #62390272	; 0x3b80000
    4b60:	strvs	pc, [r0], #1103	; 0x44f
    4b64:	andcs	r2, r0, r5, lsl #6
    4b68:	smlatbgt	r8, r4, fp, pc	; <UNPREDICTABLE>
    4b6c:			; <UNDEFINED> instruction: 0xf0402900
    4b70:	blx	124e0a <program_name@@Base+0x10dd52>
    4b74:	blcc	82b9c <program_name@@Base+0x6bae4>
    4b78:	movwmi	sp, #20982	; 0x51f6
    4b7c:	andcs	lr, r1, #40	; 0x28
    4b80:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4b84:	strcs	r2, [r0], #-260	; 0xfffffefc
    4b88:	andgt	pc, r8, r3, lsr #23
    4b8c:			; <UNDEFINED> instruction: 0xf0402800
    4b90:	blx	e4daa <program_name@@Base+0xcdcf2>
    4b94:	stmdbcc	r1, {r3, fp, ip, sp, lr, pc}
    4b98:			; <UNDEFINED> instruction: 0xe7cfd1f6
    4b9c:	vst1.8	{d18-d21}, [pc], r1
    4ba0:	blx	fe8dd9aa <program_name@@Base+0xfe8c68f2>
    4ba4:	ldmdblt	r1!, {r3, r8}
    4ba8:			; <UNDEFINED> instruction: 0xf808fb03
    4bac:	smlatbeq	r8, r3, fp, pc	; <UNPREDICTABLE>
    4bb0:			; <UNDEFINED> instruction: 0xf808fb03
    4bb4:	strcs	fp, [r1, #-353]	; 0xfffffe9f
    4bb8:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4bbc:	andcs	lr, r1, #8
    4bc0:	strvs	pc, [r0], #1103	; 0x44f
    4bc4:	movwne	pc, #35748	; 0x8ba4	; <UNPREDICTABLE>
    4bc8:	mvnsle	r2, r0, lsl #22
    4bcc:			; <UNDEFINED> instruction: 0xf808fb04
    4bd0:	movweq	lr, #11017	; 0x2b09
    4bd4:			; <UNDEFINED> instruction: 0xf8196033
    4bd8:	blcs	10be8 <version_etc_copyright@@Base+0xaa74>
    4bdc:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    4be0:	streq	pc, [r2, #-69]	; 0xffffffbb
    4be4:	andcs	lr, r1, #225443840	; 0xd700000
    4be8:	strvs	pc, [r0], #1103	; 0x44f
    4bec:	andcs	r2, r0, r6, lsl #6
    4bf0:	smlatbgt	r8, r4, fp, pc	; <UNPREDICTABLE>
    4bf4:	cmple	r4, r0, lsl #18
    4bf8:			; <UNDEFINED> instruction: 0xf808fb04
    4bfc:	mvnsle	r3, r1, lsl #22
    4c00:	andcs	lr, r1, #49020928	; 0x2ec0000
    4c04:	andcs	lr, r1, #228, 14	; 0x3900000
    4c08:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4c0c:	andne	pc, r8, r3, lsr #23
    4c10:	svclt	0x00181e01
    4c14:	bllt	1c0d020 <program_name@@Base+0x1bf5f68>
    4c18:			; <UNDEFINED> instruction: 0xf808fb03
    4c1c:	andne	pc, r8, r3, lsr #23
    4c20:	svclt	0x00181e01
    4c24:	bllt	c0d030 <program_name@@Base+0xbf5f78>
    4c28:			; <UNDEFINED> instruction: 0xf808fb03
    4c2c:	andne	pc, r8, r3, lsr #23
    4c30:			; <UNDEFINED> instruction: 0xf808fb03
    4c34:	svclt	0x00181e01
    4c38:	stmiblt	r0!, {r0, r8, sp}^
    4c3c:	strb	r4, [r7, sp, lsl #6]
    4c40:	mulcs	r2, r9, r8
    4c44:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4c48:	svclt	0x00142a42
    4c4c:	andcs	r2, r3, #268435456	; 0x10000000
    4c50:	ldrmi	lr, [ip], -r9, ror #13
    4c54:			; <UNDEFINED> instruction: 0xf1b8e7b6
    4c58:	blle	feb08860 <program_name@@Base+0xfeaf17a8>
    4c5c:	stmdaeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4c60:	b	17feb40 <program_name@@Base+0x17e7a88>
    4c64:			; <UNDEFINED> instruction: 0xd1a65398
    4c68:	stmcs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4c6c:			; <UNDEFINED> instruction: 0x461ce7b0
    4c70:			; <UNDEFINED> instruction: 0x461ce778
    4c74:			; <UNDEFINED> instruction: 0xf04fe7ba
    4c78:			; <UNDEFINED> instruction: 0xe7df38ff
    4c7c:	vst1.8	{d18-d21}, [pc], r2
    4c80:			; <UNDEFINED> instruction: 0xe6d0737a
    4c84:	b	442c7c <program_name@@Base+0x42bbc4>
    4c88:	rsbcs	r4, r0, #17408	; 0x4400
    4c8c:	ldmdami	r2, {r0, r4, r8, fp, lr}
    4c90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4c94:			; <UNDEFINED> instruction: 0xf7fc4478
    4c98:	strcs	lr, [r1], #-2840	; 0xfffff4e8
    4c9c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4ca0:	andcs	lr, r1, r9, ror r7
    4ca4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4ca8:	strcs	lr, [r1], #-1960	; 0xfffff858
    4cac:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4cb0:	strcs	lr, [r1], #-1858	; 0xfffff8be
    4cb4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4cb8:	andcs	lr, r1, lr, asr #14
    4cbc:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4cc0:	svclt	0x0000e759
    4cc4:	andeq	r2, r1, lr, lsl #11
    4cc8:	andeq	r0, r0, r4, lsl #2
    4ccc:	andeq	r2, r1, r2, lsl r5
    4cd0:	andeq	r1, r0, ip, asr #11
    4cd4:	muleq	r0, r2, r5
    4cd8:	andeq	r1, r0, r0, lsr #11
    4cdc:	addlt	fp, r3, r0, lsr r5
    4ce0:			; <UNDEFINED> instruction: 0xf7fc4604
    4ce4:	stmdacs	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    4ce8:	blle	7d6570 <program_name@@Base+0x7bf4b8>
    4cec:	b	fc2ce4 <program_name@@Base+0xfabc2c>
    4cf0:	strtmi	fp, [r0], -r8, ror #18
    4cf4:			; <UNDEFINED> instruction: 0xf824f000
    4cf8:			; <UNDEFINED> instruction: 0xf7fcb1b8
    4cfc:			; <UNDEFINED> instruction: 0x4605ea74
    4d00:	stmdavs	ip!, {r5, r9, sl, lr}
    4d04:	b	fe6c2cfc <program_name@@Base+0xfe6abc44>
    4d08:	andlt	fp, r3, ip, lsr #19
    4d0c:			; <UNDEFINED> instruction: 0x4620bd30
    4d10:	b	fe142d08 <program_name@@Base+0xfe12bc50>
    4d14:	andcs	r2, r0, #1073741824	; 0x40000000
    4d18:	mrsls	r2, LR_irq
    4d1c:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d20:	svclt	0x00083101
    4d24:	svccc	0x00fff1b0
    4d28:	strtmi	sp, [r0], -r3, ror #3
    4d2c:	pop	{r0, r1, ip, sp, pc}
    4d30:			; <UNDEFINED> instruction: 0xf7fc4030
    4d34:			; <UNDEFINED> instruction: 0xf04fba81
    4d38:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    4d3c:	svclt	0x0000e7e5
    4d40:			; <UNDEFINED> instruction: 0x4604b510
    4d44:	smlawblt	r8, r2, r0, fp
    4d48:	b	442d40 <program_name@@Base+0x42bc88>
    4d4c:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    4d50:	strle	r0, [r5], #-1499	; 0xfffffa25
    4d54:	andlt	r4, r2, r0, lsr #12
    4d58:			; <UNDEFINED> instruction: 0x4010e8bd
    4d5c:	stmdblt	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d60:	andcs	r2, r0, #1073741824	; 0x40000000
    4d64:	strtmi	r2, [r0], -r0, lsl #6
    4d68:			; <UNDEFINED> instruction: 0xf0009100
    4d6c:	strtmi	pc, [r0], -r7, lsl #16
    4d70:	pop	{r1, ip, sp, pc}
    4d74:			; <UNDEFINED> instruction: 0xf7fc4010
    4d78:	svclt	0x0000b95f
    4d7c:	addlt	fp, r4, r0, ror r5
    4d80:	strne	lr, [r1, #-2512]	; 0xfffff630
    4d84:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    4d88:	andle	r4, r6, sp, lsl #5
    4d8c:	strls	r4, [r8], -r0, lsr #12
    4d90:	pop	{r2, ip, sp, pc}
    4d94:			; <UNDEFINED> instruction: 0xf7fc4070
    4d98:	ldmib	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, pc}^
    4d9c:	addmi	r1, sp, #4, 10	; 0x1000000
    4da0:	bvs	1179578 <program_name@@Base+0x11624c0>
    4da4:	mvnsle	r2, r0, lsl #26
    4da8:	movwcs	lr, #10701	; 0x29cd
    4dac:	b	dc2da4 <program_name@@Base+0xdabcec>
    4db0:	movwcs	lr, #10717	; 0x29dd
    4db4:			; <UNDEFINED> instruction: 0xf7fc9600
    4db8:			; <UNDEFINED> instruction: 0x460be99c
    4dbc:			; <UNDEFINED> instruction: 0x46021c59
    4dc0:			; <UNDEFINED> instruction: 0xf1b2bf08
    4dc4:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    4dc8:	strtmi	r6, [r8], -r1, lsr #16
    4dcc:	tstcs	r4, #196, 18	; 0x310000
    4dd0:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    4dd4:	andlt	r6, r4, r1, lsr #32
    4dd8:			; <UNDEFINED> instruction: 0xf04fbd70
    4ddc:	udf	#41743	; 0xa30f
    4de0:			; <UNDEFINED> instruction: 0x460fb5f0
    4de4:			; <UNDEFINED> instruction: 0x46164916
    4de8:	addlt	r4, r3, r6, lsl sl
    4dec:			; <UNDEFINED> instruction: 0x466c4479
    4df0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4df4:			; <UNDEFINED> instruction: 0xf04f9201
    4df8:	mrslt	r0, R8_usr
    4dfc:	ldrtmi	r4, [r2], -r4, lsl #12
    4e00:			; <UNDEFINED> instruction: 0x46204639
    4e04:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e08:	svclt	0x00182e00
    4e0c:	svceq	0x0003f110
    4e10:	stmdale	sl, {r0, r2, r9, sl, lr}
    4e14:	blmi	2d764c <program_name@@Base+0x2c0594>
    4e18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e1c:	blls	5ee8c <program_name@@Base+0x47dd4>
    4e20:	qaddle	r4, sl, fp
    4e24:	andlt	r4, r3, r8, lsr #12
    4e28:	strdcs	fp, [r0], -r0
    4e2c:	ldc2	7, cr15, [r8], #1012	; 0x3f4
    4e30:	mvnle	r2, r0, lsl #16
    4e34:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    4e38:	strb	r6, [fp, r3, lsr #32]!
    4e3c:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e40:	andeq	r2, r1, r4, asr #1
    4e44:	andeq	r0, r0, r4, lsl #2
    4e48:	muleq	r1, r8, r0
    4e4c:			; <UNDEFINED> instruction: 0x4604b570
    4e50:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e54:			; <UNDEFINED> instruction: 0xf0056825
    4e58:	strmi	r0, [r6], -r0, lsr #10
    4e5c:			; <UNDEFINED> instruction: 0xf7ff4620
    4e60:			; <UNDEFINED> instruction: 0x4604ff3d
    4e64:	teqlt	r8, r5, asr r9
    4e68:			; <UNDEFINED> instruction: 0xf7fcb97e
    4e6c:	stmdavs	r4, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    4e70:	svclt	0x00183c09
    4e74:	ldrbtcc	pc, [pc], #79	; 4e7c <__assert_fail@plt+0x3bb4>	; <UNPREDICTABLE>
    4e78:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4e7c:			; <UNDEFINED> instruction: 0xf7fcb928
    4e80:			; <UNDEFINED> instruction: 0x6004e9b2
    4e84:	ldrbtcc	pc, [pc], #79	; 4e8c <__assert_fail@plt+0x3bc4>	; <UNPREDICTABLE>
    4e88:			; <UNDEFINED> instruction: 0xf04fe7f6
    4e8c:	udf	#13135	; 0x334f
    4e90:	andcs	fp, lr, r8, lsl #10
    4e94:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e98:	stmdavc	r3, {r4, r8, ip, sp, pc}
    4e9c:	stfltd	f3, [r8, #-108]	; 0xffffff94
    4ea0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4ea4:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    4ea8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    4eac:	andeq	r1, r0, r6, asr #7
    4eb0:	andeq	r1, r0, r0, asr #7
    4eb4:	svcmi	0x00f8e92d
    4eb8:	strmi	r4, [r8], r3, lsl #13
    4ebc:			; <UNDEFINED> instruction: 0x461f4616
    4ec0:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ec4:	beq	41008 <program_name@@Base+0x29f50>
    4ec8:	ands	r4, r0, r1, lsl #13
    4ecc:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ed0:	ldrtmi	r4, [r0], -r4, lsl #12
    4ed4:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ed8:	bl	fee11ee4 <program_name@@Base+0xfedfae2c>
    4edc:	strtmi	r0, [r3], #2052	; 0x804
    4ee0:	streq	pc, [r1, #-256]	; 0xffffff00
    4ee4:	bl	fe9d5fa4 <program_name@@Base+0xfe9beeec>
    4ee8:	andle	r0, sp, r5, lsl #14
    4eec:			; <UNDEFINED> instruction: 0x4631b19f
    4ef0:			; <UNDEFINED> instruction: 0xf8c94658
    4ef4:			; <UNDEFINED> instruction: 0xf7fca000
    4ef8:	strmi	lr, [r3], -r2, lsr #18
    4efc:	blcs	16864 <version_etc_copyright@@Base+0x106f0>
    4f00:	ldrmi	sp, [r8], -r4, ror #1
    4f04:	svchi	0x00f8e8bd
    4f08:	svclt	0x00181e3b
    4f0c:	subsmi	r2, fp, #67108864	; 0x4000000
    4f10:	pop	{r3, r4, r9, sl, lr}
    4f14:	movwcs	r8, #8184	; 0x1ff8
    4f18:	pop	{r3, r4, r9, sl, lr}
    4f1c:	svclt	0x00008ff8
    4f20:	push	{r0, r3, r4, r7, r9, lr}
    4f24:			; <UNDEFINED> instruction: 0x460c47f0
    4f28:			; <UNDEFINED> instruction: 0x461d4616
    4f2c:	tstle	r5, r7, lsl #12
    4f30:	ldrtmi	r4, [r1], -sl, lsl #12
    4f34:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f38:	lsllt	r4, r0, #13
    4f3c:	andge	pc, r4, r7, lsl r8	; <UNPREDICTABLE>
    4f40:			; <UNDEFINED> instruction: 0xf8162100
    4f44:	stclne	0, cr9, [fp], #-20	; 0xffffffec
    4f48:			; <UNDEFINED> instruction: 0x46325539
    4f4c:			; <UNDEFINED> instruction: 0x46385571
    4f50:			; <UNDEFINED> instruction: 0xf7ff1c61
    4f54:			; <UNDEFINED> instruction: 0xf807ffaf
    4f58:			; <UNDEFINED> instruction: 0xf806a004
    4f5c:	strmi	r9, [r0], r5
    4f60:	pop	{r6, r9, sl, lr}
    4f64:			; <UNDEFINED> instruction: 0xf7fc87f0
    4f68:			; <UNDEFINED> instruction: 0xf8c0e93e
    4f6c:	strbmi	r8, [r0], -r0
    4f70:			; <UNDEFINED> instruction: 0x87f0e8bd
    4f74:	push	{r0, r3, r4, r7, r9, lr}
    4f78:			; <UNDEFINED> instruction: 0x460c41f0
    4f7c:			; <UNDEFINED> instruction: 0x461d4616
    4f80:	tstle	ip, r7, lsl #12
    4f84:	ldrtmi	r4, [r1], -sl, lsl #12
    4f88:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f8c:	ldmdblt	r0!, {r7, r9, sl, lr}
    4f90:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f94:	andhi	pc, r0, r0, asr #17
    4f98:	pop	{r6, r9, sl, lr}
    4f9c:			; <UNDEFINED> instruction: 0x462b81f0
    4fa0:			; <UNDEFINED> instruction: 0x46214632
    4fa4:	pop	{r3, r4, r5, r9, sl, lr}
    4fa8:			; <UNDEFINED> instruction: 0xe78341f0
    4fac:	andeq	r0, r0, r0
    4fb0:	svclt	0x00081e4a
    4fb4:			; <UNDEFINED> instruction: 0xf0c04770
    4fb8:	addmi	r8, r8, #36, 2
    4fbc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4fc0:			; <UNDEFINED> instruction: 0xf0004211
    4fc4:	blx	fec25428 <program_name@@Base+0xfec0e370>
    4fc8:	blx	fec81dd0 <program_name@@Base+0xfec6ad18>
    4fcc:	bl	fe8c19d8 <program_name@@Base+0xfe8aa920>
    4fd0:			; <UNDEFINED> instruction: 0xf1c30303
    4fd4:	andge	r0, r4, #2080374784	; 0x7c000000
    4fd8:	movwne	lr, #15106	; 0x3b02
    4fdc:	andeq	pc, r0, #79	; 0x4f
    4fe0:	svclt	0x0000469f
    4fe4:	andhi	pc, r0, pc, lsr #7
    4fe8:	svcvc	0x00c1ebb0
    4fec:	bl	10b4bf4 <program_name@@Base+0x109db3c>
    4ff0:	svclt	0x00280202
    4ff4:	sbcvc	lr, r1, r0, lsr #23
    4ff8:	svcvc	0x0081ebb0
    4ffc:	bl	10b4c04 <program_name@@Base+0x109db4c>
    5000:	svclt	0x00280202
    5004:	addvc	lr, r1, r0, lsr #23
    5008:	svcvc	0x0041ebb0
    500c:	bl	10b4c14 <program_name@@Base+0x109db5c>
    5010:	svclt	0x00280202
    5014:	subvc	lr, r1, r0, lsr #23
    5018:	svcvc	0x0001ebb0
    501c:	bl	10b4c24 <program_name@@Base+0x109db6c>
    5020:	svclt	0x00280202
    5024:	andvc	lr, r1, r0, lsr #23
    5028:	svcvs	0x00c1ebb0
    502c:	bl	10b4c34 <program_name@@Base+0x109db7c>
    5030:	svclt	0x00280202
    5034:	sbcvs	lr, r1, r0, lsr #23
    5038:	svcvs	0x0081ebb0
    503c:	bl	10b4c44 <program_name@@Base+0x109db8c>
    5040:	svclt	0x00280202
    5044:	addvs	lr, r1, r0, lsr #23
    5048:	svcvs	0x0041ebb0
    504c:	bl	10b4c54 <program_name@@Base+0x109db9c>
    5050:	svclt	0x00280202
    5054:	subvs	lr, r1, r0, lsr #23
    5058:	svcvs	0x0001ebb0
    505c:	bl	10b4c64 <program_name@@Base+0x109dbac>
    5060:	svclt	0x00280202
    5064:	andvs	lr, r1, r0, lsr #23
    5068:	svcpl	0x00c1ebb0
    506c:	bl	10b4c74 <program_name@@Base+0x109dbbc>
    5070:	svclt	0x00280202
    5074:	sbcpl	lr, r1, r0, lsr #23
    5078:	svcpl	0x0081ebb0
    507c:	bl	10b4c84 <program_name@@Base+0x109dbcc>
    5080:	svclt	0x00280202
    5084:	addpl	lr, r1, r0, lsr #23
    5088:	svcpl	0x0041ebb0
    508c:	bl	10b4c94 <program_name@@Base+0x109dbdc>
    5090:	svclt	0x00280202
    5094:	subpl	lr, r1, r0, lsr #23
    5098:	svcpl	0x0001ebb0
    509c:	bl	10b4ca4 <program_name@@Base+0x109dbec>
    50a0:	svclt	0x00280202
    50a4:	andpl	lr, r1, r0, lsr #23
    50a8:	svcmi	0x00c1ebb0
    50ac:	bl	10b4cb4 <program_name@@Base+0x109dbfc>
    50b0:	svclt	0x00280202
    50b4:	sbcmi	lr, r1, r0, lsr #23
    50b8:	svcmi	0x0081ebb0
    50bc:	bl	10b4cc4 <program_name@@Base+0x109dc0c>
    50c0:	svclt	0x00280202
    50c4:	addmi	lr, r1, r0, lsr #23
    50c8:	svcmi	0x0041ebb0
    50cc:	bl	10b4cd4 <program_name@@Base+0x109dc1c>
    50d0:	svclt	0x00280202
    50d4:	submi	lr, r1, r0, lsr #23
    50d8:	svcmi	0x0001ebb0
    50dc:	bl	10b4ce4 <program_name@@Base+0x109dc2c>
    50e0:	svclt	0x00280202
    50e4:	andmi	lr, r1, r0, lsr #23
    50e8:	svccc	0x00c1ebb0
    50ec:	bl	10b4cf4 <program_name@@Base+0x109dc3c>
    50f0:	svclt	0x00280202
    50f4:	sbccc	lr, r1, r0, lsr #23
    50f8:	svccc	0x0081ebb0
    50fc:	bl	10b4d04 <program_name@@Base+0x109dc4c>
    5100:	svclt	0x00280202
    5104:	addcc	lr, r1, r0, lsr #23
    5108:	svccc	0x0041ebb0
    510c:	bl	10b4d14 <program_name@@Base+0x109dc5c>
    5110:	svclt	0x00280202
    5114:	subcc	lr, r1, r0, lsr #23
    5118:	svccc	0x0001ebb0
    511c:	bl	10b4d24 <program_name@@Base+0x109dc6c>
    5120:	svclt	0x00280202
    5124:	andcc	lr, r1, r0, lsr #23
    5128:	svccs	0x00c1ebb0
    512c:	bl	10b4d34 <program_name@@Base+0x109dc7c>
    5130:	svclt	0x00280202
    5134:	sbccs	lr, r1, r0, lsr #23
    5138:	svccs	0x0081ebb0
    513c:	bl	10b4d44 <program_name@@Base+0x109dc8c>
    5140:	svclt	0x00280202
    5144:	addcs	lr, r1, r0, lsr #23
    5148:	svccs	0x0041ebb0
    514c:	bl	10b4d54 <program_name@@Base+0x109dc9c>
    5150:	svclt	0x00280202
    5154:	subcs	lr, r1, r0, lsr #23
    5158:	svccs	0x0001ebb0
    515c:	bl	10b4d64 <program_name@@Base+0x109dcac>
    5160:	svclt	0x00280202
    5164:	andcs	lr, r1, r0, lsr #23
    5168:	svcne	0x00c1ebb0
    516c:	bl	10b4d74 <program_name@@Base+0x109dcbc>
    5170:	svclt	0x00280202
    5174:	sbcne	lr, r1, r0, lsr #23
    5178:	svcne	0x0081ebb0
    517c:	bl	10b4d84 <program_name@@Base+0x109dccc>
    5180:	svclt	0x00280202
    5184:	addne	lr, r1, r0, lsr #23
    5188:	svcne	0x0041ebb0
    518c:	bl	10b4d94 <program_name@@Base+0x109dcdc>
    5190:	svclt	0x00280202
    5194:	subne	lr, r1, r0, lsr #23
    5198:	svcne	0x0001ebb0
    519c:	bl	10b4da4 <program_name@@Base+0x109dcec>
    51a0:	svclt	0x00280202
    51a4:	andne	lr, r1, r0, lsr #23
    51a8:	svceq	0x00c1ebb0
    51ac:	bl	10b4db4 <program_name@@Base+0x109dcfc>
    51b0:	svclt	0x00280202
    51b4:	sbceq	lr, r1, r0, lsr #23
    51b8:	svceq	0x0081ebb0
    51bc:	bl	10b4dc4 <program_name@@Base+0x109dd0c>
    51c0:	svclt	0x00280202
    51c4:	addeq	lr, r1, r0, lsr #23
    51c8:	svceq	0x0041ebb0
    51cc:	bl	10b4dd4 <program_name@@Base+0x109dd1c>
    51d0:	svclt	0x00280202
    51d4:	subeq	lr, r1, r0, lsr #23
    51d8:	svceq	0x0001ebb0
    51dc:	bl	10b4de4 <program_name@@Base+0x109dd2c>
    51e0:	svclt	0x00280202
    51e4:	andeq	lr, r1, r0, lsr #23
    51e8:			; <UNDEFINED> instruction: 0x47704610
    51ec:	andcs	fp, r1, ip, lsl #30
    51f0:	ldrbmi	r2, [r0, -r0]!
    51f4:			; <UNDEFINED> instruction: 0xf281fab1
    51f8:	andseq	pc, pc, #-2147483600	; 0x80000030
    51fc:			; <UNDEFINED> instruction: 0xf002fa20
    5200:	tstlt	r8, r0, ror r7
    5204:	rscscc	pc, pc, pc, asr #32
    5208:	stmdalt	lr, {ip, sp, lr, pc}
    520c:	rscsle	r2, r8, r0, lsl #18
    5210:	andmi	lr, r3, sp, lsr #18
    5214:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5218:			; <UNDEFINED> instruction: 0x4006e8bd
    521c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    5220:	smlatbeq	r3, r1, fp, lr
    5224:	svclt	0x00004770
    5228:			; <UNDEFINED> instruction: 0xf04fb502
    522c:			; <UNDEFINED> instruction: 0xf7fb0008
    5230:	stclt	14, cr14, [r2, #-912]	; 0xfffffc70
    5234:	mvnsmi	lr, #737280	; 0xb4000
    5238:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    523c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5240:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5244:	mrc	7, 5, APSR_nzcv, cr10, cr11, {7}
    5248:	blne	1d96444 <program_name@@Base+0x1d7f38c>
    524c:	strhle	r1, [sl], -r6
    5250:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5254:	svccc	0x0004f855
    5258:	strbmi	r3, [sl], -r1, lsl #8
    525c:	ldrtmi	r4, [r8], -r1, asr #12
    5260:	adcmi	r4, r6, #152, 14	; 0x2600000
    5264:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5268:	svclt	0x000083f8
    526c:	andeq	r1, r1, sl, asr #20
    5270:	andeq	r1, r1, r0, asr #20
    5274:	svclt	0x00004770
    5278:	tstcs	r0, r2, lsl #22
    527c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5280:	svclt	0x00b6f7fb
    5284:	andeq	r1, r1, r4, lsl #27

Disassembly of section .fini:

00005288 <.fini>:
    5288:	push	{r3, lr}
    528c:	pop	{r3, pc}
