[
 {
  "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
  "InstLine" : 1,
  "InstName" : "sync_debouncer",
  "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
  "ModuleLine" : 1,
  "ModuleName" : "sync_debouncer",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
    "InstLine" : 11,
    "InstName" : "sync_button",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
    "ModuleLine" : 33,
    "ModuleName" : "sync"
   },
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
    "InstLine" : 18,
    "InstName" : "deb_button",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
    "ModuleLine" : 56,
    "ModuleName" : "debouncer"
   },
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
    "InstLine" : 25,
    "InstName" : "sync_button_debounced",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/Sync_Debouncer.v",
    "ModuleLine" : 82,
    "ModuleName" : "once"
   }
  ]
 },
 {
  "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/TOP.v",
  "InstLine" : 3,
  "InstName" : "TOP",
  "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/TOP.v",
  "ModuleLine" : 3,
  "ModuleName" : "TOP",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/TOP.v",
    "InstLine" : 79,
    "InstName" : "clk2",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/gowin_rpll_27_to_84.v",
    "ModuleLine" : 9,
    "ModuleName" : "gowin_rpll_27_to_84"
   },
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/TOP.v",
    "InstLine" : 85,
    "InstName" : "initialize",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/PSRAM.v",
    "ModuleLine" : 235,
    "ModuleName" : "psram",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/PSRAM.v",
      "InstLine" : 278,
      "InstName" : "PSRAM_com",
      "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/PSRAM.v",
      "ModuleLine" : 20,
      "ModuleName" : "memory_driver"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/TOP.v",
    "InstLine" : 105,
    "InstName" : "UART1",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/PSRAM_UART/src/UART.v",
    "ModuleLine" : 26,
    "ModuleName" : "uart"
   }
  ]
 }
]