// Seed: 562666135
module module_0 (
    output wor id_0
    , id_10,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply1 id_8
);
  always @(1 or id_7) begin
    if (id_4) id_10 = (id_5);
  end
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output supply1 id_4
);
  module_0(
      id_3, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_3
  );
endmodule
