{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2420 -y 610 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2420 -y 790 -defaultsOSRD
preplace port FPGA_MCU_SPI -pg 1 -lvl 0 -x -10 -y 750 -defaultsOSRD
preplace port FPGA_SPI1 -pg 1 -lvl 8 -x 2420 -y 60 -defaultsOSRD
preplace port FMC -pg 1 -lvl 0 -x -10 -y 1190 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x -10 -y 780 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x -10 -y 930 -defaultsOSRD
preplace port PTP_CLK_OUT -pg 1 -lvl 0 -x -10 -y 290 -defaultsOSRD
preplace port PTP_TRG_FPGA -pg 1 -lvl 0 -x -10 -y 430 -defaultsOSRD
preplace port AD1_RST -pg 1 -lvl 8 -x 2420 -y 100 -defaultsOSRD
preplace port CH_SEL_A0 -pg 1 -lvl 8 -x 2420 -y 130 -defaultsOSRD
preplace port CH_SEL_A1 -pg 1 -lvl 8 -x 2420 -y 160 -defaultsOSRD
preplace port CH_SEL_A2 -pg 1 -lvl 8 -x 2420 -y 190 -defaultsOSRD
preplace port EN_TCH_A -pg 1 -lvl 8 -x 2420 -y 220 -defaultsOSRD
preplace port EN_PCH_A -pg 1 -lvl 8 -x 2420 -y 250 -defaultsOSRD
preplace port EN_TCH_B -pg 1 -lvl 8 -x 2420 -y 280 -defaultsOSRD
preplace port EN_PCH_B -pg 1 -lvl 8 -x 2420 -y 310 -defaultsOSRD
preplace portBus FPGA_MCU_RST -pg 1 -lvl 8 -x 2420 -y 1450 -defaultsOSRD
preplace portBus FPGA_LED -pg 1 -lvl 8 -x 2420 -y 1150 -defaultsOSRD
preplace portBus FPGA_RUN -pg 1 -lvl 8 -x 2420 -y 850 -defaultsOSRD
preplace portBus FPGA_TEST -pg 1 -lvl 8 -x 2420 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1910 -y 470 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_intc -pg 1 -lvl 6 -x 1910 -y 790 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 20} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir interrupt right -pinY interrupt 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinBusDir intr left -pinBusY intr 20L
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1520 -y 210 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 100 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 60 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 40 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 128 120 129 121 130 122 131 123 132 124 133 125 126 127} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 240L -pinDir S01_AXI left -pinY S01_AXI 260L -pinDir M00_AXI right -pinY M00_AXI 360R -pinDir M01_AXI right -pinY M01_AXI 540R -pinDir M02_AXI right -pinY M02_AXI 220R -pinDir M03_AXI right -pinY M03_AXI 0R -pinDir ACLK left -pinY ACLK 440L -pinDir ARESETN left -pinY ARESETN 280L -pinDir S00_ACLK left -pinY S00_ACLK 460L -pinDir S00_ARESETN left -pinY S00_ARESETN 300L -pinDir S01_ACLK left -pinY S01_ACLK 480L -pinDir S01_ARESETN left -pinY S01_ARESETN 320L -pinDir M00_ACLK left -pinY M00_ACLK 500L -pinDir M00_ARESETN left -pinY M00_ARESETN 340L -pinDir M01_ACLK left -pinY M01_ACLK 520L -pinDir M01_ARESETN left -pinY M01_ARESETN 360L -pinDir M02_ACLK left -pinY M02_ACLK 540L -pinDir M02_ARESETN left -pinY M02_ARESETN 380L -pinDir M03_ACLK left -pinY M03_ACLK 400L -pinDir M03_ARESETN left -pinY M03_ARESETN 420L
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1910 -y 610 -defaultsOSRD -pinDir SPI_0 right -pinY SPI_0 0R -pinDir STARTUP_IO right -pinY STARTUP_IO 20R -pinDir AXI_LITE left -pinY AXI_LITE 0L -pinDir ext_spi_clk left -pinY ext_spi_clk 20L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir ip2intc_irpt left -pinY ip2intc_irpt 80L
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2200 -y 490 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst clk_wiz_gclk -pg 1 -lvl 1 -x 110 -y 930 -swap {0 2 1 3} -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 80R -pinDir clk_out2 right -pinY clk_out2 0R -pinDir locked right -pinY locked 100R
preplace inst jtag_axi -pg 1 -lvl 4 -x 1070 -y 490 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 20L
preplace inst proc_sys_reset_gclk -pg 1 -lvl 2 -x 420 -y 990 -swap {1 0 3 4 2 7 8 9 5 6} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst c_counter_binary_gclk_led -pg 1 -lvl 5 -x 1520 -y 1130 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir SCLR left -pinY SCLR 20L -pinBusDir Q right -pinBusY Q 20R
preplace inst clk_wiz_ptp_clk -pg 1 -lvl 3 -x 740 -y 290 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir locked right -pinY locked 20R
preplace inst proc_sys_reset_ptp -pg 1 -lvl 4 -x 1070 -y 290 -swap {0 4 2 3 1 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst c_counter_binary_ptp_led -pg 1 -lvl 5 -x 1520 -y 1250 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir SCLR left -pinY SCLR 20L -pinBusDir Q right -pinBusY Q 0R
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2200 -y 1450 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_run -pg 1 -lvl 7 -x 2200 -y 850 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_test -pg 1 -lvl 7 -x 2200 -y 1350 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconcat_leds -pg 1 -lvl 7 -x 2200 -y 1150 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 100L -pinBusDir dout right -pinBusY dout 0R
preplace inst c_counter_binary_pps -pg 1 -lvl 7 -x 2200 -y 370 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir SCLR left -pinY SCLR 20L -pinBusDir Q right -pinBusY Q 0R
preplace inst axi_ads868x_0 -pg 1 -lvl 6 -x 1910 -y 60 -swap {24 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 32 33 34 35 36 38 37 39 40 41 42 43 44 45 46 47} -defaultsOSRD -pinDir m_axis right -pinY m_axis 20R -pinDir s_axi left -pinY s_axi 190L -pinDir spi_1 right -pinY spi_1 0R -pinDir aclk left -pinY aclk 230L -pinDir aresetn left -pinY aresetn 210L -pinDir pps left -pinY pps 250L -pinDir RST_PD_N right -pinY RST_PD_N 40R -pinDir CH_SEL_A0 right -pinY CH_SEL_A0 70R -pinDir CH_SEL_A1 right -pinY CH_SEL_A1 100R -pinDir CH_SEL_A2 right -pinY CH_SEL_A2 130R -pinDir EN_TCH_A right -pinY EN_TCH_A 160R -pinDir EN_PCH_A right -pinY EN_PCH_A 190R -pinDir EN_TCH_B right -pinY EN_TCH_B 220R -pinDir EN_PCH_B right -pinY EN_PCH_B 250R
preplace inst pps_receiver_1 -pg 1 -lvl 5 -x 1520 -y 910 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir pps_in left -pinY pps_in 40L -pinDir pps_out right -pinY pps_out 0R -pinDir pps_status right -pinY pps_status 20R -pinBusDir pps_phase right -pinBusY pps_phase 40R
preplace inst xlslice_0 -pg 1 -lvl 6 -x 1910 -y 1150 -defaultsOSRD -pinBusDir Din left -pinBusY Din 0L -pinBusDir Dout right -pinBusY Dout 0R
preplace inst xlslice_1 -pg 1 -lvl 6 -x 1910 -y 1250 -defaultsOSRD -pinBusDir Din left -pinBusY Din 0L -pinBusDir Dout right -pinBusY Dout 0R
preplace inst blk_mem_gen_1 -pg 1 -lvl 3 -x 740 -y 1190 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L
preplace inst fmc_slv_if_0 -pg 1 -lvl 2 -x 420 -y 1190 -defaultsOSRD -pinDir bram right -pinY bram 0R -pinDir FMC_NWAIT left -pinY FMC_NWAIT 0L
preplace inst axis_axi_master_1 -pg 1 -lvl 4 -x 1070 -y 610 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS left -pinY M_AXIS 20L -pinDir M_AXI_LITE right -pinY M_AXI_LITE 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst axis_spi_slave2_0 -pg 1 -lvl 3 -x 740 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir SPI left -pinY SPI 140L -pinDir SPI.SS_I left -pinY SPI.SS_I 160L -pinDir SPI.SS_O left -pinY SPI.SS_O 180L -pinDir SPI.SS_T left -pinY SPI.SS_T 200L -pinDir SPI.SCK_I left -pinY SPI.SCK_I 220L -pinDir SPI.SCK_O left -pinY SPI.SCK_O 240L -pinDir SPI.SCK_T left -pinY SPI.SCK_T 260L -pinDir SPI.IO0_I left -pinY SPI.IO0_I 280L -pinDir SPI.IO0_O left -pinY SPI.IO0_O 300L -pinDir SPI.IO0_T left -pinY SPI.IO0_T 320L -pinDir SPI.IO1_I left -pinY SPI.IO1_I 340L -pinDir SPI.IO1_O left -pinY SPI.IO1_O 360L -pinDir SPI.IO1_T left -pinY SPI.IO1_T 380L -pinDir axis_rx right -pinY axis_rx 0R -pinDir axis_tx right -pinY axis_tx 20R -pinDir aclk left -pinY aclk 420L -pinDir aresetn left -pinY aresetn 400L
preplace netloc gclk_100m 1 1 5 240 930 630 550 890 750 1360 830 1700
preplace netloc clk_wiz_locked 1 1 1 N 1030
preplace netloc ARESETN_1 1 2 3 610J 210 NJ 210 1340
preplace netloc fpga_rst_s 1 0 4 NJ 780 220 370 NJ 370 N
preplace netloc a7_gclk_s 1 0 1 NJ 930
preplace netloc gclk_20m 1 1 5 200J 530 NJ 530 850J 730 1280J 810 1720
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 1 1760 690n
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 610 1090 870 850 NJ 850 1740
preplace netloc pro_rst_50_peripheral_reset 1 2 3 590J 1110 NJ 1110 1240
preplace netloc ptp_clk_s 1 0 3 NJ 290 NJ 290 NJ
preplace netloc clk_wiz_ptp_clk_locked 1 3 1 N 310
preplace netloc clk_wiz_ptp_clk_clk_out1 1 3 4 890 230 1320 150 1700 370 NJ
preplace netloc proc_sys_reset_ptp_peripheral_reset 1 4 1 1260 370n
preplace netloc xlconstant_0_dout 1 7 1 NJ 1450
preplace netloc fpga_led_s 1 7 1 NJ 1150
preplace netloc fpga_run_s 1 7 1 NJ 850
preplace netloc fpga_test_s 1 7 1 NJ 1350
preplace netloc pps_in_0_1 1 0 5 NJ 430 NJ 430 NJ 430 NJ 430 1300J
preplace netloc pps_receiver_0_pps_out 1 5 2 1680 390 NJ
preplace netloc M03_ARESETN_1 1 4 2 1360 130 1760
preplace netloc axi_ads868x_0_RST_PD_N 1 6 2 NJ 100 NJ
preplace netloc axi_ads868x_0_CH_SEL_A0 1 6 2 NJ 130 NJ
preplace netloc axi_ads868x_0_CH_SEL_A1 1 6 2 NJ 160 NJ
preplace netloc axi_ads868x_0_CH_SEL_A2 1 6 2 NJ 190 NJ
preplace netloc axi_ads868x_0_EN_TCH_A 1 6 2 NJ 220 NJ
preplace netloc axi_ads868x_0_EN_PCH_A 1 6 2 NJ 250 NJ
preplace netloc axi_ads868x_0_EN_TCH_B 1 6 2 NJ 280 NJ
preplace netloc axi_ads868x_0_EN_PCH_B 1 6 2 NJ 310 NJ
preplace netloc c_counter_binary_gclk_led_Q 1 5 1 N 1150
preplace netloc xlslice_0_Dout 1 6 1 NJ 1150
preplace netloc xlslice_1_Dout 1 6 1 NJ 1250
preplace netloc c_counter_binary_ptp_led_Q 1 5 1 N 1250
preplace netloc axi_interconnect_M03_AXI 1 5 1 1740 210n
preplace netloc SPI_0_1 1 0 3 NJ 750 NJ 750 NJ
preplace netloc axis_axi_master_1_M_AXI_LITE 1 4 1 1240 470n
preplace netloc axis_axi_master_1_M_AXIS 1 3 1 N 630
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1660 570n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 510
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 610 NJ
preplace netloc fmc_slv_if_0_bram 1 2 1 NJ 1190
preplace netloc axi_interconnect_M02_AXI 1 5 1 1740 430n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1660 750n
preplace netloc FMC_NWAIT_0_1 1 0 2 NJ 1190 NJ
preplace netloc axis_spi_slave2_0_axis_rx 1 3 1 N 610
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 490
preplace netloc jtag_axi_M_AXI 1 4 1 1280 450n
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 790 NJ
preplace netloc axi_ads868x_0_spi_1 1 6 2 NJ 60 NJ
levelinfo -pg 1 -10 110 420 740 1070 1520 1910 2200 2420
pagesize -pg 1 -db -bbox -sgen -160 0 2600 1510
",
   "Color Coded_ScaleFactor":"1.70954",
   "Color Coded_TopLeft":"224,525",
   "Default View_ScaleFactor":"0.528497",
   "Default View_TopLeft":"-125,-97",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.567718",
   "Grouping and No Loops_TopLeft":"-123,-176",
   "No Loops_ScaleFactor":"0.547406",
   "No Loops_TopLeft":"-124,-194",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.5625",
   "Reduced Jogs_TopLeft":"-124,-165",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2020 -y 390 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2020 -y 230 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 3 -x 660 -y 80 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1250 -y 200 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1598 -y 410 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 400 -defaultsOSRD
preplace inst pro_rst_50 -pg 1 -lvl 2 -x 390 -y 170 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 6 -x 1598 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 1870 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1598 -y 80 -defaultsOSRD
preplace inst axi_vip -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 5 200 70 560 10 760 20 970 360 1420
preplace netloc clk_wiz_locked 1 1 1 210 190n
preplace netloc ARESETN_1 1 2 3 N 190 770 10 980
preplace netloc reset_rtl_0_1 1 0 2 NJ 150 NJ
preplace netloc A7_GCLK_1 1 0 1 NJ 400
preplace netloc clk_wiz_clk_out2 1 1 5 NJ 400 NJ 400 NJ 400 NJ 400 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 1440 320 1740
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 560 370 NJ 370 NJ 370 1430
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1410 180n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 390 NJ
preplace netloc axi_interconnect_M02_AXI 1 5 1 1400 60n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 70
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 230 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 N 100
preplace netloc jtag_axi_M_AXI 1 3 1 N 80
preplace cgraphic comment_0 place bot -46 -18 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 390 660 870 1250 1598 1870 2020
pagesize -pg 1 -db -bbox -sgen -130 0 2200 690
"
}
{
   """""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""":"3",
   """""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""":"5",
   """""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""":"2",
   """""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""":"2",
   """""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""":"1"
}
