INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/controller_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/io_interface_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_counter
INFO: [VRFC 10-2458] undeclared symbol BR, assumed default net type wire [C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:20]
INFO: [VRFC 10-2458] undeclared symbol BS, assumed default net type wire [C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sources_1/new/top_counter.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Downloads/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_B/Lab_BusControl_B.srcs/sim_1/new/topsim_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_counter
