// Generated by CIRCT e2b32a42e
module bsg_and(	// design.cleaned.mlir:2:3
  input  [15:0] a_i,	// design.cleaned.mlir:2:25
                b_i,	// design.cleaned.mlir:2:40
  output [15:0] o	// design.cleaned.mlir:2:56
);

  assign o = b_i & a_i;	// design.cleaned.mlir:3:10, :4:5
endmodule

