`default_nettype id_0
module module_1 (
    output id_2,
    input logic [~  id_0[id_2] : ~  id_0[id_0]] id_3
);
  assign id_0 = id_2;
endmodule
