Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 28 17:22:31 2025
| Host         : DESKTOP-1CQ16CU running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 65312 |     0 |          0 |     70560 | 92.56 |
|   LUT as Logic             | 60731 |     0 |          0 |     70560 | 86.07 |
|   LUT as Memory            |  4581 |     0 |          0 |     28800 | 15.91 |
|     LUT as Distributed RAM |  2508 |     0 |            |           |       |
|     LUT as Shift Register  |  2073 |     0 |            |           |       |
| CLB Registers              | 74791 |     0 |          0 |    141120 | 53.00 |
|   Register as Flip Flop    | 74791 |     0 |          0 |    141120 | 53.00 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |  1008 |     0 |          0 |      8820 | 11.43 |
| F7 Muxes                   |  6452 |     0 |          0 |     35280 | 18.29 |
| F8 Muxes                   |   532 |     0 |          0 |     17640 |  3.02 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 231   |          Yes |           - |          Set |
| 945   |          Yes |           - |        Reset |
| 981   |          Yes |         Set |            - |
| 72634 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+--------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available |  Util% |
+--------------------------------------------+-------+-------+------------+-----------+--------+
| CLB                                        |  8820 |     0 |          0 |      8820 | 100.00 |
|   CLBL                                     |  5220 |     0 |            |           |        |
|   CLBM                                     |  3600 |     0 |            |           |        |
| LUT as Logic                               | 60731 |     0 |          0 |     70560 |  86.07 |
|   using O5 output only                     |   592 |       |            |           |        |
|   using O6 output only                     | 46322 |       |            |           |        |
|   using O5 and O6                          | 13817 |       |            |           |        |
| LUT as Memory                              |  4581 |     0 |          0 |     28800 |  15.91 |
|   LUT as Distributed RAM                   |  2508 |     0 |            |           |        |
|     using O5 output only                   |     0 |       |            |           |        |
|     using O6 output only                   |  1652 |       |            |           |        |
|     using O5 and O6                        |   856 |       |            |           |        |
|   LUT as Shift Register                    |  2073 |     0 |            |           |        |
|     using O5 output only                   |     0 |       |            |           |        |
|     using O6 output only                   |   608 |       |            |           |        |
|     using O5 and O6                        |  1465 |       |            |           |        |
| CLB Registers                              | 74791 |     0 |          0 |    141120 |  53.00 |
|   Register driven from within the CLB      | 36267 |       |            |           |        |
|   Register driven from outside the CLB     | 38524 |       |            |           |        |
|     LUT in front of the register is unused |  5698 |       |            |           |        |
|     LUT in front of the register is used   | 32826 |       |            |           |        |
| Unique Control Sets                        |  2304 |       |          0 |     17640 |  13.06 |
+--------------------------------------------+-------+-------+------------+-----------+--------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 205.5 |     0 |          0 |       216 | 95.14 |
|   RAMB36/FIFO*    |   191 |     0 |          0 |       216 | 88.43 |
|     FIFO36E2 only |     2 |       |            |           |       |
|     RAMB36E2 only |   189 |       |            |           |       |
|   RAMB18          |    29 |     0 |          0 |       432 |  6.71 |
|     RAMB18E2 only |    29 |       |            |           |       |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  326 |     0 |          0 |       360 | 90.56 |
|   DSP48E2 only |  326 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    6 |     6 |          0 |        82 |  7.32 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    5 |     5 |          0 |        12 | 41.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        12 |  8.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       196 |  2.55 |
|   BUFGCE             |    4 |     0 |          0 |        88 |  4.55 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 72634 |            Register |
| LUT6       | 32575 |                 CLB |
| LUT3       | 16919 |                 CLB |
| LUT5       |  9799 |                 CLB |
| LUT4       |  7547 |                 CLB |
| LUT2       |  6557 |                 CLB |
| MUXF7      |  6452 |                 CLB |
| SRL16E     |  3276 |                 CLB |
| RAMD64E    |  1624 |                 CLB |
| RAMD32     |  1518 |                 CLB |
| LUT1       |  1151 |                 CLB |
| CARRY8     |  1008 |                 CLB |
| FDSE       |   981 |            Register |
| FDCE       |   945 |            Register |
| MUXF8      |   532 |                 CLB |
| DSP48E2    |   326 |          Arithmetic |
| SRLC32E    |   262 |                 CLB |
| FDPE       |   231 |            Register |
| RAMS32     |   222 |                 CLB |
| RAMB36E2   |   189 |            BLOCKRAM |
| RAMB18E2   |    29 |            BLOCKRAM |
| OBUF       |     6 |                 I/O |
| BUFGCE     |     4 |               Clock |
| FIFO36E2   |     2 |            BLOCKRAM |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_xbar_5                    |    1 |
| design_1_xbar_4                    |    1 |
| design_1_xbar_3                    |    1 |
| design_1_ps_e_0                    |    1 |
| design_1_proc_sys_reset_4_0        |    1 |
| design_1_proc_sys_reset_3_0        |    1 |
| design_1_m03_regslice_0            |    1 |
| design_1_fisheye_reader_stream_0_0 |    1 |
| design_1_fifo_generator_0_0        |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_bram_con_0_0              |    1 |
| design_1_bram_0_0                  |    1 |
| design_1_axis_resize_half_0_0      |    1 |
| design_1_axi_vdma_1_0              |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_axi_register_slice_0_0    |    1 |
| design_1_axi_intc_0_0              |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_6                 |    1 |
| design_1_auto_pc_5                 |    1 |
| design_1_auto_pc_4                 |    1 |
| design_1_auto_pc_3                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_6                 |    1 |
| design_1_auto_ds_5                 |    1 |
| design_1_auto_ds_4                 |    1 |
| design_1_auto_ds_3                 |    1 |
| design_1_auto_ds_2                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_auto_cc_1                 |    1 |
| design_1_auto_cc_0                 |    1 |
| design_1_PWM_IP_5_0                |    1 |
| design_1_PWM_IP_4_0                |    1 |
| design_1_PWM_IP_3_0                |    1 |
| design_1_PWM_IP_2_0                |    1 |
| design_1_PWM_IP_1_0                |    1 |
| design_1_PWM_IP_0_0                |    1 |
| design_1_DPUCZDX8G_1_0             |    1 |
+------------------------------------+------+


