#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55dfb4920e10 .scope module, "cpu_tb_gui" "cpu_tb_gui" 2 4;
 .timescale -9 -12;
v0x55dfb49480f0_0 .var "clk", 0 0;
v0x55dfb49481b0_0 .net "debug_alu_res", 3 0, L_0x55dfb494dc90;  1 drivers
v0x55dfb4948270_0 .net "debug_cout", 0 0, L_0x55dfb494ddc0;  1 drivers
v0x55dfb4948310_0 .net "debug_ram_out", 3 0, L_0x55dfb494dd00;  1 drivers
v0x55dfb49483b0_0 .var "instruction", 10 0;
v0x55dfb49484a0_0 .var "op_str", 24 1;
v0x55dfb4948540_0 .var/i "pc", 31 0;
v0x55dfb4948620 .array "prog_mem", 255 0, 10 0;
v0x55dfb49486e0_0 .var "reset_n", 0 0;
S_0x55dfb4907870 .scope task, "run_cycle" "run_cycle" 2 108, 2 108 0, S_0x55dfb4920e10;
 .timescale -9 -12;
v0x55dfb4922240_0 .var "dest", 3 0;
v0x55dfb49225d0_0 .var/i "file", 31 0;
v0x55dfb49204c0_0 .var/i "inj_addr", 31 0;
v0x55dfb4920560_0 .var/i "inj_step", 31 0;
v0x55dfb48fed40_0 .var/i "inj_val", 31 0;
v0x55dfb48fee40_0 .var/i "r", 31 0;
v0x55dfb48fa6f0_0 .var "ram_val", 3 0;
E_0x55dfb48c43c0 .event negedge, v0x55dfb4944520_0;
E_0x55dfb48c3ff0 .event posedge, v0x55dfb4944520_0;
TD_cpu_tb_gui.run_cycle ;
    %load/vec4 v0x55dfb49483b0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55dfb4922240_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55dfb48c3ff0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %wait E_0x55dfb48c3ff0;
    %delay 1000, 0;
    %vpi_func 2 130 "$fopen" 32, "injections.txt", "r" {0 0 0};
    %store/vec4 v0x55dfb49225d0_0, 0, 32;
    %load/vec4 v0x55dfb49225d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
T_0.4 ;
    %vpi_func 2 132 "$feof" 32, v0x55dfb49225d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.5, 8;
    %vpi_func 2 133 "$fscanf" 32, v0x55dfb49225d0_0, "%d %h %h\012", v0x55dfb4920560_0, v0x55dfb49204c0_0, v0x55dfb48fed40_0 {0 0 0};
    %store/vec4 v0x55dfb48fee40_0, 0, 32;
    %load/vec4 v0x55dfb4920560_0;
    %load/vec4 v0x55dfb4948540_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55dfb48fed40_0;
    %pad/s 4;
    %ix/getv/s 4, v0x55dfb49204c0_0;
    %store/vec4a v0x55dfb4946cb0, 4, 0;
    %vpi_call 2 138 "$display", "[INJECT] Step:%0d RAM[%h]=%h", v0x55dfb4920560_0, v0x55dfb49204c0_0, v0x55dfb48fed40_0 {0 0 0};
    %load/vec4 v0x55dfb49204c0_0;
    %load/vec4 v0x55dfb4922240_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
T_0.8 ;
T_0.6 ;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 145 "$fclose", v0x55dfb49225d0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x55dfb4922240_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dfb4946cb0, 4;
    %store/vec4 v0x55dfb48fa6f0_0, 0, 4;
    %vpi_call 2 154 "$display", "[RAM] Addr:%h Val:%h", v0x55dfb4922240_0, v0x55dfb48fa6f0_0 {0 0 0};
    %wait E_0x55dfb48c43c0;
    %end;
S_0x55dfb49155b0 .scope module, "u_cpu" "cpu_top" 2 27, 3 4 0, S_0x55dfb4920e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "debug_alu_res";
    .port_info 1 /OUTPUT 4 "debug_ram_out";
    .port_info 2 /OUTPUT 1 "debug_cout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 11 "instruction";
L_0x55dfb494dc90 .functor BUFZ 4, v0x55dfb4944740_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55dfb494dd00 .functor BUFZ 4, v0x55dfb4946b20_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55dfb494ddc0 .functor BUFZ 1, v0x55dfb49445e0_0, C4<0>, C4<0>, C4<0>;
v0x55dfb4946fe0_0 .net "alu_a", 3 0, v0x55dfb4945440_0;  1 drivers
v0x55dfb49470c0_0 .net "alu_b", 3 0, v0x55dfb4945570_0;  1 drivers
v0x55dfb4947180_0 .net "alu_cout", 0 0, v0x55dfb49445e0_0;  1 drivers
v0x55dfb4947250_0 .net "alu_en", 0 0, v0x55dfb4945630_0;  1 drivers
v0x55dfb4947340_0 .net "alu_f", 3 0, v0x55dfb4944740_0;  1 drivers
v0x55dfb4947480_0 .net "alu_sel", 3 0, v0x55dfb4945800_0;  1 drivers
v0x55dfb4947570_0 .net "clk", 0 0, v0x55dfb49480f0_0;  1 drivers
v0x55dfb4947610_0 .net "debug_alu_res", 3 0, L_0x55dfb494dc90;  alias, 1 drivers
v0x55dfb49476f0_0 .net "debug_cout", 0 0, L_0x55dfb494ddc0;  alias, 1 drivers
v0x55dfb4947840_0 .net "debug_ram_out", 3 0, L_0x55dfb494dd00;  alias, 1 drivers
v0x55dfb4947920_0 .net "instruction", 10 0, v0x55dfb49483b0_0;  1 drivers
v0x55dfb49479e0_0 .net "ram_addr", 3 0, v0x55dfb4945e80_0;  1 drivers
v0x55dfb4947a80_0 .net "ram_csn", 0 0, v0x55dfb4945f60_0;  1 drivers
v0x55dfb4947b70_0 .net "ram_rdata", 3 0, v0x55dfb4946b20_0;  1 drivers
v0x55dfb4947c80_0 .net "ram_rwn", 0 0, v0x55dfb49461e0_0;  1 drivers
v0x55dfb4947d70_0 .net "ram_wdata", 3 0, v0x55dfb4946020_0;  1 drivers
v0x55dfb4947e80_0 .net "reset_n", 0 0, v0x55dfb49486e0_0;  1 drivers
S_0x55dfb493a250 .scope module, "u_alu" "reg_alu" 3 42, 4 4 0, S_0x55dfb49155b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "alu_en";
    .port_info 5 /INPUT 4 "alu_sel";
    .port_info 6 /INPUT 4 "a";
    .port_info 7 /INPUT 4 "b";
L_0x7fc546f59018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfb494d840 .functor XNOR 1, L_0x55dfb4948b10, L_0x7fc546f59018, C4<0>, C4<0>;
L_0x7fc546f59060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55dfb494d730 .functor XNOR 1, L_0x55dfb4948b10, L_0x7fc546f59060, C4<0>, C4<0>;
v0x55dfb4943c70_0 .net/2u *"_ivl_33", 0 0, L_0x7fc546f59018;  1 drivers
v0x55dfb4943d50_0 .net *"_ivl_35", 0 0, L_0x55dfb494d840;  1 drivers
v0x55dfb4943e10_0 .net/2u *"_ivl_39", 0 0, L_0x7fc546f59060;  1 drivers
v0x55dfb4943ed0_0 .net *"_ivl_41", 0 0, L_0x55dfb494d730;  1 drivers
L_0x7fc546f590a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfb4943f90_0 .net/2u *"_ivl_43", 0 0, L_0x7fc546f590a8;  1 drivers
v0x55dfb49440c0_0 .net "a", 3 0, v0x55dfb4945440_0;  alias, 1 drivers
v0x55dfb4944180_0 .var "adder_b", 3 0;
v0x55dfb4944220_0 .net "alu_en", 0 0, v0x55dfb4945630_0;  alias, 1 drivers
v0x55dfb49442c0_0 .net "alu_sel", 3 0, v0x55dfb4945800_0;  alias, 1 drivers
v0x55dfb49443a0_0 .net "b", 3 0, v0x55dfb4945570_0;  alias, 1 drivers
v0x55dfb4944480_0 .net "cin_in", 0 0, L_0x55dfb4948d80;  1 drivers
v0x55dfb4944520_0 .net "clk", 0 0, v0x55dfb49480f0_0;  alias, 1 drivers
v0x55dfb49445e0_0 .var "cout", 0 0;
v0x55dfb49446a0_0 .net "cout_arith", 0 0, L_0x55dfb494bc20;  1 drivers
v0x55dfb4944740_0 .var "f", 3 0;
v0x55dfb4944820_0 .var "logic_res", 3 0;
v0x55dfb4944900_0 .net "next_cout", 0 0, L_0x55dfb494dac0;  1 drivers
v0x55dfb49449c0_0 .net "next_f", 3 0, L_0x55dfb494d900;  1 drivers
v0x55dfb4944aa0_0 .net "reset_n", 0 0, v0x55dfb49486e0_0;  alias, 1 drivers
v0x55dfb4944b60_0 .net "s0", 0 0, L_0x55dfb4948ce0;  1 drivers
v0x55dfb4944c20_0 .net "s1", 0 0, L_0x55dfb4948bb0;  1 drivers
v0x55dfb4944ce0_0 .net "s2", 0 0, L_0x55dfb4948b10;  1 drivers
v0x55dfb4944da0_0 .net "sum_out", 3 0, L_0x55dfb494bc90;  1 drivers
v0x55dfb4944e60_0 .net "xor_res", 3 0, L_0x55dfb494d4b0;  1 drivers
E_0x55dfb48c35b0/0 .event negedge, v0x55dfb4944aa0_0;
E_0x55dfb48c35b0/1 .event posedge, v0x55dfb4944520_0;
E_0x55dfb48c35b0 .event/or E_0x55dfb48c35b0/0, E_0x55dfb48c35b0/1;
E_0x55dfb48c9de0 .event anyedge, v0x55dfb49442c0_0, v0x55dfb4941240_0, v0x55dfb49443a0_0, v0x55dfb4944e60_0;
E_0x55dfb48ae580 .event anyedge, v0x55dfb4944c20_0, v0x55dfb4944b60_0, v0x55dfb49443a0_0;
L_0x55dfb4948b10 .part v0x55dfb4945800_0, 3, 1;
L_0x55dfb4948bb0 .part v0x55dfb4945800_0, 2, 1;
L_0x55dfb4948ce0 .part v0x55dfb4945800_0, 1, 1;
L_0x55dfb4948d80 .part v0x55dfb4945800_0, 0, 1;
L_0x55dfb494c340 .part v0x55dfb4945440_0, 0, 1;
L_0x55dfb494c4f0 .part v0x55dfb4945570_0, 0, 1;
L_0x55dfb494c9a0 .part v0x55dfb4945440_0, 1, 1;
L_0x55dfb494ca40 .part v0x55dfb4945570_0, 1, 1;
L_0x55dfb494cf20 .part v0x55dfb4945440_0, 2, 1;
L_0x55dfb494cfc0 .part v0x55dfb4945570_0, 2, 1;
L_0x55dfb494d4b0 .concat8 [ 1 1 1 1], L_0x55dfb494c230, L_0x55dfb494c890, L_0x55dfb494ce10, L_0x55dfb494d3a0;
L_0x55dfb494d690 .part v0x55dfb4945440_0, 3, 1;
L_0x55dfb494d7a0 .part v0x55dfb4945570_0, 3, 1;
L_0x55dfb494d900 .functor MUXZ 4, v0x55dfb4944820_0, L_0x55dfb494bc90, L_0x55dfb494d840, C4<>;
L_0x55dfb494dac0 .functor MUXZ 1, L_0x7fc546f590a8, L_0x55dfb494bc20, L_0x55dfb494d730, C4<>;
S_0x55dfb493a4e0 .scope module, "u_adder" "full_adder4" 4 30, 5 3 0, S_0x55dfb493a250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "cin";
v0x55dfb4941240_0 .net "a", 3 0, v0x55dfb4945440_0;  alias, 1 drivers
v0x55dfb4941340_0 .net "b", 3 0, v0x55dfb4944180_0;  1 drivers
v0x55dfb4941420_0 .net "c1", 0 0, L_0x55dfb4949550;  1 drivers
v0x55dfb49414c0_0 .net "c2", 0 0, L_0x55dfb494a2c0;  1 drivers
v0x55dfb4941560_0 .net "c3", 0 0, L_0x55dfb494af20;  1 drivers
v0x55dfb4941650_0 .net "cin", 0 0, L_0x55dfb4948d80;  alias, 1 drivers
v0x55dfb4941740_0 .net "cout", 0 0, L_0x55dfb494bc20;  alias, 1 drivers
v0x55dfb49417e0_0 .net "sum", 3 0, L_0x55dfb494bc90;  alias, 1 drivers
L_0x55dfb4949650 .part v0x55dfb4945440_0, 0, 1;
L_0x55dfb4949780 .part v0x55dfb4944180_0, 0, 1;
L_0x55dfb494a3c0 .part v0x55dfb4945440_0, 1, 1;
L_0x55dfb494a460 .part v0x55dfb4944180_0, 1, 1;
L_0x55dfb494b020 .part v0x55dfb4945440_0, 2, 1;
L_0x55dfb494b0c0 .part v0x55dfb4944180_0, 2, 1;
L_0x55dfb494bc90 .concat8 [ 1 1 1 1], L_0x55dfb49491f0, L_0x55dfb4949f40, L_0x55dfb494aba0, L_0x55dfb494b8a0;
L_0x55dfb494bd80 .part v0x55dfb4945440_0, 3, 1;
L_0x55dfb494be70 .part v0x55dfb4944180_0, 3, 1;
S_0x55dfb493a760 .scope module, "fa0" "full_adder1" 5 14, 6 3 0, S_0x55dfb493a4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55dfb4949350 .functor AND 1, L_0x55dfb4949650, L_0x55dfb4949780, C4<1>, C4<1>;
L_0x55dfb49494e0 .functor AND 1, L_0x55dfb4948d80, L_0x55dfb48d6ba0, C4<1>, C4<1>;
L_0x55dfb4949550 .functor OR 1, L_0x55dfb4949350, L_0x55dfb49494e0, C4<0>, C4<0>;
v0x55dfb493bb60_0 .net "a", 0 0, L_0x55dfb4949650;  1 drivers
v0x55dfb493bc00_0 .net "b", 0 0, L_0x55dfb4949780;  1 drivers
v0x55dfb493bca0_0 .net "c1", 0 0, L_0x55dfb4949350;  1 drivers
v0x55dfb493bd40_0 .net "c2", 0 0, L_0x55dfb49494e0;  1 drivers
v0x55dfb493bde0_0 .net "cin", 0 0, L_0x55dfb4948d80;  alias, 1 drivers
v0x55dfb493bed0_0 .net "cout", 0 0, L_0x55dfb4949550;  alias, 1 drivers
v0x55dfb493bf70_0 .net "s_ab", 0 0, L_0x55dfb48d6ba0;  1 drivers
v0x55dfb493c060_0 .net "sum", 0 0, L_0x55dfb49491f0;  1 drivers
S_0x55dfb493a9e0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x55dfb493a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb49220a0 .functor NOT 1, L_0x55dfb4949780, C4<0>, C4<0>, C4<0>;
L_0x55dfb49203a0 .functor AND 1, L_0x55dfb4949650, L_0x55dfb49220a0, C4<1>, C4<1>;
L_0x55dfb48fec20 .functor NOT 1, L_0x55dfb4949650, C4<0>, C4<0>, C4<0>;
L_0x55dfb48fa590 .functor AND 1, L_0x55dfb48fec20, L_0x55dfb4949780, C4<1>, C4<1>;
L_0x55dfb48d6ba0 .functor OR 1, L_0x55dfb49203a0, L_0x55dfb48fa590, C4<0>, C4<0>;
v0x55dfb493ac50_0 .net *"_ivl_0", 0 0, L_0x55dfb49220a0;  1 drivers
v0x55dfb493ad50_0 .net *"_ivl_2", 0 0, L_0x55dfb49203a0;  1 drivers
v0x55dfb493ae30_0 .net *"_ivl_4", 0 0, L_0x55dfb48fec20;  1 drivers
v0x55dfb493aef0_0 .net *"_ivl_6", 0 0, L_0x55dfb48fa590;  1 drivers
v0x55dfb493afd0_0 .net "a", 0 0, L_0x55dfb4949650;  alias, 1 drivers
v0x55dfb493b0e0_0 .net "b", 0 0, L_0x55dfb4949780;  alias, 1 drivers
v0x55dfb493b1a0_0 .net "c", 0 0, L_0x55dfb48d6ba0;  alias, 1 drivers
S_0x55dfb493b2e0 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x55dfb493a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb4923100 .functor NOT 1, L_0x55dfb4948d80, C4<0>, C4<0>, C4<0>;
L_0x55dfb4948f90 .functor AND 1, L_0x55dfb48d6ba0, L_0x55dfb4923100, C4<1>, C4<1>;
L_0x55dfb4949090 .functor NOT 1, L_0x55dfb48d6ba0, C4<0>, C4<0>, C4<0>;
L_0x55dfb4949100 .functor AND 1, L_0x55dfb4949090, L_0x55dfb4948d80, C4<1>, C4<1>;
L_0x55dfb49491f0 .functor OR 1, L_0x55dfb4948f90, L_0x55dfb4949100, C4<0>, C4<0>;
v0x55dfb493b510_0 .net *"_ivl_0", 0 0, L_0x55dfb4923100;  1 drivers
v0x55dfb493b610_0 .net *"_ivl_2", 0 0, L_0x55dfb4948f90;  1 drivers
v0x55dfb493b6f0_0 .net *"_ivl_4", 0 0, L_0x55dfb4949090;  1 drivers
v0x55dfb493b7b0_0 .net *"_ivl_6", 0 0, L_0x55dfb4949100;  1 drivers
v0x55dfb493b890_0 .net "a", 0 0, L_0x55dfb48d6ba0;  alias, 1 drivers
v0x55dfb493b980_0 .net "b", 0 0, L_0x55dfb4948d80;  alias, 1 drivers
v0x55dfb493ba20_0 .net "c", 0 0, L_0x55dfb49491f0;  alias, 1 drivers
S_0x55dfb493c190 .scope module, "fa1" "full_adder1" 5 15, 6 3 0, S_0x55dfb493a4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55dfb494a0a0 .functor AND 1, L_0x55dfb494a3c0, L_0x55dfb494a460, C4<1>, C4<1>;
L_0x55dfb494a230 .functor AND 1, L_0x55dfb4949550, L_0x55dfb4949b40, C4<1>, C4<1>;
L_0x55dfb494a2c0 .functor OR 1, L_0x55dfb494a0a0, L_0x55dfb494a230, C4<0>, C4<0>;
v0x55dfb493d590_0 .net "a", 0 0, L_0x55dfb494a3c0;  1 drivers
v0x55dfb493d660_0 .net "b", 0 0, L_0x55dfb494a460;  1 drivers
v0x55dfb493d730_0 .net "c1", 0 0, L_0x55dfb494a0a0;  1 drivers
v0x55dfb493d800_0 .net "c2", 0 0, L_0x55dfb494a230;  1 drivers
v0x55dfb493d8a0_0 .net "cin", 0 0, L_0x55dfb4949550;  alias, 1 drivers
v0x55dfb493d9e0_0 .net "cout", 0 0, L_0x55dfb494a2c0;  alias, 1 drivers
v0x55dfb493da80_0 .net "s_ab", 0 0, L_0x55dfb4949b40;  1 drivers
v0x55dfb493db70_0 .net "sum", 0 0, L_0x55dfb4949f40;  1 drivers
S_0x55dfb493c410 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x55dfb493c190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb4949820 .functor NOT 1, L_0x55dfb494a460, C4<0>, C4<0>, C4<0>;
L_0x55dfb49498b0 .functor AND 1, L_0x55dfb494a3c0, L_0x55dfb4949820, C4<1>, C4<1>;
L_0x55dfb49499e0 .functor NOT 1, L_0x55dfb494a3c0, C4<0>, C4<0>, C4<0>;
L_0x55dfb4949a50 .functor AND 1, L_0x55dfb49499e0, L_0x55dfb494a460, C4<1>, C4<1>;
L_0x55dfb4949b40 .functor OR 1, L_0x55dfb49498b0, L_0x55dfb4949a50, C4<0>, C4<0>;
v0x55dfb493c660_0 .net *"_ivl_0", 0 0, L_0x55dfb4949820;  1 drivers
v0x55dfb493c760_0 .net *"_ivl_2", 0 0, L_0x55dfb49498b0;  1 drivers
v0x55dfb493c840_0 .net *"_ivl_4", 0 0, L_0x55dfb49499e0;  1 drivers
v0x55dfb493c930_0 .net *"_ivl_6", 0 0, L_0x55dfb4949a50;  1 drivers
v0x55dfb493ca10_0 .net "a", 0 0, L_0x55dfb494a3c0;  alias, 1 drivers
v0x55dfb493cb20_0 .net "b", 0 0, L_0x55dfb494a460;  alias, 1 drivers
v0x55dfb493cbe0_0 .net "c", 0 0, L_0x55dfb4949b40;  alias, 1 drivers
S_0x55dfb493cd20 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x55dfb493c190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb4949c50 .functor NOT 1, L_0x55dfb4949550, C4<0>, C4<0>, C4<0>;
L_0x55dfb4949cc0 .functor AND 1, L_0x55dfb4949b40, L_0x55dfb4949c50, C4<1>, C4<1>;
L_0x55dfb4949de0 .functor NOT 1, L_0x55dfb4949b40, C4<0>, C4<0>, C4<0>;
L_0x55dfb4949e50 .functor AND 1, L_0x55dfb4949de0, L_0x55dfb4949550, C4<1>, C4<1>;
L_0x55dfb4949f40 .functor OR 1, L_0x55dfb4949cc0, L_0x55dfb4949e50, C4<0>, C4<0>;
v0x55dfb493cf50_0 .net *"_ivl_0", 0 0, L_0x55dfb4949c50;  1 drivers
v0x55dfb493d050_0 .net *"_ivl_2", 0 0, L_0x55dfb4949cc0;  1 drivers
v0x55dfb493d130_0 .net *"_ivl_4", 0 0, L_0x55dfb4949de0;  1 drivers
v0x55dfb493d1f0_0 .net *"_ivl_6", 0 0, L_0x55dfb4949e50;  1 drivers
v0x55dfb493d2d0_0 .net "a", 0 0, L_0x55dfb4949b40;  alias, 1 drivers
v0x55dfb493d3c0_0 .net "b", 0 0, L_0x55dfb4949550;  alias, 1 drivers
v0x55dfb493d490_0 .net "c", 0 0, L_0x55dfb4949f40;  alias, 1 drivers
S_0x55dfb493dc90 .scope module, "fa2" "full_adder1" 5 16, 6 3 0, S_0x55dfb493a4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55dfb494ad00 .functor AND 1, L_0x55dfb494b020, L_0x55dfb494b0c0, C4<1>, C4<1>;
L_0x55dfb494ae90 .functor AND 1, L_0x55dfb494a2c0, L_0x55dfb494a7d0, C4<1>, C4<1>;
L_0x55dfb494af20 .functor OR 1, L_0x55dfb494ad00, L_0x55dfb494ae90, C4<0>, C4<0>;
v0x55dfb493f070_0 .net "a", 0 0, L_0x55dfb494b020;  1 drivers
v0x55dfb493f140_0 .net "b", 0 0, L_0x55dfb494b0c0;  1 drivers
v0x55dfb493f210_0 .net "c1", 0 0, L_0x55dfb494ad00;  1 drivers
v0x55dfb493f2e0_0 .net "c2", 0 0, L_0x55dfb494ae90;  1 drivers
v0x55dfb493f380_0 .net "cin", 0 0, L_0x55dfb494a2c0;  alias, 1 drivers
v0x55dfb493f4c0_0 .net "cout", 0 0, L_0x55dfb494af20;  alias, 1 drivers
v0x55dfb493f560_0 .net "s_ab", 0 0, L_0x55dfb494a7d0;  1 drivers
v0x55dfb493f650_0 .net "sum", 0 0, L_0x55dfb494aba0;  1 drivers
S_0x55dfb493def0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x55dfb493dc90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494a500 .functor NOT 1, L_0x55dfb494b0c0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494a570 .functor AND 1, L_0x55dfb494b020, L_0x55dfb494a500, C4<1>, C4<1>;
L_0x55dfb494a6a0 .functor NOT 1, L_0x55dfb494b020, C4<0>, C4<0>, C4<0>;
L_0x55dfb494a710 .functor AND 1, L_0x55dfb494a6a0, L_0x55dfb494b0c0, C4<1>, C4<1>;
L_0x55dfb494a7d0 .functor OR 1, L_0x55dfb494a570, L_0x55dfb494a710, C4<0>, C4<0>;
v0x55dfb493e140_0 .net *"_ivl_0", 0 0, L_0x55dfb494a500;  1 drivers
v0x55dfb493e240_0 .net *"_ivl_2", 0 0, L_0x55dfb494a570;  1 drivers
v0x55dfb493e320_0 .net *"_ivl_4", 0 0, L_0x55dfb494a6a0;  1 drivers
v0x55dfb493e410_0 .net *"_ivl_6", 0 0, L_0x55dfb494a710;  1 drivers
v0x55dfb493e4f0_0 .net "a", 0 0, L_0x55dfb494b020;  alias, 1 drivers
v0x55dfb493e600_0 .net "b", 0 0, L_0x55dfb494b0c0;  alias, 1 drivers
v0x55dfb493e6c0_0 .net "c", 0 0, L_0x55dfb494a7d0;  alias, 1 drivers
S_0x55dfb493e800 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x55dfb493dc90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494a8e0 .functor NOT 1, L_0x55dfb494a2c0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494a950 .functor AND 1, L_0x55dfb494a7d0, L_0x55dfb494a8e0, C4<1>, C4<1>;
L_0x55dfb494aa70 .functor NOT 1, L_0x55dfb494a7d0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494aae0 .functor AND 1, L_0x55dfb494aa70, L_0x55dfb494a2c0, C4<1>, C4<1>;
L_0x55dfb494aba0 .functor OR 1, L_0x55dfb494a950, L_0x55dfb494aae0, C4<0>, C4<0>;
v0x55dfb493ea30_0 .net *"_ivl_0", 0 0, L_0x55dfb494a8e0;  1 drivers
v0x55dfb493eb30_0 .net *"_ivl_2", 0 0, L_0x55dfb494a950;  1 drivers
v0x55dfb493ec10_0 .net *"_ivl_4", 0 0, L_0x55dfb494aa70;  1 drivers
v0x55dfb493ecd0_0 .net *"_ivl_6", 0 0, L_0x55dfb494aae0;  1 drivers
v0x55dfb493edb0_0 .net "a", 0 0, L_0x55dfb494a7d0;  alias, 1 drivers
v0x55dfb493eea0_0 .net "b", 0 0, L_0x55dfb494a2c0;  alias, 1 drivers
v0x55dfb493ef70_0 .net "c", 0 0, L_0x55dfb494aba0;  alias, 1 drivers
S_0x55dfb493f770 .scope module, "fa3" "full_adder1" 5 17, 6 3 0, S_0x55dfb493a4e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55dfb494ba00 .functor AND 1, L_0x55dfb494bd80, L_0x55dfb494be70, C4<1>, C4<1>;
L_0x55dfb494bb90 .functor AND 1, L_0x55dfb494af20, L_0x55dfb494b4d0, C4<1>, C4<1>;
L_0x55dfb494bc20 .functor OR 1, L_0x55dfb494ba00, L_0x55dfb494bb90, C4<0>, C4<0>;
v0x55dfb4940b40_0 .net "a", 0 0, L_0x55dfb494bd80;  1 drivers
v0x55dfb4940c10_0 .net "b", 0 0, L_0x55dfb494be70;  1 drivers
v0x55dfb4940ce0_0 .net "c1", 0 0, L_0x55dfb494ba00;  1 drivers
v0x55dfb4940db0_0 .net "c2", 0 0, L_0x55dfb494bb90;  1 drivers
v0x55dfb4940e50_0 .net "cin", 0 0, L_0x55dfb494af20;  alias, 1 drivers
v0x55dfb4940f90_0 .net "cout", 0 0, L_0x55dfb494bc20;  alias, 1 drivers
v0x55dfb4941030_0 .net "s_ab", 0 0, L_0x55dfb494b4d0;  1 drivers
v0x55dfb4941120_0 .net "sum", 0 0, L_0x55dfb494b8a0;  1 drivers
S_0x55dfb493f9d0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x55dfb493f770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494b230 .functor NOT 1, L_0x55dfb494be70, C4<0>, C4<0>, C4<0>;
L_0x55dfb494b2c0 .functor AND 1, L_0x55dfb494bd80, L_0x55dfb494b230, C4<1>, C4<1>;
L_0x55dfb494b3a0 .functor NOT 1, L_0x55dfb494bd80, C4<0>, C4<0>, C4<0>;
L_0x55dfb494b410 .functor AND 1, L_0x55dfb494b3a0, L_0x55dfb494be70, C4<1>, C4<1>;
L_0x55dfb494b4d0 .functor OR 1, L_0x55dfb494b2c0, L_0x55dfb494b410, C4<0>, C4<0>;
v0x55dfb493fc40_0 .net *"_ivl_0", 0 0, L_0x55dfb494b230;  1 drivers
v0x55dfb493fd40_0 .net *"_ivl_2", 0 0, L_0x55dfb494b2c0;  1 drivers
v0x55dfb493fe20_0 .net *"_ivl_4", 0 0, L_0x55dfb494b3a0;  1 drivers
v0x55dfb493fee0_0 .net *"_ivl_6", 0 0, L_0x55dfb494b410;  1 drivers
v0x55dfb493ffc0_0 .net "a", 0 0, L_0x55dfb494bd80;  alias, 1 drivers
v0x55dfb49400d0_0 .net "b", 0 0, L_0x55dfb494be70;  alias, 1 drivers
v0x55dfb4940190_0 .net "c", 0 0, L_0x55dfb494b4d0;  alias, 1 drivers
S_0x55dfb49402d0 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x55dfb493f770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494b5e0 .functor NOT 1, L_0x55dfb494af20, C4<0>, C4<0>, C4<0>;
L_0x55dfb494b650 .functor AND 1, L_0x55dfb494b4d0, L_0x55dfb494b5e0, C4<1>, C4<1>;
L_0x55dfb494b770 .functor NOT 1, L_0x55dfb494b4d0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494b7e0 .functor AND 1, L_0x55dfb494b770, L_0x55dfb494af20, C4<1>, C4<1>;
L_0x55dfb494b8a0 .functor OR 1, L_0x55dfb494b650, L_0x55dfb494b7e0, C4<0>, C4<0>;
v0x55dfb4940500_0 .net *"_ivl_0", 0 0, L_0x55dfb494b5e0;  1 drivers
v0x55dfb4940600_0 .net *"_ivl_2", 0 0, L_0x55dfb494b650;  1 drivers
v0x55dfb49406e0_0 .net *"_ivl_4", 0 0, L_0x55dfb494b770;  1 drivers
v0x55dfb49407a0_0 .net *"_ivl_6", 0 0, L_0x55dfb494b7e0;  1 drivers
v0x55dfb4940880_0 .net "a", 0 0, L_0x55dfb494b4d0;  alias, 1 drivers
v0x55dfb4940970_0 .net "b", 0 0, L_0x55dfb494af20;  alias, 1 drivers
v0x55dfb4940a40_0 .net "c", 0 0, L_0x55dfb494b8a0;  alias, 1 drivers
S_0x55dfb4941920 .scope module, "u_xor0" "xor_gate" 4 34, 7 3 0, S_0x55dfb493a250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494bf10 .functor NOT 1, L_0x55dfb494c4f0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494bfa0 .functor AND 1, L_0x55dfb494c340, L_0x55dfb494bf10, C4<1>, C4<1>;
L_0x55dfb494c060 .functor NOT 1, L_0x55dfb494c340, C4<0>, C4<0>, C4<0>;
L_0x55dfb494c120 .functor AND 1, L_0x55dfb494c060, L_0x55dfb494c4f0, C4<1>, C4<1>;
L_0x55dfb494c230 .functor OR 1, L_0x55dfb494bfa0, L_0x55dfb494c120, C4<0>, C4<0>;
v0x55dfb4941b70_0 .net *"_ivl_0", 0 0, L_0x55dfb494bf10;  1 drivers
v0x55dfb4941c70_0 .net *"_ivl_2", 0 0, L_0x55dfb494bfa0;  1 drivers
v0x55dfb4941d50_0 .net *"_ivl_4", 0 0, L_0x55dfb494c060;  1 drivers
v0x55dfb4941e10_0 .net *"_ivl_6", 0 0, L_0x55dfb494c120;  1 drivers
v0x55dfb4941ef0_0 .net "a", 0 0, L_0x55dfb494c340;  1 drivers
v0x55dfb4942000_0 .net "b", 0 0, L_0x55dfb494c4f0;  1 drivers
v0x55dfb49420c0_0 .net "c", 0 0, L_0x55dfb494c230;  1 drivers
S_0x55dfb4942200 .scope module, "u_xor1" "xor_gate" 4 35, 7 3 0, S_0x55dfb493a250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494c590 .functor NOT 1, L_0x55dfb494ca40, C4<0>, C4<0>, C4<0>;
L_0x55dfb494c600 .functor AND 1, L_0x55dfb494c9a0, L_0x55dfb494c590, C4<1>, C4<1>;
L_0x55dfb494c6c0 .functor NOT 1, L_0x55dfb494c9a0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494c780 .functor AND 1, L_0x55dfb494c6c0, L_0x55dfb494ca40, C4<1>, C4<1>;
L_0x55dfb494c890 .functor OR 1, L_0x55dfb494c600, L_0x55dfb494c780, C4<0>, C4<0>;
v0x55dfb4942430_0 .net *"_ivl_0", 0 0, L_0x55dfb494c590;  1 drivers
v0x55dfb4942510_0 .net *"_ivl_2", 0 0, L_0x55dfb494c600;  1 drivers
v0x55dfb49425f0_0 .net *"_ivl_4", 0 0, L_0x55dfb494c6c0;  1 drivers
v0x55dfb49426b0_0 .net *"_ivl_6", 0 0, L_0x55dfb494c780;  1 drivers
v0x55dfb4942790_0 .net "a", 0 0, L_0x55dfb494c9a0;  1 drivers
v0x55dfb49428a0_0 .net "b", 0 0, L_0x55dfb494ca40;  1 drivers
v0x55dfb4942960_0 .net "c", 0 0, L_0x55dfb494c890;  1 drivers
S_0x55dfb4942aa0 .scope module, "u_xor2" "xor_gate" 4 36, 7 3 0, S_0x55dfb493a250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494cb30 .functor NOT 1, L_0x55dfb494cfc0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494cba0 .functor AND 1, L_0x55dfb494cf20, L_0x55dfb494cb30, C4<1>, C4<1>;
L_0x55dfb494cc10 .functor NOT 1, L_0x55dfb494cf20, C4<0>, C4<0>, C4<0>;
L_0x55dfb494ccd0 .functor AND 1, L_0x55dfb494cc10, L_0x55dfb494cfc0, C4<1>, C4<1>;
L_0x55dfb494ce10 .functor OR 1, L_0x55dfb494cba0, L_0x55dfb494ccd0, C4<0>, C4<0>;
v0x55dfb4942cd0_0 .net *"_ivl_0", 0 0, L_0x55dfb494cb30;  1 drivers
v0x55dfb4942dd0_0 .net *"_ivl_2", 0 0, L_0x55dfb494cba0;  1 drivers
v0x55dfb4942eb0_0 .net *"_ivl_4", 0 0, L_0x55dfb494cc10;  1 drivers
v0x55dfb4942f70_0 .net *"_ivl_6", 0 0, L_0x55dfb494ccd0;  1 drivers
v0x55dfb4943050_0 .net "a", 0 0, L_0x55dfb494cf20;  1 drivers
v0x55dfb4943160_0 .net "b", 0 0, L_0x55dfb494cfc0;  1 drivers
v0x55dfb4943220_0 .net "c", 0 0, L_0x55dfb494ce10;  1 drivers
S_0x55dfb4943360 .scope module, "u_xor3" "xor_gate" 4 37, 7 3 0, S_0x55dfb493a250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x55dfb494d0c0 .functor NOT 1, L_0x55dfb494d7a0, C4<0>, C4<0>, C4<0>;
L_0x55dfb494d130 .functor AND 1, L_0x55dfb494d690, L_0x55dfb494d0c0, C4<1>, C4<1>;
L_0x55dfb494d1a0 .functor NOT 1, L_0x55dfb494d690, C4<0>, C4<0>, C4<0>;
L_0x55dfb494d260 .functor AND 1, L_0x55dfb494d1a0, L_0x55dfb494d7a0, C4<1>, C4<1>;
L_0x55dfb494d3a0 .functor OR 1, L_0x55dfb494d130, L_0x55dfb494d260, C4<0>, C4<0>;
v0x55dfb49435e0_0 .net *"_ivl_0", 0 0, L_0x55dfb494d0c0;  1 drivers
v0x55dfb49436e0_0 .net *"_ivl_2", 0 0, L_0x55dfb494d130;  1 drivers
v0x55dfb49437c0_0 .net *"_ivl_4", 0 0, L_0x55dfb494d1a0;  1 drivers
v0x55dfb4943880_0 .net *"_ivl_6", 0 0, L_0x55dfb494d260;  1 drivers
v0x55dfb4943960_0 .net "a", 0 0, L_0x55dfb494d690;  1 drivers
v0x55dfb4943a70_0 .net "b", 0 0, L_0x55dfb494d7a0;  1 drivers
v0x55dfb4943b30_0 .net "c", 0 0, L_0x55dfb494d3a0;  1 drivers
S_0x55dfb4945070 .scope module, "u_decoder" "instruction_decoder" 3 26, 8 4 0, S_0x55dfb49155b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "ram_csn";
    .port_info 1 /OUTPUT 1 "ram_rwn";
    .port_info 2 /OUTPUT 4 "ram_addr";
    .port_info 3 /OUTPUT 4 "ram_data_in";
    .port_info 4 /OUTPUT 1 "alu_en";
    .port_info 5 /OUTPUT 4 "alu_sel";
    .port_info 6 /OUTPUT 4 "alu_a";
    .port_info 7 /OUTPUT 4 "alu_b";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "reset_n";
    .port_info 10 /INPUT 11 "instruction";
    .port_info 11 /INPUT 4 "ram_data_out";
    .port_info 12 /INPUT 4 "alu_result";
v0x55dfb4945440_0 .var "alu_a", 3 0;
v0x55dfb4945570_0 .var "alu_b", 3 0;
v0x55dfb4945630_0 .var "alu_en", 0 0;
v0x55dfb4945730_0 .net "alu_result", 3 0, v0x55dfb4944740_0;  alias, 1 drivers
v0x55dfb4945800_0 .var "alu_sel", 3 0;
v0x55dfb49458f0_0 .net "clk", 0 0, v0x55dfb49480f0_0;  alias, 1 drivers
v0x55dfb49459c0_0 .var "current_state", 1 0;
v0x55dfb4945a60_0 .net "instruction", 10 0, v0x55dfb49483b0_0;  alias, 1 drivers
v0x55dfb4945b00_0 .var "next_state", 1 0;
v0x55dfb4945be0_0 .net "op1", 3 0, L_0x55dfb4948940;  1 drivers
v0x55dfb4945cc0_0 .net "op2", 3 0, L_0x55dfb4948a70;  1 drivers
v0x55dfb4945da0_0 .net "opcode", 2 0, L_0x55dfb49488a0;  1 drivers
v0x55dfb4945e80_0 .var "ram_addr", 3 0;
v0x55dfb4945f60_0 .var "ram_csn", 0 0;
v0x55dfb4946020_0 .var "ram_data_in", 3 0;
v0x55dfb4946100_0 .net "ram_data_out", 3 0, v0x55dfb4946b20_0;  alias, 1 drivers
v0x55dfb49461e0_0 .var "ram_rwn", 0 0;
v0x55dfb49462a0_0 .net "reset_n", 0 0, v0x55dfb49486e0_0;  alias, 1 drivers
E_0x55dfb4945360/0 .event anyedge, v0x55dfb49459c0_0, v0x55dfb4945be0_0, v0x55dfb4945cc0_0, v0x55dfb4945da0_0;
E_0x55dfb4945360/1 .event anyedge, v0x55dfb4946100_0, v0x55dfb4944740_0;
E_0x55dfb4945360 .event/or E_0x55dfb4945360/0, E_0x55dfb4945360/1;
E_0x55dfb49453e0 .event anyedge, v0x55dfb49459c0_0;
L_0x55dfb49488a0 .part v0x55dfb49483b0_0, 8, 3;
L_0x55dfb4948940 .part v0x55dfb49483b0_0, 4, 4;
L_0x55dfb4948a70 .part v0x55dfb49483b0_0, 0, 4;
S_0x55dfb49464f0 .scope module, "u_ram" "ram16x4" 3 53, 9 3 0, S_0x55dfb49155b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "data_out";
    .port_info 1 /INPUT 4 "data_in";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "csn";
    .port_info 4 /INPUT 1 "rwn";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst_n";
v0x55dfb49467a0_0 .net "addr", 3 0, v0x55dfb4945e80_0;  alias, 1 drivers
v0x55dfb4946890_0 .net "clk", 0 0, v0x55dfb49480f0_0;  alias, 1 drivers
v0x55dfb4946980_0 .net "csn", 0 0, v0x55dfb4945f60_0;  alias, 1 drivers
v0x55dfb4946a50_0 .net "data_in", 3 0, v0x55dfb4946020_0;  alias, 1 drivers
v0x55dfb4946b20_0 .var "data_out", 3 0;
v0x55dfb4946c10_0 .var/i "i", 31 0;
v0x55dfb4946cb0 .array "mem", 0 15, 3 0;
v0x55dfb4946d50_0 .net "rst_n", 0 0, v0x55dfb49486e0_0;  alias, 1 drivers
v0x55dfb4946e40_0 .net "rwn", 0 0, v0x55dfb49461e0_0;  alias, 1 drivers
    .scope S_0x55dfb4945070;
T_1 ;
    %wait E_0x55dfb48c35b0;
    %load/vec4 v0x55dfb49462a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dfb49459c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dfb4945b00_0;
    %assign/vec4 v0x55dfb49459c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dfb4945070;
T_2 ;
    %wait E_0x55dfb49453e0;
    %load/vec4 v0x55dfb49459c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dfb4945b00_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55dfb4945b00_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55dfb4945b00_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55dfb4945b00_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55dfb4945b00_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dfb4945070;
T_3 ;
    %wait E_0x55dfb4945360;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb4945f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb49461e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4945e80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4946020_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb4945630_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4945440_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4945570_0, 0, 4;
    %load/vec4 v0x55dfb49459c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb4945f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb49461e0_0, 0, 1;
    %load/vec4 v0x55dfb4945be0_0;
    %store/vec4 v0x55dfb4945e80_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb4945f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb49461e0_0, 0, 1;
    %load/vec4 v0x55dfb4945be0_0;
    %store/vec4 v0x55dfb4945e80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb4945630_0, 0, 1;
    %load/vec4 v0x55dfb4945cc0_0;
    %store/vec4 v0x55dfb4945570_0, 0, 4;
    %load/vec4 v0x55dfb4945da0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4945440_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55dfb4946100_0;
    %store/vec4 v0x55dfb4945440_0, 0, 4;
T_3.5 ;
    %load/vec4 v0x55dfb4945da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 12, 1, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 8, 1, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 10, 1, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 14, 1, 4;
    %store/vec4 v0x55dfb4945800_0, 0, 4;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb4945f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb49461e0_0, 0, 1;
    %load/vec4 v0x55dfb4945be0_0;
    %store/vec4 v0x55dfb4945e80_0, 0, 4;
    %load/vec4 v0x55dfb4945730_0;
    %store/vec4 v0x55dfb4946020_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb4945630_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dfb493a250;
T_4 ;
    %wait E_0x55dfb48ae580;
    %load/vec4 v0x55dfb4944c20_0;
    %load/vec4 v0x55dfb4944b60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4944180_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55dfb49443a0_0;
    %store/vec4 v0x55dfb4944180_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55dfb49443a0_0;
    %inv;
    %store/vec4 v0x55dfb4944180_0, 0, 4;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55dfb4944180_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dfb493a250;
T_5 ;
    %wait E_0x55dfb48c9de0;
    %load/vec4 v0x55dfb49442c0_0;
    %dup/vec4;
    %pushi/vec4 8, 1, 4;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 12, 1, 4;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 14, 1, 4;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dfb4944820_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x55dfb49440c0_0;
    %load/vec4 v0x55dfb49443a0_0;
    %or;
    %store/vec4 v0x55dfb4944820_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x55dfb49440c0_0;
    %load/vec4 v0x55dfb49443a0_0;
    %and;
    %store/vec4 v0x55dfb4944820_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55dfb4944e60_0;
    %store/vec4 v0x55dfb4944820_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55dfb49440c0_0;
    %inv;
    %store/vec4 v0x55dfb4944820_0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55dfb493a250;
T_6 ;
    %wait E_0x55dfb48c35b0;
    %load/vec4 v0x55dfb4944aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dfb4944740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfb49445e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55dfb4944220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55dfb49449c0_0;
    %assign/vec4 v0x55dfb4944740_0, 0;
    %load/vec4 v0x55dfb4944900_0;
    %assign/vec4 v0x55dfb49445e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dfb49464f0;
T_7 ;
    %wait E_0x55dfb48c35b0;
    %load/vec4 v0x55dfb4946d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dfb4946c10_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55dfb4946c10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x55dfb4946c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfb4946cb0, 0, 4;
    %load/vec4 v0x55dfb4946c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dfb4946c10_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dfb4946b20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55dfb4946980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55dfb4946e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x55dfb4946a50_0;
    %load/vec4 v0x55dfb49467a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfb4946cb0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dfb4946b20_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55dfb49467a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dfb4946cb0, 4;
    %assign/vec4 v0x55dfb4946b20_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dfb4946b20_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55dfb4920e10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb49480f0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55dfb49480f0_0;
    %inv;
    %store/vec4 v0x55dfb49480f0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x55dfb4920e10;
T_9 ;
    %vpi_call 2 48 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dfb4920e10 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55dfb4920e10;
T_10 ;
    %vpi_call 2 58 "$readmemh", "program.hex", v0x55dfb4948620 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb49486e0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55dfb49483b0_0, 0, 11;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55dfb48c3ff0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb49486e0_0, 0, 1;
    %wait E_0x55dfb48c43c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dfb4948540_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55dfb4948540_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.3, 5;
    %ix/getv/s 4, v0x55dfb4948540_0;
    %load/vec4a v0x55dfb4948620, 4;
    %store/vec4 v0x55dfb49483b0_0, 0, 11;
    %load/vec4 v0x55dfb49483b0_0;
    %cmpi/e 2047, 2047, 11;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 77 "$display", "[DONE]" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.4 ;
    %load/vec4 v0x55dfb49483b0_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %pushi/vec4 4144959, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.6 ;
    %pushi/vec4 5461071, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.7 ;
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 4279876, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 5198368, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 5787474, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 5132116, 0, 24; draw_string_vec4
    %store/vec4 v0x55dfb49484a0_0, 0, 24;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %vpi_call 2 94 "$display", "[EXEC] PC:%0d | Op:%s | Dest:%h | Src:%h", v0x55dfb4948540_0, v0x55dfb49484a0_0, &PV<v0x55dfb49483b0_0, 4, 4>, &PV<v0x55dfb49483b0_0, 0, 4> {0 0 0};
    %fork TD_cpu_tb_gui.run_cycle, S_0x55dfb4907870;
    %join;
    %load/vec4 v0x55dfb4948540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dfb4948540_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 101 "$display", "[DONE]" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../testbench/bridge_tb.v";
    "../src/cpu_top.v";
    "../src/reg_alu4.v";
    "../src/full_adder4.v";
    "../src/full_adder1.v";
    "../src/xor_gate.v";
    "../src/decoder_fsm.v";
    "../src/ram16x4.v";
