<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/cc253x/dev/dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_e1dde396cc386c0b2a37242b679c119f.html">cc253x</a></li><li class="navelem"><a class="el" href="dir_2f59afd135d8e1172c2630be1a559821.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc253x_2dev_2dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef __DMA_H</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define __DMA_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc253x_8h.html">cc253x.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sfr-bits_8h.html">sfr-bits.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* DMA triggers */</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a9944a8c527db43a6f5e5744285c5e0e1">   18</a></span>&#160;<span class="preprocessor">#define DMA_T_NONE       0 </span><span class="comment">/* None, DMAREQ.DMAREQx bits start transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a26ed2baa2fe92a92dd6cd355aed9811e">   19</a></span>&#160;<span class="preprocessor">#define DMA_T_PREV       1 </span><span class="comment">/* completion of previous channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a95f93deb1730bcacc1b036c45a686b60">   20</a></span>&#160;<span class="preprocessor">#define DMA_T_T1_CH0     2 </span><span class="comment">/* Timer 1, compare, channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a538f3f68843c3af97797896d41db6f95">   21</a></span>&#160;<span class="preprocessor">#define DMA_T_T1_CH1     3 </span><span class="comment">/* Timer 1, compare, channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a7ef9a16c78079041a68e2700dee89045">   22</a></span>&#160;<span class="preprocessor">#define DMA_T_T1_CH2     4 </span><span class="comment">/* Timer 1, compare, channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a21c4f5277d80e682746c67bd28b5748f">   23</a></span>&#160;<span class="preprocessor">#define DMA_T_T2_COMP    5 </span><span class="comment">/* Timer 2, compare */</span><span class="preprocessor"></span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a7bfb9482c7c8c040d2f2b33d57c931db">   24</a></span>&#160;<span class="preprocessor">#define DMA_T_T2_OVFL    6 </span><span class="comment">/* Timer 2, overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a1a5c6179d51ca368a3feb9560afc134a">   25</a></span>&#160;<span class="preprocessor">#define DMA_T_T3_CH0     7 </span><span class="comment">/* Timer 3, compare, channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a407c5d8a225c2f47df49b68abafe571a">   26</a></span>&#160;<span class="preprocessor">#define DMA_T_T3_CH1     8 </span><span class="comment">/* Timer 3, compare, channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a4b2954a49b8b0c5a2893f629227b2249">   27</a></span>&#160;<span class="preprocessor">#define DMA_T_T4_CH0     9 </span><span class="comment">/* Timer 4, compare, channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#ac529684128c89700c7a319245167710d">   28</a></span>&#160;<span class="preprocessor">#define DMA_T_T4_CH1    10 </span><span class="comment">/* Timer 4, compare, channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#ad8f44020b1f41b6ea25e9729249a2a84">   29</a></span>&#160;<span class="preprocessor">#define DMA_T_ST        11 </span><span class="comment">/* Sleep Timer compare */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#acff8f8ce972063344afd9aeddd08598b">   30</a></span>&#160;<span class="preprocessor">#define DMA_T_IOC_0     12 </span><span class="comment">/* Port 0 I/O pin input transition */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a41053ca0bc483f85c7c6befea8077be9">   31</a></span>&#160;<span class="preprocessor">#define DMA_T_IOC_1     13 </span><span class="comment">/* Port 1 I/O pin input transition */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a7430228f002a96d682d23baa63efce72">   32</a></span>&#160;<span class="preprocessor">#define DMA_T_URX0      14 </span><span class="comment">/* USART0 RX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a194312529cbe78799851f16ce1d4b575">   33</a></span>&#160;<span class="preprocessor">#define DMA_T_UTX0      15 </span><span class="comment">/* USART0 TX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a2591b07fdf2482ff2cb966724716497e">   34</a></span>&#160;<span class="preprocessor">#define DMA_T_URX1      16 </span><span class="comment">/* USART1 RX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a2a05941f8a292740404c989fda561b9d">   35</a></span>&#160;<span class="preprocessor">#define DMA_T_UTX1      17 </span><span class="comment">/* USART1 TX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a109345b36bd619547839e26b4ebed5d5">   36</a></span>&#160;<span class="preprocessor">#define DMA_T_FLASH     18 </span><span class="comment">/* Flash data write complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a7ea772933fa829dc0f28978fd7698d5b">   37</a></span>&#160;<span class="preprocessor">#define DMA_T_RADIO     19 </span><span class="comment">/* RF packet byte received/transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a6d907a53884f146a79c61a8049836528">   38</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CHALL 20 </span><span class="comment">/* ADC end of a conversion in a sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#afcd3c26e4f4286521b5a4f4ddc5e7686">   39</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH11  21 </span><span class="comment">/* ADC end of conversion channel 0 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a8bbeea1b389f29974b62a92cddec1739">   40</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH21  22 </span><span class="comment">/* ADC end of conversion channel 1 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#afec12d12819d22377545e0481af6631f">   41</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH32  23 </span><span class="comment">/* ADC end of conversion channel 2 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a2043a02199dcb0536ae2907992e2631b">   42</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH42  24 </span><span class="comment">/* ADC end of conversion channel 3 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a33d7451bf633988cba0e9bd71041c826">   43</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH53  25 </span><span class="comment">/* ADC end of conversion channel 4 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a94376670bd8ba1c293a5d60f56043f5e">   44</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH63  26 </span><span class="comment">/* ADC end of conversion channel 5 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a436e1a361988d2dd36a0ec3427b66c12">   45</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH74  27 </span><span class="comment">/* ADC end of conversion channel 6 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a049fcf363e3d616dca9d19d3dcf47e0d">   46</a></span>&#160;<span class="preprocessor">#define DMA_T_ADC_CH84  28 </span><span class="comment">/* ADC end of conversion channel 7 in sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#af93cc6149ace7b2f8c1d0133e007f321">   47</a></span>&#160;<span class="preprocessor">#define DMA_T_ENC_DW    29 </span><span class="comment">/* AES processor requests download input data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#aaa802e6df568bc3556840fc54c6c49f2">   48</a></span>&#160;<span class="preprocessor">#define DMA_T_ENC_UP    30 </span><span class="comment">/* AES processor requests upload output data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* variable DMA length modes (VLEN) */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a771bf532b7118948ce8cec76bd7ad9c6">   51</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_LEN  (0 &lt;&lt; 5) </span><span class="comment">/* Use LEN for transfer count*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Transfer the number of bytes/words specified by first byte/word + 1</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * (up to a maximum specified by LEN).</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * Thus transfer count excludes length byte/word.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a02fe360cdc572044b764370297f56ccd">   57</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_N1   (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  * Transfer the number of bytes/words specified by first byte/word</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  * (up to a maximum specified by LEN).</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  * Thus transfer count includes length byte/word.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a5255a52ea8835d7d822fe36e1679ca0c">   63</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_N    (2 &lt;&lt; 5)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  * Transfer the number of bytes/words specified by first byte/word + 2</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  * (up to a maximum specified by LEN).</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a8e67ffeba2ad90eaaae0dfcbd974c17e">   68</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_N2   (3 &lt;&lt; 5)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  * Transfer the number of bytes/words specified by first byte/word + 3</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  * (up to a maximum specified by LEN).</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#aef97329e8e35bdacda16b8ba96765378">   73</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_N3   (4 &lt;&lt; 5)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a315c107c769f9bedf9658d729a24a79d">   74</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_RES1 (5 &lt;&lt; 5) </span><span class="comment">/* reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#abe9265296b7a3f0591b0b6c1bae30fcc">   75</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_RES2 (6 &lt;&lt; 5) </span><span class="comment">/* reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#ae81a375b95c7392c711ad54698ce6f28">   76</a></span>&#160;<span class="preprocessor">#define DMA_VLEN_LEN2 (7 &lt;&lt; 5) </span><span class="comment">/* Use LEN for transfer count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Transfer Types (Byte 6 [6:5]) */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#aa0aa090d6ea96ca4531ff426b52d9fd2">   79</a></span>&#160;<span class="preprocessor">#define DMA_SINGLE           0x00 </span><span class="comment">/* Single */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a703c404f42ed9d748e11f85e5fe90990">   80</a></span>&#160;<span class="preprocessor">#define DMA_BLOCK            0x20 </span><span class="comment">/* Block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a2b6f942c0110338564cc25219cf53898">   81</a></span>&#160;<span class="preprocessor">#define DMA_RPT_SINGLE       0x40 </span><span class="comment">/* Repeated single */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#ab75b67600d13724390edb0fa127042cb">   82</a></span>&#160;<span class="preprocessor">#define DMA_RPT_BLOCK        0x60 </span><span class="comment">/* Repeated block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* Source Increment Modes (Byte 7 [7:6])*/</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a49e54177b29e9b29d5090a728ad2521a">   85</a></span>&#160;<span class="preprocessor">#define DMA_SRC_INC_NO       0x00 </span><span class="comment">/* Source No increment */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a803698c10ed89441f54f5ed5122c7b47">   86</a></span>&#160;<span class="preprocessor">#define DMA_SRC_INC_1        0x40 </span><span class="comment">/* Source Increment 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a43d7b35fdea74d526a2261c6dee179bd">   87</a></span>&#160;<span class="preprocessor">#define DMA_SRC_INC_2        0x80 </span><span class="comment">/* Source Increment 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a7e8abb0daf4b0e83a57436a75fb00e4b">   88</a></span>&#160;<span class="preprocessor">#define DMA_SRC_DEC          0xC0 </span><span class="comment">/* Source Decrement 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Source Increment Modes (Byte 7 [5:4])*/</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a0ad5ec3eb6eb164ed20868b7fe531161">   90</a></span>&#160;<span class="preprocessor">#define DMA_DST_INC_NO       0x00 </span><span class="comment">/* DestinationNo increment */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a807570017eb689b214c2d13e7245c5f7">   91</a></span>&#160;<span class="preprocessor">#define DMA_DST_INC_1        0x10 </span><span class="comment">/* Destination Increment 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a66039351681d732b23a7bfca8b6190b2">   92</a></span>&#160;<span class="preprocessor">#define DMA_DST_INC_2        0x20 </span><span class="comment">/* Destination Increment 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a4d437cbe2a2ae47aeb3391bd1661036c">   93</a></span>&#160;<span class="preprocessor">#define DMA_DST_DEC          0x30 </span><span class="comment">/* Destination Decrement 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Descriptor Byte 7, Bits[3:0] */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#ae71602b64b34cfe187d05bab9ec4fdd8">   96</a></span>&#160;<span class="preprocessor">#define DMA_IRQ_MASK_ENABLE  0x08</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#aab4654eb3f7c0df5db621096df6c49e8">   97</a></span>&#160;<span class="preprocessor">#define DMA_MODE_7_BIT       0x04</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a9aa05f5e3029e74af65effa9d82e566d">   98</a></span>&#160;<span class="preprocessor">#define DMA_PRIO_HIGH        0x02</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#abdb46530db7f5ce564f15d1360b36bbd">   99</a></span>&#160;<span class="preprocessor">#define DMA_PRIO_ASSURED     0x01</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#ae069ed263ba1938b71c3323f4e1d9437">  100</a></span>&#160;<span class="preprocessor">#define DMA_PRIO_LOW         0x00</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structdma__config.html">  103</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdma__config.html">dma_config</a> {</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structdma__config.html#a337f5a198923050ddb0458653ecd2ff7">  104</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#a337f5a198923050ddb0458653ecd2ff7">src_h</a>; <span class="comment">/* source address high byte*/</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structdma__config.html#a283c196d70e536081cb72c4f8b36d461">  105</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#a283c196d70e536081cb72c4f8b36d461">src_l</a>; <span class="comment">/* source address low byte*/</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structdma__config.html#afd71b82a084463fd915e2506aa59cde7">  106</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#afd71b82a084463fd915e2506aa59cde7">dst_h</a>; <span class="comment">/* dest. address high byte*/</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structdma__config.html#a3573b04c0b39d887e7ca985931668df4">  107</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#a3573b04c0b39d887e7ca985931668df4">dst_l</a>; <span class="comment">/* dest. address low byte*/</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structdma__config.html#ade67a0154dbafc19c68e3cb926a24a3b">  108</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#ade67a0154dbafc19c68e3cb926a24a3b">len_h</a>; <span class="comment">/* [7:5] VLEN, [4:0] length high byte, 5 lowest bits*/</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structdma__config.html#afd2fb4b2328b9d914d8e3a159bbdfcb5">  109</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#afd2fb4b2328b9d914d8e3a159bbdfcb5">len_l</a>; <span class="comment">/* length low byte*/</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structdma__config.html#a505f4c4818a9301e2b329ba1527e90a7">  110</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#a505f4c4818a9301e2b329ba1527e90a7">wtt</a>;   <span class="comment">/* 7: wordsize, [6:5] transfer mode, [4:0] trigger */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">/* [7:6] src inc, [5:4] dst_inc, 3: IRQ, 2: M8(vlen), [1-0] prio */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structdma__config.html#aff3df2d549f6fa932d9b6cc29a3894a0">  112</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="structdma__config.html#aff3df2d549f6fa932d9b6cc29a3894a0">inc_prio</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="cc253x_2dev_2dma_8h.html#a381fdf3182091ce5af6da8b063c139e7">dma_config_t</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#ifdef DMA_CONF_ON</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DMA_ON DMA_CONF_ON</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#afdbde9121c95a15b20c188151164c320">  118</a></span>&#160;<span class="preprocessor">#define DMA_ON 0</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Number of DMA Channels and their Descriptors */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if DMA_ON</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DMA_CHANNEL_COUNT 2</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">extern</span> <a class="code" href="structdma__config.html">dma_config_t</a> dma_conf[DMA_CHANNEL_COUNT];</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* DMA-Related Macros */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a11399b73eade09271f14122eefbfe286">  128</a></span>&#160;<span class="preprocessor">#define DMA_ARM(c)      (DMAARM |= (1 &lt;&lt; c)) </span><span class="comment">/* Arm DMA Channel C */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#aed38c87d2f1be2d87ed6dc1996a48392">  129</a></span>&#160;<span class="preprocessor">#define DMA_TRIGGER(c)  (DMAREQ |= (1 &lt;&lt; c)) </span><span class="comment">/* Trigger DMA Channel C */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * Check Channel C for Transfer Status</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * 1: Complete, Pending Interrupt, 0: Incomplete</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a6d3e409faf61ce97c21acf40f02b1b46">  134</a></span>&#160;<span class="preprocessor">#define DMA_STATUS(c)   (DMAIRQ &amp;(1 &lt;&lt; c))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Abort Ongoing DMA Transfers on Channel C */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#af5eb6029bf3ccdcf35c89b16da296002">  136</a></span>&#160;<span class="preprocessor">#define DMA_ABORT(c)    (DMAARM = DMAARM_ABORT | (1 &lt;&lt; c))</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="cc253x_2dev_2dma_8h.html#a0aa46ec26e6b7abe7ace5d74940b4413">  137</a></span>&#160;<span class="preprocessor">#define DMA_ABORT_ALL() (DMAARM = 0x9F) </span><span class="comment">/* Abort ALL Ongoing DMA Transfers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Functions Declarations */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc253x_2dev_2dma_8h.html#a1c9e133b825bded7bf8039c43b49d2c7">dma_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc253x_2dev_2dma_8h.html#a836e8e80c516f6d3ff8d1166125ce3cb">dma_associate_process</a>(<span class="keyword">struct</span> process *<a class="code" href="process-list_8c.html#aaee17e07a70ac3995f005a144c0444f8">p</a>, <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cc253x_2dev_2dma_8h.html#a95fe7e2cc7a547901886da632a13c474">dma_reset</a>(<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Only link the ISR when DMA_ON is .... on */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if DMA_ON</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma__intr_8c.html#a835e50c0712c22797168968aee2264c2">dma_isr</a>(<span class="keywordtype">void</span>) <a class="code" href="8051def_8h.html#a52a0040e9bfa42f497590a8de3e13d9e">__interrupt</a>(<a class="code" href="cc253x_8h.html#aa0ee75bfd34b358ee58effe191ef693f">DMA_VECTOR</a>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__DMA_H*/</span><span class="preprocessor"></span></div><div class="ttc" id="structdma__config_html_afd71b82a084463fd915e2506aa59cde7"><div class="ttname"><a href="structdma__config.html#afd71b82a084463fd915e2506aa59cde7">dma_config::dst_h</a></div><div class="ttdeci">uint8_t dst_h</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00106">dma.h:106</a></div></div>
<div class="ttc" id="small-mprec_8c_html_a66b97d6dee15f33d7b6731ccf48092cf"><div class="ttname"><a href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a></div><div class="ttdeci">c</div><div class="ttdef"><b>Definition:</b> <a href="small-mprec_8c_source.html#l00369">small-mprec.c:369</a></div></div>
<div class="ttc" id="structdma__config_html_ade67a0154dbafc19c68e3cb926a24a3b"><div class="ttname"><a href="structdma__config.html#ade67a0154dbafc19c68e3cb926a24a3b">dma_config::len_h</a></div><div class="ttdeci">uint8_t len_h</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00108">dma.h:108</a></div></div>
<div class="ttc" id="cc253x_2dev_2dma_8h_html_a1c9e133b825bded7bf8039c43b49d2c7"><div class="ttname"><a href="cc253x_2dev_2dma_8h.html#a1c9e133b825bded7bf8039c43b49d2c7">dma_init</a></div><div class="ttdeci">void dma_init(void)</div></div>
<div class="ttc" id="dma__intr_8c_html_a835e50c0712c22797168968aee2264c2"><div class="ttname"><a href="dma__intr_8c.html#a835e50c0712c22797168968aee2264c2">dma_isr</a></div><div class="ttdeci">void dma_isr(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma__intr_8c_source.html#l00041">dma_intr.c:41</a></div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="cc253x_2dev_2dma_8h_html_a381fdf3182091ce5af6da8b063c139e7"><div class="ttname"><a href="cc253x_2dev_2dma_8h.html#a381fdf3182091ce5af6da8b063c139e7">dma_config_t</a></div><div class="ttdeci">struct dma_config dma_config_t</div></div>
<div class="ttc" id="structdma__config_html_aff3df2d549f6fa932d9b6cc29a3894a0"><div class="ttname"><a href="structdma__config.html#aff3df2d549f6fa932d9b6cc29a3894a0">dma_config::inc_prio</a></div><div class="ttdeci">uint8_t inc_prio</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00112">dma.h:112</a></div></div>
<div class="ttc" id="process-list_8c_html_aaee17e07a70ac3995f005a144c0444f8"><div class="ttname"><a href="process-list_8c.html#aaee17e07a70ac3995f005a144c0444f8">p</a></div><div class="ttdeci">struct process * p</div><div class="ttdef"><b>Definition:</b> <a href="process-list_8c_source.html#l00049">process-list.c:49</a></div></div>
<div class="ttc" id="cc253x_2dev_2dma_8h_html_a95fe7e2cc7a547901886da632a13c474"><div class="ttname"><a href="cc253x_2dev_2dma_8h.html#a95fe7e2cc7a547901886da632a13c474">dma_reset</a></div><div class="ttdeci">void dma_reset(uint8_t c)</div></div>
<div class="ttc" id="structdma__config_html_a283c196d70e536081cb72c4f8b36d461"><div class="ttname"><a href="structdma__config.html#a283c196d70e536081cb72c4f8b36d461">dma_config::src_l</a></div><div class="ttdeci">uint8_t src_l</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00105">dma.h:105</a></div></div>
<div class="ttc" id="structdma__config_html"><div class="ttname"><a href="structdma__config.html">dma_config</a></div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00103">dma.h:103</a></div></div>
<div class="ttc" id="structdma__config_html_a337f5a198923050ddb0458653ecd2ff7"><div class="ttname"><a href="structdma__config.html#a337f5a198923050ddb0458653ecd2ff7">dma_config::src_h</a></div><div class="ttdeci">uint8_t src_h</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00104">dma.h:104</a></div></div>
<div class="ttc" id="cc253x_2dev_2dma_8h_html_a836e8e80c516f6d3ff8d1166125ce3cb"><div class="ttname"><a href="cc253x_2dev_2dma_8h.html#a836e8e80c516f6d3ff8d1166125ce3cb">dma_associate_process</a></div><div class="ttdeci">void dma_associate_process(struct process *p, uint8_t c)</div></div>
<div class="ttc" id="structdma__config_html_afd2fb4b2328b9d914d8e3a159bbdfcb5"><div class="ttname"><a href="structdma__config.html#afd2fb4b2328b9d914d8e3a159bbdfcb5">dma_config::len_l</a></div><div class="ttdeci">uint8_t len_l</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00109">dma.h:109</a></div></div>
<div class="ttc" id="sfr-bits_8h_html"><div class="ttname"><a href="sfr-bits_8h.html">sfr-bits.h</a></div></div>
<div class="ttc" id="cc253x_8h_html"><div class="ttname"><a href="cc253x_8h.html">cc253x.h</a></div></div>
<div class="ttc" id="structdma__config_html_a3573b04c0b39d887e7ca985931668df4"><div class="ttname"><a href="structdma__config.html#a3573b04c0b39d887e7ca985931668df4">dma_config::dst_l</a></div><div class="ttdeci">uint8_t dst_l</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00107">dma.h:107</a></div></div>
<div class="ttc" id="structdma__config_html_a505f4c4818a9301e2b329ba1527e90a7"><div class="ttname"><a href="structdma__config.html#a505f4c4818a9301e2b329ba1527e90a7">dma_config::wtt</a></div><div class="ttdeci">uint8_t wtt</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_2dev_2dma_8h_source.html#l00110">dma.h:110</a></div></div>
<div class="ttc" id="8051def_8h_html_a52a0040e9bfa42f497590a8de3e13d9e"><div class="ttname"><a href="8051def_8h.html#a52a0040e9bfa42f497590a8de3e13d9e">__interrupt</a></div><div class="ttdeci">#define __interrupt(x)</div><div class="ttdef"><b>Definition:</b> <a href="8051def_8h_source.html#l00036">8051def.h:36</a></div></div>
<div class="ttc" id="cc253x_8h_html_aa0ee75bfd34b358ee58effe191ef693f"><div class="ttname"><a href="cc253x_8h.html#aa0ee75bfd34b358ee58effe191ef693f">DMA_VECTOR</a></div><div class="ttdeci">#define DMA_VECTOR</div><div class="ttdef"><b>Definition:</b> <a href="cc253x_8h_source.html#l00063">cc253x.h:63</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:51 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
