
*** Running vivado
    with args -log CPUSort.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPUSort.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPUSort.tcl -notrace
Command: synth_design -top CPUSort -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 699.078 ; gain = 176.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPUSort' [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:132]
INFO: [Synth 8-6157] synthesizing module 'pdu' [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:1]
	Parameter STOP bound to: 2'b00 
	Parameter STEP bound to: 2'b01 
	Parameter RUN bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:408]
INFO: [Synth 8-226] default block is never used [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:447]
WARNING: [Synth 8-5788] Register x_db_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:132]
WARNING: [Synth 8-5788] Register x_db_1r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:133]
WARNING: [Synth 8-5788] Register btn_db_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:165]
WARNING: [Synth 8-5788] Register btn_db_1r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:89]
WARNING: [Synth 8-5788] Register swx_data_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:356]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (1#1) [D:/CodeTry/CODExperiment/Lab4/PDU-v0.1_0410.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu2' [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/CodeTry/CODExperiment/Lab4/ImmGen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (2#1) [D:/CodeTry/CODExperiment/Lab4/ImmGen.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/CodeTry/CODExperiment/Lab4/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/CodeTry/CODExperiment/Lab4/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [D:/CodeTry/CODExperiment/Lab4/ALU.v:1]
WARNING: [Synth 8-689] width (4) of port connection 's' does not match port width (3) of module 'alu' [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:111]
INFO: [Synth 8-6157] synthesizing module 'InstMemoryTest' [D:/CodeTry/CODExperiment/Lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-2288-Yun/realtime/InstMemoryTest_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstMemoryTest' (4#1) [D:/CodeTry/CODExperiment/Lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-2288-Yun/realtime/InstMemoryTest_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'InstMemoryTest' [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:112]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/CodeTry/CODExperiment/Lab4/register_32_32.v:1]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [D:/CodeTry/CODExperiment/Lab4/register_32_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/CodeTry/CODExperiment/Lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-2288-Yun/realtime/DataMem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (6#1) [D:/CodeTry/CODExperiment/Lab4/project_1/project_1.runs/synth_1/.Xil/Vivado-2288-Yun/realtime/DataMem_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'DataMem' [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:118]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:106]
INFO: [Synth 8-6155] done synthesizing module 'cpu2' (7#1) [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPUSort' (8#1) [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:132]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[19]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[18]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[17]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[16]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[15]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[14]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[13]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[12]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Ins[0]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[11]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[10]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[9]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.070 ; gain = 240.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 763.070 ; gain = 240.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 763.070 ; gain = 240.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem/DataMem_in_context.xdc] for cell 'cpu2/DataMem'
Finished Parsing XDC File [d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem/DataMem_in_context.xdc] for cell 'cpu2/DataMem'
Parsing XDC File [d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/InstMemoryTest/InstMemoryTest_in_context.xdc] for cell 'cpu2/InstMem'
Finished Parsing XDC File [d:/CodeTry/CODExperiment/Lab4/project_1/project_1.srcs/sources_1/ip/InstMemoryTest/InstMemoryTest/InstMemoryTest_in_context.xdc] for cell 'cpu2/InstMem'
Parsing XDC File [D:/CodeTry/CODExperiment/Lab4/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/CodeTry/CODExperiment/Lab4/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CodeTry/CODExperiment/Lab4/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPUSort_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPUSort_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 896.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 896.207 ; gain = 373.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 896.207 ; gain = 373.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu2/DataMem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu2/InstMem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 896.207 ; gain = 373.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pdu'
INFO: [Synth 8-5546] ROM "x_hd_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/CodeTry/CODExperiment/Lab4/ALU.v:11]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                    STEP |                              010 |                               01
                     RUN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pdu'
WARNING: [Synth 8-327] inferring latch for variable 'chk_data_reg' [D:/CodeTry/CODExperiment/Lab4/cpuSort.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 896.207 ; gain = 373.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pdu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module cpu2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "pdu/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pdu/x_hd_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[11]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[10]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[9]
WARNING: [Synth 8-3331] design cpu2 has unconnected port chk_addr[8]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu2/register_file/\rf_reg[0][4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 896.207 ; gain = 373.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 896.207 ; gain = 373.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 938.387 ; gain = 416.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 939.402 ; gain = 417.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |InstMemoryTest |         1|
|2     |DataMem        |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |DataMem        |     1|
|2     |InstMemoryTest |     1|
|3     |BUFG           |     5|
|4     |CARRY4         |    66|
|5     |LUT1           |     7|
|6     |LUT2           |   147|
|7     |LUT3           |    95|
|8     |LUT4           |    94|
|9     |LUT5           |   254|
|10    |LUT6           |  1142|
|11    |MUXF7          |   385|
|12    |MUXF8          |    38|
|13    |FDCE           |   252|
|14    |FDPE           |    90|
|15    |FDRE           |  1024|
|16    |LD             |    32|
|17    |LDC            |    21|
|18    |IBUF           |    23|
|19    |OBUF           |    35|
+------+---------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  3806|
|2     |  cpu2            |cpu2          |  2878|
|3     |    register_file |register_file |  2595|
|4     |  pdu             |pdu           |   865|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 941.230 ; gain = 285.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 941.230 ; gain = 418.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 957.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 957.316 ; gain = 666.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 957.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/CodeTry/CODExperiment/Lab4/project_1/project_1.runs/synth_1/CPUSort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPUSort_utilization_synth.rpt -pb CPUSort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 22:11:56 2022...
