// Seed: 3090890822
module module_0;
  reg id_1;
  initial id_1 = #1 id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1
    , id_37,
    output tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri1 id_8,
    output wor id_9,
    input wor id_10,
    input tri id_11,
    input wire id_12,
    input wor id_13,
    input wor id_14,
    output supply1 id_15,
    input wor id_16,
    input uwire id_17,
    input tri id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wire id_21,
    output uwire id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25,
    input uwire id_26
    , id_38,
    output wire id_27,
    output tri1 id_28,
    input tri1 id_29,
    output tri1 id_30,
    input tri id_31,
    output tri0 id_32,
    input supply0 id_33,
    input wand id_34,
    output uwire id_35
);
  wire id_39;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
