
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00001ab0  00000470  60000470  00008470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000008  20000000  60001f20  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000128  20000008  60001f28  00010008  2**2
                  ALLOC
  4 .comment      000000d7  00000000  00000000  00010008  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000002a8  00000000  00000000  000100df  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000503  00000000  00000000  00010387  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000466f  00000000  00000000  0001088a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000818  00000000  00000000  00014ef9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001c22  00000000  00000000  00015711  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000008e8  00000000  00000000  00017334  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002144  00000000  00000000  00017c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000e8a  00000000  00000000  00019d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000212d5  00000000  00000000  0001abea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0003bebf  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000280  00000000  00000000  0003bee4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
   0:	20010000 	.word	0x20010000
/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    errno = EAGAIN;
   4:	00000299 	.word	0x00000299
/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    return -1;
   8:	00000309 	.word	0x00000309
}
   c:	0000030b 	.word	0x0000030b
 * Create a new process.
 */
int _fork(void)
{
    errno = EAGAIN;
    return -1;
  10:	0000030d 	.word	0x0000030d
}
  14:	0000030f 	.word	0x0000030f
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    errno = ENOMEM;
    return -1;
  18:	00000311 	.word	0x00000311
	...
    if (heap_end == 0)
    {
      heap_end = &_end;
    }
    
    prev_heap_end = heap_end;
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
    if (heap_end + incr > stack_ptr)
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
      _exit (1);
  68:	0000032f 	.word	0x0000032f
  6c:	00000331 	.word	0x00000331
    }
  
    heap_end += incr;
  70:	00001b15 	.word	0x00001b15
  74:	00001b41 	.word	0x00001b41
  78:	00000337 	.word	0x00000337
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	0000033d 	.word	0x0000033d
    return (caddr_t) prev_heap_end;
}
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000689 	.word	0x00000689
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
  94:	00000345 	.word	0x00000345
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
  98:	00000347 	.word	0x00000347
     *
     * IMPORTANT: Note this must be done before writing to the TX_DATA register
     * as it seems that doing these in the opposite order causes the receive
     * and transmit interrupts to be disabled.
     */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
  9c:	00000349 	.word	0x00000349
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    this_spi->slave_tx_size = tx_buff_size;
    this_spi->slave_tx_idx = 0u;
  a0:	0000034b 	.word	0x0000034b
	...
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
  bc:	0000034d 	.word	0x0000034d
  c0:	000006a9 	.word	0x000006a9
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
  c4:	00000351 	.word	0x00000351
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
  c8:	00000353 	.word	0x00000353
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
  cc:	00000355 	.word	0x00000355

    /* Flush Rx FIFO in case we are executing on A2F200. */
    while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    {
        volatile uint32_t dummy;
        dummy = this_spi->hw_reg->RX_DATA;
  d0:	00000357 	.word	0x00000357
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
  d4:	00000359 	.word	0x00000359
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
}
  d8:	0000035b 	.word	0x0000035b
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and the Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_URUN_IRQ_EN_MASK | CTRL_OVFLOW_IRQ_EN_MASK |
                                 CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
  dc:	0000035d 	.word	0x0000035d
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
            GPIO->GPIO_OUT = outputs_state;
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
            config |= OUTPUT_BUFFER_ENABLE_MASK;
            *(g_config_reg_lut[gpio_idx]) = config;
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
            break;
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
            *(g_config_reg_lut[gpio_idx]) = config;
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
            break;
 118:	0000037b 	.word	0x0000037b
        default:
            ASSERT(0);
            break;
        }
    }
}
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
 23c:	0000040d 	.word	0x0000040d
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
 248:	00000413 	.word	0x00000413
 24c:	00000415 	.word	0x00000415
 250:	00000417 	.word	0x00000417
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
 288:	00000433 	.word	0x00000433
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>

0000032e <UART0_IRQHandler>:
 32e:	e7fe      	b.n	32e <UART0_IRQHandler>

00000330 <UART1_IRQHandler>:
 330:	e7fe      	b.n	330 <UART1_IRQHandler>
 332:	e7fe      	b.n	332 <UART1_IRQHandler+0x2>
 334:	e7fe      	b.n	334 <UART1_IRQHandler+0x4>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>
 34e:	e7fe      	b.n	34e <Fabric_IRQHandler+0x2>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
 43a:	0000      	.short	0x0000
 43c:	00001d11 	.word	0x00001d11
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	00001f20 	.word	0x00001f20
 450:	60001f20 	.word	0x60001f20
 454:	20000000 	.word	0x20000000
 458:	20000008 	.word	0x20000008
 45c:	00000000 	.word	0x00000000
 460:	20000008 	.word	0x20000008
 464:	20000130 	.word	0x20000130
 468:	00001d1d 	.word	0x00001d1d
 46c:	00000739 	.word	0x00000739

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 0308 	movw	r3, #8
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
     5f0:	b480      	push	{r7}
     5f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
     5f4:	f240 0300 	movw	r3, #0
     5f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5fc:	f04f 0200 	mov.w	r2, #0
     600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     604:	46bd      	mov	sp, r7
     606:	bc80      	pop	{r7}
     608:	4770      	bx	lr
     60a:	bf00      	nop

0000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     60c:	b480      	push	{r7}
     60e:	b083      	sub	sp, #12
     610:	af00      	add	r7, sp, #0
     612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     614:	f245 0300 	movw	r3, #20480	; 0x5000
     618:	f2c4 0300 	movt	r3, #16384	; 0x4000
     61c:	687a      	ldr	r2, [r7, #4]
     61e:	605a      	str	r2, [r3, #4]
}
     620:	f107 070c 	add.w	r7, r7, #12
     624:	46bd      	mov	sp, r7
     626:	bc80      	pop	{r7}
     628:	4770      	bx	lr
     62a:	bf00      	nop

0000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     62c:	b580      	push	{r7, lr}
     62e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     630:	f240 0300 	movw	r3, #0
     634:	f2c4 230a 	movt	r3, #16906	; 0x420a
     638:	f04f 0201 	mov.w	r2, #1
     63c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     640:	f04f 0014 	mov.w	r0, #20
     644:	f7ff ff2c 	bl	4a0 <NVIC_EnableIRQ>
}
     648:	bd80      	pop	{r7, pc}
     64a:	bf00      	nop

0000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     650:	f240 0300 	movw	r3, #0
     654:	f2c4 230a 	movt	r3, #16906	; 0x420a
     658:	f04f 0200 	mov.w	r2, #0
     65c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     660:	f04f 0014 	mov.w	r0, #20
     664:	f7ff ff38 	bl	4d8 <NVIC_DisableIRQ>
}
     668:	bd80      	pop	{r7, pc}
     66a:	bf00      	nop

0000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     66c:	b480      	push	{r7}
     66e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     670:	f245 0300 	movw	r3, #20480	; 0x5000
     674:	f2c4 0300 	movt	r3, #16384	; 0x4000
     678:	f04f 0201 	mov.w	r2, #1
     67c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     67e:	f3bf 8f4f 	dsb	sy
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
     688:	b580      	push	{r7, lr}
     68a:	af00      	add	r7, sp, #0

	can_hit = 1;
     68c:	f240 0304 	movw	r3, #4
     690:	f2c2 0300 	movt	r3, #8192	; 0x2000
     694:	f04f 0201 	mov.w	r2, #1
     698:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     69a:	f7ff ffe7 	bl	66c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
     69e:	f7ff ffa7 	bl	5f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
     6a2:	f7ff ffd3 	bl	64c <MSS_TIM1_disable_irq>
	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
     6a6:	bd80      	pop	{r7, pc}

000006a8 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
     6a8:	4668      	mov	r0, sp
     6aa:	f020 0107 	bic.w	r1, r0, #7
     6ae:	468d      	mov	sp, r1
     6b0:	b581      	push	{r0, r7, lr}
     6b2:	b083      	sub	sp, #12
     6b4:	af00      	add	r7, sp, #0
	if (can_hit){
     6b6:	f240 0304 	movw	r3, #4
     6ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6be:	681b      	ldr	r3, [r3, #0]
     6c0:	2b00      	cmp	r3, #0
     6c2:	d027      	beq.n	714 <GPIO0_IRQHandler+0x6c>
		volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
     6c4:	f240 0324 	movw	r3, #36	; 0x24
     6c8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     6cc:	603b      	str	r3, [r7, #0]
		uint32_t hits = *hitsAddr;
     6ce:	683b      	ldr	r3, [r7, #0]
     6d0:	681b      	ldr	r3, [r3, #0]
     6d2:	607b      	str	r3, [r7, #4]
		hits++;
     6d4:	687b      	ldr	r3, [r7, #4]
     6d6:	f103 0301 	add.w	r3, r3, #1
     6da:	607b      	str	r3, [r7, #4]
		*hitsAddr++ = hits;
     6dc:	683b      	ldr	r3, [r7, #0]
     6de:	687a      	ldr	r2, [r7, #4]
     6e0:	601a      	str	r2, [r3, #0]
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	f103 0304 	add.w	r3, r3, #4
     6e8:	603b      	str	r3, [r7, #0]

		// MSS timer start
		MSS_TIM1_init(1); // one shot
     6ea:	f04f 0001 	mov.w	r0, #1
     6ee:	f7ff ff2f 	bl	550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(500000000); // 5 seconds
     6f2:	f246 5000 	movw	r0, #25856	; 0x6500
     6f6:	f6c1 50cd 	movt	r0, #7629	; 0x1dcd
     6fa:	f7ff ff87 	bl	60c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
     6fe:	f7ff ff69 	bl	5d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
     702:	f7ff ff93 	bl	62c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
     706:	f240 0304 	movw	r3, #4
     70a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     70e:	f04f 0200 	mov.w	r2, #0
     712:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
     714:	f04f 0000 	mov.w	r0, #0
     718:	f001 fad2 	bl	1cc0 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
     71c:	f04f 0000 	mov.w	r0, #0
     720:	f04f 0100 	mov.w	r1, #0
     724:	f001 fa7a 	bl	1c1c <MSS_GPIO_set_output>
}
     728:	f107 070c 	add.w	r7, r7, #12
     72c:	46bd      	mov	sp, r7
     72e:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     732:	4685      	mov	sp, r0
     734:	4770      	bx	lr
     736:	bf00      	nop

00000738 <main>:

int main()
{
     738:	b580      	push	{r7, lr}
     73a:	b094      	sub	sp, #80	; 0x50
     73c:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
     73e:	f240 0310 	movw	r3, #16
     742:	f2c4 0305 	movt	r3, #16389	; 0x4005
     746:	60bb      	str	r3, [r7, #8]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
     748:	f240 0314 	movw	r3, #20
     74c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     750:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
     752:	f240 0320 	movw	r3, #32
     756:	f2c4 0305 	movt	r3, #16389	; 0x4005
     75a:	613b      	str	r3, [r7, #16]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
     75c:	f240 0324 	movw	r3, #36	; 0x24
     760:	f2c4 0305 	movt	r3, #16389	; 0x4005
     764:	617b      	str	r3, [r7, #20]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
     766:	f240 0334 	movw	r3, #52	; 0x34
     76a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     76e:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
     770:	f240 0338 	movw	r3, #56	; 0x38
     774:	f2c4 0305 	movt	r3, #16389	; 0x4005
     778:	61fb      	str	r3, [r7, #28]
	uint32_t joyVals = 0; // values from joysticks
     77a:	f04f 0300 	mov.w	r3, #0
     77e:	623b      	str	r3, [r7, #32]
	*hitsAddr = 0;
     780:	697b      	ldr	r3, [r7, #20]
     782:	f04f 0200 	mov.w	r2, #0
     786:	601a      	str	r2, [r3, #0]


	NVIC_EnableIRQ(Fabric_IRQn);
     788:	f04f 001f 	mov.w	r0, #31
     78c:	f7ff fe88 	bl	4a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
     790:	f04f 0000 	mov.w	r0, #0
     794:	f04f 0140 	mov.w	r1, #64	; 0x40
     798:	f001 fa22 	bl	1be0 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
     79c:	f04f 0000 	mov.w	r0, #0
     7a0:	f001 fa5c 	bl	1c5c <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
     7a4:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     7a8:	f2c0 030d 	movt	r3, #13
     7ac:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t rlPos = 900000;
     7ae:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     7b2:	f2c0 030d 	movt	r3, #13
     7b6:	62bb      	str	r3, [r7, #40]	; 0x28

	// Initialize servo positions
	*udAddr = udPos;
     7b8:	68fb      	ldr	r3, [r7, #12]
     7ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     7bc:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
     7be:	68bb      	ldr	r3, [r7, #8]
     7c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
     7c2:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
     7c4:	f000 f9f0 	bl	ba8 <setupSPI>

	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
     7c8:	f240 0318 	movw	r3, #24
     7cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7d0:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     7d4:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
     7d6:	f240 0318 	movw	r3, #24
     7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7de:	f04f 0242 	mov.w	r2, #66	; 0x42
     7e2:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
     7e4:	f240 0318 	movw	r3, #24
     7e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ec:	f04f 0200 	mov.w	r2, #0
     7f0:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
     7f2:	f240 0318 	movw	r3, #24
     7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7fa:	f04f 0200 	mov.w	r2, #0
     7fe:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
     800:	f240 0318 	movw	r3, #24
     804:	f2c2 0300 	movt	r3, #8192	; 0x2000
     808:	f04f 0200 	mov.w	r2, #0
     80c:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
     80e:	f240 0318 	movw	r3, #24
     812:	f2c2 0300 	movt	r3, #8192	; 0x2000
     816:	f04f 0200 	mov.w	r2, #0
     81a:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
     81c:	f240 0318 	movw	r3, #24
     820:	f2c2 0300 	movt	r3, #8192	; 0x2000
     824:	f04f 0200 	mov.w	r2, #0
     828:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
     82a:	f240 0318 	movw	r3, #24
     82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     832:	f04f 0200 	mov.w	r2, #0
     836:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
     838:	f240 0318 	movw	r3, #24
     83c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     840:	f04f 0200 	mov.w	r2, #0
     844:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     846:	f240 0024 	movw	r0, #36	; 0x24
     84a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     84e:	f04f 0100 	mov.w	r1, #0
     852:	f000 fd61 	bl	1318 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
     856:	f04f 0306 	mov.w	r3, #6
     85a:	9300      	str	r3, [sp, #0]
     85c:	f240 0024 	movw	r0, #36	; 0x24
     860:	f2c2 0000 	movt	r0, #8192	; 0x2000
     864:	f240 0118 	movw	r1, #24
     868:	f2c2 0100 	movt	r1, #8192	; 0x2000
     86c:	f04f 0203 	mov.w	r2, #3
     870:	f240 030c 	movw	r3, #12
     874:	f2c2 0300 	movt	r3, #8192	; 0x2000
     878:	f000 fe1a 	bl	14b0 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     87c:	f240 0024 	movw	r0, #36	; 0x24
     880:	f2c2 0000 	movt	r0, #8192	; 0x2000
     884:	f04f 0100 	mov.w	r1, #0
     888:	f000 fdca 	bl	1420 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
     88c:	f240 030c 	movw	r3, #12
     890:	f2c2 0300 	movt	r3, #8192	; 0x2000
     894:	785b      	ldrb	r3, [r3, #1]
     896:	f003 0310 	and.w	r3, r3, #16
     89a:	2b00      	cmp	r3, #0
     89c:	bf0c      	ite	eq
     89e:	2300      	moveq	r3, #0
     8a0:	2301      	movne	r3, #1
     8a2:	62fb      	str	r3, [r7, #44]	; 0x2c
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
     8a4:	f240 030c 	movw	r3, #12
     8a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ac:	785b      	ldrb	r3, [r3, #1]
     8ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
     8b2:	2b00      	cmp	r3, #0
     8b4:	bf0c      	ite	eq
     8b6:	2300      	moveq	r3, #0
     8b8:	2301      	movne	r3, #1
     8ba:	633b      	str	r3, [r7, #48]	; 0x30
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
     8bc:	f240 030c 	movw	r3, #12
     8c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8c4:	785b      	ldrb	r3, [r3, #1]
     8c6:	f003 0320 	and.w	r3, r3, #32
     8ca:	2b00      	cmp	r3, #0
     8cc:	bf0c      	ite	eq
     8ce:	2300      	moveq	r3, #0
     8d0:	2301      	movne	r3, #1
     8d2:	637b      	str	r3, [r7, #52]	; 0x34
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
     8d4:	f240 030c 	movw	r3, #12
     8d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8dc:	785b      	ldrb	r3, [r3, #1]
     8de:	b25b      	sxtb	r3, r3
     8e0:	ea4f 73d3 	mov.w	r3, r3, lsr #31
     8e4:	63bb      	str	r3, [r7, #56]	; 0x38
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
     8e6:	f240 030c 	movw	r3, #12
     8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ee:	785b      	ldrb	r3, [r3, #1]
     8f0:	f003 0302 	and.w	r3, r3, #2
     8f4:	2b00      	cmp	r3, #0
     8f6:	bf0c      	ite	eq
     8f8:	2300      	moveq	r3, #0
     8fa:	2301      	movne	r3, #1
     8fc:	63fb      	str	r3, [r7, #60]	; 0x3c

		uint32_t LED = 0;
     8fe:	f04f 0300 	mov.w	r3, #0
     902:	643b      	str	r3, [r7, #64]	; 0x40

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     906:	2b00      	cmp	r3, #0
     908:	d124      	bne.n	954 <main+0x21c>
     90a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     90c:	2b00      	cmp	r3, #0
     90e:	d021      	beq.n	954 <main+0x21c>
			if (udPos == 1200000){ // At max, stay
     910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     912:	f644 7380 	movw	r3, #20352	; 0x4f80
     916:	f2c0 0312 	movt	r3, #18
     91a:	429a      	cmp	r2, r3
     91c:	d104      	bne.n	928 <main+0x1f0>
				*udAddr = 1200000 / 1000;
     91e:	68fb      	ldr	r3, [r7, #12]
     920:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
     924:	601a      	str	r2, [r3, #0]
     926:	e010      	b.n	94a <main+0x212>
			} 
			else {
				udPos += 10000;
     928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     92a:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     92e:	f103 0310 	add.w	r3, r3, #16
     932:	627b      	str	r3, [r7, #36]	; 0x24
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
     934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     936:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     93a:	f2c1 0362 	movt	r3, #4194	; 0x1062
     93e:	fba3 1302 	umull	r1, r3, r3, r2
     942:	ea4f 1293 	mov.w	r2, r3, lsr #6
     946:	68fb      	ldr	r3, [r7, #12]
     948:	601a      	str	r2, [r3, #0]
			}
			LED += 1;
     94a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     94c:	f103 0301 	add.w	r3, r3, #1
     950:	643b      	str	r3, [r7, #64]	; 0x40
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     952:	e026      	b.n	9a2 <main+0x26a>
				udPos += 10000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			LED += 1;
		} 
		else if (down == 0 && up) { // down
     954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     956:	2b00      	cmp	r3, #0
     958:	d123      	bne.n	9a2 <main+0x26a>
     95a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     95c:	2b00      	cmp	r3, #0
     95e:	d020      	beq.n	9a2 <main+0x26a>
			if (udPos == 600000){ // At min, stay
     960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     962:	f242 73c0 	movw	r3, #10176	; 0x27c0
     966:	f2c0 0309 	movt	r3, #9
     96a:	429a      	cmp	r2, r3
     96c:	d104      	bne.n	978 <main+0x240>
				*udAddr = 600000 / 1000;
     96e:	68fb      	ldr	r3, [r7, #12]
     970:	f44f 7216 	mov.w	r2, #600	; 0x258
     974:	601a      	str	r2, [r3, #0]
     976:	e010      	b.n	99a <main+0x262>
			} 
			else {
				udPos -= 10000;
     978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     97a:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     97e:	f1a3 0310 	sub.w	r3, r3, #16
     982:	627b      	str	r3, [r7, #36]	; 0x24
				*udAddr = udPos / 1000;
     984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     986:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     98a:	f2c1 0362 	movt	r3, #4194	; 0x1062
     98e:	fba3 1302 	umull	r1, r3, r3, r2
     992:	ea4f 1293 	mov.w	r2, r3, lsr #6
     996:	68fb      	ldr	r3, [r7, #12]
     998:	601a      	str	r2, [r3, #0]
			}
			LED += 2;
     99a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     99c:	f103 0302 	add.w	r3, r3, #2
     9a0:	643b      	str	r3, [r7, #64]	; 0x40
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     9a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     9a4:	2b00      	cmp	r3, #0
     9a6:	d120      	bne.n	9ea <main+0x2b2>
     9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     9aa:	2b00      	cmp	r3, #0
     9ac:	d01d      	beq.n	9ea <main+0x2b2>
			if (rlPos == 0){ // At min, stay
     9ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
     9b0:	2b00      	cmp	r3, #0
     9b2:	d104      	bne.n	9be <main+0x286>
				*rlAddr = 0;
     9b4:	68bb      	ldr	r3, [r7, #8]
     9b6:	f04f 0200 	mov.w	r2, #0
     9ba:	601a      	str	r2, [r3, #0]
     9bc:	e010      	b.n	9e0 <main+0x2a8>
			} 
			else {
				rlPos -= 10000;
     9be:	6abb      	ldr	r3, [r7, #40]	; 0x28
     9c0:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     9c4:	f1a3 0310 	sub.w	r3, r3, #16
     9c8:	62bb      	str	r3, [r7, #40]	; 0x28
				*rlAddr = rlPos / 1000;
     9ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
     9cc:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     9d0:	f2c1 0362 	movt	r3, #4194	; 0x1062
     9d4:	fba3 1302 	umull	r1, r3, r3, r2
     9d8:	ea4f 1293 	mov.w	r2, r3, lsr #6
     9dc:	68bb      	ldr	r3, [r7, #8]
     9de:	601a      	str	r2, [r3, #0]
			}
			LED += 4;
     9e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     9e2:	f103 0304 	add.w	r3, r3, #4
     9e6:	643b      	str	r3, [r7, #64]	; 0x40
				*udAddr = udPos / 1000;
			}
			LED += 2;
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     9e8:	e026      	b.n	a38 <main+0x300>
				rlPos -= 10000;
				*rlAddr = rlPos / 1000;
			}
			LED += 4;
		} 
		else if (right == 0 && left) { //RIGHT
     9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     9ec:	2b00      	cmp	r3, #0
     9ee:	d123      	bne.n	a38 <main+0x300>
     9f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     9f2:	2b00      	cmp	r3, #0
     9f4:	d020      	beq.n	a38 <main+0x300>
			if (rlPos == 1800000){ // At max, stay
     9f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
     9f8:	f247 7340 	movw	r3, #30528	; 0x7740
     9fc:	f2c0 031b 	movt	r3, #27
     a00:	429a      	cmp	r2, r3
     a02:	d104      	bne.n	a0e <main+0x2d6>
				*rlAddr = 1800000 / 1000;
     a04:	68bb      	ldr	r3, [r7, #8]
     a06:	f44f 62e1 	mov.w	r2, #1800	; 0x708
     a0a:	601a      	str	r2, [r3, #0]
     a0c:	e010      	b.n	a30 <main+0x2f8>
			} 
			else {
				rlPos += 10000;
     a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
     a10:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     a14:	f103 0310 	add.w	r3, r3, #16
     a18:	62bb      	str	r3, [r7, #40]	; 0x28
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
     a1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     a1c:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     a20:	f2c1 0362 	movt	r3, #4194	; 0x1062
     a24:	fba3 1302 	umull	r1, r3, r3, r2
     a28:	ea4f 1293 	mov.w	r2, r3, lsr #6
     a2c:	68bb      	ldr	r3, [r7, #8]
     a2e:	601a      	str	r2, [r3, #0]
			}
			LED += 8;
     a30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     a32:	f103 0308 	add.w	r3, r3, #8
     a36:	643b      	str	r3, [r7, #64]	; 0x40
		}

		// Shoot
		if (fire == 0 && can_hit){
     a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a3a:	2b00      	cmp	r3, #0
     a3c:	d10f      	bne.n	a5e <main+0x326>
     a3e:	f240 0304 	movw	r3, #4
     a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a46:	681b      	ldr	r3, [r3, #0]
     a48:	2b00      	cmp	r3, #0
     a4a:	d008      	beq.n	a5e <main+0x326>
			*freqAddr = 56;
     a4c:	693b      	ldr	r3, [r7, #16]
     a4e:	f04f 0238 	mov.w	r2, #56	; 0x38
     a52:	601a      	str	r2, [r3, #0]
			LED += 16;
     a54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     a56:	f103 0310 	add.w	r3, r3, #16
     a5a:	643b      	str	r3, [r7, #64]	; 0x40
			}
			LED += 8;
		}

		// Shoot
		if (fire == 0 && can_hit){
     a5c:	e003      	b.n	a66 <main+0x32e>
			*freqAddr = 56;
			LED += 16;
		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
     a5e:	693b      	ldr	r3, [r7, #16]
     a60:	f04f 0200 	mov.w	r2, #0
     a64:	601a      	str	r2, [r3, #0]
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
     a66:	f240 030c 	movw	r3, #12
     a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a6e:	78db      	ldrb	r3, [r3, #3]
     a70:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
     a74:	f240 030c 	movw	r3, #12
     a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7c:	795b      	ldrb	r3, [r3, #5]
     a7e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     a82:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     a86:	2b00      	cmp	r3, #0
     a88:	d107      	bne.n	a9a <main+0x362>
     a8a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     a8e:	2b00      	cmp	r3, #0
     a90:	d103      	bne.n	a9a <main+0x362>
			joyVals = 0b1010;
     a92:	f04f 030a 	mov.w	r3, #10
     a96:	623b      	str	r3, [r7, #32]

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     a98:	e06a      	b.n	b70 <main+0x438>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     a9a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     a9e:	2b00      	cmp	r3, #0
     aa0:	d108      	bne.n	ab4 <main+0x37c>
     aa2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     aa6:	f113 0f02 	cmn.w	r3, #2
     aaa:	d103      	bne.n	ab4 <main+0x37c>
			joyVals = 0b1011;
     aac:	f04f 030b 	mov.w	r3, #11
     ab0:	623b      	str	r3, [r7, #32]


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     ab2:	e05d      	b.n	b70 <main+0x438>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     ab4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     ab8:	2b00      	cmp	r3, #0
     aba:	d108      	bne.n	ace <main+0x396>
     abc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
     ac4:	d103      	bne.n	ace <main+0x396>
			joyVals = 0b1001;
     ac6:	f04f 0309 	mov.w	r3, #9
     aca:	623b      	str	r3, [r7, #32]
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     acc:	e050      	b.n	b70 <main+0x438>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     ace:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
     ad6:	d107      	bne.n	ae8 <main+0x3b0>
     ad8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     adc:	2b00      	cmp	r3, #0
     ade:	d103      	bne.n	ae8 <main+0x3b0>
			joyVals = 0b0110;
     ae0:	f04f 0306 	mov.w	r3, #6
     ae4:	623b      	str	r3, [r7, #32]
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     ae6:	e043      	b.n	b70 <main+0x438>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     ae8:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     aec:	f1b3 3fff 	cmp.w	r3, #4294967295
     af0:	d108      	bne.n	b04 <main+0x3cc>
     af2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     af6:	f1b3 3fff 	cmp.w	r3, #4294967295
     afa:	d103      	bne.n	b04 <main+0x3cc>
			joyVals = 0b0101;
     afc:	f04f 0305 	mov.w	r3, #5
     b00:	623b      	str	r3, [r7, #32]
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     b02:	e035      	b.n	b70 <main+0x438>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     b04:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     b08:	f1b3 3fff 	cmp.w	r3, #4294967295
     b0c:	d108      	bne.n	b20 <main+0x3e8>
     b0e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     b12:	f113 0f02 	cmn.w	r3, #2
     b16:	d103      	bne.n	b20 <main+0x3e8>
			joyVals = 0b0111;
     b18:	f04f 0307 	mov.w	r3, #7
     b1c:	623b      	str	r3, [r7, #32]
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     b1e:	e027      	b.n	b70 <main+0x438>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     b20:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     b24:	f113 0f02 	cmn.w	r3, #2
     b28:	d107      	bne.n	b3a <main+0x402>
     b2a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     b2e:	2b00      	cmp	r3, #0
     b30:	d103      	bne.n	b3a <main+0x402>
			joyVals = 0b1110;
     b32:	f04f 030e 	mov.w	r3, #14
     b36:	623b      	str	r3, [r7, #32]

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     b38:	e01a      	b.n	b70 <main+0x438>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     b3a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     b3e:	f113 0f02 	cmn.w	r3, #2
     b42:	d108      	bne.n	b56 <main+0x41e>
     b44:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     b48:	f1b3 3fff 	cmp.w	r3, #4294967295
     b4c:	d103      	bne.n	b56 <main+0x41e>
			joyVals = 0b1101;
     b4e:	f04f 030d 	mov.w	r3, #13
     b52:	623b      	str	r3, [r7, #32]
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     b54:	e00c      	b.n	b70 <main+0x438>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
     b56:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     b5a:	f113 0f02 	cmn.w	r3, #2
     b5e:	d107      	bne.n	b70 <main+0x438>
     b60:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     b64:	f113 0f02 	cmn.w	r3, #2
     b68:	d102      	bne.n	b70 <main+0x438>
			joyVals = 0b1111;
     b6a:	f04f 030f 	mov.w	r3, #15
     b6e:	623b      	str	r3, [r7, #32]
		}
		*motorAddr = joyVals;
     b70:	69bb      	ldr	r3, [r7, #24]
     b72:	6a3a      	ldr	r2, [r7, #32]
     b74:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, 45000); //change this number to fix pwm
     b76:	69f8      	ldr	r0, [r7, #28]
     b78:	f64a 71c8 	movw	r1, #45000	; 0xafc8
     b7c:	f000 f98c 	bl	e98 <changeSpeed>
		if(right_y || left_y) {}
     b80:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     b84:	2b00      	cmp	r3, #0
		volatile int i = 0;
     b86:	f04f 0300 	mov.w	r3, #0
     b8a:	607b      	str	r3, [r7, #4]
		while (i < 100000)
     b8c:	e003      	b.n	b96 <main+0x45e>
		{
			++i;
     b8e:	687b      	ldr	r3, [r7, #4]
     b90:	f103 0301 	add.w	r3, r3, #1
     b94:	607b      	str	r3, [r7, #4]
		*motorAddr = joyVals;

		changeSpeed(pulsewidthAddr, 45000); //change this number to fix pwm
		if(right_y || left_y) {}
		volatile int i = 0;
		while (i < 100000)
     b96:	687a      	ldr	r2, [r7, #4]
     b98:	f248 639f 	movw	r3, #34463	; 0x869f
     b9c:	f2c0 0301 	movt	r3, #1
     ba0:	429a      	cmp	r2, r3
     ba2:	ddf4      	ble.n	b8e <main+0x456>
		{
			++i;
		}
	}
     ba4:	e610      	b.n	7c8 <main+0x90>
     ba6:	bf00      	nop

00000ba8 <setupSPI>:

	return 0;
}

void setupSPI(void) {
     ba8:	b580      	push	{r7, lr}
     baa:	b084      	sub	sp, #16
     bac:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
     bae:	f240 0318 	movw	r3, #24
     bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bb6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     bba:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
     bbc:	f240 0318 	movw	r3, #24
     bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc4:	f04f 0242 	mov.w	r2, #66	; 0x42
     bc8:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     bca:	f240 0318 	movw	r3, #24
     bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bd2:	f04f 0200 	mov.w	r2, #0
     bd6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
     bd8:	f240 0318 	movw	r3, #24
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	f04f 32ff 	mov.w	r2, #4294967295
     be4:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
     be6:	f240 0318 	movw	r3, #24
     bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bee:	f04f 32ff 	mov.w	r2, #4294967295
     bf2:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
     bf4:	f240 0024 	movw	r0, #36	; 0x24
     bf8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     bfc:	f000 f9b2 	bl	f64 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
     c00:	f04f 0308 	mov.w	r3, #8
     c04:	9300      	str	r3, [sp, #0]
     c06:	f240 0024 	movw	r0, #36	; 0x24
     c0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c0e:	f04f 0100 	mov.w	r1, #0
     c12:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
     c16:	f04f 0307 	mov.w	r3, #7
     c1a:	f000 faed 	bl	11f8 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     c1e:	f240 0024 	movw	r0, #36	; 0x24
     c22:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c26:	f04f 0100 	mov.w	r1, #0
     c2a:	f000 fb75 	bl	1318 <MSS_SPI_set_slave_select>
	int i = 3;
     c2e:	f04f 0303 	mov.w	r3, #3
     c32:	607b      	str	r3, [r7, #4]
	while(i) {
     c34:	e016      	b.n	c64 <setupSPI+0xbc>
		MSS_SPI_transfer_block
     c36:	f04f 0305 	mov.w	r3, #5
     c3a:	9300      	str	r3, [sp, #0]
     c3c:	f240 0024 	movw	r0, #36	; 0x24
     c40:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c44:	f240 0118 	movw	r1, #24
     c48:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c4c:	f04f 0205 	mov.w	r2, #5
     c50:	f240 030c 	movw	r3, #12
     c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c58:	f000 fc2a 	bl	14b0 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
     c5c:	687b      	ldr	r3, [r7, #4]
     c5e:	f103 33ff 	add.w	r3, r3, #4294967295
     c62:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
     c64:	687b      	ldr	r3, [r7, #4]
     c66:	2b00      	cmp	r3, #0
     c68:	d1e5      	bne.n	c36 <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     c6a:	f240 0024 	movw	r0, #36	; 0x24
     c6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c72:	f04f 0100 	mov.w	r1, #0
     c76:	f000 fbd3 	bl	1420 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
     c7a:	f240 0318 	movw	r3, #24
     c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c82:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     c86:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     c88:	f240 0318 	movw	r3, #24
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     c94:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     c96:	f240 0318 	movw	r3, #24
     c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9e:	f04f 0200 	mov.w	r2, #0
     ca2:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
     ca4:	f240 0318 	movw	r3, #24
     ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cac:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     cb0:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
     cb2:	f240 0318 	movw	r3, #24
     cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cba:	f04f 0200 	mov.w	r2, #0
     cbe:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     cc0:	f240 0024 	movw	r0, #36	; 0x24
     cc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     cc8:	f04f 0100 	mov.w	r1, #0
     ccc:	f000 fb24 	bl	1318 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     cd0:	f04f 0305 	mov.w	r3, #5
     cd4:	9300      	str	r3, [sp, #0]
     cd6:	f240 0024 	movw	r0, #36	; 0x24
     cda:	f2c2 0000 	movt	r0, #8192	; 0x2000
     cde:	f240 0118 	movw	r1, #24
     ce2:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ce6:	f04f 0205 	mov.w	r2, #5
     cea:	f240 030c 	movw	r3, #12
     cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cf2:	f000 fbdd 	bl	14b0 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     cf6:	f240 0024 	movw	r0, #36	; 0x24
     cfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
     cfe:	f04f 0100 	mov.w	r1, #0
     d02:	f000 fb8d 	bl	1420 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
     d06:	f240 0318 	movw	r3, #24
     d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d0e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     d12:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
     d14:	f240 0318 	movw	r3, #24
     d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d1c:	f04f 0222 	mov.w	r2, #34	; 0x22
     d20:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     d22:	f240 0318 	movw	r3, #24
     d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d2a:	f04f 0200 	mov.w	r2, #0
     d2e:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
     d30:	f240 0318 	movw	r3, #24
     d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d38:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     d3c:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
     d3e:	f240 0318 	movw	r3, #24
     d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d46:	f06f 023f 	mvn.w	r2, #63	; 0x3f
     d4a:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
     d4c:	f240 0318 	movw	r3, #24
     d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d54:	f04f 0200 	mov.w	r2, #0
     d58:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
     d5a:	f240 0318 	movw	r3, #24
     d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d62:	f04f 0200 	mov.w	r2, #0
     d66:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
     d68:	f240 0318 	movw	r3, #24
     d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d70:	f04f 0200 	mov.w	r2, #0
     d74:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
     d76:	f240 0318 	movw	r3, #24
     d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d7e:	f04f 0200 	mov.w	r2, #0
     d82:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     d84:	f240 0024 	movw	r0, #36	; 0x24
     d88:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d8c:	f04f 0100 	mov.w	r1, #0
     d90:	f000 fac2 	bl	1318 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     d94:	f04f 0309 	mov.w	r3, #9
     d98:	9300      	str	r3, [sp, #0]
     d9a:	f240 0024 	movw	r0, #36	; 0x24
     d9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     da2:	f240 0118 	movw	r1, #24
     da6:	f2c2 0100 	movt	r1, #8192	; 0x2000
     daa:	f04f 0209 	mov.w	r2, #9
     dae:	f240 030c 	movw	r3, #12
     db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     db6:	f000 fb7b 	bl	14b0 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     dba:	f240 0024 	movw	r0, #36	; 0x24
     dbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
     dc2:	f04f 0100 	mov.w	r1, #0
     dc6:	f000 fb2b 	bl	1420 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
     dca:	f240 0318 	movw	r3, #24
     dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd2:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     dd6:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     dd8:	f240 0318 	movw	r3, #24
     ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     de0:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     de4:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     de6:	f240 0318 	movw	r3, #24
     dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dee:	f04f 0200 	mov.w	r2, #0
     df2:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
     df4:	f240 0318 	movw	r3, #24
     df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dfc:	f04f 0200 	mov.w	r2, #0
     e00:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
     e02:	f240 0318 	movw	r3, #24
     e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e0a:	f04f 025a 	mov.w	r2, #90	; 0x5a
     e0e:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
     e10:	f240 0318 	movw	r3, #24
     e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e18:	f04f 025a 	mov.w	r2, #90	; 0x5a
     e1c:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
     e1e:	f240 0318 	movw	r3, #24
     e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e26:	f04f 025a 	mov.w	r2, #90	; 0x5a
     e2a:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
     e2c:	f240 0318 	movw	r3, #24
     e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e34:	f04f 025a 	mov.w	r2, #90	; 0x5a
     e38:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
     e3a:	f240 0318 	movw	r3, #24
     e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e42:	f04f 025a 	mov.w	r2, #90	; 0x5a
     e46:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     e48:	f240 0024 	movw	r0, #36	; 0x24
     e4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e50:	f04f 0100 	mov.w	r1, #0
     e54:	f000 fa60 	bl	1318 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     e58:	f04f 0309 	mov.w	r3, #9
     e5c:	9300      	str	r3, [sp, #0]
     e5e:	f240 0024 	movw	r0, #36	; 0x24
     e62:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e66:	f240 0118 	movw	r1, #24
     e6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     e6e:	f04f 0209 	mov.w	r2, #9
     e72:	f240 030c 	movw	r3, #12
     e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e7a:	f000 fb19 	bl	14b0 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     e7e:	f240 0024 	movw	r0, #36	; 0x24
     e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e86:	f04f 0100 	mov.w	r1, #0
     e8a:	f000 fac9 	bl	1420 <MSS_SPI_clear_slave_select>

}
     e8e:	f107 0708 	add.w	r7, r7, #8
     e92:	46bd      	mov	sp, r7
     e94:	bd80      	pop	{r7, pc}
     e96:	bf00      	nop

00000e98 <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
     e98:	b480      	push	{r7}
     e9a:	b083      	sub	sp, #12
     e9c:	af00      	add	r7, sp, #0
     e9e:	6078      	str	r0, [r7, #4]
     ea0:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
     ea2:	683a      	ldr	r2, [r7, #0]
     ea4:	687b      	ldr	r3, [r7, #4]
     ea6:	601a      	str	r2, [r3, #0]

	return;
}
     ea8:	f107 070c 	add.w	r7, r7, #12
     eac:	46bd      	mov	sp, r7
     eae:	bc80      	pop	{r7}
     eb0:	4770      	bx	lr
     eb2:	bf00      	nop

00000eb4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     eb4:	b480      	push	{r7}
     eb6:	b083      	sub	sp, #12
     eb8:	af00      	add	r7, sp, #0
     eba:	4603      	mov	r3, r0
     ebc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     ebe:	f24e 1300 	movw	r3, #57600	; 0xe100
     ec2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     ec6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     eca:	ea4f 1252 	mov.w	r2, r2, lsr #5
     ece:	88f9      	ldrh	r1, [r7, #6]
     ed0:	f001 011f 	and.w	r1, r1, #31
     ed4:	f04f 0001 	mov.w	r0, #1
     ed8:	fa00 f101 	lsl.w	r1, r0, r1
     edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     ee0:	f107 070c 	add.w	r7, r7, #12
     ee4:	46bd      	mov	sp, r7
     ee6:	bc80      	pop	{r7}
     ee8:	4770      	bx	lr
     eea:	bf00      	nop

00000eec <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     eec:	b480      	push	{r7}
     eee:	b083      	sub	sp, #12
     ef0:	af00      	add	r7, sp, #0
     ef2:	4603      	mov	r3, r0
     ef4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     ef6:	f24e 1300 	movw	r3, #57600	; 0xe100
     efa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     efe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     f02:	ea4f 1252 	mov.w	r2, r2, lsr #5
     f06:	88f9      	ldrh	r1, [r7, #6]
     f08:	f001 011f 	and.w	r1, r1, #31
     f0c:	f04f 0001 	mov.w	r0, #1
     f10:	fa00 f101 	lsl.w	r1, r0, r1
     f14:	f102 0220 	add.w	r2, r2, #32
     f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     f1c:	f107 070c 	add.w	r7, r7, #12
     f20:	46bd      	mov	sp, r7
     f22:	bc80      	pop	{r7}
     f24:	4770      	bx	lr
     f26:	bf00      	nop

00000f28 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     f28:	b480      	push	{r7}
     f2a:	b083      	sub	sp, #12
     f2c:	af00      	add	r7, sp, #0
     f2e:	4603      	mov	r3, r0
     f30:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     f32:	f24e 1300 	movw	r3, #57600	; 0xe100
     f36:	f2ce 0300 	movt	r3, #57344	; 0xe000
     f3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     f3e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     f42:	88f9      	ldrh	r1, [r7, #6]
     f44:	f001 011f 	and.w	r1, r1, #31
     f48:	f04f 0001 	mov.w	r0, #1
     f4c:	fa00 f101 	lsl.w	r1, r0, r1
     f50:	f102 0260 	add.w	r2, r2, #96	; 0x60
     f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     f58:	f107 070c 	add.w	r7, r7, #12
     f5c:	46bd      	mov	sp, r7
     f5e:	bc80      	pop	{r7}
     f60:	4770      	bx	lr
     f62:	bf00      	nop

00000f64 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
     f64:	b580      	push	{r7, lr}
     f66:	b084      	sub	sp, #16
     f68:	af00      	add	r7, sp, #0
     f6a:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
     f6c:	687a      	ldr	r2, [r7, #4]
     f6e:	f240 03a8 	movw	r3, #168	; 0xa8
     f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f76:	429a      	cmp	r2, r3
     f78:	d007      	beq.n	f8a <MSS_SPI_init+0x26>
     f7a:	687a      	ldr	r2, [r7, #4]
     f7c:	f240 0324 	movw	r3, #36	; 0x24
     f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f84:	429a      	cmp	r2, r3
     f86:	d000      	beq.n	f8a <MSS_SPI_init+0x26>
     f88:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
     f8a:	687b      	ldr	r3, [r7, #4]
     f8c:	889b      	ldrh	r3, [r3, #4]
     f8e:	b21b      	sxth	r3, r3
     f90:	4618      	mov	r0, r3
     f92:	f7ff ffab 	bl	eec <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
     f96:	6878      	ldr	r0, [r7, #4]
     f98:	f04f 0100 	mov.w	r1, #0
     f9c:	f04f 0284 	mov.w	r2, #132	; 0x84
     fa0:	f000 fee4 	bl	1d6c <memset>
    
    this_spi->cmd_done = 1u;
     fa4:	687b      	ldr	r3, [r7, #4]
     fa6:	f04f 0201 	mov.w	r2, #1
     faa:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
     fac:	f04f 0300 	mov.w	r3, #0
     fb0:	81fb      	strh	r3, [r7, #14]
     fb2:	e00d      	b.n	fd0 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
     fb4:	89fb      	ldrh	r3, [r7, #14]
     fb6:	687a      	ldr	r2, [r7, #4]
     fb8:	f103 0306 	add.w	r3, r3, #6
     fbc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     fc0:	4413      	add	r3, r2
     fc2:	f04f 32ff 	mov.w	r2, #4294967295
     fc6:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
     fc8:	89fb      	ldrh	r3, [r7, #14]
     fca:	f103 0301 	add.w	r3, r3, #1
     fce:	81fb      	strh	r3, [r7, #14]
     fd0:	89fb      	ldrh	r3, [r7, #14]
     fd2:	2b07      	cmp	r3, #7
     fd4:	d9ee      	bls.n	fb4 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
     fd6:	687a      	ldr	r2, [r7, #4]
     fd8:	f240 03a8 	movw	r3, #168	; 0xa8
     fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe0:	429a      	cmp	r2, r3
     fe2:	d126      	bne.n	1032 <PROCESS_STACK_SIZE+0x32>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
     fe4:	687a      	ldr	r2, [r7, #4]
     fe6:	f241 0300 	movw	r3, #4096	; 0x1000
     fea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     fee:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
     ff0:	687b      	ldr	r3, [r7, #4]
     ff2:	f04f 020c 	mov.w	r2, #12
     ff6:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
     ff8:	f242 0300 	movw	r3, #8192	; 0x2000
     ffc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1000:	f242 0200 	movw	r2, #8192	; 0x2000
    1004:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1008:	6b12      	ldr	r2, [r2, #48]	; 0x30
    100a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    100e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1010:	f04f 000c 	mov.w	r0, #12
    1014:	f7ff ff88 	bl	f28 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    1018:	f242 0300 	movw	r3, #8192	; 0x2000
    101c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1020:	f242 0200 	movw	r2, #8192	; 0x2000
    1024:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1028:	6b12      	ldr	r2, [r2, #48]	; 0x30
    102a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    102e:	631a      	str	r2, [r3, #48]	; 0x30
    1030:	e025      	b.n	107e <PROCESS_STACK_SIZE+0x7e>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1032:	687a      	ldr	r2, [r7, #4]
    1034:	f241 0300 	movw	r3, #4096	; 0x1000
    1038:	f2c4 0301 	movt	r3, #16385	; 0x4001
    103c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    103e:	687b      	ldr	r3, [r7, #4]
    1040:	f04f 020d 	mov.w	r2, #13
    1044:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1046:	f242 0300 	movw	r3, #8192	; 0x2000
    104a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    104e:	f242 0200 	movw	r2, #8192	; 0x2000
    1052:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1056:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1058:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    105c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    105e:	f04f 000d 	mov.w	r0, #13
    1062:	f7ff ff61 	bl	f28 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1066:	f242 0300 	movw	r3, #8192	; 0x2000
    106a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    106e:	f242 0200 	movw	r2, #8192	; 0x2000
    1072:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1076:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1078:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    107c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    107e:	687b      	ldr	r3, [r7, #4]
    1080:	681b      	ldr	r3, [r3, #0]
    1082:	687a      	ldr	r2, [r7, #4]
    1084:	6812      	ldr	r2, [r2, #0]
    1086:	6812      	ldr	r2, [r2, #0]
    1088:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    108c:	601a      	str	r2, [r3, #0]
}
    108e:	f107 0710 	add.w	r7, r7, #16
    1092:	46bd      	mov	sp, r7
    1094:	bd80      	pop	{r7, pc}
    1096:	bf00      	nop

00001098 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    1098:	b580      	push	{r7, lr}
    109a:	b08a      	sub	sp, #40	; 0x28
    109c:	af00      	add	r7, sp, #0
    109e:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    10a0:	687b      	ldr	r3, [r7, #4]
    10a2:	681b      	ldr	r3, [r3, #0]
    10a4:	681b      	ldr	r3, [r3, #0]
    10a6:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    10a8:	687b      	ldr	r3, [r7, #4]
    10aa:	681b      	ldr	r3, [r3, #0]
    10ac:	699b      	ldr	r3, [r3, #24]
    10ae:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    10b0:	687b      	ldr	r3, [r7, #4]
    10b2:	681b      	ldr	r3, [r3, #0]
    10b4:	685b      	ldr	r3, [r3, #4]
    10b6:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    10b8:	687b      	ldr	r3, [r7, #4]
    10ba:	681b      	ldr	r3, [r3, #0]
    10bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    10be:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    10c0:	687b      	ldr	r3, [r7, #4]
    10c2:	681b      	ldr	r3, [r3, #0]
    10c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    10c6:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    10c8:	687b      	ldr	r3, [r7, #4]
    10ca:	681b      	ldr	r3, [r3, #0]
    10cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    10ce:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    10d0:	687b      	ldr	r3, [r7, #4]
    10d2:	681b      	ldr	r3, [r3, #0]
    10d4:	69db      	ldr	r3, [r3, #28]
    10d6:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    10d8:	687a      	ldr	r2, [r7, #4]
    10da:	f240 03a8 	movw	r3, #168	; 0xa8
    10de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e2:	429a      	cmp	r2, r3
    10e4:	d12e      	bne.n	1144 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    10e6:	687a      	ldr	r2, [r7, #4]
    10e8:	f241 0300 	movw	r3, #4096	; 0x1000
    10ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
    10f0:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    10f2:	687b      	ldr	r3, [r7, #4]
    10f4:	f04f 020c 	mov.w	r2, #12
    10f8:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    10fa:	f242 0300 	movw	r3, #8192	; 0x2000
    10fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1102:	f242 0200 	movw	r2, #8192	; 0x2000
    1106:	f2ce 0204 	movt	r2, #57348	; 0xe004
    110a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    110c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    1110:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1112:	f04f 000c 	mov.w	r0, #12
    1116:	f7ff ff07 	bl	f28 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    111a:	f242 0300 	movw	r3, #8192	; 0x2000
    111e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1122:	f242 0200 	movw	r2, #8192	; 0x2000
    1126:	f2ce 0204 	movt	r2, #57348	; 0xe004
    112a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    112c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    1130:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1132:	687b      	ldr	r3, [r7, #4]
    1134:	681b      	ldr	r3, [r3, #0]
    1136:	687a      	ldr	r2, [r7, #4]
    1138:	6812      	ldr	r2, [r2, #0]
    113a:	6812      	ldr	r2, [r2, #0]
    113c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    1140:	601a      	str	r2, [r3, #0]
    1142:	e02d      	b.n	11a0 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1144:	687a      	ldr	r2, [r7, #4]
    1146:	f241 0300 	movw	r3, #4096	; 0x1000
    114a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    114e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    1150:	687b      	ldr	r3, [r7, #4]
    1152:	f04f 020d 	mov.w	r2, #13
    1156:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1158:	f242 0300 	movw	r3, #8192	; 0x2000
    115c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1160:	f242 0200 	movw	r2, #8192	; 0x2000
    1164:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1168:	6b12      	ldr	r2, [r2, #48]	; 0x30
    116a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    116e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    1170:	f04f 000d 	mov.w	r0, #13
    1174:	f7ff fed8 	bl	f28 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1178:	f242 0300 	movw	r3, #8192	; 0x2000
    117c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1180:	f242 0200 	movw	r2, #8192	; 0x2000
    1184:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1188:	6b12      	ldr	r2, [r2, #48]	; 0x30
    118a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    118e:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1190:	687b      	ldr	r3, [r7, #4]
    1192:	681b      	ldr	r3, [r3, #0]
    1194:	687a      	ldr	r2, [r7, #4]
    1196:	6812      	ldr	r2, [r2, #0]
    1198:	6812      	ldr	r2, [r2, #0]
    119a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    119e:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    11a0:	68fb      	ldr	r3, [r7, #12]
    11a2:	f023 0301 	bic.w	r3, r3, #1
    11a6:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    11a8:	687b      	ldr	r3, [r7, #4]
    11aa:	681b      	ldr	r3, [r3, #0]
    11ac:	68fa      	ldr	r2, [r7, #12]
    11ae:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    11b0:	687b      	ldr	r3, [r7, #4]
    11b2:	681b      	ldr	r3, [r3, #0]
    11b4:	693a      	ldr	r2, [r7, #16]
    11b6:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    11b8:	687b      	ldr	r3, [r7, #4]
    11ba:	681b      	ldr	r3, [r3, #0]
    11bc:	697a      	ldr	r2, [r7, #20]
    11be:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    11c0:	687b      	ldr	r3, [r7, #4]
    11c2:	681b      	ldr	r3, [r3, #0]
    11c4:	687a      	ldr	r2, [r7, #4]
    11c6:	6812      	ldr	r2, [r2, #0]
    11c8:	6812      	ldr	r2, [r2, #0]
    11ca:	f042 0201 	orr.w	r2, r2, #1
    11ce:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    11d0:	687b      	ldr	r3, [r7, #4]
    11d2:	681b      	ldr	r3, [r3, #0]
    11d4:	69ba      	ldr	r2, [r7, #24]
    11d6:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    11d8:	687b      	ldr	r3, [r7, #4]
    11da:	681b      	ldr	r3, [r3, #0]
    11dc:	69fa      	ldr	r2, [r7, #28]
    11de:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    11e0:	687b      	ldr	r3, [r7, #4]
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	6a3a      	ldr	r2, [r7, #32]
    11e6:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    11e8:	687b      	ldr	r3, [r7, #4]
    11ea:	681b      	ldr	r3, [r3, #0]
    11ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    11ee:	61da      	str	r2, [r3, #28]
}
    11f0:	f107 0728 	add.w	r7, r7, #40	; 0x28
    11f4:	46bd      	mov	sp, r7
    11f6:	bd80      	pop	{r7, pc}

000011f8 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    11f8:	b580      	push	{r7, lr}
    11fa:	b084      	sub	sp, #16
    11fc:	af00      	add	r7, sp, #0
    11fe:	60f8      	str	r0, [r7, #12]
    1200:	607a      	str	r2, [r7, #4]
    1202:	460a      	mov	r2, r1
    1204:	72fa      	strb	r2, [r7, #11]
    1206:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1208:	68fa      	ldr	r2, [r7, #12]
    120a:	f240 03a8 	movw	r3, #168	; 0xa8
    120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1212:	429a      	cmp	r2, r3
    1214:	d007      	beq.n	1226 <MSS_SPI_configure_master_mode+0x2e>
    1216:	68fa      	ldr	r2, [r7, #12]
    1218:	f240 0324 	movw	r3, #36	; 0x24
    121c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1220:	429a      	cmp	r2, r3
    1222:	d000      	beq.n	1226 <MSS_SPI_configure_master_mode+0x2e>
    1224:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    1226:	7afb      	ldrb	r3, [r7, #11]
    1228:	2b07      	cmp	r3, #7
    122a:	d900      	bls.n	122e <MSS_SPI_configure_master_mode+0x36>
    122c:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    122e:	7e3b      	ldrb	r3, [r7, #24]
    1230:	2b20      	cmp	r3, #32
    1232:	d900      	bls.n	1236 <MSS_SPI_configure_master_mode+0x3e>
    1234:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1236:	68fb      	ldr	r3, [r7, #12]
    1238:	889b      	ldrh	r3, [r3, #4]
    123a:	b21b      	sxth	r3, r3
    123c:	4618      	mov	r0, r3
    123e:	f7ff fe55 	bl	eec <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    1242:	68fb      	ldr	r3, [r7, #12]
    1244:	f04f 0200 	mov.w	r2, #0
    1248:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    124c:	68fb      	ldr	r3, [r7, #12]
    124e:	681b      	ldr	r3, [r3, #0]
    1250:	68fa      	ldr	r2, [r7, #12]
    1252:	6812      	ldr	r2, [r2, #0]
    1254:	6812      	ldr	r2, [r2, #0]
    1256:	f022 0201 	bic.w	r2, r2, #1
    125a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    125c:	68fb      	ldr	r3, [r7, #12]
    125e:	681b      	ldr	r3, [r3, #0]
    1260:	68fa      	ldr	r2, [r7, #12]
    1262:	6812      	ldr	r2, [r2, #0]
    1264:	6812      	ldr	r2, [r2, #0]
    1266:	f042 0202 	orr.w	r2, r2, #2
    126a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	681b      	ldr	r3, [r3, #0]
    1270:	68fa      	ldr	r2, [r7, #12]
    1272:	6812      	ldr	r2, [r2, #0]
    1274:	6812      	ldr	r2, [r2, #0]
    1276:	f042 0201 	orr.w	r2, r2, #1
    127a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    127c:	7afb      	ldrb	r3, [r7, #11]
    127e:	2b07      	cmp	r3, #7
    1280:	d83f      	bhi.n	1302 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    1282:	687b      	ldr	r3, [r7, #4]
    1284:	2b00      	cmp	r3, #0
    1286:	d00b      	beq.n	12a0 <MSS_SPI_configure_master_mode+0xa8>
    1288:	687b      	ldr	r3, [r7, #4]
    128a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    128e:	d007      	beq.n	12a0 <MSS_SPI_configure_master_mode+0xa8>
    1290:	687b      	ldr	r3, [r7, #4]
    1292:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    1296:	d003      	beq.n	12a0 <MSS_SPI_configure_master_mode+0xa8>
    1298:	687b      	ldr	r3, [r7, #4]
    129a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    129e:	d10f      	bne.n	12c0 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    12a0:	7afa      	ldrb	r2, [r7, #11]
    12a2:	6879      	ldr	r1, [r7, #4]
    12a4:	f240 1302 	movw	r3, #258	; 0x102
    12a8:	f2c2 4300 	movt	r3, #9216	; 0x2400
    12ac:	ea41 0303 	orr.w	r3, r1, r3
    12b0:	68f9      	ldr	r1, [r7, #12]
    12b2:	f102 0206 	add.w	r2, r2, #6
    12b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    12ba:	440a      	add	r2, r1
    12bc:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    12be:	e00e      	b.n	12de <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    12c0:	7afa      	ldrb	r2, [r7, #11]
    12c2:	6879      	ldr	r1, [r7, #4]
    12c4:	f240 1302 	movw	r3, #258	; 0x102
    12c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12cc:	ea41 0303 	orr.w	r3, r1, r3
    12d0:	68f9      	ldr	r1, [r7, #12]
    12d2:	f102 0206 	add.w	r2, r2, #6
    12d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    12da:	440a      	add	r2, r1
    12dc:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    12de:	7afb      	ldrb	r3, [r7, #11]
    12e0:	68fa      	ldr	r2, [r7, #12]
    12e2:	f103 0306 	add.w	r3, r3, #6
    12e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    12ea:	4413      	add	r3, r2
    12ec:	7e3a      	ldrb	r2, [r7, #24]
    12ee:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    12f0:	7afb      	ldrb	r3, [r7, #11]
    12f2:	68fa      	ldr	r2, [r7, #12]
    12f4:	f103 0306 	add.w	r3, r3, #6
    12f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    12fc:	4413      	add	r3, r2
    12fe:	78fa      	ldrb	r2, [r7, #3]
    1300:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    1302:	68fb      	ldr	r3, [r7, #12]
    1304:	889b      	ldrh	r3, [r3, #4]
    1306:	b21b      	sxth	r3, r3
    1308:	4618      	mov	r0, r3
    130a:	f7ff fdd3 	bl	eb4 <NVIC_EnableIRQ>
}
    130e:	f107 0710 	add.w	r7, r7, #16
    1312:	46bd      	mov	sp, r7
    1314:	bd80      	pop	{r7, pc}
    1316:	bf00      	nop

00001318 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    1318:	b580      	push	{r7, lr}
    131a:	b084      	sub	sp, #16
    131c:	af00      	add	r7, sp, #0
    131e:	6078      	str	r0, [r7, #4]
    1320:	460b      	mov	r3, r1
    1322:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1324:	687a      	ldr	r2, [r7, #4]
    1326:	f240 03a8 	movw	r3, #168	; 0xa8
    132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    132e:	429a      	cmp	r2, r3
    1330:	d007      	beq.n	1342 <MSS_SPI_set_slave_select+0x2a>
    1332:	687a      	ldr	r2, [r7, #4]
    1334:	f240 0324 	movw	r3, #36	; 0x24
    1338:	f2c2 0300 	movt	r3, #8192	; 0x2000
    133c:	429a      	cmp	r2, r3
    133e:	d000      	beq.n	1342 <MSS_SPI_set_slave_select+0x2a>
    1340:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    1342:	687b      	ldr	r3, [r7, #4]
    1344:	681b      	ldr	r3, [r3, #0]
    1346:	681b      	ldr	r3, [r3, #0]
    1348:	f003 0302 	and.w	r3, r3, #2
    134c:	2b00      	cmp	r3, #0
    134e:	d100      	bne.n	1352 <MSS_SPI_set_slave_select+0x3a>
    1350:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    1352:	78fb      	ldrb	r3, [r7, #3]
    1354:	687a      	ldr	r2, [r7, #4]
    1356:	f103 0306 	add.w	r3, r3, #6
    135a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    135e:	4413      	add	r3, r2
    1360:	685b      	ldr	r3, [r3, #4]
    1362:	f1b3 3fff 	cmp.w	r3, #4294967295
    1366:	d100      	bne.n	136a <MSS_SPI_set_slave_select+0x52>
    1368:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    136a:	687b      	ldr	r3, [r7, #4]
    136c:	889b      	ldrh	r3, [r3, #4]
    136e:	b21b      	sxth	r3, r3
    1370:	4618      	mov	r0, r3
    1372:	f7ff fdbb 	bl	eec <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1376:	687b      	ldr	r3, [r7, #4]
    1378:	681b      	ldr	r3, [r3, #0]
    137a:	689b      	ldr	r3, [r3, #8]
    137c:	f003 0304 	and.w	r3, r3, #4
    1380:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    1382:	68fb      	ldr	r3, [r7, #12]
    1384:	2b00      	cmp	r3, #0
    1386:	d002      	beq.n	138e <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    1388:	6878      	ldr	r0, [r7, #4]
    138a:	f7ff fe85 	bl	1098 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    138e:	687b      	ldr	r3, [r7, #4]
    1390:	681b      	ldr	r3, [r3, #0]
    1392:	687a      	ldr	r2, [r7, #4]
    1394:	6812      	ldr	r2, [r2, #0]
    1396:	6812      	ldr	r2, [r2, #0]
    1398:	f022 0201 	bic.w	r2, r2, #1
    139c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    139e:	687b      	ldr	r3, [r7, #4]
    13a0:	681a      	ldr	r2, [r3, #0]
    13a2:	78fb      	ldrb	r3, [r7, #3]
    13a4:	6879      	ldr	r1, [r7, #4]
    13a6:	f103 0306 	add.w	r3, r3, #6
    13aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    13ae:	440b      	add	r3, r1
    13b0:	685b      	ldr	r3, [r3, #4]
    13b2:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    13b4:	687b      	ldr	r3, [r7, #4]
    13b6:	681a      	ldr	r2, [r3, #0]
    13b8:	78fb      	ldrb	r3, [r7, #3]
    13ba:	6879      	ldr	r1, [r7, #4]
    13bc:	f103 0306 	add.w	r3, r3, #6
    13c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    13c4:	440b      	add	r3, r1
    13c6:	7a5b      	ldrb	r3, [r3, #9]
    13c8:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    13ca:	687b      	ldr	r3, [r7, #4]
    13cc:	681a      	ldr	r2, [r3, #0]
    13ce:	78fb      	ldrb	r3, [r7, #3]
    13d0:	6879      	ldr	r1, [r7, #4]
    13d2:	f103 0306 	add.w	r3, r3, #6
    13d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    13da:	440b      	add	r3, r1
    13dc:	7a1b      	ldrb	r3, [r3, #8]
    13de:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    13e0:	687b      	ldr	r3, [r7, #4]
    13e2:	681b      	ldr	r3, [r3, #0]
    13e4:	687a      	ldr	r2, [r7, #4]
    13e6:	6812      	ldr	r2, [r2, #0]
    13e8:	6812      	ldr	r2, [r2, #0]
    13ea:	f042 0201 	orr.w	r2, r2, #1
    13ee:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    13f0:	687b      	ldr	r3, [r7, #4]
    13f2:	681b      	ldr	r3, [r3, #0]
    13f4:	687a      	ldr	r2, [r7, #4]
    13f6:	6812      	ldr	r2, [r2, #0]
    13f8:	69d1      	ldr	r1, [r2, #28]
    13fa:	78fa      	ldrb	r2, [r7, #3]
    13fc:	f04f 0001 	mov.w	r0, #1
    1400:	fa00 f202 	lsl.w	r2, r0, r2
    1404:	ea41 0202 	orr.w	r2, r1, r2
    1408:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    140a:	687b      	ldr	r3, [r7, #4]
    140c:	889b      	ldrh	r3, [r3, #4]
    140e:	b21b      	sxth	r3, r3
    1410:	4618      	mov	r0, r3
    1412:	f7ff fd4f 	bl	eb4 <NVIC_EnableIRQ>
}
    1416:	f107 0710 	add.w	r7, r7, #16
    141a:	46bd      	mov	sp, r7
    141c:	bd80      	pop	{r7, pc}
    141e:	bf00      	nop

00001420 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    1420:	b580      	push	{r7, lr}
    1422:	b084      	sub	sp, #16
    1424:	af00      	add	r7, sp, #0
    1426:	6078      	str	r0, [r7, #4]
    1428:	460b      	mov	r3, r1
    142a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    142c:	687a      	ldr	r2, [r7, #4]
    142e:	f240 03a8 	movw	r3, #168	; 0xa8
    1432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1436:	429a      	cmp	r2, r3
    1438:	d007      	beq.n	144a <MSS_SPI_clear_slave_select+0x2a>
    143a:	687a      	ldr	r2, [r7, #4]
    143c:	f240 0324 	movw	r3, #36	; 0x24
    1440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1444:	429a      	cmp	r2, r3
    1446:	d000      	beq.n	144a <MSS_SPI_clear_slave_select+0x2a>
    1448:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    144a:	687b      	ldr	r3, [r7, #4]
    144c:	681b      	ldr	r3, [r3, #0]
    144e:	681b      	ldr	r3, [r3, #0]
    1450:	f003 0302 	and.w	r3, r3, #2
    1454:	2b00      	cmp	r3, #0
    1456:	d100      	bne.n	145a <MSS_SPI_clear_slave_select+0x3a>
    1458:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    145a:	687b      	ldr	r3, [r7, #4]
    145c:	889b      	ldrh	r3, [r3, #4]
    145e:	b21b      	sxth	r3, r3
    1460:	4618      	mov	r0, r3
    1462:	f7ff fd43 	bl	eec <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1466:	687b      	ldr	r3, [r7, #4]
    1468:	681b      	ldr	r3, [r3, #0]
    146a:	689b      	ldr	r3, [r3, #8]
    146c:	f003 0304 	and.w	r3, r3, #4
    1470:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    1472:	68fb      	ldr	r3, [r7, #12]
    1474:	2b00      	cmp	r3, #0
    1476:	d002      	beq.n	147e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    1478:	6878      	ldr	r0, [r7, #4]
    147a:	f7ff fe0d 	bl	1098 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    147e:	687b      	ldr	r3, [r7, #4]
    1480:	681b      	ldr	r3, [r3, #0]
    1482:	687a      	ldr	r2, [r7, #4]
    1484:	6812      	ldr	r2, [r2, #0]
    1486:	69d1      	ldr	r1, [r2, #28]
    1488:	78fa      	ldrb	r2, [r7, #3]
    148a:	f04f 0001 	mov.w	r0, #1
    148e:	fa00 f202 	lsl.w	r2, r0, r2
    1492:	ea6f 0202 	mvn.w	r2, r2
    1496:	ea01 0202 	and.w	r2, r1, r2
    149a:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    149c:	687b      	ldr	r3, [r7, #4]
    149e:	889b      	ldrh	r3, [r3, #4]
    14a0:	b21b      	sxth	r3, r3
    14a2:	4618      	mov	r0, r3
    14a4:	f7ff fd06 	bl	eb4 <NVIC_EnableIRQ>
}
    14a8:	f107 0710 	add.w	r7, r7, #16
    14ac:	46bd      	mov	sp, r7
    14ae:	bd80      	pop	{r7, pc}

000014b0 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    14b0:	b580      	push	{r7, lr}
    14b2:	b08e      	sub	sp, #56	; 0x38
    14b4:	af00      	add	r7, sp, #0
    14b6:	60f8      	str	r0, [r7, #12]
    14b8:	60b9      	str	r1, [r7, #8]
    14ba:	603b      	str	r3, [r7, #0]
    14bc:	4613      	mov	r3, r2
    14be:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    14c0:	f04f 0300 	mov.w	r3, #0
    14c4:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    14c6:	f04f 0300 	mov.w	r3, #0
    14ca:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    14cc:	68fa      	ldr	r2, [r7, #12]
    14ce:	f240 03a8 	movw	r3, #168	; 0xa8
    14d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14d6:	429a      	cmp	r2, r3
    14d8:	d007      	beq.n	14ea <MSS_SPI_transfer_block+0x3a>
    14da:	68fa      	ldr	r2, [r7, #12]
    14dc:	f240 0324 	movw	r3, #36	; 0x24
    14e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14e4:	429a      	cmp	r2, r3
    14e6:	d000      	beq.n	14ea <MSS_SPI_transfer_block+0x3a>
    14e8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    14ea:	68fb      	ldr	r3, [r7, #12]
    14ec:	681b      	ldr	r3, [r3, #0]
    14ee:	681b      	ldr	r3, [r3, #0]
    14f0:	f003 0302 	and.w	r3, r3, #2
    14f4:	2b00      	cmp	r3, #0
    14f6:	d100      	bne.n	14fa <MSS_SPI_transfer_block+0x4a>
    14f8:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    14fa:	88fa      	ldrh	r2, [r7, #6]
    14fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    1500:	4413      	add	r3, r2
    1502:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    1504:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1506:	2b00      	cmp	r3, #0
    1508:	d103      	bne.n	1512 <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    150a:	f04f 0301 	mov.w	r3, #1
    150e:	623b      	str	r3, [r7, #32]
    1510:	e001      	b.n	1516 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    1512:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1514:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1516:	68fb      	ldr	r3, [r7, #12]
    1518:	681b      	ldr	r3, [r3, #0]
    151a:	68fa      	ldr	r2, [r7, #12]
    151c:	6812      	ldr	r2, [r2, #0]
    151e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1520:	f042 020c 	orr.w	r2, r2, #12
    1524:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1526:	68fb      	ldr	r3, [r7, #12]
    1528:	681b      	ldr	r3, [r3, #0]
    152a:	689b      	ldr	r3, [r3, #8]
    152c:	f003 0304 	and.w	r3, r3, #4
    1530:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    1532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1534:	2b00      	cmp	r3, #0
    1536:	d002      	beq.n	153e <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    1538:	68f8      	ldr	r0, [r7, #12]
    153a:	f7ff fdad 	bl	1098 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    153e:	68fb      	ldr	r3, [r7, #12]
    1540:	681b      	ldr	r3, [r3, #0]
    1542:	68fa      	ldr	r2, [r7, #12]
    1544:	6812      	ldr	r2, [r2, #0]
    1546:	6812      	ldr	r2, [r2, #0]
    1548:	f022 0201 	bic.w	r2, r2, #1
    154c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    154e:	68fb      	ldr	r3, [r7, #12]
    1550:	6819      	ldr	r1, [r3, #0]
    1552:	68fb      	ldr	r3, [r7, #12]
    1554:	681b      	ldr	r3, [r3, #0]
    1556:	681b      	ldr	r3, [r3, #0]
    1558:	f240 02ff 	movw	r2, #255	; 0xff
    155c:	f6cf 7200 	movt	r2, #65280	; 0xff00
    1560:	ea03 0202 	and.w	r2, r3, r2
    1564:	6a3b      	ldr	r3, [r7, #32]
    1566:	ea4f 2003 	mov.w	r0, r3, lsl #8
    156a:	f64f 7300 	movw	r3, #65280	; 0xff00
    156e:	f2c0 03ff 	movt	r3, #255	; 0xff
    1572:	ea00 0303 	and.w	r3, r0, r3
    1576:	ea42 0303 	orr.w	r3, r2, r3
    157a:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    157c:	68fb      	ldr	r3, [r7, #12]
    157e:	681b      	ldr	r3, [r3, #0]
    1580:	f04f 0208 	mov.w	r2, #8
    1584:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1586:	68fb      	ldr	r3, [r7, #12]
    1588:	681b      	ldr	r3, [r3, #0]
    158a:	68fa      	ldr	r2, [r7, #12]
    158c:	6812      	ldr	r2, [r2, #0]
    158e:	6812      	ldr	r2, [r2, #0]
    1590:	f042 0201 	orr.w	r2, r2, #1
    1594:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1596:	68fb      	ldr	r3, [r7, #12]
    1598:	681b      	ldr	r3, [r3, #0]
    159a:	689b      	ldr	r3, [r3, #8]
    159c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    15a0:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    15a2:	e009      	b.n	15b8 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    15a4:	68fb      	ldr	r3, [r7, #12]
    15a6:	681b      	ldr	r3, [r3, #0]
    15a8:	691b      	ldr	r3, [r3, #16]
    15aa:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    15ac:	68fb      	ldr	r3, [r7, #12]
    15ae:	681b      	ldr	r3, [r3, #0]
    15b0:	689b      	ldr	r3, [r3, #8]
    15b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    15b6:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    15b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    15ba:	2b00      	cmp	r3, #0
    15bc:	d0f2      	beq.n	15a4 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    15be:	f04f 0300 	mov.w	r3, #0
    15c2:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    15c4:	f04f 0300 	mov.w	r3, #0
    15c8:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    15ca:	8bba      	ldrh	r2, [r7, #28]
    15cc:	88fb      	ldrh	r3, [r7, #6]
    15ce:	429a      	cmp	r2, r3
    15d0:	d20f      	bcs.n	15f2 <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    15d2:	68fb      	ldr	r3, [r7, #12]
    15d4:	681b      	ldr	r3, [r3, #0]
    15d6:	8bb9      	ldrh	r1, [r7, #28]
    15d8:	68ba      	ldr	r2, [r7, #8]
    15da:	440a      	add	r2, r1
    15dc:	7812      	ldrb	r2, [r2, #0]
    15de:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    15e0:	8bbb      	ldrh	r3, [r7, #28]
    15e2:	f103 0301 	add.w	r3, r3, #1
    15e6:	83bb      	strh	r3, [r7, #28]
        ++transit;
    15e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    15ea:	f103 0301 	add.w	r3, r3, #1
    15ee:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    15f0:	e06a      	b.n	16c8 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    15f2:	8bba      	ldrh	r2, [r7, #28]
    15f4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    15f6:	429a      	cmp	r2, r3
    15f8:	d266      	bcs.n	16c8 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    15fa:	68fb      	ldr	r3, [r7, #12]
    15fc:	681b      	ldr	r3, [r3, #0]
    15fe:	f04f 0200 	mov.w	r2, #0
    1602:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    1604:	8bbb      	ldrh	r3, [r7, #28]
    1606:	f103 0301 	add.w	r3, r3, #1
    160a:	83bb      	strh	r3, [r7, #28]
            ++transit;
    160c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    160e:	f103 0301 	add.w	r3, r3, #1
    1612:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1614:	e058      	b.n	16c8 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1616:	68fb      	ldr	r3, [r7, #12]
    1618:	681b      	ldr	r3, [r3, #0]
    161a:	689b      	ldr	r3, [r3, #8]
    161c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1620:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    1622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1624:	2b00      	cmp	r3, #0
    1626:	d11e      	bne.n	1666 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    1628:	68fb      	ldr	r3, [r7, #12]
    162a:	681b      	ldr	r3, [r3, #0]
    162c:	691b      	ldr	r3, [r3, #16]
    162e:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    1630:	8b7a      	ldrh	r2, [r7, #26]
    1632:	88fb      	ldrh	r3, [r7, #6]
    1634:	429a      	cmp	r2, r3
    1636:	d30e      	bcc.n	1656 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    1638:	8bfa      	ldrh	r2, [r7, #30]
    163a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    163e:	429a      	cmp	r2, r3
    1640:	d205      	bcs.n	164e <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    1642:	8bfa      	ldrh	r2, [r7, #30]
    1644:	683b      	ldr	r3, [r7, #0]
    1646:	4413      	add	r3, r2
    1648:	697a      	ldr	r2, [r7, #20]
    164a:	b2d2      	uxtb	r2, r2
    164c:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    164e:	8bfb      	ldrh	r3, [r7, #30]
    1650:	f103 0301 	add.w	r3, r3, #1
    1654:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    1656:	8b7b      	ldrh	r3, [r7, #26]
    1658:	f103 0301 	add.w	r3, r3, #1
    165c:	837b      	strh	r3, [r7, #26]
            --transit;
    165e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1660:	f103 33ff 	add.w	r3, r3, #4294967295
    1664:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1666:	68fb      	ldr	r3, [r7, #12]
    1668:	681b      	ldr	r3, [r3, #0]
    166a:	689b      	ldr	r3, [r3, #8]
    166c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1670:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    1672:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1674:	2b00      	cmp	r3, #0
    1676:	d127      	bne.n	16c8 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    1678:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    167a:	2b03      	cmp	r3, #3
    167c:	d824      	bhi.n	16c8 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    167e:	8bba      	ldrh	r2, [r7, #28]
    1680:	88fb      	ldrh	r3, [r7, #6]
    1682:	429a      	cmp	r2, r3
    1684:	d20f      	bcs.n	16a6 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1686:	68fb      	ldr	r3, [r7, #12]
    1688:	681b      	ldr	r3, [r3, #0]
    168a:	8bb9      	ldrh	r1, [r7, #28]
    168c:	68ba      	ldr	r2, [r7, #8]
    168e:	440a      	add	r2, r1
    1690:	7812      	ldrb	r2, [r2, #0]
    1692:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    1694:	8bbb      	ldrh	r3, [r7, #28]
    1696:	f103 0301 	add.w	r3, r3, #1
    169a:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    169c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    169e:	f103 0301 	add.w	r3, r3, #1
    16a2:	84fb      	strh	r3, [r7, #38]	; 0x26
    16a4:	e010      	b.n	16c8 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    16a6:	8bba      	ldrh	r2, [r7, #28]
    16a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    16aa:	429a      	cmp	r2, r3
    16ac:	d20c      	bcs.n	16c8 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    16ae:	68fb      	ldr	r3, [r7, #12]
    16b0:	681b      	ldr	r3, [r3, #0]
    16b2:	f04f 0200 	mov.w	r2, #0
    16b6:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    16b8:	8bbb      	ldrh	r3, [r7, #28]
    16ba:	f103 0301 	add.w	r3, r3, #1
    16be:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    16c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    16c2:	f103 0301 	add.w	r3, r3, #1
    16c6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    16c8:	8b7a      	ldrh	r2, [r7, #26]
    16ca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    16cc:	429a      	cmp	r2, r3
    16ce:	d3a2      	bcc.n	1616 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    16d0:	f107 0738 	add.w	r7, r7, #56	; 0x38
    16d4:	46bd      	mov	sp, r7
    16d6:	bd80      	pop	{r7, pc}

000016d8 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    16d8:	b480      	push	{r7}
    16da:	b085      	sub	sp, #20
    16dc:	af00      	add	r7, sp, #0
    16de:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    16e0:	f04f 0300 	mov.w	r3, #0
    16e4:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    16e6:	e00e      	b.n	1706 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    16e8:	687b      	ldr	r3, [r7, #4]
    16ea:	681b      	ldr	r3, [r3, #0]
    16ec:	687a      	ldr	r2, [r7, #4]
    16ee:	6891      	ldr	r1, [r2, #8]
    16f0:	687a      	ldr	r2, [r7, #4]
    16f2:	6912      	ldr	r2, [r2, #16]
    16f4:	440a      	add	r2, r1
    16f6:	7812      	ldrb	r2, [r2, #0]
    16f8:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    16fa:	687b      	ldr	r3, [r7, #4]
    16fc:	691b      	ldr	r3, [r3, #16]
    16fe:	f103 0201 	add.w	r2, r3, #1
    1702:	687b      	ldr	r3, [r7, #4]
    1704:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1706:	687b      	ldr	r3, [r7, #4]
    1708:	681b      	ldr	r3, [r3, #0]
    170a:	689b      	ldr	r3, [r3, #8]
    170c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1710:	2b00      	cmp	r3, #0
    1712:	d105      	bne.n	1720 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    1714:	687b      	ldr	r3, [r7, #4]
    1716:	691a      	ldr	r2, [r3, #16]
    1718:	687b      	ldr	r3, [r7, #4]
    171a:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    171c:	429a      	cmp	r2, r3
    171e:	d3e3      	bcc.n	16e8 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    1720:	687b      	ldr	r3, [r7, #4]
    1722:	691a      	ldr	r2, [r3, #16]
    1724:	687b      	ldr	r3, [r7, #4]
    1726:	68db      	ldr	r3, [r3, #12]
    1728:	429a      	cmp	r2, r3
    172a:	d31c      	bcc.n	1766 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    172c:	e00e      	b.n	174c <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    172e:	687b      	ldr	r3, [r7, #4]
    1730:	681b      	ldr	r3, [r3, #0]
    1732:	687a      	ldr	r2, [r7, #4]
    1734:	6951      	ldr	r1, [r2, #20]
    1736:	687a      	ldr	r2, [r7, #4]
    1738:	69d2      	ldr	r2, [r2, #28]
    173a:	440a      	add	r2, r1
    173c:	7812      	ldrb	r2, [r2, #0]
    173e:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    1740:	687b      	ldr	r3, [r7, #4]
    1742:	69db      	ldr	r3, [r3, #28]
    1744:	f103 0201 	add.w	r2, r3, #1
    1748:	687b      	ldr	r3, [r7, #4]
    174a:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    174c:	687b      	ldr	r3, [r7, #4]
    174e:	681b      	ldr	r3, [r3, #0]
    1750:	689b      	ldr	r3, [r3, #8]
    1752:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1756:	2b00      	cmp	r3, #0
    1758:	d105      	bne.n	1766 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    175a:	687b      	ldr	r3, [r7, #4]
    175c:	69da      	ldr	r2, [r3, #28]
    175e:	687b      	ldr	r3, [r7, #4]
    1760:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1762:	429a      	cmp	r2, r3
    1764:	d3e3      	bcc.n	172e <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    1766:	687b      	ldr	r3, [r7, #4]
    1768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    176a:	2b00      	cmp	r3, #0
    176c:	d01f      	beq.n	17ae <fill_slave_tx_fifo+0xd6>
    176e:	687b      	ldr	r3, [r7, #4]
    1770:	691a      	ldr	r2, [r3, #16]
    1772:	687b      	ldr	r3, [r7, #4]
    1774:	68db      	ldr	r3, [r3, #12]
    1776:	429a      	cmp	r2, r3
    1778:	d319      	bcc.n	17ae <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	69da      	ldr	r2, [r3, #28]
    177e:	687b      	ldr	r3, [r7, #4]
    1780:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    1782:	429a      	cmp	r2, r3
    1784:	d313      	bcc.n	17ae <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    1786:	e008      	b.n	179a <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    1788:	687b      	ldr	r3, [r7, #4]
    178a:	681b      	ldr	r3, [r3, #0]
    178c:	f04f 0200 	mov.w	r2, #0
    1790:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    1792:	68fb      	ldr	r3, [r7, #12]
    1794:	f103 0301 	add.w	r3, r3, #1
    1798:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    179a:	687b      	ldr	r3, [r7, #4]
    179c:	681b      	ldr	r3, [r3, #0]
    179e:	689b      	ldr	r3, [r3, #8]
    17a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    17a4:	2b00      	cmp	r3, #0
    17a6:	d102      	bne.n	17ae <fill_slave_tx_fifo+0xd6>
    17a8:	68fb      	ldr	r3, [r7, #12]
    17aa:	2b1f      	cmp	r3, #31
    17ac:	d9ec      	bls.n	1788 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    17ae:	f107 0714 	add.w	r7, r7, #20
    17b2:	46bd      	mov	sp, r7
    17b4:	bc80      	pop	{r7}
    17b6:	4770      	bx	lr

000017b8 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    17b8:	b580      	push	{r7, lr}
    17ba:	b084      	sub	sp, #16
    17bc:	af00      	add	r7, sp, #0
    17be:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    17c0:	687b      	ldr	r3, [r7, #4]
    17c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    17c6:	2b02      	cmp	r3, #2
    17c8:	d115      	bne.n	17f6 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    17ca:	e00c      	b.n	17e6 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    17cc:	687b      	ldr	r3, [r7, #4]
    17ce:	681b      	ldr	r3, [r3, #0]
    17d0:	691b      	ldr	r3, [r3, #16]
    17d2:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    17d4:	687b      	ldr	r3, [r7, #4]
    17d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    17d8:	2b00      	cmp	r3, #0
    17da:	d004      	beq.n	17e6 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    17dc:	687b      	ldr	r3, [r7, #4]
    17de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    17e0:	68fa      	ldr	r2, [r7, #12]
    17e2:	4610      	mov	r0, r2
    17e4:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    17e6:	687b      	ldr	r3, [r7, #4]
    17e8:	681b      	ldr	r3, [r3, #0]
    17ea:	689b      	ldr	r3, [r3, #8]
    17ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    17f0:	2b00      	cmp	r3, #0
    17f2:	d0eb      	beq.n	17cc <read_slave_rx_fifo+0x14>
    17f4:	e032      	b.n	185c <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    17f6:	687b      	ldr	r3, [r7, #4]
    17f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    17fc:	2b01      	cmp	r3, #1
    17fe:	d125      	bne.n	184c <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1800:	e017      	b.n	1832 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1802:	687b      	ldr	r3, [r7, #4]
    1804:	681b      	ldr	r3, [r3, #0]
    1806:	691b      	ldr	r3, [r3, #16]
    1808:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    180a:	687b      	ldr	r3, [r7, #4]
    180c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    180e:	687b      	ldr	r3, [r7, #4]
    1810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1812:	429a      	cmp	r2, r3
    1814:	d207      	bcs.n	1826 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    1816:	687b      	ldr	r3, [r7, #4]
    1818:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    181a:	687b      	ldr	r3, [r7, #4]
    181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    181e:	4413      	add	r3, r2
    1820:	68fa      	ldr	r2, [r7, #12]
    1822:	b2d2      	uxtb	r2, r2
    1824:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    1826:	687b      	ldr	r3, [r7, #4]
    1828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    182a:	f103 0201 	add.w	r2, r3, #1
    182e:	687b      	ldr	r3, [r7, #4]
    1830:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1832:	687b      	ldr	r3, [r7, #4]
    1834:	681b      	ldr	r3, [r3, #0]
    1836:	689b      	ldr	r3, [r3, #8]
    1838:	f003 0340 	and.w	r3, r3, #64	; 0x40
    183c:	2b00      	cmp	r3, #0
    183e:	d0e0      	beq.n	1802 <read_slave_rx_fifo+0x4a>
    1840:	e00c      	b.n	185c <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1842:	687b      	ldr	r3, [r7, #4]
    1844:	681b      	ldr	r3, [r3, #0]
    1846:	691b      	ldr	r3, [r3, #16]
    1848:	60fb      	str	r3, [r7, #12]
    184a:	e000      	b.n	184e <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    184c:	bf00      	nop
    184e:	687b      	ldr	r3, [r7, #4]
    1850:	681b      	ldr	r3, [r3, #0]
    1852:	689b      	ldr	r3, [r3, #8]
    1854:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1858:	2b00      	cmp	r3, #0
    185a:	d0f2      	beq.n	1842 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    185c:	f107 0710 	add.w	r7, r7, #16
    1860:	46bd      	mov	sp, r7
    1862:	bd80      	pop	{r7, pc}

00001864 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    1864:	b580      	push	{r7, lr}
    1866:	b086      	sub	sp, #24
    1868:	af00      	add	r7, sp, #0
    186a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	681b      	ldr	r3, [r3, #0]
    1870:	f103 0320 	add.w	r3, r3, #32
    1874:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1876:	687a      	ldr	r2, [r7, #4]
    1878:	f240 03a8 	movw	r3, #168	; 0xa8
    187c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1880:	429a      	cmp	r2, r3
    1882:	d007      	beq.n	1894 <mss_spi_isr+0x30>
    1884:	687a      	ldr	r2, [r7, #4]
    1886:	f240 0324 	movw	r3, #36	; 0x24
    188a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    188e:	429a      	cmp	r2, r3
    1890:	d000      	beq.n	1894 <mss_spi_isr+0x30>
    1892:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    1894:	693b      	ldr	r3, [r7, #16]
    1896:	681b      	ldr	r3, [r3, #0]
    1898:	f003 0302 	and.w	r3, r3, #2
    189c:	2b00      	cmp	r3, #0
    189e:	d052      	beq.n	1946 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    18a0:	687b      	ldr	r3, [r7, #4]
    18a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    18a6:	2b02      	cmp	r3, #2
    18a8:	d115      	bne.n	18d6 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    18aa:	e00c      	b.n	18c6 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    18ac:	687b      	ldr	r3, [r7, #4]
    18ae:	681b      	ldr	r3, [r3, #0]
    18b0:	691b      	ldr	r3, [r3, #16]
    18b2:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    18b4:	687b      	ldr	r3, [r7, #4]
    18b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    18b8:	2b00      	cmp	r3, #0
    18ba:	d004      	beq.n	18c6 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    18bc:	687b      	ldr	r3, [r7, #4]
    18be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    18c0:	68fa      	ldr	r2, [r7, #12]
    18c2:	4610      	mov	r0, r2
    18c4:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    18c6:	687b      	ldr	r3, [r7, #4]
    18c8:	681b      	ldr	r3, [r3, #0]
    18ca:	689b      	ldr	r3, [r3, #8]
    18cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    18d0:	2b00      	cmp	r3, #0
    18d2:	d0eb      	beq.n	18ac <mss_spi_isr+0x48>
    18d4:	e032      	b.n	193c <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    18d6:	687b      	ldr	r3, [r7, #4]
    18d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    18dc:	2b01      	cmp	r3, #1
    18de:	d125      	bne.n	192c <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    18e0:	e017      	b.n	1912 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    18e2:	687b      	ldr	r3, [r7, #4]
    18e4:	681b      	ldr	r3, [r3, #0]
    18e6:	691b      	ldr	r3, [r3, #16]
    18e8:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    18ea:	687b      	ldr	r3, [r7, #4]
    18ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    18ee:	687b      	ldr	r3, [r7, #4]
    18f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    18f2:	429a      	cmp	r2, r3
    18f4:	d207      	bcs.n	1906 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    18f6:	687b      	ldr	r3, [r7, #4]
    18f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18fa:	687b      	ldr	r3, [r7, #4]
    18fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    18fe:	4413      	add	r3, r2
    1900:	68fa      	ldr	r2, [r7, #12]
    1902:	b2d2      	uxtb	r2, r2
    1904:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    1906:	687b      	ldr	r3, [r7, #4]
    1908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    190a:	f103 0201 	add.w	r2, r3, #1
    190e:	687b      	ldr	r3, [r7, #4]
    1910:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    1912:	687b      	ldr	r3, [r7, #4]
    1914:	681b      	ldr	r3, [r3, #0]
    1916:	689b      	ldr	r3, [r3, #8]
    1918:	f003 0340 	and.w	r3, r3, #64	; 0x40
    191c:	2b00      	cmp	r3, #0
    191e:	d0e0      	beq.n	18e2 <mss_spi_isr+0x7e>
    1920:	e00c      	b.n	193c <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    1922:	687b      	ldr	r3, [r7, #4]
    1924:	681b      	ldr	r3, [r3, #0]
    1926:	691b      	ldr	r3, [r3, #16]
    1928:	60fb      	str	r3, [r7, #12]
    192a:	e000      	b.n	192e <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    192c:	bf00      	nop
    192e:	687b      	ldr	r3, [r7, #4]
    1930:	681b      	ldr	r3, [r3, #0]
    1932:	689b      	ldr	r3, [r3, #8]
    1934:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1938:	2b00      	cmp	r3, #0
    193a:	d0f2      	beq.n	1922 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    193c:	687b      	ldr	r3, [r7, #4]
    193e:	681b      	ldr	r3, [r3, #0]
    1940:	f04f 0202 	mov.w	r2, #2
    1944:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    1946:	693b      	ldr	r3, [r7, #16]
    1948:	681b      	ldr	r3, [r3, #0]
    194a:	f003 0301 	and.w	r3, r3, #1
    194e:	b2db      	uxtb	r3, r3
    1950:	2b00      	cmp	r3, #0
    1952:	d012      	beq.n	197a <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    1954:	687b      	ldr	r3, [r7, #4]
    1956:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    195a:	2b02      	cmp	r3, #2
    195c:	d105      	bne.n	196a <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    195e:	687b      	ldr	r3, [r7, #4]
    1960:	681b      	ldr	r3, [r3, #0]
    1962:	687a      	ldr	r2, [r7, #4]
    1964:	6f92      	ldr	r2, [r2, #120]	; 0x78
    1966:	615a      	str	r2, [r3, #20]
    1968:	e002      	b.n	1970 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    196a:	6878      	ldr	r0, [r7, #4]
    196c:	f7ff feb4 	bl	16d8 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	681b      	ldr	r3, [r3, #0]
    1974:	f04f 0201 	mov.w	r2, #1
    1978:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    197a:	693b      	ldr	r3, [r7, #16]
    197c:	681b      	ldr	r3, [r3, #0]
    197e:	f003 0310 	and.w	r3, r3, #16
    1982:	2b00      	cmp	r3, #0
    1984:	d023      	beq.n	19ce <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    1986:	6878      	ldr	r0, [r7, #4]
    1988:	f7ff ff16 	bl	17b8 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    198c:	687b      	ldr	r3, [r7, #4]
    198e:	6a1b      	ldr	r3, [r3, #32]
    1990:	2b00      	cmp	r3, #0
    1992:	d00b      	beq.n	19ac <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    1994:	687b      	ldr	r3, [r7, #4]
    1996:	6a1b      	ldr	r3, [r3, #32]
    1998:	687a      	ldr	r2, [r7, #4]
    199a:	6a91      	ldr	r1, [r2, #40]	; 0x28
    199c:	687a      	ldr	r2, [r7, #4]
    199e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    19a0:	4608      	mov	r0, r1
    19a2:	4611      	mov	r1, r2
    19a4:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    19a6:	6878      	ldr	r0, [r7, #4]
    19a8:	f7ff fe96 	bl	16d8 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    19ac:	687b      	ldr	r3, [r7, #4]
    19ae:	f04f 0201 	mov.w	r2, #1
    19b2:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    19b4:	687b      	ldr	r3, [r7, #4]
    19b6:	681b      	ldr	r3, [r3, #0]
    19b8:	687a      	ldr	r2, [r7, #4]
    19ba:	6812      	ldr	r2, [r2, #0]
    19bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    19be:	f022 0210 	bic.w	r2, r2, #16
    19c2:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    19c4:	687b      	ldr	r3, [r7, #4]
    19c6:	681b      	ldr	r3, [r3, #0]
    19c8:	f04f 0210 	mov.w	r2, #16
    19cc:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    19ce:	693b      	ldr	r3, [r7, #16]
    19d0:	681b      	ldr	r3, [r3, #0]
    19d2:	f003 0304 	and.w	r3, r3, #4
    19d6:	2b00      	cmp	r3, #0
    19d8:	d00f      	beq.n	19fa <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    19da:	687b      	ldr	r3, [r7, #4]
    19dc:	681b      	ldr	r3, [r3, #0]
    19de:	687a      	ldr	r2, [r7, #4]
    19e0:	6812      	ldr	r2, [r2, #0]
    19e2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    19e4:	f042 0204 	orr.w	r2, r2, #4
    19e8:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    19ea:	6878      	ldr	r0, [r7, #4]
    19ec:	f7ff fb54 	bl	1098 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    19f0:	687b      	ldr	r3, [r7, #4]
    19f2:	681b      	ldr	r3, [r3, #0]
    19f4:	f04f 0204 	mov.w	r2, #4
    19f8:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    19fa:	693b      	ldr	r3, [r7, #16]
    19fc:	681b      	ldr	r3, [r3, #0]
    19fe:	f003 0308 	and.w	r3, r3, #8
    1a02:	2b00      	cmp	r3, #0
    1a04:	d031      	beq.n	1a6a <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    1a06:	687b      	ldr	r3, [r7, #4]
    1a08:	681b      	ldr	r3, [r3, #0]
    1a0a:	687a      	ldr	r2, [r7, #4]
    1a0c:	6812      	ldr	r2, [r2, #0]
    1a0e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1a10:	f042 0208 	orr.w	r2, r2, #8
    1a14:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    1a16:	687b      	ldr	r3, [r7, #4]
    1a18:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1a1c:	2b02      	cmp	r3, #2
    1a1e:	d113      	bne.n	1a48 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    1a20:	687b      	ldr	r3, [r7, #4]
    1a22:	681a      	ldr	r2, [r3, #0]
    1a24:	687b      	ldr	r3, [r7, #4]
    1a26:	681b      	ldr	r3, [r3, #0]
    1a28:	6819      	ldr	r1, [r3, #0]
    1a2a:	f240 03ff 	movw	r3, #255	; 0xff
    1a2e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1a32:	ea01 0303 	and.w	r3, r1, r3
    1a36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    1a3a:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    1a3c:	687b      	ldr	r3, [r7, #4]
    1a3e:	681b      	ldr	r3, [r3, #0]
    1a40:	687a      	ldr	r2, [r7, #4]
    1a42:	6f92      	ldr	r2, [r2, #120]	; 0x78
    1a44:	615a      	str	r2, [r3, #20]
    1a46:	e00b      	b.n	1a60 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    1a48:	687b      	ldr	r3, [r7, #4]
    1a4a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    1a4e:	2b01      	cmp	r3, #1
    1a50:	d106      	bne.n	1a60 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    1a52:	687b      	ldr	r3, [r7, #4]
    1a54:	f04f 0200 	mov.w	r2, #0
    1a58:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    1a5a:	6878      	ldr	r0, [r7, #4]
    1a5c:	f7ff fe3c 	bl	16d8 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    1a60:	687b      	ldr	r3, [r7, #4]
    1a62:	681b      	ldr	r3, [r3, #0]
    1a64:	f04f 0208 	mov.w	r2, #8
    1a68:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    1a6a:	693b      	ldr	r3, [r7, #16]
    1a6c:	681b      	ldr	r3, [r3, #0]
    1a6e:	f003 0320 	and.w	r3, r3, #32
    1a72:	2b00      	cmp	r3, #0
    1a74:	d049      	beq.n	1b0a <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    1a76:	6878      	ldr	r0, [r7, #4]
    1a78:	f7ff fe9e 	bl	17b8 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    1a7c:	687b      	ldr	r3, [r7, #4]
    1a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1a80:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    1a82:	687b      	ldr	r3, [r7, #4]
    1a84:	6a1b      	ldr	r3, [r3, #32]
    1a86:	2b00      	cmp	r3, #0
    1a88:	d01c      	beq.n	1ac4 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    1a8a:	687b      	ldr	r3, [r7, #4]
    1a8c:	f04f 0200 	mov.w	r2, #0
    1a90:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    1a92:	687b      	ldr	r3, [r7, #4]
    1a94:	f04f 0200 	mov.w	r2, #0
    1a98:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    1a9a:	687b      	ldr	r3, [r7, #4]
    1a9c:	f04f 0200 	mov.w	r2, #0
    1aa0:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    1aa2:	687b      	ldr	r3, [r7, #4]
    1aa4:	f04f 0200 	mov.w	r2, #0
    1aa8:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    1aaa:	687b      	ldr	r3, [r7, #4]
    1aac:	681b      	ldr	r3, [r3, #0]
    1aae:	f04f 0210 	mov.w	r2, #16
    1ab2:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    1ab4:	687b      	ldr	r3, [r7, #4]
    1ab6:	681b      	ldr	r3, [r3, #0]
    1ab8:	687a      	ldr	r2, [r7, #4]
    1aba:	6812      	ldr	r2, [r2, #0]
    1abc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    1abe:	f042 0210 	orr.w	r2, r2, #16
    1ac2:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	f04f 0200 	mov.w	r2, #0
    1aca:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1acc:	687b      	ldr	r3, [r7, #4]
    1ace:	681b      	ldr	r3, [r3, #0]
    1ad0:	687a      	ldr	r2, [r7, #4]
    1ad2:	6812      	ldr	r2, [r2, #0]
    1ad4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1ad6:	f042 020c 	orr.w	r2, r2, #12
    1ada:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    1adc:	6878      	ldr	r0, [r7, #4]
    1ade:	f7ff fdfb 	bl	16d8 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    1ae2:	687b      	ldr	r3, [r7, #4]
    1ae4:	f04f 0200 	mov.w	r2, #0
    1ae8:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    1aea:	687b      	ldr	r3, [r7, #4]
    1aec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    1aee:	2b00      	cmp	r3, #0
    1af0:	d006      	beq.n	1b00 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    1af2:	687b      	ldr	r3, [r7, #4]
    1af4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    1af6:	687a      	ldr	r2, [r7, #4]
    1af8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    1afa:	4610      	mov	r0, r2
    1afc:	6979      	ldr	r1, [r7, #20]
    1afe:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    1b00:	687b      	ldr	r3, [r7, #4]
    1b02:	681b      	ldr	r3, [r3, #0]
    1b04:	f04f 0220 	mov.w	r2, #32
    1b08:	60da      	str	r2, [r3, #12]
    }
}
    1b0a:	f107 0718 	add.w	r7, r7, #24
    1b0e:	46bd      	mov	sp, r7
    1b10:	bd80      	pop	{r7, pc}
    1b12:	bf00      	nop

00001b14 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    1b14:	4668      	mov	r0, sp
    1b16:	f020 0107 	bic.w	r1, r0, #7
    1b1a:	468d      	mov	sp, r1
    1b1c:	b589      	push	{r0, r3, r7, lr}
    1b1e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    1b20:	f240 00a8 	movw	r0, #168	; 0xa8
    1b24:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b28:	f7ff fe9c 	bl	1864 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    1b2c:	f04f 000c 	mov.w	r0, #12
    1b30:	f7ff f9fa 	bl	f28 <NVIC_ClearPendingIRQ>
}
    1b34:	46bd      	mov	sp, r7
    1b36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1b3a:	4685      	mov	sp, r0
    1b3c:	4770      	bx	lr
    1b3e:	bf00      	nop

00001b40 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    1b40:	4668      	mov	r0, sp
    1b42:	f020 0107 	bic.w	r1, r0, #7
    1b46:	468d      	mov	sp, r1
    1b48:	b589      	push	{r0, r3, r7, lr}
    1b4a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    1b4c:	f240 0024 	movw	r0, #36	; 0x24
    1b50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b54:	f7ff fe86 	bl	1864 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    1b58:	f04f 000d 	mov.w	r0, #13
    1b5c:	f7ff f9e4 	bl	f28 <NVIC_ClearPendingIRQ>
}
    1b60:	46bd      	mov	sp, r7
    1b62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1b66:	4685      	mov	sp, r0
    1b68:	4770      	bx	lr
    1b6a:	bf00      	nop

00001b6c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1b6c:	b480      	push	{r7}
    1b6e:	b083      	sub	sp, #12
    1b70:	af00      	add	r7, sp, #0
    1b72:	4603      	mov	r3, r0
    1b74:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1b76:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1b82:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b86:	88f9      	ldrh	r1, [r7, #6]
    1b88:	f001 011f 	and.w	r1, r1, #31
    1b8c:	f04f 0001 	mov.w	r0, #1
    1b90:	fa00 f101 	lsl.w	r1, r0, r1
    1b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b98:	f107 070c 	add.w	r7, r7, #12
    1b9c:	46bd      	mov	sp, r7
    1b9e:	bc80      	pop	{r7}
    1ba0:	4770      	bx	lr
    1ba2:	bf00      	nop

00001ba4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1ba4:	b480      	push	{r7}
    1ba6:	b083      	sub	sp, #12
    1ba8:	af00      	add	r7, sp, #0
    1baa:	4603      	mov	r3, r0
    1bac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1bae:	f24e 1300 	movw	r3, #57600	; 0xe100
    1bb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1bba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1bbe:	88f9      	ldrh	r1, [r7, #6]
    1bc0:	f001 011f 	and.w	r1, r1, #31
    1bc4:	f04f 0001 	mov.w	r0, #1
    1bc8:	fa00 f101 	lsl.w	r1, r0, r1
    1bcc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1bd4:	f107 070c 	add.w	r7, r7, #12
    1bd8:	46bd      	mov	sp, r7
    1bda:	bc80      	pop	{r7}
    1bdc:	4770      	bx	lr
    1bde:	bf00      	nop

00001be0 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    1be0:	b480      	push	{r7}
    1be2:	b085      	sub	sp, #20
    1be4:	af00      	add	r7, sp, #0
    1be6:	4603      	mov	r3, r0
    1be8:	6039      	str	r1, [r7, #0]
    1bea:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    1bec:	79fb      	ldrb	r3, [r7, #7]
    1bee:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1bf0:	68fb      	ldr	r3, [r7, #12]
    1bf2:	2b1f      	cmp	r3, #31
    1bf4:	d900      	bls.n	1bf8 <MSS_GPIO_config+0x18>
    1bf6:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    1bf8:	68fb      	ldr	r3, [r7, #12]
    1bfa:	2b1f      	cmp	r3, #31
    1bfc:	d808      	bhi.n	1c10 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    1bfe:	68fa      	ldr	r2, [r7, #12]
    1c00:	f641 6340 	movw	r3, #7744	; 0x1e40
    1c04:	f2c0 0300 	movt	r3, #0
    1c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1c0c:	683a      	ldr	r2, [r7, #0]
    1c0e:	601a      	str	r2, [r3, #0]
    }
}
    1c10:	f107 0714 	add.w	r7, r7, #20
    1c14:	46bd      	mov	sp, r7
    1c16:	bc80      	pop	{r7}
    1c18:	4770      	bx	lr
    1c1a:	bf00      	nop

00001c1c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    1c1c:	b480      	push	{r7}
    1c1e:	b085      	sub	sp, #20
    1c20:	af00      	add	r7, sp, #0
    1c22:	4602      	mov	r2, r0
    1c24:	460b      	mov	r3, r1
    1c26:	71fa      	strb	r2, [r7, #7]
    1c28:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    1c2a:	79fb      	ldrb	r3, [r7, #7]
    1c2c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1c2e:	68fb      	ldr	r3, [r7, #12]
    1c30:	2b1f      	cmp	r3, #31
    1c32:	d900      	bls.n	1c36 <MSS_GPIO_set_output+0x1a>
    1c34:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    1c36:	68fb      	ldr	r3, [r7, #12]
    1c38:	2b1f      	cmp	r3, #31
    1c3a:	d809      	bhi.n	1c50 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    1c3c:	f240 0300 	movw	r3, #0
    1c40:	f2c4 2326 	movt	r3, #16934	; 0x4226
    1c44:	68fa      	ldr	r2, [r7, #12]
    1c46:	79b9      	ldrb	r1, [r7, #6]
    1c48:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    1c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    1c50:	f107 0714 	add.w	r7, r7, #20
    1c54:	46bd      	mov	sp, r7
    1c56:	bc80      	pop	{r7}
    1c58:	4770      	bx	lr
    1c5a:	bf00      	nop

00001c5c <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    1c5c:	b580      	push	{r7, lr}
    1c5e:	b084      	sub	sp, #16
    1c60:	af00      	add	r7, sp, #0
    1c62:	4603      	mov	r3, r0
    1c64:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    1c66:	79fb      	ldrb	r3, [r7, #7]
    1c68:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1c6a:	68fb      	ldr	r3, [r7, #12]
    1c6c:	2b1f      	cmp	r3, #31
    1c6e:	d900      	bls.n	1c72 <MSS_GPIO_enable_irq+0x16>
    1c70:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    1c72:	68fb      	ldr	r3, [r7, #12]
    1c74:	2b1f      	cmp	r3, #31
    1c76:	d81e      	bhi.n	1cb6 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    1c78:	68fa      	ldr	r2, [r7, #12]
    1c7a:	f641 6340 	movw	r3, #7744	; 0x1e40
    1c7e:	f2c0 0300 	movt	r3, #0
    1c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1c86:	681b      	ldr	r3, [r3, #0]
    1c88:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    1c8a:	68fa      	ldr	r2, [r7, #12]
    1c8c:	f641 6340 	movw	r3, #7744	; 0x1e40
    1c90:	f2c0 0300 	movt	r3, #0
    1c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1c98:	68ba      	ldr	r2, [r7, #8]
    1c9a:	f042 0208 	orr.w	r2, r2, #8
    1c9e:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    1ca0:	68fa      	ldr	r2, [r7, #12]
    1ca2:	f641 63c0 	movw	r3, #7872	; 0x1ec0
    1ca6:	f2c0 0300 	movt	r3, #0
    1caa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1cae:	b21b      	sxth	r3, r3
    1cb0:	4618      	mov	r0, r3
    1cb2:	f7ff ff5b 	bl	1b6c <NVIC_EnableIRQ>
    }
}
    1cb6:	f107 0710 	add.w	r7, r7, #16
    1cba:	46bd      	mov	sp, r7
    1cbc:	bd80      	pop	{r7, pc}
    1cbe:	bf00      	nop

00001cc0 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    1cc0:	b580      	push	{r7, lr}
    1cc2:	b084      	sub	sp, #16
    1cc4:	af00      	add	r7, sp, #0
    1cc6:	4603      	mov	r3, r0
    1cc8:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    1cca:	79fb      	ldrb	r3, [r7, #7]
    1ccc:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1cce:	68fb      	ldr	r3, [r7, #12]
    1cd0:	2b1f      	cmp	r3, #31
    1cd2:	d900      	bls.n	1cd6 <MSS_GPIO_clear_irq+0x16>
    1cd4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    1cd6:	68fb      	ldr	r3, [r7, #12]
    1cd8:	2b1f      	cmp	r3, #31
    1cda:	d815      	bhi.n	1d08 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    1cdc:	f243 0300 	movw	r3, #12288	; 0x3000
    1ce0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1ce4:	68fa      	ldr	r2, [r7, #12]
    1ce6:	f04f 0101 	mov.w	r1, #1
    1cea:	fa01 f202 	lsl.w	r2, r1, r2
    1cee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    1cf2:	68fa      	ldr	r2, [r7, #12]
    1cf4:	f641 63c0 	movw	r3, #7872	; 0x1ec0
    1cf8:	f2c0 0300 	movt	r3, #0
    1cfc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1d00:	b21b      	sxth	r3, r3
    1d02:	4618      	mov	r0, r3
    1d04:	f7ff ff4e 	bl	1ba4 <NVIC_ClearPendingIRQ>
    }
}
    1d08:	f107 0710 	add.w	r7, r7, #16
    1d0c:	46bd      	mov	sp, r7
    1d0e:	bd80      	pop	{r7, pc}

00001d10 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    1d10:	b480      	push	{r7}
    1d12:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    1d14:	46bd      	mov	sp, r7
    1d16:	bc80      	pop	{r7}
    1d18:	4770      	bx	lr
    1d1a:	bf00      	nop

00001d1c <__libc_init_array>:
    1d1c:	b570      	push	{r4, r5, r6, lr}
    1d1e:	f641 7618 	movw	r6, #7960	; 0x1f18
    1d22:	f641 7518 	movw	r5, #7960	; 0x1f18
    1d26:	f2c0 0600 	movt	r6, #0
    1d2a:	f2c0 0500 	movt	r5, #0
    1d2e:	1b76      	subs	r6, r6, r5
    1d30:	10b6      	asrs	r6, r6, #2
    1d32:	d006      	beq.n	1d42 <__libc_init_array+0x26>
    1d34:	2400      	movs	r4, #0
    1d36:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    1d3a:	3401      	adds	r4, #1
    1d3c:	4798      	blx	r3
    1d3e:	42a6      	cmp	r6, r4
    1d40:	d8f9      	bhi.n	1d36 <__libc_init_array+0x1a>
    1d42:	f641 7518 	movw	r5, #7960	; 0x1f18
    1d46:	f641 761c 	movw	r6, #7964	; 0x1f1c
    1d4a:	f2c0 0500 	movt	r5, #0
    1d4e:	f2c0 0600 	movt	r6, #0
    1d52:	1b76      	subs	r6, r6, r5
    1d54:	f000 f8d4 	bl	1f00 <_init>
    1d58:	10b6      	asrs	r6, r6, #2
    1d5a:	d006      	beq.n	1d6a <__libc_init_array+0x4e>
    1d5c:	2400      	movs	r4, #0
    1d5e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    1d62:	3401      	adds	r4, #1
    1d64:	4798      	blx	r3
    1d66:	42a6      	cmp	r6, r4
    1d68:	d8f9      	bhi.n	1d5e <__libc_init_array+0x42>
    1d6a:	bd70      	pop	{r4, r5, r6, pc}

00001d6c <memset>:
    1d6c:	2a03      	cmp	r2, #3
    1d6e:	b2c9      	uxtb	r1, r1
    1d70:	b430      	push	{r4, r5}
    1d72:	d807      	bhi.n	1d84 <memset+0x18>
    1d74:	b122      	cbz	r2, 1d80 <memset+0x14>
    1d76:	2300      	movs	r3, #0
    1d78:	54c1      	strb	r1, [r0, r3]
    1d7a:	3301      	adds	r3, #1
    1d7c:	4293      	cmp	r3, r2
    1d7e:	d1fb      	bne.n	1d78 <memset+0xc>
    1d80:	bc30      	pop	{r4, r5}
    1d82:	4770      	bx	lr
    1d84:	eb00 0c02 	add.w	ip, r0, r2
    1d88:	4603      	mov	r3, r0
    1d8a:	e001      	b.n	1d90 <memset+0x24>
    1d8c:	f803 1c01 	strb.w	r1, [r3, #-1]
    1d90:	f003 0403 	and.w	r4, r3, #3
    1d94:	461a      	mov	r2, r3
    1d96:	3301      	adds	r3, #1
    1d98:	2c00      	cmp	r4, #0
    1d9a:	d1f7      	bne.n	1d8c <memset+0x20>
    1d9c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    1da0:	ebc2 040c 	rsb	r4, r2, ip
    1da4:	fb03 f301 	mul.w	r3, r3, r1
    1da8:	e01f      	b.n	1dea <memset+0x7e>
    1daa:	f842 3c40 	str.w	r3, [r2, #-64]
    1dae:	f842 3c3c 	str.w	r3, [r2, #-60]
    1db2:	f842 3c38 	str.w	r3, [r2, #-56]
    1db6:	f842 3c34 	str.w	r3, [r2, #-52]
    1dba:	f842 3c30 	str.w	r3, [r2, #-48]
    1dbe:	f842 3c2c 	str.w	r3, [r2, #-44]
    1dc2:	f842 3c28 	str.w	r3, [r2, #-40]
    1dc6:	f842 3c24 	str.w	r3, [r2, #-36]
    1dca:	f842 3c20 	str.w	r3, [r2, #-32]
    1dce:	f842 3c1c 	str.w	r3, [r2, #-28]
    1dd2:	f842 3c18 	str.w	r3, [r2, #-24]
    1dd6:	f842 3c14 	str.w	r3, [r2, #-20]
    1dda:	f842 3c10 	str.w	r3, [r2, #-16]
    1dde:	f842 3c0c 	str.w	r3, [r2, #-12]
    1de2:	f842 3c08 	str.w	r3, [r2, #-8]
    1de6:	f842 3c04 	str.w	r3, [r2, #-4]
    1dea:	4615      	mov	r5, r2
    1dec:	3240      	adds	r2, #64	; 0x40
    1dee:	2c3f      	cmp	r4, #63	; 0x3f
    1df0:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    1df4:	dcd9      	bgt.n	1daa <memset+0x3e>
    1df6:	462a      	mov	r2, r5
    1df8:	ebc5 040c 	rsb	r4, r5, ip
    1dfc:	e007      	b.n	1e0e <memset+0xa2>
    1dfe:	f842 3c10 	str.w	r3, [r2, #-16]
    1e02:	f842 3c0c 	str.w	r3, [r2, #-12]
    1e06:	f842 3c08 	str.w	r3, [r2, #-8]
    1e0a:	f842 3c04 	str.w	r3, [r2, #-4]
    1e0e:	4615      	mov	r5, r2
    1e10:	3210      	adds	r2, #16
    1e12:	2c0f      	cmp	r4, #15
    1e14:	f1a4 0410 	sub.w	r4, r4, #16
    1e18:	dcf1      	bgt.n	1dfe <memset+0x92>
    1e1a:	462a      	mov	r2, r5
    1e1c:	ebc5 050c 	rsb	r5, r5, ip
    1e20:	e001      	b.n	1e26 <memset+0xba>
    1e22:	f842 3c04 	str.w	r3, [r2, #-4]
    1e26:	4614      	mov	r4, r2
    1e28:	3204      	adds	r2, #4
    1e2a:	2d03      	cmp	r5, #3
    1e2c:	f1a5 0504 	sub.w	r5, r5, #4
    1e30:	dcf7      	bgt.n	1e22 <memset+0xb6>
    1e32:	e001      	b.n	1e38 <memset+0xcc>
    1e34:	f804 1b01 	strb.w	r1, [r4], #1
    1e38:	4564      	cmp	r4, ip
    1e3a:	d3fb      	bcc.n	1e34 <memset+0xc8>
    1e3c:	e7a0      	b.n	1d80 <memset+0x14>
    1e3e:	bf00      	nop

00001e40 <g_config_reg_lut>:
    1e40:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    1e50:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    1e60:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    1e70:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    1e80:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    1e90:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    1ea0:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    1eb0:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

00001ec0 <g_gpio_irqn_lut>:
    1ec0:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    1ed0:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    1ee0:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    1ef0:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

00001f00 <_init>:
    1f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f02:	bf00      	nop
    1f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1f06:	bc08      	pop	{r3}
    1f08:	469e      	mov	lr, r3
    1f0a:	4770      	bx	lr

00001f0c <_fini>:
    1f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f0e:	bf00      	nop
    1f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1f12:	bc08      	pop	{r3}
    1f14:	469e      	mov	lr, r3
    1f16:	4770      	bx	lr

00001f18 <__frame_dummy_init_array_entry>:
    1f18:	0485 0000                                   ....

00001f1c <__do_global_dtors_aux_fini_array_entry>:
    1f1c:	0471 0000                                   q...
