EINVAL,VAR_0
PLLE_BASE_DIVCML_MASK,VAR_1
PLLE_BASE_DIVCML_SHIFT,VAR_2
PLLE_MISC_LOCK_ENABLE,VAR_3
PLLE_MISC_READY,VAR_4
PLLE_MISC_SETUP_MASK,VAR_5
PLLE_MISC_SETUP_VALUE,VAR_6
PLLE_SS_COEFFICIENTS_MASK,VAR_7
PLLE_SS_CTRL,VAR_8
PLLE_SS_DISABLE,VAR_9
PLL_BASE_BYPASS,VAR_10
PLL_BASE_ENABLE,VAR_11
TEGRA_PLLE_CONFIGURE,VAR_12
_get_table_rate,FUNC_0
clk_hw_get_parent,FUNC_1
clk_hw_get_rate,FUNC_2
clk_pll_disable,FUNC_3
clk_pll_is_enabled,FUNC_4
clk_pll_wait_for_lock,FUNC_5
clk_plle_training,FUNC_6
divm_mask_shifted,FUNC_7
divm_shift,FUNC_8
divn_mask_shifted,FUNC_9
divn_shift,FUNC_10
divp_mask_shifted,FUNC_11
divp_shift,FUNC_12
pll_readl_base,FUNC_13
pll_readl_misc,FUNC_14
pll_writel_base,FUNC_15
pll_writel_misc,FUNC_16
readl,FUNC_17
to_clk_pll,FUNC_18
writel,FUNC_19
clk_plle_enable,FUNC_20
hw,VAR_13
pll,VAR_14
sel,VAR_15
input_rate,VAR_16
val,VAR_17
err,VAR_18
