{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602482600917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482600924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 14:03:20 2020 " "Processing started: Mon Oct 12 14:03:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482600924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482600924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clk -c clk " "Command: quartus_sta clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482600924 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482601049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482602359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482602359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482602417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482602417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603229 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.SDC " "Reading SDC File: 'clk.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at clk.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clk.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at clk.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482603338 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tdi port " "Ignored filter at clk.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tck clock " "Ignored filter at clk.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482603339 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 17 altera_reserved_tms port " "Ignored filter at clk.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482603340 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 18 altera_reserved_tdo port " "Ignored filter at clk.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at clk.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482603340 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at clk.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603340 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|combout " "Node \"timer1\|count\[12\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|dataf " "Node \"timer1\|count~143\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|combout " "Node \"timer1\|count~143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|dataf " "Node \"timer1\|count\[12\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|combout " "Node \"timer1\|count\[10\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|dataf " "Node \"timer1\|count~146\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|combout " "Node \"timer1\|count~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|dataf " "Node \"timer1\|count\[10\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|combout " "Node \"timer1\|count\[9\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|dataf " "Node \"timer1\|count~148\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|combout " "Node \"timer1\|count~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|dataf " "Node \"timer1\|count\[9\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603370 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603370 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|combout " "Node \"timer1\|count\[14\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|datad " "Node \"timer1\|count~140\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|combout " "Node \"timer1\|count~140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|dataf " "Node \"timer1\|count\[14\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|combout " "Node \"timer1\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|dataf " "Node \"timer1\|count~142\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|combout " "Node \"timer1\|count~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|datad " "Node \"timer1\|count\[13\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|combout " "Node \"timer1\|count\[11\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|datad " "Node \"timer1\|count~144\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|combout " "Node \"timer1\|count~144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|dataf " "Node \"timer1\|count\[11\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|combout " "Node \"timer1\|count\[17\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|dataf " "Node \"timer1\|count~136\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|combout " "Node \"timer1\|count~136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|datad " "Node \"timer1\|count\[17\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|combout " "Node \"timer1\|count\[18\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|dataf " "Node \"timer1\|count~135\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|combout " "Node \"timer1\|count~135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|dataf " "Node \"timer1\|count\[18\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603371 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603371 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|combout " "Node \"timer1\|count\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|datad " "Node \"timer1\|count~139\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|combout " "Node \"timer1\|count~139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|datad " "Node \"timer1\|count\[15\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|combout " "Node \"timer1\|count\[16\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|dataf " "Node \"timer1\|count~138\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|combout " "Node \"timer1\|count~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|dataf " "Node \"timer1\|count\[16\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|combout " "Node \"timer1\|count\[19\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|dataf " "Node \"timer1\|count~134\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|combout " "Node \"timer1\|count~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|dataf " "Node \"timer1\|count\[19\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|combout " "Node \"timer1\|count\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|datad " "Node \"timer1\|count~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|combout " "Node \"timer1\|count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|dataf " "Node \"timer1\|count\[5\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|combout " "Node \"timer1\|count\[7\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|datad " "Node \"timer1\|count~132\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|combout " "Node \"timer1\|count~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|dataf " "Node \"timer1\|count\[7\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|combout " "Node \"timer1\|count\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|dataf " "Node \"timer1\|count~112\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|combout " "Node \"timer1\|count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|dataf " "Node \"timer1\|count\[4\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603372 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603372 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|combout " "Node \"timer1\|count\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|dataf " "Node \"timer1\|count~114\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|combout " "Node \"timer1\|count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|dataf " "Node \"timer1\|count\[6\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|combout " "Node \"timer1\|count\[8\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|dataf " "Node \"timer1\|count~130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|combout " "Node \"timer1\|count~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|dataf " "Node \"timer1\|count\[8\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|combout " "Node \"timer1\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|dataf " "Node \"timer1\|count~111\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|combout " "Node \"timer1\|count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|dataf " "Node \"timer1\|count\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|combout " "Node \"timer1\|pow~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|dataf " "Node \"timer1\|pow~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|combout " "Node \"timer1\|pow~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|dataf " "Node \"timer1\|pow~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|combout " "Node \"timer1\|count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|datae " "Node \"timer1\|count\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|combout " "Node \"timer1\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|dataf " "Node \"timer1\|count~110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603373 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603373 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|combout " "Node \"timer1\|count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|dataf " "Node \"timer1\|count\[1\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|combout " "Node \"timer1\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|dataf " "Node \"timer1\|count~109\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603374 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|combout " "Node \"timer1\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|datad " "Node \"timer1\|count~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|combout " "Node \"timer1\|count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|datad " "Node \"timer1\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482603374 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603374 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482603376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603376 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482603376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603376 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482603376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603376 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482603376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603376 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482603376 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603376 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603380 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482603381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482603396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.155 " "Worst-case setup slack is 15.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.155               0.000 CLOCK2_50  " "   15.155               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 CLOCK2_50  " "    0.385               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.900 " "Worst-case minimum pulse width slack is 8.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.900               0.000 CLOCK2_50  " "    8.900               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482603457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482603476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482603520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605527 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482605684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605684 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482605684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605684 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482605684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605684 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482605684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605684 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482605684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605684 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.997 " "Worst-case setup slack is 14.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.997               0.000 CLOCK2_50  " "   14.997               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK2_50  " "    0.384               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.877 " "Worst-case minimum pulse width slack is 8.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.877               0.000 CLOCK2_50  " "    8.877               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482605730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605730 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482605747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482605961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607625 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482607794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607794 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482607794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607794 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482607794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607794 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482607794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607794 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482607795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607795 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.955 " "Worst-case setup slack is 16.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.955               0.000 CLOCK2_50  " "   16.955               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 CLOCK2_50  " "    0.205               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.819 " "Worst-case minimum pulse width slack is 8.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.819               0.000 CLOCK2_50  " "    8.819               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482607830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482607830 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482607847 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482608113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608113 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482608114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608114 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482608114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608114 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482608114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608114 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482608114 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608114 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.098 " "Worst-case setup slack is 17.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.098               0.000 CLOCK2_50  " "   17.098               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK2_50  " "    0.192               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.774 " "Worst-case minimum pulse width slack is 8.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.774               0.000 CLOCK2_50  " "    8.774               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482608153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482608153 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482610567 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482610627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 139 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5167 " "Peak virtual memory: 5167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482610770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 14:03:30 2020 " "Processing ended: Mon Oct 12 14:03:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482610770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482610770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482610770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482610770 ""}
