# compile vhdl design source files
vhdl xil_defaultlib  "../../../and_gate.srcs/sources_1/new/and_df.vhd"
vhdl xil_defaultlib  "../../../and_gate.srcs/sim_1/new/and_df_tbw.vhd"

# Do not sort compile order
nosort
