Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Aug 11 15:26:17 2021
| Host         : CAMSP running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------+-------------------------+------------+------------+---------+------+------+--------+--------+------------+
|     Instance     |          Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------+-------------------------+------------+------------+---------+------+------+--------+--------+------------+
| nexys4ddr        |                   (top) |      10719 |       4427 |    6292 |    0 | 3554 |    128 |      0 |          1 |
|   (nexys4ddr)    |                   (top) |       7182 |        990 |    6192 |    0 | 2066 |    128 |      0 |          1 |
|   PWMUS          |                   PWMUS |         27 |         27 |       0 |    0 |   22 |      0 |      0 |          0 |
|   picorv32       |                picorv32 |       3351 |       3263 |      88 |    0 | 1395 |      0 |      0 |          0 |
|     (picorv32)   |                picorv32 |       2663 |       2575 |      88 |    0 |  940 |      0 |      0 |          0 |
|     pcpi_div     |       picorv32_pcpi_div |        444 |        444 |       0 |    0 |  200 |      0 |      0 |          0 |
|     pcpi_mul     |       picorv32_pcpi_mul |        244 |        244 |       0 |    0 |  255 |      0 |      0 |          0 |
|   test_cam       |                test_cam |         12 |          0 |      12 |    0 |    8 |      0 |      0 |          0 |
|     DP_RAM       |           buffer_ram_dp |         12 |          0 |      12 |    0 |    8 |      0 |      0 |          0 |
|     clk25_24     |         clk24_25_nexys4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst       | clk24_25_nexys4_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   ultraSound     |              ultraSound |        144 |        144 |       0 |    0 |   59 |      0 |      0 |          0 |
|     (ultraSound) |              ultraSound |        136 |        136 |       0 |    0 |   29 |      0 |      0 |          0 |
|     freq1        |                 divFreq |          8 |          8 |       0 |    0 |   30 |      0 |      0 |          0 |
|   wheels         |                  wheels |          3 |          3 |       0 |    0 |    4 |      0 |      0 |          0 |
+------------------+-------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


