# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Num_3c.srcs/sources_1/new/demux_1to4.vhd" \
"../../../../Num_3c.srcs/sim_1/new/tb_demux_1to4.vhd" \

# Do not sort compile order
nosort
