<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/pciide_sii3112_reg.h</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dev/pci</a> - pciide_sii3112_reg.h<span style="font-size: 80%;"> (source / <a href="pciide_sii3112_reg.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">24</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*      $OpenBSD: pciide_sii3112_reg.h,v 1.6 2008/02/05 20:22:22 blambert Exp $ */</a>
<span class="lineNum">       2 </span>            : /*      $NetBSD: pciide_sii3112_reg.h,v 1.1 2003/03/20 04:22:50 thorpej Exp $   */
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : /*
<span class="lineNum">       5 </span>            :  * Copyright (c) 2003 Wasabi Systems, Inc.
<span class="lineNum">       6 </span>            :  * All rights reserved.
<span class="lineNum">       7 </span>            :  *
<span class="lineNum">       8 </span>            :  * Written by Jason R. Thorpe for Wasabi Systems, Inc.
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">      11 </span>            :  * modification, are permitted provided that the following conditions
<span class="lineNum">      12 </span>            :  * are met:
<span class="lineNum">      13 </span>            :  * 1. Redistributions of source code must retain the above copyright
<span class="lineNum">      14 </span>            :  *    notice, this list of conditions and the following disclaimer.
<span class="lineNum">      15 </span>            :  * 2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      16 </span>            :  *    notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      17 </span>            :  *    documentation and/or other materials provided with the distribution.
<span class="lineNum">      18 </span>            :  * 3. All advertising materials mentioning features or use of this software
<span class="lineNum">      19 </span>            :  *    must display the following acknowledgement:
<span class="lineNum">      20 </span>            :  *      This product includes software developed for the NetBSD Project by
<span class="lineNum">      21 </span>            :  *      Wasabi Systems, Inc.
<span class="lineNum">      22 </span>            :  * 4. The name of Wasabi Systems, Inc. may not be used to endorse
<span class="lineNum">      23 </span>            :  *    or promote products derived from this software without specific prior
<span class="lineNum">      24 </span>            :  *    written permission.
<span class="lineNum">      25 </span>            :  *
<span class="lineNum">      26 </span>            :  * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
<span class="lineNum">      27 </span>            :  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
<span class="lineNum">      28 </span>            :  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
<span class="lineNum">      29 </span>            :  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC
<span class="lineNum">      30 </span>            :  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<span class="lineNum">      31 </span>            :  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<span class="lineNum">      32 </span>            :  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<span class="lineNum">      33 </span>            :  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<span class="lineNum">      34 </span>            :  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<span class="lineNum">      35 </span>            :  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<span class="lineNum">      36 </span>            :  * POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #ifndef _DEV_PCI_PCIIDE_SII3112_REG_H_
<span class="lineNum">      40 </span>            : #define _DEV_PCI_PCIIDE_SII3112_REG_H_
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : /*
<span class="lineNum">      43 </span>            :  * PCI configuration space registers.
<span class="lineNum">      44 </span>            :  */
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : #define SII3112_PCI_CFGCTL      0x40
<span class="lineNum">      47 </span>            : #define CFGCTL_CFGWREN          (1U &lt;&lt; 0) /* enable cfg writes */
<span class="lineNum">      48 </span>            : #define CFGCTL_BA5INDEN         (1U &lt;&lt; 1) /* BA5 indirect access enable */
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : #define SII3112_PCI_SWDATA      0x44
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : #define SII3112_PCI_BM_IDE0     0x70
<span class="lineNum">      53 </span>            :         /* == BAR4+0x00 */
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : #define SII3112_PCI_PRD_IDE0    0x74
<span class="lineNum">      56 </span>            :         /* == BAR4+0x04 */
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #define SII3112_PCI_BM_IDE1     0x78
<span class="lineNum">      59 </span>            :         /* == BAR4+0x08 */
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : #define SII3112_PCI_PRD_IDE1    0x7c
<span class="lineNum">      62 </span>            :         /* == BAR4+0x0c */
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : #define SII3112_DTM_IDE0        0x80    /* Data Transfer Mode - IDE0 */
<span class="lineNum">      65 </span>            : #define SII3112_DTM_IDE1        0x84    /* Data Transfer Mode - IDE1 */
<span class="lineNum">      66 </span>            : #define DTM_IDEx_PIO            0x00000000      /* PCI DMA, IDE PIO (or 1) */
<span class="lineNum">      67 </span>            : #define DTM_IDEx_DMA            0x00000002      /* PCI DMA, IDE DMA (or 3) */
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : #define SII3112_SCS_CMD         0x88    /* System Config Status */
<span class="lineNum">      71 </span>            : #define SCS_CMD_PBM_RESET       (1U &lt;&lt; 0) /* PBM module reset */
<span class="lineNum">      72 </span>            : #define SCS_CMD_ARB_RESET       (1U &lt;&lt; 1) /* ARB module reset */
<span class="lineNum">      73 </span>            : #define SCS_CMD_FF1_RESET       (1U &lt;&lt; 4) /* IDE1 FIFO reset */
<span class="lineNum">      74 </span>            : #define SCS_CMD_FF0_RESET       (1U &lt;&lt; 5) /* IDE0 FIFO reset */
<span class="lineNum">      75 </span>            : #define SCS_CMD_IDE1_RESET      (1U &lt;&lt; 6) /* IDE1 module reset */
<span class="lineNum">      76 </span>            : #define SCS_CMD_IDE0_RESET      (1U &lt;&lt; 7) /* IDE0 module reset */
<span class="lineNum">      77 </span>            : #define SCS_CMD_FF3_RESET       (1U &lt;&lt; 8) /* IDE3 FIFO reset (3114) */
<span class="lineNum">      78 </span>            : #define SCS_CMD_FF2_RESET       (1U &lt;&lt; 9) /* IDE2 FIFO reset (3114) */
<span class="lineNum">      79 </span>            : #define SCS_CMD_IDE3_RESET      (1U &lt;&lt; 10)        /* IDE3 module reset (3114) */
<span class="lineNum">      80 </span>            : #define SCS_CMD_IDE2_RESET      (1U &lt;&lt; 11)        /* IDE2 module reset (3114) */
<span class="lineNum">      81 </span>            : #define SCS_CMD_BA5_EN          (1U &lt;&lt; 16)        /* BA5 is enabled (3112) */
<span class="lineNum">      82 </span>            : #define SCS_CMD_M66EN           (1U &lt;&lt; 16)        /* 1=66MHz, 0=33MHz (3114) */
<span class="lineNum">      83 </span>            : #define SCS_CMD_IDE0_INT_BLOCK  (1U &lt;&lt; 22)        /* IDE0 interrupt block */
<span class="lineNum">      84 </span>            : #define SCS_CMD_IDE1_INT_BLOCK  (1U &lt;&lt; 23)        /* IDE1 interrupt block */
<span class="lineNum">      85 </span>            : #define SCS_CMD_IDE2_INT_BLOCK  (1U &lt;&lt; 24)        /* IDE2 interrupt block */
<span class="lineNum">      86 </span>            : #define SCS_CMD_IDE3_INT_BLOCK  (1U &lt;&lt; 25)        /* IDE3 interrupt block */
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span>            : #define SII3112_SSDR            0x8c    /* System SW Data Register */
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : #define SII3112_FMA_CSR         0x90    /* Flash Memory Addr - CSR */
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span>            : #define SII3112_FM_DATA         0x94    /* Flash Memory Data */
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            : #define SII3112_EEA_CSR         0x98    /* EEPROM Memory Addr - CSR */
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            : #define SII3112_EE_DATA         0x9c    /* EEPROM Data */
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            : #define SII3112_TCS_IDE0        0xa0    /* IDEx config, status */
<span class="lineNum">      99 </span>            : #define SII3112_TCS_IDE1        0xb0
<span class="lineNum">     100 </span>            : #define TCS_IDEx_BCA            (1U &lt;&lt; 1) /* buffered command active */
<span class="lineNum">     101 </span>            : #define TCS_IDEx_CH_RESET       (1U &lt;&lt; 2) /* channel reset */
<span class="lineNum">     102 </span>            : #define TCS_IDEx_VDMA_INT       (1U &lt;&lt; 10)        /* virtual DMA interrupt */
<span class="lineNum">     103 </span>            : #define TCS_IDEx_INT            (1U &lt;&lt; 11)        /* interrupt status */
<span class="lineNum">     104 </span>            : #define TCS_IDEx_WTT            (1U &lt;&lt; 12)        /* watchdog timer timeout */
<span class="lineNum">     105 </span>            : #define TCS_IDEx_WTEN           (1U &lt;&lt; 13)        /* watchdog timer enable */
<span class="lineNum">     106 </span>            : #define TCS_IDEx_WTINTEN        (1U &lt;&lt; 14)        /* watchdog timer int. enable */
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span>            : #define SII3112_BA5_IND_ADDR    0xc0    /* BA5 indirect address */
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span>            : #define SII3112_BA5_IND_DATA    0xc4    /* BA5 indirect data */
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            : /*
<span class="lineNum">     113 </span>            :  * Register map for BA5 register space, indexed by channel.
<span class="lineNum">     114 </span>            :  */
<span class="lineNum">     115 </span>            : static const struct {
<span class="lineNum">     116 </span>            :         bus_addr_t      ba5_IDEDMA_CMD;
<span class="lineNum">     117 </span>            :         bus_addr_t      ba5_IDEDMA_CTL;
<span class="lineNum">     118 </span>            :         bus_addr_t      ba5_IDEDMA_TBL;
<span class="lineNum">     119 </span>            :         bus_addr_t      ba5_IDEDMA_CMD2;
<span class="lineNum">     120 </span>            :         bus_addr_t      ba5_IDEDMA_CTL2;
<span class="lineNum">     121 </span>            :         bus_addr_t      ba5_IDE_TF0;
<span class="lineNum">     122 </span>            :         bus_addr_t      ba5_IDE_TF1;
<span class="lineNum">     123 </span>            :         bus_addr_t      ba5_IDE_TF2;
<span class="lineNum">     124 </span>            :         bus_addr_t      ba5_IDE_TF3;
<span class="lineNum">     125 </span>            :         bus_addr_t      ba5_IDE_TF4;
<span class="lineNum">     126 </span>            :         bus_addr_t      ba5_IDE_TF5;
<span class="lineNum">     127 </span>            :         bus_addr_t      ba5_IDE_TF6;
<span class="lineNum">     128 </span>            :         bus_addr_t      ba5_IDE_TF7;
<span class="lineNum">     129 </span>            :         bus_addr_t      ba5_IDE_TF8;
<span class="lineNum">     130 </span>            :         bus_addr_t      ba5_IDE_RAD;
<span class="lineNum">     131 </span>            :         bus_addr_t      ba5_IDE_TF9;
<span class="lineNum">     132 </span>            :         bus_addr_t      ba5_IDE_TF10;
<span class="lineNum">     133 </span>            :         bus_addr_t      ba5_IDE_TF11;
<span class="lineNum">     134 </span>            :         bus_addr_t      ba5_IDE_TF12;
<span class="lineNum">     135 </span>            :         bus_addr_t      ba5_IDE_TF13;
<span class="lineNum">     136 </span>            :         bus_addr_t      ba5_IDE_TF14;
<span class="lineNum">     137 </span>            :         bus_addr_t      ba5_IDE_TF15;
<span class="lineNum">     138 </span>            :         bus_addr_t      ba5_IDE_TF16;
<span class="lineNum">     139 </span>            :         bus_addr_t      ba5_IDE_TF17;
<span class="lineNum">     140 </span>            :         bus_addr_t      ba5_IDE_TF18;
<span class="lineNum">     141 </span>            :         bus_addr_t      ba5_IDE_TF19;
<span class="lineNum">     142 </span>            :         bus_addr_t      ba5_IDE_RABC;
<span class="lineNum">     143 </span>            :         bus_addr_t      ba5_IDE_CMD_STS;
<span class="lineNum">     144 </span>            :         bus_addr_t      ba5_IDE_CFG_STS;
<span class="lineNum">     145 </span>            :         bus_addr_t      ba5_IDE_DTM;
<span class="lineNum">     146 </span>            :         bus_addr_t      ba5_SControl;
<span class="lineNum">     147 </span>            :         bus_addr_t      ba5_SStatus;
<span class="lineNum">     148 </span>            :         bus_addr_t      ba5_SError;
<span class="lineNum">     149 </span>            :         bus_addr_t      ba5_SActive;            /* 3114 */
<span class="lineNum">     150 </span>            :         bus_addr_t      ba5_SMisc;
<span class="lineNum">     151 </span>            :         bus_addr_t      ba5_PHY_CONFIG;
<span class="lineNum">     152 </span>            :         bus_addr_t      ba5_SIEN;
<span class="lineNum">     153 </span>            :         bus_addr_t      ba5_SFISCfg;
<span class="lineNum">     154 </span>            : } satalink_ba5_regmap[] = {
<span class="lineNum">     155 </span>            :         {       /* Channel 0 */
<span class="lineNum">     156 </span>            :                 .ba5_IDEDMA_CMD         =       0x000,
<span class="lineNum">     157 </span>            :                 .ba5_IDEDMA_CTL         =       0x002,
<span class="lineNum">     158 </span>            :                 .ba5_IDEDMA_TBL         =       0x004,
<span class="lineNum">     159 </span>            :                 .ba5_IDEDMA_CMD2        =       0x010,
<span class="lineNum">     160 </span>            :                 .ba5_IDEDMA_CTL2        =       0x012,
<span class="lineNum">     161 </span>            :                 .ba5_IDE_TF0            =       0x080,  /* wd_data */
<span class="lineNum">     162 </span>            :                 .ba5_IDE_TF1            =       0x081,  /* wd_error */
<span class="lineNum">     163 </span>            :                 .ba5_IDE_TF2            =       0x082,  /* wd_seccnt */
<span class="lineNum">     164 </span>            :                 .ba5_IDE_TF3            =       0x083,  /* wd_sector */
<span class="lineNum">     165 </span>            :                 .ba5_IDE_TF4            =       0x084,  /* wd_cyl_lo */
<span class="lineNum">     166 </span>            :                 .ba5_IDE_TF5            =       0x085,  /* wd_cyl_hi */
<span class="lineNum">     167 </span>            :                 .ba5_IDE_TF6            =       0x086,  /* wd_sdh */
<span class="lineNum">     168 </span>            :                 .ba5_IDE_TF7            =       0x087,  /* wd_command */
<span class="lineNum">     169 </span>            :                 .ba5_IDE_TF8            =       0x08a,  /* wd_altsts */
<span class="lineNum">     170 </span>            :                 .ba5_IDE_RAD            =       0x08c,
<span class="lineNum">     171 </span>            :                 .ba5_IDE_TF9            =       0x091,  /* Features 2 */
<span class="lineNum">     172 </span>            :                 .ba5_IDE_TF10           =       0x092,  /* Sector Count 2 */
<span class="lineNum">     173 </span>            :                 .ba5_IDE_TF11           =       0x093,  /* Start Sector 2 */
<span class="lineNum">     174 </span>            :                 .ba5_IDE_TF12           =       0x094,  /* Cylinder Low 2 */
<span class="lineNum">     175 </span>            :                 .ba5_IDE_TF13           =       0x095,  /* Cylinder High 2 */
<span class="lineNum">     176 </span>            :                 .ba5_IDE_TF14           =       0x096,  /* Device/Head 2 */
<span class="lineNum">     177 </span>            :                 .ba5_IDE_TF15           =       0x097,  /* Cmd Sts 2 */
<span class="lineNum">     178 </span>            :                 .ba5_IDE_TF16           =       0x098,  /* Sector Count 2 ext */
<span class="lineNum">     179 </span>            :                 .ba5_IDE_TF17           =       0x099,  /* Start Sector 2 ext */
<span class="lineNum">     180 </span>            :                 .ba5_IDE_TF18           =       0x09a,  /* Cyl Low 2 ext */
<span class="lineNum">     181 </span>            :                 .ba5_IDE_TF19           =       0x09b,  /* Cyl High 2 ext */
<span class="lineNum">     182 </span>            :                 .ba5_IDE_RABC           =       0x09c,
<span class="lineNum">     183 </span>            :                 .ba5_IDE_CMD_STS        =       0x0a0,
<span class="lineNum">     184 </span>            :                 .ba5_IDE_CFG_STS        =       0x0a1,
<span class="lineNum">     185 </span>            :                 .ba5_IDE_DTM            =       0x0b4,
<span class="lineNum">     186 </span>            :                 .ba5_SControl           =       0x100,
<span class="lineNum">     187 </span>            :                 .ba5_SStatus            =       0x104,
<span class="lineNum">     188 </span>            :                 .ba5_SError             =       0x108,
<span class="lineNum">     189 </span>            :                 .ba5_SActive            =       0x10c,
<span class="lineNum">     190 </span>            :                 .ba5_SMisc              =       0x140,
<span class="lineNum">     191 </span>            :                 .ba5_PHY_CONFIG         =       0x144,
<span class="lineNum">     192 </span>            :                 .ba5_SIEN               =       0x148,
<span class="lineNum">     193 </span>            :                 .ba5_SFISCfg            =       0x14c,
<span class="lineNum">     194 </span>            :         },
<span class="lineNum">     195 </span>            :         {       /* Channel 1 */
<span class="lineNum">     196 </span>            :                 .ba5_IDEDMA_CMD         =       0x008,
<span class="lineNum">     197 </span>            :                 .ba5_IDEDMA_CTL         =       0x00a,
<span class="lineNum">     198 </span>            :                 .ba5_IDEDMA_TBL         =       0x00c,
<span class="lineNum">     199 </span>            :                 .ba5_IDEDMA_CMD2        =       0x018,
<span class="lineNum">     200 </span>            :                 .ba5_IDEDMA_CTL2        =       0x01a,
<span class="lineNum">     201 </span>            :                 .ba5_IDE_TF0            =       0x0c0,  /* wd_data */
<span class="lineNum">     202 </span>            :                 .ba5_IDE_TF1            =       0x0c1,  /* wd_error */
<span class="lineNum">     203 </span>            :                 .ba5_IDE_TF2            =       0x0c2,  /* wd_seccnt */
<span class="lineNum">     204 </span>            :                 .ba5_IDE_TF3            =       0x0c3,  /* wd_sector */
<span class="lineNum">     205 </span>            :                 .ba5_IDE_TF4            =       0x0c4,  /* wd_cyl_lo */
<span class="lineNum">     206 </span>            :                 .ba5_IDE_TF5            =       0x0c5,  /* wd_cyl_hi */
<span class="lineNum">     207 </span>            :                 .ba5_IDE_TF6            =       0x0c6,  /* wd_sdh */
<span class="lineNum">     208 </span>            :                 .ba5_IDE_TF7            =       0x0c7,  /* wd_command */
<span class="lineNum">     209 </span>            :                 .ba5_IDE_TF8            =       0x0ca,  /* wd_altsts */
<span class="lineNum">     210 </span>            :                 .ba5_IDE_RAD            =       0x0cc,
<span class="lineNum">     211 </span>            :                 .ba5_IDE_TF9            =       0x0d1,  /* Features 2 */
<span class="lineNum">     212 </span>            :                 .ba5_IDE_TF10           =       0x0d2,  /* Sector Count 2 */
<span class="lineNum">     213 </span>            :                 .ba5_IDE_TF11           =       0x0d3,  /* Start Sector 2 */
<span class="lineNum">     214 </span>            :                 .ba5_IDE_TF12           =       0x0d4,  /* Cylinder Low 2 */
<span class="lineNum">     215 </span>            :                 .ba5_IDE_TF13           =       0x0d5,  /* Cylinder High 2 */
<span class="lineNum">     216 </span>            :                 .ba5_IDE_TF14           =       0x0d6,  /* Device/Head 2 */
<span class="lineNum">     217 </span>            :                 .ba5_IDE_TF15           =       0x0d7,  /* Cmd Sts 2 */
<span class="lineNum">     218 </span>            :                 .ba5_IDE_TF16           =       0x0d8,  /* Sector Count 2 ext */
<span class="lineNum">     219 </span>            :                 .ba5_IDE_TF17           =       0x0d9,  /* Start Sector 2 ext */
<span class="lineNum">     220 </span>            :                 .ba5_IDE_TF18           =       0x0da,  /* Cyl Low 2 ext */
<span class="lineNum">     221 </span>            :                 .ba5_IDE_TF19           =       0x0db,  /* Cyl High 2 ext */
<span class="lineNum">     222 </span>            :                 .ba5_IDE_RABC           =       0x0dc,
<span class="lineNum">     223 </span>            :                 .ba5_IDE_CMD_STS        =       0x0e0,
<span class="lineNum">     224 </span>            :                 .ba5_IDE_CFG_STS        =       0x0e1,
<span class="lineNum">     225 </span>            :                 .ba5_IDE_DTM            =       0x0f4,
<span class="lineNum">     226 </span>            :                 .ba5_SControl           =       0x180,
<span class="lineNum">     227 </span>            :                 .ba5_SStatus            =       0x184,
<span class="lineNum">     228 </span>            :                 .ba5_SError             =       0x188,
<span class="lineNum">     229 </span>            :                 .ba5_SActive            =       0x18c,
<span class="lineNum">     230 </span>            :                 .ba5_SMisc              =       0x1c0,
<span class="lineNum">     231 </span>            :                 .ba5_PHY_CONFIG         =       0x1c4,
<span class="lineNum">     232 </span>            :                 .ba5_SIEN               =       0x1c8,
<span class="lineNum">     233 </span>            :                 .ba5_SFISCfg            =       0x1cc,
<span class="lineNum">     234 </span>            :         },
<span class="lineNum">     235 </span>            :         {       /* Channel 2 (3114) */
<span class="lineNum">     236 </span>            :                 .ba5_IDEDMA_CMD         =       0x200,
<span class="lineNum">     237 </span>            :                 .ba5_IDEDMA_CTL         =       0x202,
<span class="lineNum">     238 </span>            :                 .ba5_IDEDMA_TBL         =       0x204,
<span class="lineNum">     239 </span>            :                 .ba5_IDEDMA_CMD2        =       0x210,
<span class="lineNum">     240 </span>            :                 .ba5_IDEDMA_CTL2        =       0x212,
<span class="lineNum">     241 </span>            :                 .ba5_IDE_TF0            =       0x280,  /* wd_data */
<span class="lineNum">     242 </span>            :                 .ba5_IDE_TF1            =       0x281,  /* wd_error */
<span class="lineNum">     243 </span>            :                 .ba5_IDE_TF2            =       0x282,  /* wd_seccnt */
<span class="lineNum">     244 </span>            :                 .ba5_IDE_TF3            =       0x283,  /* wd_sector */
<span class="lineNum">     245 </span>            :                 .ba5_IDE_TF4            =       0x284,  /* wd_cyl_lo */
<span class="lineNum">     246 </span>            :                 .ba5_IDE_TF5            =       0x285,  /* wd_cyl_hi */
<span class="lineNum">     247 </span>            :                 .ba5_IDE_TF6            =       0x286,  /* wd_sdh */
<span class="lineNum">     248 </span>            :                 .ba5_IDE_TF7            =       0x287,  /* wd_command */
<span class="lineNum">     249 </span>            :                 .ba5_IDE_TF8            =       0x28a,  /* wd_altsts */
<span class="lineNum">     250 </span>            :                 .ba5_IDE_RAD            =       0x28c,
<span class="lineNum">     251 </span>            :                 .ba5_IDE_TF9            =       0x291,  /* Features 2 */
<span class="lineNum">     252 </span>            :                 .ba5_IDE_TF10           =       0x292,  /* Sector Count 2 */
<span class="lineNum">     253 </span>            :                 .ba5_IDE_TF11           =       0x293,  /* Start Sector 2 */
<span class="lineNum">     254 </span>            :                 .ba5_IDE_TF12           =       0x294,  /* Cylinder Low 2 */
<span class="lineNum">     255 </span>            :                 .ba5_IDE_TF13           =       0x295,  /* Cylinder High 2 */
<span class="lineNum">     256 </span>            :                 .ba5_IDE_TF14           =       0x296,  /* Device/Head 2 */
<span class="lineNum">     257 </span>            :                 .ba5_IDE_TF15           =       0x297,  /* Cmd Sts 2 */
<span class="lineNum">     258 </span>            :                 .ba5_IDE_TF16           =       0x298,  /* Sector Count 2 ext */
<span class="lineNum">     259 </span>            :                 .ba5_IDE_TF17           =       0x299,  /* Start Sector 2 ext */
<span class="lineNum">     260 </span>            :                 .ba5_IDE_TF18           =       0x29a,  /* Cyl Low 2 ext */
<span class="lineNum">     261 </span>            :                 .ba5_IDE_TF19           =       0x29b,  /* Cyl High 2 ext */
<span class="lineNum">     262 </span>            :                 .ba5_IDE_RABC           =       0x29c,
<span class="lineNum">     263 </span>            :                 .ba5_IDE_CMD_STS        =       0x2a0,
<span class="lineNum">     264 </span>            :                 .ba5_IDE_CFG_STS        =       0x2a1,
<span class="lineNum">     265 </span>            :                 .ba5_IDE_DTM            =       0x2b4,
<span class="lineNum">     266 </span>            :                 .ba5_SControl           =       0x300,
<span class="lineNum">     267 </span>            :                 .ba5_SStatus            =       0x304,
<span class="lineNum">     268 </span>            :                 .ba5_SError             =       0x308,
<span class="lineNum">     269 </span>            :                 .ba5_SActive            =       0x30c,
<span class="lineNum">     270 </span>            :                 .ba5_SMisc              =       0x340,
<span class="lineNum">     271 </span>            :                 .ba5_PHY_CONFIG         =       0x344,
<span class="lineNum">     272 </span>            :                 .ba5_SIEN               =       0x348,
<span class="lineNum">     273 </span>            :                 .ba5_SFISCfg            =       0x34c,
<span class="lineNum">     274 </span>            :         },
<span class="lineNum">     275 </span>            :         {       /* Channel 3 (3114) */
<span class="lineNum">     276 </span>            :                 .ba5_IDEDMA_CMD         =       0x208,
<span class="lineNum">     277 </span>            :                 .ba5_IDEDMA_CTL         =       0x20a,
<span class="lineNum">     278 </span>            :                 .ba5_IDEDMA_TBL         =       0x20c,
<span class="lineNum">     279 </span>            :                 .ba5_IDEDMA_CMD2        =       0x218,
<span class="lineNum">     280 </span>            :                 .ba5_IDEDMA_CTL2        =       0x21a,
<span class="lineNum">     281 </span>            :                 .ba5_IDE_TF0            =       0x2c0,  /* wd_data */
<span class="lineNum">     282 </span>            :                 .ba5_IDE_TF1            =       0x2c1,  /* wd_error */
<span class="lineNum">     283 </span>            :                 .ba5_IDE_TF2            =       0x2c2,  /* wd_seccnt */
<span class="lineNum">     284 </span>            :                 .ba5_IDE_TF3            =       0x2c3,  /* wd_sector */
<span class="lineNum">     285 </span>            :                 .ba5_IDE_TF4            =       0x2c4,  /* wd_cyl_lo */
<span class="lineNum">     286 </span>            :                 .ba5_IDE_TF5            =       0x2c5,  /* wd_cyl_hi */
<span class="lineNum">     287 </span>            :                 .ba5_IDE_TF6            =       0x2c6,  /* wd_sdh */
<span class="lineNum">     288 </span>            :                 .ba5_IDE_TF7            =       0x2c7,  /* wd_command */
<span class="lineNum">     289 </span>            :                 .ba5_IDE_TF8            =       0x2ca,  /* wd_altsts */
<span class="lineNum">     290 </span>            :                 .ba5_IDE_RAD            =       0x2cc,
<span class="lineNum">     291 </span>            :                 .ba5_IDE_TF9            =       0x2d1,  /* Features 2 */
<span class="lineNum">     292 </span>            :                 .ba5_IDE_TF10           =       0x2d2,  /* Sector Count 2 */
<span class="lineNum">     293 </span>            :                 .ba5_IDE_TF11           =       0x2d3,  /* Start Sector 2 */
<span class="lineNum">     294 </span>            :                 .ba5_IDE_TF12           =       0x2d4,  /* Cylinder Low 2 */
<span class="lineNum">     295 </span>            :                 .ba5_IDE_TF13           =       0x2d5,  /* Cylinder High 2 */
<span class="lineNum">     296 </span>            :                 .ba5_IDE_TF14           =       0x2d6,  /* Device/Head 2 */
<span class="lineNum">     297 </span>            :                 .ba5_IDE_TF15           =       0x2d7,  /* Cmd Sts 2 */
<span class="lineNum">     298 </span>            :                 .ba5_IDE_TF16           =       0x2d8,  /* Sector Count 2 ext */
<span class="lineNum">     299 </span>            :                 .ba5_IDE_TF17           =       0x2d9,  /* Start Sector 2 ext */
<span class="lineNum">     300 </span>            :                 .ba5_IDE_TF18           =       0x2da,  /* Cyl Low 2 ext */
<span class="lineNum">     301 </span>            :                 .ba5_IDE_TF19           =       0x2db,  /* Cyl High 2 ext */
<span class="lineNum">     302 </span>            :                 .ba5_IDE_RABC           =       0x2dc,
<span class="lineNum">     303 </span>            :                 .ba5_IDE_CMD_STS        =       0x2e0,
<span class="lineNum">     304 </span>            :                 .ba5_IDE_CFG_STS        =       0x2e1,
<span class="lineNum">     305 </span>            :                 .ba5_IDE_DTM            =       0x2f4,
<span class="lineNum">     306 </span>            :                 .ba5_SControl           =       0x380,
<span class="lineNum">     307 </span>            :                 .ba5_SStatus            =       0x384,
<span class="lineNum">     308 </span>            :                 .ba5_SError             =       0x388,
<span class="lineNum">     309 </span>            :                 .ba5_SActive            =       0x38c,
<span class="lineNum">     310 </span>            :                 .ba5_SMisc              =       0x3c0,
<span class="lineNum">     311 </span>            :                 .ba5_PHY_CONFIG         =       0x3c4,
<span class="lineNum">     312 </span>            :                 .ba5_SIEN               =       0x3c8,
<span class="lineNum">     313 </span>            :                 .ba5_SFISCfg            =       0x3cc,
<span class="lineNum">     314 </span>            :         },
<span class="lineNum">     315 </span>            : };
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span>            : #define ba5_SIS         0x214           /* summary interrupt status */
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span>            : /* Interrupt steering bit in BA5[0x200]. */
<span class="lineNum">     320 </span>            : #define IDEDMA_CMD_INT_STEER    (1U &lt;&lt; 1)
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span>            : /* Private data */
<span class="lineNum">     323 </span>            : struct pciide_satalink {
<span class="lineNum">     324 </span>            :         bus_space_tag_t                 ba5_st;
<span class="lineNum">     325 </span>            :         bus_space_handle_t              ba5_sh;
<span class="lineNum">     326 </span>            :         int                             ba5_en;
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :         struct {
<span class="lineNum">     329 </span>            :                 bus_space_tag_t         cmd_iot;
<span class="lineNum">     330 </span>            :                 bus_space_handle_t      cmd_baseioh;
<span class="lineNum">     331 </span>            :                 bus_space_handle_t      cmd_iohs[WDC_NREG+WDC_NSHADOWREG];
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span>            :                 bus_space_tag_t         ctl_iot;
<span class="lineNum">     334 </span>            :                 bus_space_handle_t      ctl_ioh;
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span>            :                 bus_space_handle_t      dma_iohs[IDEDMA_NREGS];
<span class="lineNum">     337 </span>            :         } regs[4];
<span class="lineNum">     338 </span>            : };
<a name="339"><span class="lineNum">     339 </span>            : </a>
<span class="lineNum">     340 </span>            : static uint32_t
<span class="lineNum">     341 </span><span class="lineNoCov">          0 : ba5_read_4_ind(struct pciide_softc *sc, pcireg_t reg)</span>
<span class="lineNum">     342 </span>            : {
<span class="lineNum">     343 </span>            :         uint32_t rv;
<span class="lineNum">     344 </span>            :         int s;
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         s = splbio();</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         pci_conf_write(sc-&gt;sc_pc, sc-&gt;sc_tag, SII3112_BA5_IND_ADDR, reg);</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         rv = pci_conf_read(sc-&gt;sc_pc, sc-&gt;sc_tag, SII3112_BA5_IND_DATA);</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         return (rv);</span>
<span class="lineNum">     352 </span>            : }
<a name="353"><span class="lineNum">     353 </span>            : </a>
<span class="lineNum">     354 </span>            : static uint32_t
<span class="lineNum">     355 </span><span class="lineNoCov">          0 : ba5_read_4(struct pciide_softc *sc, bus_size_t reg)</span>
<span class="lineNum">     356 </span>            : {
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         struct pciide_satalink *sl = sc-&gt;sc_cookie;</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         if (__predict_true(sl-&gt;ba5_en != 0))</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 return (bus_space_read_4(sl-&gt;ba5_st, sl-&gt;ba5_sh, reg));</span>
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         return (ba5_read_4_ind(sc, reg));</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            : #define BA5_READ_4(sc, chan, reg)                                       \
<span class="lineNum">     366 </span>            :         ba5_read_4((sc), satalink_ba5_regmap[(chan)].reg)
<a name="367"><span class="lineNum">     367 </span>            : </a>
<span class="lineNum">     368 </span>            : static void
<span class="lineNum">     369 </span><span class="lineNoCov">          0 : ba5_write_4_ind(struct pciide_softc *sc, pcireg_t reg, uint32_t val)</span>
<span class="lineNum">     370 </span>            : {
<span class="lineNum">     371 </span>            :         int s;
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         s = splbio();</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         pci_conf_write(sc-&gt;sc_pc, sc-&gt;sc_tag, SII3112_BA5_IND_ADDR, reg);</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         pci_conf_write(sc-&gt;sc_pc, sc-&gt;sc_tag, SII3112_BA5_IND_DATA, val);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         splx(s);</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 : }</span>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<span class="lineNum">     379 </span>            : static void
<span class="lineNum">     380 </span><span class="lineNoCov">          0 : ba5_write_4(struct pciide_softc *sc, bus_size_t reg, uint32_t val)</span>
<span class="lineNum">     381 </span>            : {
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         struct pciide_satalink *sl = sc-&gt;sc_cookie;</span>
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         if (__predict_true(sl-&gt;ba5_en != 0))</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                 bus_space_write_4(sl-&gt;ba5_st, sl-&gt;ba5_sh, reg, val);</span>
<span class="lineNum">     386 </span>            :         else
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 ba5_write_4_ind(sc, reg, val);</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            : #define BA5_WRITE_4(sc, chan, reg, val)                                 \
<span class="lineNum">     391 </span>            :         ba5_write_4((sc), satalink_ba5_regmap[(chan)].reg, (val))
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span>            : u_int8_t sii3114_read_reg(struct channel_softc *, enum wdc_regs);
<span class="lineNum">     394 </span>            : void     sii3114_write_reg(struct channel_softc *, enum wdc_regs, u_int8_t);
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span>            : struct channel_softc_vtbl wdc_sii3114_vtbl = {
<span class="lineNum">     397 </span>            :         sii3114_read_reg,
<span class="lineNum">     398 </span>            :         sii3114_write_reg,
<span class="lineNum">     399 </span>            :         wdc_default_lba48_write_reg,
<span class="lineNum">     400 </span>            :         wdc_default_read_raw_multi_2,
<span class="lineNum">     401 </span>            :         wdc_default_write_raw_multi_2,
<span class="lineNum">     402 </span>            :         wdc_default_read_raw_multi_4,
<span class="lineNum">     403 </span>            :         wdc_default_write_raw_multi_4
<span class="lineNum">     404 </span>            : };
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            : #endif /* _DEV_PCI_PCIIDE_SII3112_REG_H_ */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
