<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/gclk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="c68fa51f-81e7-4d0a-9007-2ee4ec5d6faa"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2gclk_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gclk.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for GCLK</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_GCLK_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_GCLK_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR GCLK                                         */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- GCLK_CTRLA : (GCLK Offset: 0x00) (R/W 8) Control -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define GCLK_CTRLA_RESETVALUE                 _UINT8_(0x00)                                        </span><span class="comment">/*  (GCLK_CTRLA) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define GCLK_CTRLA_SWRST_Pos                  _UINT8_(0)                                           </span><span class="comment">/* (GCLK_CTRLA) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define GCLK_CTRLA_SWRST_Msk                  (_UINT8_(0x1) &lt;&lt; GCLK_CTRLA_SWRST_Pos)               </span><span class="comment">/* (GCLK_CTRLA) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define GCLK_CTRLA_SWRST(value)               (GCLK_CTRLA_SWRST_Msk &amp; (_UINT8_(value) &lt;&lt; GCLK_CTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the GCLK_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define GCLK_CTRLA_Msk                        _UINT8_(0x01)                                        </span><span class="comment">/* (GCLK_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* -------- GCLK_SYNCBUSY : (GCLK Offset: 0x04) ( R/ 32) Synchronization Busy -------- */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (GCLK_SYNCBUSY) Synchronization Busy  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_SWRST_Pos               _UINT32_(0)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Software Reset Synchroniation Busy bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_SWRST_Msk               (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_SWRST_Pos)           </span><span class="comment">/* (GCLK_SYNCBUSY) Software Reset Synchroniation Busy bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_SWRST(value)            (GCLK_SYNCBUSY_SWRST_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_Pos            _UINT32_(2)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 0 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 0 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0(value)         (GCLK_SYNCBUSY_GENCTRL0_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL0 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL0_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK0          (GCLK_SYNCBUSY_GENCTRL0_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK1          (GCLK_SYNCBUSY_GENCTRL0_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK2          (GCLK_SYNCBUSY_GENCTRL0_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK3          (GCLK_SYNCBUSY_GENCTRL0_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK4          (GCLK_SYNCBUSY_GENCTRL0_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK5          (GCLK_SYNCBUSY_GENCTRL0_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK6          (GCLK_SYNCBUSY_GENCTRL0_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK7          (GCLK_SYNCBUSY_GENCTRL0_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL0_GCLK8          (GCLK_SYNCBUSY_GENCTRL0_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL0_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_Pos            _UINT32_(3)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 1 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 1 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1(value)         (GCLK_SYNCBUSY_GENCTRL1_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL1 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL1_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK0          (GCLK_SYNCBUSY_GENCTRL1_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK1          (GCLK_SYNCBUSY_GENCTRL1_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK2          (GCLK_SYNCBUSY_GENCTRL1_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK3          (GCLK_SYNCBUSY_GENCTRL1_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK4          (GCLK_SYNCBUSY_GENCTRL1_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK5          (GCLK_SYNCBUSY_GENCTRL1_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK6          (GCLK_SYNCBUSY_GENCTRL1_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK7          (GCLK_SYNCBUSY_GENCTRL1_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL1_GCLK8          (GCLK_SYNCBUSY_GENCTRL1_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL1_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_Pos            _UINT32_(4)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 2 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 2 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2(value)         (GCLK_SYNCBUSY_GENCTRL2_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL2 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL2_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK0          (GCLK_SYNCBUSY_GENCTRL2_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK1          (GCLK_SYNCBUSY_GENCTRL2_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK2          (GCLK_SYNCBUSY_GENCTRL2_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK3          (GCLK_SYNCBUSY_GENCTRL2_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK4          (GCLK_SYNCBUSY_GENCTRL2_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK5          (GCLK_SYNCBUSY_GENCTRL2_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK6          (GCLK_SYNCBUSY_GENCTRL2_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK7          (GCLK_SYNCBUSY_GENCTRL2_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL2_GCLK8          (GCLK_SYNCBUSY_GENCTRL2_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL2_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_Pos            _UINT32_(5)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 3 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 3 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3(value)         (GCLK_SYNCBUSY_GENCTRL3_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL3 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL3_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK0          (GCLK_SYNCBUSY_GENCTRL3_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK1          (GCLK_SYNCBUSY_GENCTRL3_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK2          (GCLK_SYNCBUSY_GENCTRL3_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK3          (GCLK_SYNCBUSY_GENCTRL3_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK4          (GCLK_SYNCBUSY_GENCTRL3_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK5          (GCLK_SYNCBUSY_GENCTRL3_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK6          (GCLK_SYNCBUSY_GENCTRL3_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK7          (GCLK_SYNCBUSY_GENCTRL3_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL3_GCLK8          (GCLK_SYNCBUSY_GENCTRL3_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL3_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_Pos            _UINT32_(6)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 4 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 4 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4(value)         (GCLK_SYNCBUSY_GENCTRL4_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL4 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL4_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK0          (GCLK_SYNCBUSY_GENCTRL4_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK1          (GCLK_SYNCBUSY_GENCTRL4_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK2          (GCLK_SYNCBUSY_GENCTRL4_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK3          (GCLK_SYNCBUSY_GENCTRL4_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK4          (GCLK_SYNCBUSY_GENCTRL4_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK5          (GCLK_SYNCBUSY_GENCTRL4_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK6          (GCLK_SYNCBUSY_GENCTRL4_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK7          (GCLK_SYNCBUSY_GENCTRL4_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL4_GCLK8          (GCLK_SYNCBUSY_GENCTRL4_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL4_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_Pos            _UINT32_(7)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 5 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 5 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5(value)         (GCLK_SYNCBUSY_GENCTRL5_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL5 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL5_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK0          (GCLK_SYNCBUSY_GENCTRL5_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK1          (GCLK_SYNCBUSY_GENCTRL5_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK2          (GCLK_SYNCBUSY_GENCTRL5_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK3          (GCLK_SYNCBUSY_GENCTRL5_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK4          (GCLK_SYNCBUSY_GENCTRL5_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK5          (GCLK_SYNCBUSY_GENCTRL5_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK6          (GCLK_SYNCBUSY_GENCTRL5_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK7          (GCLK_SYNCBUSY_GENCTRL5_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL5_GCLK8          (GCLK_SYNCBUSY_GENCTRL5_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL5_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_Pos            _UINT32_(8)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 6 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 6 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6(value)         (GCLK_SYNCBUSY_GENCTRL6_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL6 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL6_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK0          (GCLK_SYNCBUSY_GENCTRL6_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK1          (GCLK_SYNCBUSY_GENCTRL6_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK2          (GCLK_SYNCBUSY_GENCTRL6_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK3          (GCLK_SYNCBUSY_GENCTRL6_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK4          (GCLK_SYNCBUSY_GENCTRL6_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK5          (GCLK_SYNCBUSY_GENCTRL6_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK6          (GCLK_SYNCBUSY_GENCTRL6_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK7          (GCLK_SYNCBUSY_GENCTRL6_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL6_GCLK8          (GCLK_SYNCBUSY_GENCTRL6_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL6_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_Pos            _UINT32_(9)                                          </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 7 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 7 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7(value)         (GCLK_SYNCBUSY_GENCTRL7_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL7 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL7_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK0          (GCLK_SYNCBUSY_GENCTRL7_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK1          (GCLK_SYNCBUSY_GENCTRL7_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK2          (GCLK_SYNCBUSY_GENCTRL7_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK3          (GCLK_SYNCBUSY_GENCTRL7_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK4          (GCLK_SYNCBUSY_GENCTRL7_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK5          (GCLK_SYNCBUSY_GENCTRL7_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK6          (GCLK_SYNCBUSY_GENCTRL7_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK7          (GCLK_SYNCBUSY_GENCTRL7_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL7_GCLK8          (GCLK_SYNCBUSY_GENCTRL7_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL7_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_Pos            _UINT32_(10)                                         </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 8 Synchronization Busy bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_Msk            (_UINT32_(0x1) &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos)        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic Clock Generator Control 8 Synchronization Busy bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8(value)         (GCLK_SYNCBUSY_GENCTRL8_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos)) </span><span class="comment">/* Assigment of value for GENCTRL8 in the GCLK_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK0_Val    _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK1_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK2_Val    _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK3_Val    _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK4_Val    _UINT32_(0x10)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK5_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK6_Val    _UINT32_(0x40)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK7_Val    _UINT32_(0x80)                                       </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define   GCLK_SYNCBUSY_GENCTRL8_GCLK8_Val    _UINT32_(0x100)                                      </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK0          (GCLK_SYNCBUSY_GENCTRL8_GCLK0_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK1          (GCLK_SYNCBUSY_GENCTRL8_GCLK1_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK2          (GCLK_SYNCBUSY_GENCTRL8_GCLK2_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK3          (GCLK_SYNCBUSY_GENCTRL8_GCLK3_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK4          (GCLK_SYNCBUSY_GENCTRL8_GCLK4_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK5          (GCLK_SYNCBUSY_GENCTRL8_GCLK5_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK6          (GCLK_SYNCBUSY_GENCTRL8_GCLK6_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK7          (GCLK_SYNCBUSY_GENCTRL8_GCLK7_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL8_GCLK8          (GCLK_SYNCBUSY_GENCTRL8_GCLK8_Val &lt;&lt; GCLK_SYNCBUSY_GENCTRL8_Pos) </span><span class="comment">/* (GCLK_SYNCBUSY) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_Msk                     _UINT32_(0x000007FD)                                 </span><span class="comment">/* (GCLK_SYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL_Pos             _UINT32_(2)                                          </span><span class="comment">/* (GCLK_SYNCBUSY Position) Generic Clock Generator Control 8 Synchronization Busy bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL_Msk             (_UINT32_(0x1FF) &lt;&lt; GCLK_SYNCBUSY_GENCTRL_Pos)       </span><span class="comment">/* (GCLK_SYNCBUSY Mask) GENCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_GENCTRL(value)          (GCLK_SYNCBUSY_GENCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_SYNCBUSY_GENCTRL_Pos)) </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* -------- GCLK_GENCTRL : (GCLK Offset: 0x20) (R/W 32) Generic Clock Generator Control -------- */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (GCLK_GENCTRL) Generic Clock Generator Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (GCLK_GENCTRL) Source Select Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_Msk                  (_UINT32_(0x7) &lt;&lt; GCLK_GENCTRL_SRC_Pos)              </span><span class="comment">/* (GCLK_GENCTRL) Source Select Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC(value)               (GCLK_GENCTRL_SRC_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_SRC_Pos)) </span><span class="comment">/* Assigment of value for SRC in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_XOSC_Val           _UINT32_(0x0)                                        </span><span class="comment">/* (GCLK_GENCTRL) XOSC oscillator output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_GCLKIN_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_GENCTRL) Generator input pad  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_GCLKGEN1_Val       _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_GENCTRL) Generic clock generator 1 output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_OSCULP32K_Val      _UINT32_(0x3)                                        </span><span class="comment">/* (GCLK_GENCTRL) OSCULP32K oscillator output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_OSC32K_Val         _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_GENCTRL) OSC32K oscillator output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_XOSC32K_Val        _UINT32_(0x5)                                        </span><span class="comment">/* (GCLK_GENCTRL) XOSC32K oscillator output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_OSC48M_Val         _UINT32_(0x6)                                        </span><span class="comment">/* (GCLK_GENCTRL) OSC48M oscillator output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_SRC_DPLL96M_Val        _UINT32_(0x7)                                        </span><span class="comment">/* (GCLK_GENCTRL) DPLL96M output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_XOSC                 (GCLK_GENCTRL_SRC_XOSC_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos)  </span><span class="comment">/* (GCLK_GENCTRL) XOSC oscillator output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_GCLKIN               (GCLK_GENCTRL_SRC_GCLKIN_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) Generator input pad Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_GCLKGEN1             (GCLK_GENCTRL_SRC_GCLKGEN1_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) Generic clock generator 1 output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_OSCULP32K            (GCLK_GENCTRL_SRC_OSCULP32K_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) OSCULP32K oscillator output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_OSC32K               (GCLK_GENCTRL_SRC_OSC32K_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) OSC32K oscillator output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_XOSC32K              (GCLK_GENCTRL_SRC_XOSC32K_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) XOSC32K oscillator output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_OSC48M               (GCLK_GENCTRL_SRC_OSC48M_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) OSC48M oscillator output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_SRC_DPLL96M              (GCLK_GENCTRL_SRC_DPLL96M_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos) </span><span class="comment">/* (GCLK_GENCTRL) DPLL96M output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_GENEN_Pos                _UINT32_(8)                                          </span><span class="comment">/* (GCLK_GENCTRL) Generic Clock Generator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_GENEN_Msk                (_UINT32_(0x1) &lt;&lt; GCLK_GENCTRL_GENEN_Pos)            </span><span class="comment">/* (GCLK_GENCTRL) Generic Clock Generator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_GENEN(value)             (GCLK_GENCTRL_GENEN_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_GENEN_Pos)) </span><span class="comment">/* Assigment of value for GENEN in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_IDC_Pos                  _UINT32_(9)                                          </span><span class="comment">/* (GCLK_GENCTRL) Improve Duty Cycle Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_IDC_Msk                  (_UINT32_(0x1) &lt;&lt; GCLK_GENCTRL_IDC_Pos)              </span><span class="comment">/* (GCLK_GENCTRL) Improve Duty Cycle Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_IDC(value)               (GCLK_GENCTRL_IDC_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_IDC_Pos)) </span><span class="comment">/* Assigment of value for IDC in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_OOV_Pos                  _UINT32_(10)                                         </span><span class="comment">/* (GCLK_GENCTRL) Output Off Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_OOV_Msk                  (_UINT32_(0x1) &lt;&lt; GCLK_GENCTRL_OOV_Pos)              </span><span class="comment">/* (GCLK_GENCTRL) Output Off Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_OOV(value)               (GCLK_GENCTRL_OOV_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_OOV_Pos)) </span><span class="comment">/* Assigment of value for OOV in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_OE_Pos                   _UINT32_(11)                                         </span><span class="comment">/* (GCLK_GENCTRL) Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_OE_Msk                   (_UINT32_(0x1) &lt;&lt; GCLK_GENCTRL_OE_Pos)               </span><span class="comment">/* (GCLK_GENCTRL) Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_OE(value)                (GCLK_GENCTRL_OE_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_OE_Pos)) </span><span class="comment">/* Assigment of value for OE in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIVSEL_Pos               _UINT32_(12)                                         </span><span class="comment">/* (GCLK_GENCTRL) Divide Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIVSEL_Msk               (_UINT32_(0x1) &lt;&lt; GCLK_GENCTRL_DIVSEL_Pos)           </span><span class="comment">/* (GCLK_GENCTRL) Divide Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIVSEL(value)            (GCLK_GENCTRL_DIVSEL_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_DIVSEL_Pos)) </span><span class="comment">/* Assigment of value for DIVSEL in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_DIVSEL_DIV1_Val        _UINT32_(0x0)                                        </span><span class="comment">/* (GCLK_GENCTRL) Divide input directly by divider factor  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define   GCLK_GENCTRL_DIVSEL_DIV2_Val        _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_GENCTRL) Divide input by 2^(divider factor+ 1)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIVSEL_DIV1              (GCLK_GENCTRL_DIVSEL_DIV1_Val &lt;&lt; GCLK_GENCTRL_DIVSEL_Pos) </span><span class="comment">/* (GCLK_GENCTRL) Divide input directly by divider factor Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIVSEL_DIV2              (GCLK_GENCTRL_DIVSEL_DIV2_Val &lt;&lt; GCLK_GENCTRL_DIVSEL_Pos) </span><span class="comment">/* (GCLK_GENCTRL) Divide input by 2^(divider factor+ 1) Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_RUNSTDBY_Pos             _UINT32_(13)                                         </span><span class="comment">/* (GCLK_GENCTRL) Run in Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_RUNSTDBY_Msk             (_UINT32_(0x1) &lt;&lt; GCLK_GENCTRL_RUNSTDBY_Pos)         </span><span class="comment">/* (GCLK_GENCTRL) Run in Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_RUNSTDBY(value)          (GCLK_GENCTRL_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIV_Pos                  _UINT32_(16)                                         </span><span class="comment">/* (GCLK_GENCTRL) Division Factor Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIV_Msk                  (_UINT32_(0xFFFF) &lt;&lt; GCLK_GENCTRL_DIV_Pos)           </span><span class="comment">/* (GCLK_GENCTRL) Division Factor Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_DIV(value)               (GCLK_GENCTRL_DIV_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_GENCTRL_DIV_Pos)) </span><span class="comment">/* Assigment of value for DIV in the GCLK_GENCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_Msk                      _UINT32_(0xFFFF3F07)                                 </span><span class="comment">/* (GCLK_GENCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* -------- GCLK_PCHCTRL : (GCLK Offset: 0x80) (R/W 32) Peripheral Clock Control -------- */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (GCLK_PCHCTRL) Peripheral Clock Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (GCLK_PCHCTRL) Generic Clock Generator Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_Msk                  (_UINT32_(0xF) &lt;&lt; GCLK_PCHCTRL_GEN_Pos)              </span><span class="comment">/* (GCLK_PCHCTRL) Generic Clock Generator Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN(value)               (GCLK_PCHCTRL_GEN_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_PCHCTRL_GEN_Pos)) </span><span class="comment">/* Assigment of value for GEN in the GCLK_PCHCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK0_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK1_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK2_Val          _UINT32_(0x2)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK3_Val          _UINT32_(0x3)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK4_Val          _UINT32_(0x4)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK5_Val          _UINT32_(0x5)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 5  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK6_Val          _UINT32_(0x6)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 6  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK7_Val          _UINT32_(0x7)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 7  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define   GCLK_PCHCTRL_GEN_GCLK8_Val          _UINT32_(0x8)                                        </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK0                (GCLK_PCHCTRL_GEN_GCLK0_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK1                (GCLK_PCHCTRL_GEN_GCLK1_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK2                (GCLK_PCHCTRL_GEN_GCLK2_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK3                (GCLK_PCHCTRL_GEN_GCLK3_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK4                (GCLK_PCHCTRL_GEN_GCLK4_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK5                (GCLK_PCHCTRL_GEN_GCLK5_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 5 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK6                (GCLK_PCHCTRL_GEN_GCLK6_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 6 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK7                (GCLK_PCHCTRL_GEN_GCLK7_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 7 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_GEN_GCLK8                (GCLK_PCHCTRL_GEN_GCLK8_Val &lt;&lt; GCLK_PCHCTRL_GEN_Pos) </span><span class="comment">/* (GCLK_PCHCTRL) Generic clock generator 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_CHEN_Pos                 _UINT32_(6)                                          </span><span class="comment">/* (GCLK_PCHCTRL) Channel Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_CHEN_Msk                 (_UINT32_(0x1) &lt;&lt; GCLK_PCHCTRL_CHEN_Pos)             </span><span class="comment">/* (GCLK_PCHCTRL) Channel Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_CHEN(value)              (GCLK_PCHCTRL_CHEN_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_PCHCTRL_CHEN_Pos)) </span><span class="comment">/* Assigment of value for CHEN in the GCLK_PCHCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_WRTLOCK_Pos              _UINT32_(7)                                          </span><span class="comment">/* (GCLK_PCHCTRL) Write Lock Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_WRTLOCK_Msk              (_UINT32_(0x1) &lt;&lt; GCLK_PCHCTRL_WRTLOCK_Pos)          </span><span class="comment">/* (GCLK_PCHCTRL) Write Lock Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_WRTLOCK(value)           (GCLK_PCHCTRL_WRTLOCK_Msk &amp; (_UINT32_(value) &lt;&lt; GCLK_PCHCTRL_WRTLOCK_Pos)) </span><span class="comment">/* Assigment of value for WRTLOCK in the GCLK_PCHCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_Msk                      _UINT32_(0x000000CF)                                 </span><span class="comment">/* (GCLK_PCHCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define GCLK_CTRLA_REG_OFST            _UINT32_(0x00)      </span><span class="comment">/* (GCLK_CTRLA) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define GCLK_SYNCBUSY_REG_OFST         _UINT32_(0x04)      </span><span class="comment">/* (GCLK_SYNCBUSY) Synchronization Busy Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL_REG_OFST          _UINT32_(0x20)      </span><span class="comment">/* (GCLK_GENCTRL) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL0_REG_OFST         _UINT32_(0x20)      </span><span class="comment">/* (GCLK_GENCTRL0) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL1_REG_OFST         _UINT32_(0x24)      </span><span class="comment">/* (GCLK_GENCTRL1) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL2_REG_OFST         _UINT32_(0x28)      </span><span class="comment">/* (GCLK_GENCTRL2) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL3_REG_OFST         _UINT32_(0x2C)      </span><span class="comment">/* (GCLK_GENCTRL3) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL4_REG_OFST         _UINT32_(0x30)      </span><span class="comment">/* (GCLK_GENCTRL4) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL5_REG_OFST         _UINT32_(0x34)      </span><span class="comment">/* (GCLK_GENCTRL5) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL6_REG_OFST         _UINT32_(0x38)      </span><span class="comment">/* (GCLK_GENCTRL6) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL7_REG_OFST         _UINT32_(0x3C)      </span><span class="comment">/* (GCLK_GENCTRL7) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define GCLK_GENCTRL8_REG_OFST         _UINT32_(0x40)      </span><span class="comment">/* (GCLK_GENCTRL8) Generic Clock Generator Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL_REG_OFST          _UINT32_(0x80)      </span><span class="comment">/* (GCLK_PCHCTRL) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL0_REG_OFST         _UINT32_(0x80)      </span><span class="comment">/* (GCLK_PCHCTRL0) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL1_REG_OFST         _UINT32_(0x84)      </span><span class="comment">/* (GCLK_PCHCTRL1) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL2_REG_OFST         _UINT32_(0x88)      </span><span class="comment">/* (GCLK_PCHCTRL2) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL3_REG_OFST         _UINT32_(0x8C)      </span><span class="comment">/* (GCLK_PCHCTRL3) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL4_REG_OFST         _UINT32_(0x90)      </span><span class="comment">/* (GCLK_PCHCTRL4) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL5_REG_OFST         _UINT32_(0x94)      </span><span class="comment">/* (GCLK_PCHCTRL5) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL6_REG_OFST         _UINT32_(0x98)      </span><span class="comment">/* (GCLK_PCHCTRL6) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL7_REG_OFST         _UINT32_(0x9C)      </span><span class="comment">/* (GCLK_PCHCTRL7) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL8_REG_OFST         _UINT32_(0xA0)      </span><span class="comment">/* (GCLK_PCHCTRL8) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL9_REG_OFST         _UINT32_(0xA4)      </span><span class="comment">/* (GCLK_PCHCTRL9) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL10_REG_OFST        _UINT32_(0xA8)      </span><span class="comment">/* (GCLK_PCHCTRL10) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL11_REG_OFST        _UINT32_(0xAC)      </span><span class="comment">/* (GCLK_PCHCTRL11) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL12_REG_OFST        _UINT32_(0xB0)      </span><span class="comment">/* (GCLK_PCHCTRL12) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL13_REG_OFST        _UINT32_(0xB4)      </span><span class="comment">/* (GCLK_PCHCTRL13) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL14_REG_OFST        _UINT32_(0xB8)      </span><span class="comment">/* (GCLK_PCHCTRL14) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL15_REG_OFST        _UINT32_(0xBC)      </span><span class="comment">/* (GCLK_PCHCTRL15) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL16_REG_OFST        _UINT32_(0xC0)      </span><span class="comment">/* (GCLK_PCHCTRL16) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL17_REG_OFST        _UINT32_(0xC4)      </span><span class="comment">/* (GCLK_PCHCTRL17) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL18_REG_OFST        _UINT32_(0xC8)      </span><span class="comment">/* (GCLK_PCHCTRL18) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL19_REG_OFST        _UINT32_(0xCC)      </span><span class="comment">/* (GCLK_PCHCTRL19) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL20_REG_OFST        _UINT32_(0xD0)      </span><span class="comment">/* (GCLK_PCHCTRL20) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL21_REG_OFST        _UINT32_(0xD4)      </span><span class="comment">/* (GCLK_PCHCTRL21) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL22_REG_OFST        _UINT32_(0xD8)      </span><span class="comment">/* (GCLK_PCHCTRL22) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL23_REG_OFST        _UINT32_(0xDC)      </span><span class="comment">/* (GCLK_PCHCTRL23) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL24_REG_OFST        _UINT32_(0xE0)      </span><span class="comment">/* (GCLK_PCHCTRL24) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL25_REG_OFST        _UINT32_(0xE4)      </span><span class="comment">/* (GCLK_PCHCTRL25) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL26_REG_OFST        _UINT32_(0xE8)      </span><span class="comment">/* (GCLK_PCHCTRL26) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL27_REG_OFST        _UINT32_(0xEC)      </span><span class="comment">/* (GCLK_PCHCTRL27) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL28_REG_OFST        _UINT32_(0xF0)      </span><span class="comment">/* (GCLK_PCHCTRL28) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL29_REG_OFST        _UINT32_(0xF4)      </span><span class="comment">/* (GCLK_PCHCTRL29) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL30_REG_OFST        _UINT32_(0xF8)      </span><span class="comment">/* (GCLK_PCHCTRL30) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL31_REG_OFST        _UINT32_(0xFC)      </span><span class="comment">/* (GCLK_PCHCTRL31) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL32_REG_OFST        _UINT32_(0x100)     </span><span class="comment">/* (GCLK_PCHCTRL32) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL33_REG_OFST        _UINT32_(0x104)     </span><span class="comment">/* (GCLK_PCHCTRL33) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL34_REG_OFST        _UINT32_(0x108)     </span><span class="comment">/* (GCLK_PCHCTRL34) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL35_REG_OFST        _UINT32_(0x10C)     </span><span class="comment">/* (GCLK_PCHCTRL35) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL36_REG_OFST        _UINT32_(0x110)     </span><span class="comment">/* (GCLK_PCHCTRL36) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL37_REG_OFST        _UINT32_(0x114)     </span><span class="comment">/* (GCLK_PCHCTRL37) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL38_REG_OFST        _UINT32_(0x118)     </span><span class="comment">/* (GCLK_PCHCTRL38) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL39_REG_OFST        _UINT32_(0x11C)     </span><span class="comment">/* (GCLK_PCHCTRL39) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define GCLK_PCHCTRL40_REG_OFST        _UINT32_(0x120)     </span><span class="comment">/* (GCLK_PCHCTRL40) Peripheral Clock Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structgclk__registers__t.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{  <span class="comment">/* Generic Clock Generator */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structgclk__registers__t.html#aafeaa60f7551f8efad97e13317ab1a78">  384</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structgclk__registers__t.html#aafeaa60f7551f8efad97e13317ab1a78">GCLK_CTRLA</a>;         </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x03];</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structgclk__registers__t.html#a148c2b5032fd52e8f4e70f2f7ad374fe">  386</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structgclk__registers__t.html#a148c2b5032fd52e8f4e70f2f7ad374fe">GCLK_SYNCBUSY</a>;      </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x18];</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="structgclk__registers__t.html#a7370b9fadc0fdabf921e0c2e3eb09cb2">  388</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       GCLK_GENCTRL[9];    </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x3C];</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="structgclk__registers__t.html#a9d2b530d7cf45eefb8f1b152efad869e">  390</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       GCLK_PCHCTRL[41];   </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;} <a class="code" href="structgclk__registers__t.html">gclk_registers_t</a>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_GCLK_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructgclk__registers__t_html"><div class="ttname"><a href="structgclk__registers__t.html">gclk_registers_t</a></div><div class="ttdoc">GCLK register API structure.</div><div class="ttdef"><b>Definition:</b> gclk.h:383</div></div>
<div class="ttc" id="astructgclk__registers__t_html_a148c2b5032fd52e8f4e70f2f7ad374fe"><div class="ttname"><a href="structgclk__registers__t.html#a148c2b5032fd52e8f4e70f2f7ad374fe">gclk_registers_t::GCLK_SYNCBUSY</a></div><div class="ttdeci">__I uint32_t GCLK_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> gclk.h:386</div></div>
<div class="ttc" id="astructgclk__registers__t_html_aafeaa60f7551f8efad97e13317ab1a78"><div class="ttname"><a href="structgclk__registers__t.html#aafeaa60f7551f8efad97e13317ab1a78">gclk_registers_t::GCLK_CTRLA</a></div><div class="ttdeci">__IO uint8_t GCLK_CTRLA</div><div class="ttdef"><b>Definition:</b> gclk.h:384</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>gclk.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
