Analysis & Synthesis report for top_ov7670
Sat Aug 10 14:46:39 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_ov7670|fsmCamera
 11. State Machine - |top_ov7670|fsmVGA
 12. State Machine - |top_ov7670|camera_read:u4|FSM_state
 13. State Machine - |top_ov7670|config_camera:u2|stt
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated
 21. Parameter Settings for User Entity Instance: PLL:u1|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: VGA_Ctrl:u5
 23. Parameter Settings for Inferred Entity Instance: config_camera:u2|altsyncram:message_rtl_0
 24. altpll Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "VGA_Ctrl:u5"
 27. Port Connectivity Checks: "camera_read:u4"
 28. Port Connectivity Checks: "sram:u3"
 29. Port Connectivity Checks: "config_camera:u2|i2c:config_camera"
 30. Port Connectivity Checks: "config_camera:u2"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 10 14:46:39 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top_ov7670                                  ;
; Top-level Entity Name              ; top_ov7670                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 419                                         ;
;     Total combinational functions  ; 320                                         ;
;     Dedicated logic registers      ; 252                                         ;
; Total registers                    ; 252                                         ;
; Total pins                         ; 113                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,616                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_ov7670         ; top_ov7670         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                               ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; read_camera.v                                     ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/read_camera.v                                     ;         ;
; sram/synthesis/sram.v                             ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/sram.v                             ; sram    ;
; sram/synthesis/submodules/sram_sram_0.v           ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/submodules/sram_sram_0.v           ; sram    ;
; top_ov7670.v                                      ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v                                      ;         ;
; i2c.v                                             ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v                                             ;         ;
; config_camera.v                                   ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v                                   ;         ;
; PLL.v                                             ; yes             ; User Wizard-Generated File                            ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v                                             ;         ;
; VGA_control.v                                     ; yes             ; User Verilog HDL File                                 ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v                                     ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal171.inc                                    ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/aglobal171.inc                                     ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/pll_altpll.v                                   ; yes             ; Auto-Generated Megafunction                           ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v                                   ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_si81.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/altsyncram_si81.tdf                            ;         ;
; db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 419                                                                       ;
;                                             ;                                                                           ;
; Total combinational functions               ; 320                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 125                                                                       ;
;     -- 3 input functions                    ; 46                                                                        ;
;     -- <=2 input functions                  ; 149                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 189                                                                       ;
;     -- arithmetic mode                      ; 131                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 252                                                                       ;
;     -- Dedicated logic registers            ; 252                                                                       ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 113                                                                       ;
; Total memory bits                           ; 1616                                                                      ;
;                                             ;                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; PLL:u1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 223                                                                       ;
; Total fan-out                               ; 2095                                                                      ;
; Average fan-out                             ; 2.52                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |top_ov7670                               ; 320 (135)           ; 252 (95)                  ; 1616        ; 0            ; 0       ; 0         ; 113  ; 0            ; |top_ov7670                                                                          ; top_ov7670      ; work         ;
;    |PLL:u1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|PLL:u1                                                                   ; PLL             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|PLL:u1|altpll:altpll_component                                           ; altpll          ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|PLL:u1|altpll:altpll_component|PLL_altpll:auto_generated                 ; PLL_altpll      ; work         ;
;    |VGA_Ctrl:u5|                          ; 95 (95)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|VGA_Ctrl:u5                                                              ; VGA_Ctrl        ; work         ;
;    |camera_read:u4|                       ; 24 (24)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|camera_read:u4                                                           ; camera_read     ; work         ;
;    |config_camera:u2|                     ; 63 (27)             ; 41 (16)                   ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|config_camera:u2                                                         ; config_camera   ; work         ;
;       |altsyncram:message_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|config_camera:u2|altsyncram:message_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_si81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1616        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated ; altsyncram_si81 ; work         ;
;       |i2c:config_camera|                 ; 36 (36)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|config_camera:u2|i2c:config_camera                                       ; i2c             ; work         ;
;    |sram:u3|                              ; 3 (0)               ; 55 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|sram:u3                                                                  ; sram            ; sram         ;
;       |sram_sram_0:sram_0|                ; 3 (3)               ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_ov7670|sram:u3|sram_sram_0:sram_0                                               ; sram_sram_0     ; sram         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                               ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 101          ; 16           ; --           ; --           ; 1616 ; db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |top_ov7670|PLL:u1  ; PLL.v           ;
; N/A    ; Qsys         ; 22.1    ; N/A          ; N/A          ; |top_ov7670|sram:u3 ; sram.qsys       ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ov7670|fsmCamera                                                               ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; fsmCamera.0011 ; fsmCamera.0010 ; fsmCamera.0001 ; fsmCamera.0000 ; fsmCamera.0100 ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; fsmCamera.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ;
; fsmCamera.0001 ; 0              ; 0              ; 1              ; 1              ; 0              ;
; fsmCamera.0010 ; 0              ; 1              ; 0              ; 1              ; 0              ;
; fsmCamera.0011 ; 1              ; 0              ; 0              ; 1              ; 0              ;
; fsmCamera.0100 ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top_ov7670|fsmVGA                                  ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; fsmVGA.0011 ; fsmVGA.0010 ; fsmVGA.0001 ; fsmVGA.0000 ;
+-------------+-------------+-------------+-------------+-------------+
; fsmVGA.0000 ; 0           ; 0           ; 0           ; 0           ;
; fsmVGA.0001 ; 0           ; 0           ; 1           ; 1           ;
; fsmVGA.0010 ; 0           ; 1           ; 0           ; 1           ;
; fsmVGA.0011 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |top_ov7670|camera_read:u4|FSM_state ;
+-----------------------+------------------------------+
; Name                  ; FSM_state.ROW_CAPTURE        ;
+-----------------------+------------------------------+
; FSM_state.00          ; 0                            ;
; FSM_state.ROW_CAPTURE ; 1                            ;
+-----------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top_ov7670|config_camera:u2|stt                                                          ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; stt.00000 ; stt.00110 ; stt.00101 ; stt.00100 ; stt.00011 ; stt.00010 ; stt.00001 ; stt.11111 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; stt.11111 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; stt.00001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; stt.00010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; stt.00011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; stt.00100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; stt.00101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; stt.00110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; stt.00000 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------------+----------------------------------------+
; Register name                                 ; Reason for Removal                     ;
+-----------------------------------------------+----------------------------------------+
; stt_vga[1,2]                                  ; Stuck at GND due to stuck port data_in ;
; stt_vga[0]                                    ; Stuck at VCC due to stuck port data_in ;
; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[19]      ; Stuck at GND due to stuck port data_in ;
; read_sram                                     ; Stuck at VCC due to stuck port data_in ;
; sram:u3|sram_sram_0:sram_0|SRAM_OE_N          ; Stuck at GND due to stuck port data_in ;
; sram:u3|sram_sram_0:sram_0|SRAM_CE_N          ; Stuck at GND due to stuck port data_in ;
; config_camera:u2|i_i2c_data[23]               ; Stuck at GND due to stuck port data_in ;
; config_camera:u2|i_i2c_data[22]               ; Stuck at VCC due to stuck port data_in ;
; config_camera:u2|i_i2c_data[18..21]           ; Stuck at GND due to stuck port data_in ;
; config_camera:u2|i_i2c_data[17]               ; Stuck at VCC due to stuck port data_in ;
; config_camera:u2|i_i2c_data[16]               ; Stuck at GND due to stuck port data_in ;
; config_camera:u2|i2c:config_camera|SD[23]     ; Stuck at GND due to stuck port data_in ;
; config_camera:u2|i2c:config_camera|SD[22]     ; Stuck at VCC due to stuck port data_in ;
; config_camera:u2|i2c:config_camera|SD[18..21] ; Stuck at GND due to stuck port data_in ;
; config_camera:u2|i2c:config_camera|SD[17]     ; Stuck at VCC due to stuck port data_in ;
; config_camera:u2|i2c:config_camera|SD[16]     ; Stuck at GND due to stuck port data_in ;
; byteenable_sram[1]                            ; Merged with byteenable_sram[0]         ;
; fsmCamera~7                                   ; Lost fanout                            ;
; fsmCamera~8                                   ; Lost fanout                            ;
; fsmCamera~10                                  ; Lost fanout                            ;
; fsmVGA~6                                      ; Lost fanout                            ;
; fsmVGA~7                                      ; Lost fanout                            ;
; fsmVGA~8                                      ; Lost fanout                            ;
; fsmVGA~9                                      ; Lost fanout                            ;
; camera_read:u4|FSM_state~3                    ; Lost fanout                            ;
; config_camera:u2|stt~12                       ; Lost fanout                            ;
; config_camera:u2|stt~13                       ; Lost fanout                            ;
; config_camera:u2|stt~14                       ; Lost fanout                            ;
; config_camera:u2|stt~16                       ; Lost fanout                            ;
; fsmCamera.0000                                ; Lost fanout                            ;
; fsmVGA.0000                                   ; Lost fanout                            ;
; Total Number of Removed Registers = 38        ;                                        ;
+-----------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------+
; read_sram                       ; Stuck at VCC              ; sram:u3|sram_sram_0:sram_0|SRAM_OE_N, sram:u3|sram_sram_0:sram_0|SRAM_CE_N ;
;                                 ; due to stuck port data_in ;                                                                            ;
; stt_vga[2]                      ; Stuck at GND              ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[19]                                   ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[23] ; Stuck at GND              ; config_camera:u2|i2c:config_camera|SD[23]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[22] ; Stuck at VCC              ; config_camera:u2|i2c:config_camera|SD[22]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[21] ; Stuck at GND              ; config_camera:u2|i2c:config_camera|SD[21]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[20] ; Stuck at GND              ; config_camera:u2|i2c:config_camera|SD[20]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[19] ; Stuck at GND              ; config_camera:u2|i2c:config_camera|SD[19]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[18] ; Stuck at GND              ; config_camera:u2|i2c:config_camera|SD[18]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[17] ; Stuck at VCC              ; config_camera:u2|i2c:config_camera|SD[17]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
; config_camera:u2|i_i2c_data[16] ; Stuck at GND              ; config_camera:u2|i2c:config_camera|SD[16]                                  ;
;                                 ; due to stuck port data_in ;                                                                            ;
+---------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 252   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 49    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; 8       ;
; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; 15      ;
; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; 13      ;
; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; 12      ;
; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; 10      ;
; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; 8       ;
; config_camera:u2|i2c:config_camera|SCLK          ; 3       ;
; VGA_Ctrl:u5|oVGA_HS                              ; 14      ;
; VGA_Ctrl:u5|oVGA_VS                              ; 2       ;
; config_camera:u2|i2c:config_camera|END           ; 13      ;
; config_camera:u2|i2c:config_camera|SDO           ; 4       ;
; Total number of inverted registers = 11          ;         ;
+--------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                               ;
+------------------------------------+--------------------------------+------+
; Register Name                      ; Megafunction                   ; Type ;
+------------------------------------+--------------------------------+------+
; config_camera:u2|i_i2c_data[0..15] ; config_camera:u2|message_rtl_0 ; RAM  ;
+------------------------------------+--------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top_ov7670|address_sram[18]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top_ov7670|camera_read:u4|wraddr[15]                        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_ov7670|time_delay[18]                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_ov7670|time_delay_vga[1]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_ov7670|config_camera:u2|i2c:config_camera|SD_COUNTER[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ov7670|Selector12                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_ov7670|config_camera:u2|stt                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_ov7670|config_camera:u2|stt                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_ov7670|Selector0                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:u1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 12                    ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 500                   ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped             ;
; PORT_CLK3                     ; PORT_USED             ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 10    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 33    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 45    ; Signed Integer                  ;
; V_TOTAL        ; 525   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: config_camera:u2|altsyncram:message_rtl_0              ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; ROM                                               ; Untyped        ;
; WIDTH_A                            ; 16                                                ; Untyped        ;
; WIDTHAD_A                          ; 7                                                 ; Untyped        ;
; NUMWORDS_A                         ; 101                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_si81                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; PLL:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; config_camera:u2|altsyncram:message_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 101                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u5"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; iRed[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; iGreen[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBlue[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; oCurrent_X   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oCurrent_Y   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRequest     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_read:u4"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram:u3"                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address[19]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdatavalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_camera:u2|i2c:config_camera"                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Info     ; Explicitly unconnected                                                                                                        ;
; ACK        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; SD_COUNTER ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "SD_COUNTER[5..1]" have no fanouts ;
; SD_COUNTER ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; SDO        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_camera:u2"                                                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; done_config ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; o_index     ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "o_index[7..7]" have no fanouts ;
; o_index     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 113                         ;
; cycloneiii_ff         ; 252                         ;
;     CLR               ; 15                          ;
;     CLR SCLR          ; 22                          ;
;     ENA               ; 67                          ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 69                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 2                           ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 326                         ;
;     arith             ; 131                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 14                          ;
;     normal            ; 195                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 125                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.40                       ;
; Average LUT depth     ; 3.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug 10 14:46:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_ov7670 -c top_ov7670
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file read_camera.v
    Info (12023): Found entity 1: camera_read File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/read_camera.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sram/synthesis/sram.v
    Info (12023): Found entity 1: sram File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/sram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sram/synthesis/submodules/sram_sram_0.v
    Info (12023): Found entity 1: sram_sram_0 File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/submodules/sram_sram_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file top_ov7670.v
    Info (12023): Found entity 1: top_ov7670 File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c.v
    Info (12023): Found entity 1: i2c File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v Line: 42
Warning (10229): Verilog HDL Expression warning at config_camera.v(144): truncated literal to match 5 bits File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file config_camera.v
    Info (12023): Found entity 1: config_camera File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_control.v
    Info (12023): Found entity 1: VGA_Ctrl File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v Line: 1
Info (12127): Elaborating entity "top_ov7670" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_ov7670.v(176): truncated value with size 32 to match size of target (25) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 176
Info (10264): Verilog HDL Case Statement information at top_ov7670.v(173): all case item expressions in this case statement are onehot File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 173
Warning (10230): Verilog HDL assignment warning at top_ov7670.v(200): truncated value with size 32 to match size of target (25) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 200
Info (10264): Verilog HDL Case Statement information at top_ov7670.v(197): all case item expressions in this case statement are onehot File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 197
Info (12128): Elaborating entity "config_camera" for hierarchy "config_camera:u2" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 264
Warning (10230): Verilog HDL assignment warning at config_camera.v(170): truncated value with size 32 to match size of target (7) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 170
Info (10264): Verilog HDL Case Statement information at config_camera.v(154): all case item expressions in this case statement are onehot File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 154
Warning (10030): Net "message.data_a" at config_camera.v(35) has no driver or initial value, using a default initial value '0' File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 35
Warning (10030): Net "message.waddr_a" at config_camera.v(35) has no driver or initial value, using a default initial value '0' File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 35
Warning (10030): Net "message.we_a" at config_camera.v(35) has no driver or initial value, using a default initial value '0' File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 35
Info (12128): Elaborating entity "i2c" for hierarchy "config_camera:u2|i2c:config_camera" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v Line: 201
Warning (10230): Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v Line: 85
Warning (10230): Verilog HDL assignment warning at i2c.v(84): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c.v(109): truncated value with size 32 to match size of target (6) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v Line: 109
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:u1" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 273
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:u1|altpll:altpll_component" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:u1|altpll:altpll_component" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:u1|altpll:altpll_component" with the following parameter: File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "500"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:u1|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sram" for hierarchy "sram:u3" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 295
Info (12128): Elaborating entity "sram_sram_0" for hierarchy "sram:u3|sram_sram_0:sram_0" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/sram.v Line: 42
Info (12128): Elaborating entity "camera_read" for hierarchy "camera_read:u4" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 307
Warning (10230): Verilog HDL assignment warning at read_camera.v(55): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/read_camera.v Line: 55
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u5" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 333
Warning (10230): Verilog HDL assignment warning at VGA_control.v(67): truncated value with size 32 to match size of target (19) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_control.v(70): truncated value with size 32 to match size of target (11) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_control.v(71): truncated value with size 32 to match size of target (11) File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v Line: 71
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "config_camera:u2|message_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 101
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif
Info (12130): Elaborated megafunction instantiation "config_camera:u2|altsyncram:message_rtl_0"
Info (12133): Instantiated megafunction "config_camera:u2|altsyncram:message_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "101"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_si81.tdf
    Info (12023): Found entity 1: altsyncram_si81 File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/altsyncram_si81.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v Line: 79
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 80
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 83
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 84
    Warning (13410): Pin "pin_r[0]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 119
    Warning (13410): Pin "pin_r[1]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 119
    Warning (13410): Pin "pin_r[2]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 119
    Warning (13410): Pin "pin_g[0]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 120
    Warning (13410): Pin "pin_g[1]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 120
    Warning (13410): Pin "pin_b[0]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 121
    Warning (13410): Pin "pin_b[1]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 121
    Warning (13410): Pin "pin_b[2]" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 121
    Warning (13410): Pin "pin_sync" is stuck at VCC File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 123
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw_addr[0]" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 62
    Warning (15610): No output dependent on input pin "sw_addr[1]" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 62
    Warning (15610): No output dependent on input pin "sw_read" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 60
    Warning (15610): No output dependent on input pin "sw_write" File: D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v Line: 61
Info (21057): Implemented 550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 420 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Sat Aug 10 14:46:39 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:07


