{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480322574697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480322574698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 14:12:54 2016 " "Processing started: Mon Nov 28 14:12:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480322574698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322574698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322574698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480322574929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behave " "Found design unit 1: flipFlop-Behave" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC2/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588473 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC2/flipFlop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file finalComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalComponents " "Found design unit 1: finalComponents" {  } { { "finalComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC2/finalComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regRead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regRead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regRead-behaviour " "Found design unit 1: regRead-behaviour" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588474 ""} { "Info" "ISGN_ENTITY_NAME" "1 regRead " "Found entity 1: regRead" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataRegister-Behave " "Found design unit 1: dataRegister-Behave" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588475 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataRegister " "Found entity 1: dataRegister" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrMemory-Behave " "Found design unit 1: instrMemory-Behave" {  } { { "instrMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588475 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMemory " "Found entity 1: instrMemory" {  } { { "instrMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behaviour " "Found design unit 1: execute-behaviour" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588476 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC2/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC2/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memPackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file memPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "memPackage.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memPackage.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC2/datapathComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regWrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regWrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWrite-behaviour " "Found design unit 1: regWrite-behaviour" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588478 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWrite " "Found entity 1: regWrite" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memAccess-behaviour " "Found design unit 1: memAccess-behaviour" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588479 ""} { "Info" "ISGN_ENTITY_NAME" "1 memAccess " "Found entity 1: memAccess" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behaviour " "Found design unit 1: fetch-behaviour" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588479 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-behave " "Found design unit 1: PE-behave" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC2/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588480 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC2/PE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behaviour " "Found design unit 1: decode-behaviour" {  } { { "decode.vhd" "" { Text "/home/virtualgod/Altera/RISC2/decode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588480 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/virtualgod/Altera/RISC2/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-Behave " "Found design unit 1: dataMemory-Behave" {  } { { "dataMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588481 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behave " "Found design unit 1: Comparator-Behave" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC2/Comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC2/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath_RISC2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath_RISC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_RISC-Build " "Found design unit 1: DataPath_RISC-Build" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_RISC " "Found entity 1: Datapath_RISC" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-Behave " "Found design unit 1: regFile-Behave" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588483 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC2-Struct " "Found design unit 1: RISC2-Struct" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588483 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC2 " "Found entity 1: RISC2" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlHazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlHazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlHazard-Behave " "Found design unit 1: controlHazard-Behave" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588484 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlHazard " "Found entity 1: controlHazard" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322588484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC2 " "Elaborating entity \"RISC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480322588541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_RISC Datapath_RISC:dp " "Elaborating entity \"Datapath_RISC\" for hierarchy \"Datapath_RISC:dp\"" {  } { { "RISC2.vhd" "dp" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588558 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[0\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[0\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[1\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[1\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[2\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[2\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[3\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[3\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[4\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[4\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[5\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[5\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[6\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[6\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[7\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[7\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[8\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[8\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[9\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[9\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[10\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[10\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[11\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[11\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[12\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[12\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[13\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[13\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[14\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[14\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[15\] DataPath_RISC2.vhd(138) " "Inferred latch for \"T2_RE_in\[15\]\" at DataPath_RISC2.vhd(138)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 "|RISC2|Datapath_RISC:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop Datapath_RISC:dp\|flipFlop:ncdr " "Elaborating entity \"flipFlop\" for hierarchy \"Datapath_RISC:dp\|flipFlop:ncdr\"" {  } { { "DataPath_RISC2.vhd" "ncdr" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE Datapath_RISC:dp\|PE:pr1_enc " "Elaborating entity \"PE\" for hierarchy \"Datapath_RISC:dp\|PE:pr1_enc\"" {  } { { "DataPath_RISC2.vhd" "pr1_enc" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRegister Datapath_RISC:dp\|dataRegister:pc_fd " "Elaborating entity \"dataRegister\" for hierarchy \"Datapath_RISC:dp\|dataRegister:pc_fd\"" {  } { { "DataPath_RISC2.vhd" "pc_fd" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_RISC:dp\|alu:incrementer1 " "Elaborating entity \"alu\" for hierarchy \"Datapath_RISC:dp\|alu:incrementer1\"" {  } { { "DataPath_RISC2.vhd" "incrementer1" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMemory Datapath_RISC:dp\|instrMemory:instr_mem " "Elaborating entity \"instrMemory\" for hierarchy \"Datapath_RISC:dp\|instrMemory:instr_mem\"" {  } { { "DataPath_RISC2.vhd" "instr_mem" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile Datapath_RISC:dp\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"Datapath_RISC:dp\|regFile:rf\"" {  } { { "DataPath_RISC2.vhd" "rf" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 regFile.vhd(29) " "VHDL Process Statement warning at regFile.vhd(29): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588572 "|RISC2|Datapath_RISC:dp|regFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath_RISC:dp\|Comparator:comp1 " "Elaborating entity \"Comparator\" for hierarchy \"Datapath_RISC:dp\|Comparator:comp1\"" {  } { { "DataPath_RISC2.vhd" "comp1" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory Datapath_RISC:dp\|dataMemory:data_mem " "Elaborating entity \"dataMemory\" for hierarchy \"Datapath_RISC:dp\|dataMemory:data_mem\"" {  } { { "DataPath_RISC2.vhd" "data_mem" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f " "Elaborating entity \"fetch\" for hierarchy \"fetch:f\"" {  } { { "RISC2.vhd" "f" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588581 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ctrl_forwarding_V fetch.vhd(24) " "VHDL Process Statement warning at fetch.vhd(24): signal \"Ctrl_forwarding_V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588581 "|RISC2|fetch:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:d " "Elaborating entity \"decode\" for hierarchy \"decode:d\"" {  } { { "RISC2.vhd" "d" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regRead regRead:r " "Elaborating entity \"regRead\" for hierarchy \"regRead:r\"" {  } { { "RISC2.vhd" "r" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588582 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_DR regRead.vhd(37) " "VHDL Process Statement warning at regRead.vhd(37): signal \"NC_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588582 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_forward1 regRead.vhd(38) " "VHDL Process Statement warning at regRead.vhd(38): signal \"data_forward1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588582 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(40) " "VHDL Process Statement warning at regRead.vhd(40): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588582 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_forward2 regRead.vhd(46) " "VHDL Process Statement warning at regRead.vhd(46): signal \"data_forward2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(48) " "VHDL Process Statement warning at regRead.vhd(48): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(59) " "VHDL Process Statement warning at regRead.vhd(59): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(61) " "VHDL Process Statement warning at regRead.vhd(61): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(64) " "VHDL Process Statement warning at regRead.vhd(64): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(66) " "VHDL Process Statement warning at regRead.vhd(66): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 "|RISC2|regRead:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:e " "Elaborating entity \"execute\" for hierarchy \"execute:e\"" {  } { { "RISC2.vhd" "e" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588583 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE execute.vhd(37) " "VHDL Process Statement warning at execute.vhd(37): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(38) " "VHDL Process Statement warning at execute.vhd(38): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(45) " "VHDL Process Statement warning at execute.vhd(45): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_V execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"PE2_V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(54) " "VHDL Process Statement warning at execute.vhd(54): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(61) " "VHDL Process Statement warning at execute.vhd(61): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(68) " "VHDL Process Statement warning at execute.vhd(68): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(75) " "VHDL Process Statement warning at execute.vhd(75): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(81) " "VHDL Process Statement warning at execute.vhd(81): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(87) " "VHDL Process Statement warning at execute.vhd(87): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(94) " "VHDL Process Statement warning at execute.vhd(94): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 "|RISC2|execute:e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memAccess memAccess:m " "Elaborating entity \"memAccess\" for hierarchy \"memAccess:m\"" {  } { { "RISC2.vhd" "m" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588584 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM memAccess.vhd(37) " "VHDL Process Statement warning at memAccess.vhd(37): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(38) " "VHDL Process Statement warning at memAccess.vhd(38): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(48) " "VHDL Process Statement warning at memAccess.vhd(48): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(56) " "VHDL Process Statement warning at memAccess.vhd(56): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(68) " "VHDL Process Statement warning at memAccess.vhd(68): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(75) " "VHDL Process Statement warning at memAccess.vhd(75): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(87) " "VHDL Process Statement warning at memAccess.vhd(87): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 "|RISC2|memAccess:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWrite regWrite:w " "Elaborating entity \"regWrite\" for hierarchy \"regWrite:w\"" {  } { { "RISC2.vhd" "w" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588585 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW regWrite.vhd(31) " "VHDL Process Statement warning at regWrite.vhd(31): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(33) " "VHDL Process Statement warning at regWrite.vhd(33): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(42) " "VHDL Process Statement warning at regWrite.vhd(42): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(47) " "VHDL Process Statement warning at regWrite.vhd(47): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(52) " "VHDL Process Statement warning at regWrite.vhd(52): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(57) " "VHDL Process Statement warning at regWrite.vhd(57): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(62) " "VHDL Process Statement warning at regWrite.vhd(62): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(67) " "VHDL Process Statement warning at regWrite.vhd(67): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 "|RISC2|regWrite:w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlHazard controlHazard:ch " "Elaborating entity \"controlHazard\" for hierarchy \"controlHazard:ch\"" {  } { { "RISC2.vhd" "ch" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322588586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM controlHazard.vhd(26) " "VHDL Process Statement warning at controlHazard.vhd(26): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588587 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM_out controlHazard.vhd(26) " "VHDL Process Statement warning at controlHazard.vhd(26): signal \"NC_EM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588587 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM controlHazard.vhd(27) " "VHDL Process Statement warning at controlHazard.vhd(27): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDout controlHazard.vhd(28) " "VHDL Process Statement warning at controlHazard.vhd(28): signal \"memDout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_EM controlHazard.vhd(28) " "VHDL Process Statement warning at controlHazard.vhd(28): signal \"PC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE_out controlHazard.vhd(38) " "VHDL Process Statement warning at controlHazard.vhd(38): signal \"NC_RE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(39) " "VHDL Process Statement warning at controlHazard.vhd(39): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(40) " "VHDL Process Statement warning at controlHazard.vhd(40): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(41) " "VHDL Process Statement warning at controlHazard.vhd(41): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(46) " "VHDL Process Statement warning at controlHazard.vhd(46): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlHazard.vhd(47) " "VHDL Process Statement warning at controlHazard.vhd(47): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(47) " "VHDL Process Statement warning at controlHazard.vhd(47): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(53) " "VHDL Process Statement warning at controlHazard.vhd(53): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(60) " "VHDL Process Statement warning at controlHazard.vhd(60): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(61) " "VHDL Process Statement warning at controlHazard.vhd(61): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(67) " "VHDL Process Statement warning at controlHazard.vhd(67): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_RE controlHazard.vhd(68) " "VHDL Process Statement warning at controlHazard.vhd(68): signal \"T4_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(68) " "VHDL Process Statement warning at controlHazard.vhd(68): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(75) " "VHDL Process Statement warning at controlHazard.vhd(75): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z1 controlHazard.vhd(76) " "VHDL Process Statement warning at controlHazard.vhd(76): signal \"Z1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(76) " "VHDL Process Statement warning at controlHazard.vhd(76): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(82) " "VHDL Process Statement warning at controlHazard.vhd(82): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_RE controlHazard.vhd(83) " "VHDL Process Statement warning at controlHazard.vhd(83): signal \"T1_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(83) " "VHDL Process Statement warning at controlHazard.vhd(83): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(90) " "VHDL Process Statement warning at controlHazard.vhd(90): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_pco controlHazard.vhd(91) " "VHDL Process Statement warning at controlHazard.vhd(91): signal \"RF_pco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(91) " "VHDL Process Statement warning at controlHazard.vhd(91): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480322588588 "|RISC2|controlHazard:ch"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[1\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[1\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[3\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[3\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[4\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[4\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[5\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[5\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[6\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[6\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[7\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[7\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[8\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[8\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[9\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[9\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[10\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[10\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[11\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[11\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[12\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[12\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[13\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[13\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[14\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[14\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[15\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[15\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[0\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[0\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[2\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[2\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322588992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[1\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[1\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[3\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[3\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[4\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[4\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[5\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[5\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[6\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[6\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[7\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[7\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[8\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[8\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[9\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[9\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[10\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[10\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[11\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[11\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[12\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[12\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[13\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[13\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[14\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[14\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[15\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[15\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[0\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[0\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[2\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[2\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 138 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480322589029 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath_RISC:dp\|dataMemory:data_mem\|ram " "RAM logic \"Datapath_RISC:dp\|dataMemory:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.vhd" "ram" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480322589140 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1480322589140 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "255 512 0 1 1 " "255 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "257 511 " "Addresses ranging from 257 to 511 are not initialized" {  } { { "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_dataMemory_114200bc.hdl.mif" "" { Text "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_dataMemory_114200bc.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1480322589458 ""}  } { { "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_dataMemory_114200bc.hdl.mif" "" { Text "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_dataMemory_114200bc.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1480322589458 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath_RISC:dp\|instrMemory:instr_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath_RISC:dp\|instrMemory:instr_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif " "Parameter INIT_FILE set to db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1480322590896 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1480322590896 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1480322590896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_RISC:dp\|instrMemory:instr_mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Datapath_RISC:dp\|instrMemory:instr_mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322591423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_RISC:dp\|instrMemory:instr_mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Datapath_RISC:dp\|instrMemory:instr_mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480322591424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480322591424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6181 " "Found entity 1: altsyncram_6181" {  } { { "db/altsyncram_6181.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/altsyncram_6181.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480322591500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322591500 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "255 512 0 1 1 " "255 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "257 511 " "Addresses ranging from 257 to 511 are not initialized" {  } { { "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif" "" { Text "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1480322591550 ""}  } { { "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif" "" { Text "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1480322591550 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "257 512 /home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif " "Memory depth (257) in the design file differs from memory depth (512) in the Memory Initialization File \"/home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1480322591551 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480322592198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480322594878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480322606094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480322606094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8423 " "Implemented 8423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480322606732 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480322606732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8404 " "Implemented 8404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480322606732 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480322606732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480322606732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480322606768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 14:13:26 2016 " "Processing ended: Mon Nov 28 14:13:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480322606768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480322606768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480322606768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480322606768 ""}
