Bench	PID		time	Instr Ret	Unh Clk Cycles	l2 trans reqs	l1lines	l2lines	Per Core bw	Power	Power2	Power3	bandwidth	 	IPC	MEM INTENSIITY	L2->L1 BW (MB)	L3->L2 BW (MB)	MM->L3 BW (MB)	L2 REUSE	L3 REUSE
*
