{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621926645118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621926645118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:10:45 2021 " "Processing started: Tue May 25 19:10:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621926645118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621926645118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621926645119 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621926645449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mainDiagram " "Found entity 1: mainDiagram" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645851 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "VHDL FIles/lfsr.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lfsr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645853 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-BEHAVIOUR " "Found design unit 1: text_display-BEHAVIOUR" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645856 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645859 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/main_menu_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/main_menu_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_menu_display-BEHAVIOUR " "Found design unit 1: main_menu_display-BEHAVIOUR" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645861 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_menu_display " "Found entity 1: main_menu_display" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lives_display_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lives_display_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-BEHAVIOUR " "Found design unit 1: lives_display-BEHAVIOUR" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645864 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_over_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_over_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_display-BEHAVIOUR " "Found design unit 1: game_over_display-BEHAVIOUR" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645866 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645868 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645871 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bigbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bigbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 box-behavior " "Found design unit 1: box-behavior" {  } { { "VHDL FIles/bigBox.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bigBox.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645874 ""} { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "VHDL FIles/bigBox.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bigBox.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcdtosegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcdtosegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdToSegment-beh " "Found design unit 1: bcdToSegment-beh" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bcdToSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645876 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdToSegment " "Found entity 1: bcdToSegment" {  } { { "VHDL FIles/bcdToSegment.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bcdToSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "VHDL FIles/ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645881 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_mode_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_mode_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_mode_display-BEHAVIOUR " "Found design unit 1: game_mode_display-BEHAVIOUR" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645884 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_mode_display " "Found entity 1: game_mode_display" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926645884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926645884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainDiagram " "Elaborating entity \"mainDiagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621926645947 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "livesText " "Found inconsistent dimensions for element \"livesText\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } { 1264 2544 2648 1280 "livesText\[5..0\]" "" } { 1112 1544 1622 1128 "livesText" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926645948 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "livesText " "Found inconsistent dimensions for element \"livesText\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } { 1264 2544 2648 1280 "livesText\[5..0\]" "" } { 1216 2872 2952 1232 "livesText" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926645948 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "livesText " "Converted elements in bus name \"livesText\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "livesText\[5..0\] livesText5..0 " "Converted element name(s) from \"livesText\[5..0\]\" to \"livesText5..0\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645949 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "livesText\[5..0\] livesText5..0 " "Converted element name(s) from \"livesText\[5..0\]\" to \"livesText5..0\"" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1264 2544 2648 1280 "livesText\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645949 ""}  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1064 1878 1958 1080 "livesText\[5..0\]" "" } { 1264 2544 2648 1280 "livesText\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1621926645949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "mainDiagram.bdf" "inst1" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 936 2294 2518 1112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst6 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst6\"" {  } { { "mainDiagram.bdf" "inst6" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 616 1494 1870 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "altpll_component" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst6\|altpll:altpll_component\"" {  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926645993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst6\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926645994 ""}  } { { "VHDL FIles/altpll0.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621926645994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926646056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926646056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst6\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst\"" {  } { { "mainDiagram.bdf" "inst" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 920 1622 1878 1192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646061 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_tens_out bouncy_ball.vhd(12) " "VHDL Signal Declaration warning at bouncy_ball.vhd(12): used explicit default value for signal \"score_tens_out\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646064 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XLeft bouncy_ball.vhd(58) " "VHDL Signal Declaration warning at bouncy_ball.vhd(58): used explicit default value for signal \"pipe1XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646064 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1XRight bouncy_ball.vhd(59) " "VHDL Signal Declaration warning at bouncy_ball.vhd(59): used explicit default value for signal \"pipe1XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646064 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XLeft bouncy_ball.vhd(60) " "VHDL Signal Declaration warning at bouncy_ball.vhd(60): used explicit default value for signal \"pipe2XLeft\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646064 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2XRight bouncy_ball.vhd(61) " "VHDL Signal Declaration warning at bouncy_ball.vhd(61): used explicit default value for signal \"pipe2XRight\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646064 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable1 bouncy_ball.vhd(78) " "VHDL Signal Declaration warning at bouncy_ball.vhd(78): used explicit default value for signal \"rand_num_variable1\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rand_num_variable2 bouncy_ball.vhd(82) " "VHDL Signal Declaration warning at bouncy_ball.vhd(82): used explicit default value for signal \"rand_num_variable2\" because signal was never assigned a value" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(154) " "VHDL Process Statement warning at bouncy_ball.vhd(154): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(154) " "VHDL Process Statement warning at bouncy_ball.vhd(154): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(155) " "VHDL Process Statement warning at bouncy_ball.vhd(155): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainmenuText bouncy_ball.vhd(155) " "VHDL Process Statement warning at bouncy_ball.vhd(155): signal \"mainmenuText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(156) " "VHDL Process Statement warning at bouncy_ball.vhd(156): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(157) " "VHDL Process Statement warning at bouncy_ball.vhd(157): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(160) " "VHDL Process Statement warning at bouncy_ball.vhd(160): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bouncy_ball.vhd(160) " "VHDL Process Statement warning at bouncy_ball.vhd(160): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(161) " "VHDL Process Statement warning at bouncy_ball.vhd(161): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameModeText bouncy_ball.vhd(161) " "VHDL Process Statement warning at bouncy_ball.vhd(161): signal \"gameModeText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(162) " "VHDL Process Statement warning at bouncy_ball.vhd(162): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646065 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mainMenuBackground bouncy_ball.vhd(163) " "VHDL Process Statement warning at bouncy_ball.vhd(163): signal \"mainMenuBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(167) " "VHDL Process Statement warning at bouncy_ball.vhd(167): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(168) " "VHDL Process Statement warning at bouncy_ball.vhd(168): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(169) " "VHDL Process Statement warning at bouncy_ball.vhd(169): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(170) " "VHDL Process Statement warning at bouncy_ball.vhd(170): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(174) " "VHDL Process Statement warning at bouncy_ball.vhd(174): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(175) " "VHDL Process Statement warning at bouncy_ball.vhd(175): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646066 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(176) " "VHDL Process Statement warning at bouncy_ball.vhd(176): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_on bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipes bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"pipes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "textOutput bouncy_ball.vhd(177) " "VHDL Process Statement warning at bouncy_ball.vhd(177): signal \"textOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(181) " "VHDL Process Statement warning at bouncy_ball.vhd(181): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameState bouncy_ball.vhd(182) " "VHDL Process Statement warning at bouncy_ball.vhd(182): signal \"gameState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverText bouncy_ball.vhd(183) " "VHDL Process Statement warning at bouncy_ball.vhd(183): signal \"gameOverText\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(184) " "VHDL Process Statement warning at bouncy_ball.vhd(184): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameOverBackground bouncy_ball.vhd(185) " "VHDL Process Statement warning at bouncy_ball.vhd(185): signal \"gameOverBackground\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameOver bouncy_ball.vhd(146) " "VHDL Process Statement warning at bouncy_ball.vhd(146): inferring latch(es) for signal or variable \"gameOver\", which holds its previous value in one or more paths through the process" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameOver\[0\] bouncy_ball.vhd(146) " "Inferred latch for \"gameOver\[0\]\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646067 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameOver\[1\] bouncy_ball.vhd(146) " "Inferred latch for \"gameOver\[1\]\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646068 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue bouncy_ball.vhd(146) " "Inferred latch for \"blue\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646068 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green bouncy_ball.vhd(146) " "Inferred latch for \"green\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646068 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red bouncy_ball.vhd(146) " "Inferred latch for \"red\" at bouncy_ball.vhd(146)" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646068 "|mainDiagram|bouncy_ball:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst3 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst3\"" {  } { { "mainDiagram.bdf" "inst3" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 952 678 942 1096 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621926646072 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646072 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646072 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646072 "|mainDiagram|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621926646072 "|mainDiagram|MOUSE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display text_display:inst13 " "Elaborating entity \"text_display\" for hierarchy \"text_display:inst13\"" {  } { { "mainDiagram.bdf" "inst13" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1368 2166 2390 1512 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646074 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[0\] text.vhd(50) " "Inferred latch for \"score_display\[0\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646078 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[1\] text.vhd(50) " "Inferred latch for \"score_display\[1\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646078 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[2\] text.vhd(50) " "Inferred latch for \"score_display\[2\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646078 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[3\] text.vhd(50) " "Inferred latch for \"score_display\[3\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646078 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[4\] text.vhd(50) " "Inferred latch for \"score_display\[4\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646078 "|mainDiagram|text_display:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_display\[5\] text.vhd(50) " "Inferred latch for \"score_display\[5\]\" at text.vhd(50)" {  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646079 "|mainDiagram|text_display:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display:inst13\|char_rom:scoretext " "Elaborating entity \"char_rom\" for hierarchy \"text_display:inst13\|char_rom:scoretext\"" {  } { { "VHDL FIles/text.vhd" "scoretext" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\"" {  } { { "VHDL FIles/char_rom.vhd" "altsyncram_component" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\"" {  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646132 ""}  } { { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621926646132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621926646189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621926646189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"text_display:inst13\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_display game_over_display:inst5 " "Elaborating entity \"game_over_display\" for hierarchy \"game_over_display:inst5\"" {  } { { "mainDiagram.bdf" "inst5" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2176 2400 1344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[0\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[0\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646196 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[1\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[1\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646196 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[2\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[2\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646196 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[3\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[3\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646196 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[4\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[4\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646197 "|mainDiagram|game_over_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_display\[5\] game_over_text2.vhd(51) " "Inferred latch for \"game_over_display\[5\]\" at game_over_text2.vhd(51)" {  } { { "VHDL FIles/game_over_text2.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_over_text2.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646197 "|mainDiagram|game_over_display:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_menu_display main_menu_display:inst7 " "Elaborating entity \"main_menu_display\" for hierarchy \"main_menu_display:inst7\"" {  } { { "mainDiagram.bdf" "inst7" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1544 2168 2392 1688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646208 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[0\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[0\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646209 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[1\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[1\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646209 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[2\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[2\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646209 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[3\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[3\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646209 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[4\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[4\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646209 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_menu_display\[5\] main_menu_text.vhd(47) " "Inferred latch for \"main_menu_display\[5\]\" at main_menu_text.vhd(47)" {  } { { "VHDL FIles/main_menu_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/main_menu_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646209 "|mainDiagram|main_menu_display:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives_display lives_display:inst9 " "Elaborating entity \"lives_display\" for hierarchy \"lives_display:inst9\"" {  } { { "mainDiagram.bdf" "inst9" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646219 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[0\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[0\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646220 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[1\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[1\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646220 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[2\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[2\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646220 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[3\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[3\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646220 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[4\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[4\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646220 "|mainDiagram|lives_display:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_display\[5\] lives_display_text.vhd(51) " "Inferred latch for \"lives_display\[5\]\" at lives_display_text.vhd(51)" {  } { { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646220 "|mainDiagram|lives_display:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_mode_display game_mode_display:inst11 " "Elaborating entity \"game_mode_display\" for hierarchy \"game_mode_display:inst11\"" {  } { { "mainDiagram.bdf" "inst11" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1384 2656 2880 1528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646231 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[0\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[0\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646232 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[1\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[1\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646232 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[2\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[2\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646232 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[3\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[3\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646232 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[4\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[4\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646232 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_mode_display\[5\] game_mode_text.vhd(47) " "Inferred latch for \"game_mode_display\[5\]\" at game_mode_text.vhd(47)" {  } { { "VHDL FIles/game_mode_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/game_mode_text.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621926646232 "|mainDiagram|game_mode_display:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst10 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst10\"" {  } { { "mainDiagram.bdf" "inst10" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 664 2200 2352 744 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToSegment bcdToSegment:inst2 " "Elaborating entity \"bcdToSegment\" for hierarchy \"bcdToSegment:inst2\"" {  } { { "mainDiagram.bdf" "inst2" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1144 702 934 1224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621926646244 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"lives_display:inst9\|char_rom:scoretext\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/shrey/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDL FIles/char_rom.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/char_rom.vhd" 51 0 0 } } { "VHDL FIles/lives_display_text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/lives_display_text.vhd" 71 0 0 } } { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1200 2648 2872 1344 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926646401 "|mainDiagram|lives_display:inst9|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1621926646401 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1621926646401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bouncy_ball:inst\|red " "LATCH primitive \"bouncy_ball:inst\|red\" is permanently enabled" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621926647660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bouncy_ball:inst\|green " "LATCH primitive \"bouncy_ball:inst\|green\" is permanently enabled" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621926647660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bouncy_ball:inst\|blue " "LATCH primitive \"bouncy_ball:inst\|blue\" is permanently enabled" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621926647660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[0\] " "Latch text_display:inst13\|score_display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_column\[7\]" {  } { { "VHDL FIles/vga_sync.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926649136 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926649136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[1\] " "Latch text_display:inst13\|score_display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[1\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[1\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926649136 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926649136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[2\] " "Latch text_display:inst13\|score_display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[2\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[2\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926649136 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926649136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[3\] " "Latch text_display:inst13\|score_display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[3\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[3\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926649136 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926649136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[4\] " "Latch text_display:inst13\|score_display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[4\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[4\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926649136 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926649136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "text_display:inst13\|score_display\[5\] " "Latch text_display:inst13\|score_display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst\|score_ones_out\[5\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst\|score_ones_out\[5\]" {  } { { "VHDL FIles/bouncy_ball.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/bouncy_ball.vhd" 192 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621926649136 ""}  } { { "VHDL FIles/text.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/text.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621926649136 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 37 -1 0 } } { "VHDL FIles/mouse.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/VHDL FIles/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621926649142 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621926649143 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0_dec VCC " "Pin \"seg0_dec\" is stuck at VCC" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1432 1206 1382 1448 "seg0_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621926649748 "|mainDiagram|seg0_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1_dec VCC " "Pin \"seg1_dec\" is stuck at VCC" {  } { { "mainDiagram.bdf" "" { Schematic "C:/Users/shrey/Documents/GitHub/COMPSYS305-Mini-Project/Project Files/mainDiagram.bdf" { { 1440 1558 1734 1456 "seg1_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621926649748 "|mainDiagram|seg1_dec"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1621926649748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621926649894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621926650763 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bouncy_ball:inst\|Add39~18 " "Logic cell \"bouncy_ball:inst\|Add39~18\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add39~18" { Text "c:/users/shrey/downloads/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926650770 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1621926650770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621926650977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621926650977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1131 " "Implemented 1131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621926651082 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621926651082 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1621926651082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1072 " "Implemented 1072 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621926651082 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621926651082 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1621926651082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621926651082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621926651114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 19:10:51 2021 " "Processing ended: Tue May 25 19:10:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621926651114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621926651114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621926651114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621926651114 ""}
