{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560813539062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560813539063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 02:18:58 2019 " "Processing started: Tue Jun 18 02:18:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560813539063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560813539063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAMController -c SDRAMController " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAMController -c SDRAMController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560813539063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560813540362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(54) " "Verilog HDL warning at testbench.v(54): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(167) " "Verilog HDL warning at testbench.v(167): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(168) " "Verilog HDL warning at testbench.v(168): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(169) " "Verilog HDL warning at testbench.v(169): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813541244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813541244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMController " "Found entity 1: SDRAMController" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813541248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813541248 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(46) " "Verilog HDL warning at sm_sdram_controller.v(46): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(86) " "Verilog HDL warning at sm_sdram_controller.v(86): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(87) " "Verilog HDL warning at sm_sdram_controller.v(87): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(88) " "Verilog HDL warning at sm_sdram_controller.v(88): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(103) " "Verilog HDL warning at sm_sdram_controller.v(103): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(104) " "Verilog HDL warning at sm_sdram_controller.v(104): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(120) " "Verilog HDL warning at sm_sdram_controller.v(120): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(121) " "Verilog HDL warning at sm_sdram_controller.v(121): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(123) " "Verilog HDL warning at sm_sdram_controller.v(123): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(124) " "Verilog HDL warning at sm_sdram_controller.v(124): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813541272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_sdram_controller " "Found entity 1: sm_sdram_controller" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813541273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813541273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_altpll " "Found entity 1: sm_altpll" {  } { { "sm_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813541277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813541277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAMController " "Elaborating entity \"SDRAMController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560813541976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_altpll sm_altpll:altpll " "Elaborating entity \"sm_altpll\" for hierarchy \"sm_altpll:altpll\"" {  } { { "SDRAMController.v" "altpll" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813542529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sm_altpll:altpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sm_altpll:altpll\|altpll:altpll_component\"" {  } { { "sm_altpll.v" "altpll_component" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sm_altpll:altpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sm_altpll:altpll\|altpll:altpll_component\"" {  } { { "sm_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560813543260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sm_altpll:altpll\|altpll:altpll_component " "Instantiated megafunction \"sm_altpll:altpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sm_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sm_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543272 ""}  } { { "sm_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560813543272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sm_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sm_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_altpll_altpll " "Found entity 1: sm_altpll_altpll" {  } { { "db/sm_altpll_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/db/sm_altpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813543595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813543595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_altpll_altpll sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated " "Elaborating entity \"sm_altpll_altpll\" for hierarchy \"sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_sdram_controller sm_sdram_controller:ram_ctrl " "Elaborating entity \"sm_sdram_controller\" for hierarchy \"sm_sdram_controller:ram_ctrl\"" {  } { { "SDRAMController.v" "ram_ctrl" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813543763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sm_sdram_controller.v(69) " "Verilog HDL assignment warning at sm_sdram_controller.v(69): truncated value with size 32 to match size of target (5)" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1560813543790 "|SDRAMController|sm_sdram_controller:ram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sm_sdram_controller.v(73) " "Verilog HDL assignment warning at sm_sdram_controller.v(73): truncated value with size 32 to match size of target (4)" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1560813543799 "|SDRAMController|sm_sdram_controller:ram_ctrl"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[2\]~0 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[2\]~0\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[1\]~1 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[1\]~1\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[0\]~2 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[0\]~2\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[3\]~3 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[3\]~3\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[4\]~4 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[4\]~4\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[5\]~5 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[5\]~5\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[6\]~6 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[6\]~6\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[7\]~7 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[7\]~7\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[8\]~8 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[8\]~8\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[9\]~9 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[9\]~9\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[10\]~10 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[10\]~10\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[11\]~11 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[11\]~11\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[12\]~12 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[12\]~12\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[13\]~13 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[13\]~13\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[14\]~14 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[14\]~14\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[15\]~15 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[15\]~15\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[0\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[0\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[1\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[1\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[2\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[2\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[3\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[3\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[4\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[4\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[5\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[5\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[6\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[6\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[7\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[7\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[8\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[8\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[9\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[9\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[10\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[10\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[11\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[11\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[12\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[12\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[13\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[13\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[14\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[14\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[15\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[15\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[16\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[16\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[17\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[17\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[18\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[18\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[19\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[19\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[0\]~0 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[0\]~0\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[1\]~1 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[1\]~1\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[2\]~2 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[2\]~2\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[3\]~3 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[3\]~3\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[4\]~4 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[4\]~4\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[5\]~5 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[5\]~5\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[6\]~6 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[6\]~6\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[7\]~7 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[7\]~7\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[8\]~8 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[8\]~8\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[9\]~9 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[9\]~9\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[10\]~10 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[10\]~10\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[11\]~11 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[11\]~11\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[12\]~12 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[12\]~12\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[13\]~13 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[13\]~13\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[14\]~14 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[14\]~14\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[15\]~15 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[15\]~15\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[16\]~16 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[16\]~16\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[17\]~17 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[17\]~17\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[18\]~18 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[18\]~18\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[19\]~19 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[19\]~19\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[20\]~20 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[20\]~20\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[21\]~21 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[21\]~21\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[22\]~22 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[22\]~22\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[23\]~23 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[23\]~23\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[24\]~24 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[24\]~24\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[25\]~25 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[25\]~25\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[26\]~26 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[26\]~26\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[27\]~27 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[27\]~27\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[28\]~28 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[28\]~28\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[29\]~29 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[29\]~29\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[30\]~30 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[30\]~30\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[31\]~31 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[31\]~31\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813544952 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1560813544952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CKE VCC " "Pin \"SD_CKE\" is stuck at VCC" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|SD_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_LDQM GND " "Pin \"SD_LDQM\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|SD_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_UDQM GND " "Pin \"SD_UDQM\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|SD_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_BS\[0\] VCC " "Pin \"SD_BS\[0\]\" is stuck at VCC" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|SD_BS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_BS\[1\] GND " "Pin \"SD_BS\[1\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|SD_BS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[2\] GND " "Pin \"S_A\[2\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[4\] GND " "Pin \"S_A\[4\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[5\] GND " "Pin \"S_A\[5\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[6\] GND " "Pin \"S_A\[6\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[7\] GND " "Pin \"S_A\[7\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[8\] GND " "Pin \"S_A\[8\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[9\] GND " "Pin \"S_A\[9\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[10\] GND " "Pin \"S_A\[10\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[11\] GND " "Pin \"S_A\[11\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813547233 "|SDRAMController|S_A[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560813547233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1560813547818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560813548958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/output_files/SDRAMController.map.smsg " "Generated suppressed messages file C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/output_files/SDRAMController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1560813549354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560813550036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560813550036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560813551455 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560813551455 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1560813551455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560813551455 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1560813551455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560813551455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560813551498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 02:19:11 2019 " "Processing ended: Tue Jun 18 02:19:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560813551498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560813551498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560813551498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560813551498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560813554028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560813554029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 02:19:13 2019 " "Processing started: Tue Jun 18 02:19:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560813554029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560813554029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAMController -c SDRAMController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAMController -c SDRAMController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560813554029 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560813554300 ""}
{ "Info" "0" "" "Project  = SDRAMController" {  } {  } 0 0 "Project  = SDRAMController" 0 0 "Fitter" 0 0 1560813554314 ""}
{ "Info" "0" "" "Revision = SDRAMController" {  } {  } 0 0 "Revision = SDRAMController" 0 0 "Fitter" 0 0 1560813554314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1560813554510 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAMController EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"SDRAMController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560813554656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560813554750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560813554797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560813554797 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sm_altpll_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/db/sm_altpll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1560813555364 ""}  } { { "db/sm_altpll_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/db/sm_altpll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1560813555364 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560813557110 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560813558689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560813558689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560813558689 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560813558689 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560813558836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560813558836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560813558836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560813558836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560813558836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560813558836 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560813558873 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 49 " "No exact pin location assignment(s) for 1 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "re " "Pin re not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { re } } } { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { re } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560813560143 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1560813560143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560813560407 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560813560407 ""}  } { { "db/sm_altpll_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/db/sm_altpll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm_altpll:altpll|altpll:altpll_component|sm_altpll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560813560407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAMController.sdc " "Synopsys Design Constraints File file not found: 'SDRAMController.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560813561813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560813561841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560813561867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1560813561867 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560813561870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560813561871 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560813561872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560813561960 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560813561962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560813561962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560813561963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560813561965 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560813561968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560813561969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560813561970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560813561997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560813561998 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560813561998 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1560813562021 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1560813562021 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560813562021 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 13 0 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560813562023 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1560813562023 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560813562023 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560813562117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560813564267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560813564703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560813564792 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560813565517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560813565517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560813566133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560813567185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560813567185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560813568627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560813568630 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1560813568630 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560813568630 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560813568737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560813568834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560813569218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560813569313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560813569827 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560813570498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/output_files/SDRAMController.fit.smsg " "Generated suppressed messages file C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/output_files/SDRAMController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560813571359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560813572260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 02:19:32 2019 " "Processing ended: Tue Jun 18 02:19:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560813572260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560813572260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560813572260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560813572260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560813574769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560813574770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 02:19:34 2019 " "Processing started: Tue Jun 18 02:19:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560813574770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560813574770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDRAMController -c SDRAMController " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDRAMController -c SDRAMController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560813574770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560813576509 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560813576606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560813577366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 02:19:37 2019 " "Processing ended: Tue Jun 18 02:19:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560813577366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560813577366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560813577366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560813577366 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560813578394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560813579567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560813579568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 02:19:38 2019 " "Processing started: Tue Jun 18 02:19:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560813579568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560813579568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAMController -c SDRAMController " "Command: quartus_sta SDRAMController -c SDRAMController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560813579568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560813579790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560813580043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560813580044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560813580122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560813580122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAMController.sdc " "Synopsys Design Constraints File file not found: 'SDRAMController.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1560813580590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1560813580591 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580593 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580593 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1560813580594 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1560813580594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1560813580756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580756 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560813580761 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1560813580831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1560813580855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560813580855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.222 " "Worst-case setup slack is -0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -4.225 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.222        -4.225 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813580865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813580878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560813580893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560813580898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.685 " "Worst-case minimum pulse width slack is 4.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.685         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.685         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934         0.000 CLK  " "    9.934         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813580901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813580901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1560813581063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1560813581111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1560813581833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.590 " "Worst-case setup slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.590         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813581988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.383         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813581999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813581999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560813582006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560813582013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.670 " "Worst-case minimum pulse width slack is 4.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.670         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.670         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943         0.000 CLK  " "    9.943         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813582018 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1560813582215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.607 " "Worst-case setup slack is 5.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.607         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.607         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813582543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813582553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560813582560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560813582573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.775 " "Worst-case minimum pulse width slack is 4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.775         0.000 altpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594         0.000 CLK  " "    9.594         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560813582599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560813582599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560813583286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560813583286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560813583439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 02:19:43 2019 " "Processing ended: Tue Jun 18 02:19:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560813583439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560813583439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560813583439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560813583439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560813585446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560813585446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 02:19:45 2019 " "Processing started: Tue Jun 18 02:19:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560813585446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560813585446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDRAMController -c SDRAMController " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDRAMController -c SDRAMController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560813585447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_8_1200mv_85c_slow.vo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_8_1200mv_85c_slow.vo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813586498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_8_1200mv_0c_slow.vo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_8_1200mv_0c_slow.vo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813586594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_min_1200mv_0c_fast.vo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_min_1200mv_0c_fast.vo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813586693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController.vo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController.vo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813586806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_8_1200mv_85c_v_slow.sdo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813587228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_8_1200mv_0c_v_slow.sdo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813587301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_min_1200mv_0c_v_fast.sdo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813587368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAMController_v.sdo C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/ simulation " "Generated file SDRAMController_v.sdo in folder \"C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1560813587446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560813587545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 02:19:47 2019 " "Processing ended: Tue Jun 18 02:19:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560813587545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560813587545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560813587545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560813587545 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560813588255 ""}
