

================================================================
== Vitis HLS Report for 'ReadFromMem'
================================================================
* Date:           Wed Nov  2 23:05:55 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_4  |        9|        9|         1|          -|          -|     9|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Wt_Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Wt_Y"   --->   Operation 30 'read' 'Wt_Y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Wt_X_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Wt_X"   --->   Operation 31 'read' 'Wt_X_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%X_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %X"   --->   Operation 32 'read' 'X_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.10ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %Wt_Y_c, i32 %Wt_Y_read"   --->   Operation 33 'write' 'write_ln0' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (2.10ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %X_c, i32 %X_read"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (3.90ns)   --->   "%mul_ln19 = mul i32 %Wt_Y_read, i32 %Wt_X_read" [FC_Layer.cpp:19]   --->   Operation 35 'mul' 'mul_ln19' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln19, i32 31" [FC_Layer.cpp:19]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %mul_ln19" [FC_Layer.cpp:19]   --->   Operation 37 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.83ns)   --->   "%mul_ln19_1 = mul i65 %sext_ln19, i65 6871947674" [FC_Layer.cpp:19]   --->   Operation 38 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 3.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.36ns)   --->   "%sub_ln19 = sub i65 0, i65 %mul_ln19_1" [FC_Layer.cpp:19]   --->   Operation 39 'sub' 'sub_ln19' <Predicate = (tmp)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19_1)   --->   "%tmp_70 = partselect i23 @_ssdm_op_PartSelect.i23.i65.i32.i32, i65 %sub_ln19, i32 42, i32 64" [FC_Layer.cpp:19]   --->   Operation 40 'partselect' 'tmp_70' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19_1)   --->   "%sext_ln19_1 = sext i23 %tmp_70" [FC_Layer.cpp:19]   --->   Operation 41 'sext' 'sext_ln19_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i23 @_ssdm_op_PartSelect.i23.i65.i32.i32, i65 %mul_ln19_1, i32 42, i32 64" [FC_Layer.cpp:19]   --->   Operation 42 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i23 %tmp_71" [FC_Layer.cpp:19]   --->   Operation 43 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19_1)   --->   "%select_ln19 = select i1 %tmp, i32 %sext_ln19_1, i32 %sext_ln19_2" [FC_Layer.cpp:19]   --->   Operation 44 'select' 'select_ln19' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.13ns) (out node of the LUT)   --->   "%sub_ln19_1 = sub i32 0, i32 %select_ln19" [FC_Layer.cpp:19]   --->   Operation 45 'sub' 'sub_ln19_1' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.33ns)   --->   "%block_count = select i1 %tmp, i32 %sub_ln19_1, i32 %sext_ln19_2" [FC_Layer.cpp:19]   --->   Operation 46 'select' 'block_count' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%cast_cast = sext i32 %block_count" [FC_Layer.cpp:19]   --->   Operation 47 'sext' 'cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%cast_cast_cast = zext i64 %cast_cast" [FC_Layer.cpp:19]   --->   Operation 48 'zext' 'cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (5.47ns)   --->   "%bound = mul i68 %cast_cast_cast, i68 9" [FC_Layer.cpp:19]   --->   Operation 49 'mul' 'bound' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%ifc66_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc66"   --->   Operation 50 'read' 'ifc66_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ifc55_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc55"   --->   Operation 51 'read' 'ifc55_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ifc44_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc44"   --->   Operation 52 'read' 'ifc44_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ifc33_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc33"   --->   Operation 53 'read' 'ifc33_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ifc22_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc22"   --->   Operation 54 'read' 'ifc22_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ifc11_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc11"   --->   Operation 55 'read' 'ifc11_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2, i68 %bound, i64 %ifc11_read, i128 %ifc1, i64 %ifc22_read, i128 %ifc2, i64 %ifc33_read, i128 %ifc3, i64 %ifc44_read, i128 %ifc4, i64 %ifc55_read, i128 %ifc5, i64 %ifc66_read, i128 %ifc6, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70" [FC_Layer.cpp:19]   --->   Operation 56 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.04>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Y"   --->   Operation 58 'read' 'Y_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0101, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0100, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_099, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_098, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_097, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_096, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_095, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_094, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_093, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_092, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_091, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_090, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_089, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_088, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_087, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_086, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_085, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_084, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_083, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_082, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_081, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_080, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_079, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_078, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_077, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_076, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_075, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_074, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_073, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_072, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_071, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer, i64 666, i64 30, i64 1"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70, i64 666, i64 31, i64 1"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream64, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc5, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_35, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc4, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_25, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc3, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_36, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc2, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_28, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2, i68 %bound, i64 %ifc11_read, i128 %ifc1, i64 %ifc22_read, i128 %ifc2, i64 %ifc33_read, i128 %ifc3, i64 %ifc44_read, i128 %ifc4, i64 %ifc55_read, i128 %ifc5, i64 %ifc66_read, i128 %ifc6, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70" [FC_Layer.cpp:19]   --->   Operation 101 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %targetBlock, void %.split81.8.preheader, void %._crit_edge52.loopexit" [FC_Layer.cpp:19]   --->   Operation 102 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split81.8"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (3.90ns)   --->   "%mul_ln151 = mul i32 %Y_read, i32 %X_read" [FC_Layer.cpp:151]   --->   Operation 104 'mul' 'mul_ln151' <Predicate = (targetBlock)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.14ns)   --->   "%add_ln32 = add i32 %mul_ln151, i32 23" [./FC_Layer.hpp:32]   --->   Operation 105 'add' 'add_ln32' <Predicate = (targetBlock)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln32, i32 31" [./FC_Layer.hpp:32]   --->   Operation 106 'bitselect' 'tmp_72' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Wt_X_read, i32 31" [FC_Layer.cpp:184]   --->   Operation 107 'bitselect' 'tmp_79' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.14ns)   --->   "%sub_ln184 = sub i32 0, i32 %Wt_X_read" [FC_Layer.cpp:184]   --->   Operation 108 'sub' 'sub_ln184' <Predicate = (targetBlock)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln184, i32 5, i32 31" [FC_Layer.cpp:184]   --->   Operation 109 'partselect' 'trunc_ln184_1' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i27 %trunc_ln184_1" [FC_Layer.cpp:184]   --->   Operation 110 'zext' 'zext_ln184' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.13ns)   --->   "%sub_ln184_1 = sub i28 0, i28 %zext_ln184" [FC_Layer.cpp:184]   --->   Operation 111 'sub' 'sub_ln184_1' <Predicate = (targetBlock)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %Wt_X_read, i32 5, i32 31" [FC_Layer.cpp:184]   --->   Operation 112 'partselect' 'trunc_ln184_2' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i27 %trunc_ln184_2" [FC_Layer.cpp:184]   --->   Operation 113 'zext' 'zext_ln184_1' <Predicate = (targetBlock)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.39ns)   --->   "%block_num_x = select i1 %tmp_79, i28 %sub_ln184_1, i28 %zext_ln184_1" [FC_Layer.cpp:184]   --->   Operation 114 'select' 'block_num_x' <Predicate = (targetBlock)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 115 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [FC_Layer.cpp:87]   --->   Operation 116 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split81.8"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.73>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %add_ln32" [./FC_Layer.hpp:32]   --->   Operation 118 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.83ns)   --->   "%mul_ln32 = mul i65 %sext_ln32, i65 5726623062" [./FC_Layer.hpp:32]   --->   Operation 119 'mul' 'mul_ln32' <Predicate = true> <Delay = 3.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (1.36ns)   --->   "%sub_ln32 = sub i65 0, i65 %mul_ln32" [./FC_Layer.hpp:32]   --->   Operation 120 'sub' 'sub_ln32' <Predicate = (tmp_72)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln32_1)   --->   "%tmp_11_cast = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln32, i32 37, i32 64" [./FC_Layer.hpp:32]   --->   Operation 121 'partselect' 'tmp_11_cast' <Predicate = (tmp_72)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_12_cast = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln32, i32 37, i32 64" [./FC_Layer.hpp:32]   --->   Operation 122 'partselect' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln32_1)   --->   "%select_ln32 = select i1 %tmp_72, i28 %tmp_11_cast, i28 %tmp_12_cast" [./FC_Layer.hpp:32]   --->   Operation 123 'select' 'select_ln32' <Predicate = (tmp_72)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.13ns) (out node of the LUT)   --->   "%sub_ln32_1 = sub i28 0, i28 %select_ln32" [./FC_Layer.hpp:32]   --->   Operation 124 'sub' 'sub_ln32_1' <Predicate = (tmp_72)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.39ns)   --->   "%select_ln32_1 = select i1 %tmp_72, i28 %sub_ln32_1, i28 %tmp_12_cast" [./FC_Layer.hpp:32]   --->   Operation 125 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i28 %select_ln32_1" [FC_Layer.cpp:168]   --->   Operation 126 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.49>
ST_8 : Operation 127 [1/1] (1.13ns)   --->   "%iact_count = add i28 %select_ln32_1, i28 268435455" [FC_Layer.cpp:151]   --->   Operation 127 'add' 'iact_count' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i28 %iact_count" [FC_Layer.cpp:152]   --->   Operation 128 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (1.36ns)   --->   "%call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_153_8, i28 %iact_count, i64 %ifc66_read, i128 %ifc6, i32 %iact_buffer" [FC_Layer.cpp:151]   --->   Operation 129 'call' 'call_ln151' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln168, i5 0" [FC_Layer.cpp:168]   --->   Operation 130 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln168_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %select_ln32_1, i3 0" [FC_Layer.cpp:168]   --->   Operation 131 'bitconcatenate' 'shl_ln168_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i31 %shl_ln168_1" [FC_Layer.cpp:168]   --->   Operation 132 'sext' 'sext_ln168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.14ns)   --->   "%sub_ln168 = sub i32 %sext_ln168, i32 %shl_ln3" [FC_Layer.cpp:168]   --->   Operation 133 'sub' 'sub_ln168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.64>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln152, i5 0" [FC_Layer.cpp:152]   --->   Operation 134 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln152_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %iact_count, i3 0" [FC_Layer.cpp:152]   --->   Operation 135 'bitconcatenate' 'shl_ln152_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i31 %shl_ln152_1" [FC_Layer.cpp:152]   --->   Operation 136 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.14ns)   --->   "%sub_ln152 = sub i32 %shl_ln, i32 %sext_ln152" [FC_Layer.cpp:152]   --->   Operation 137 'sub' 'sub_ln152' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_153_8, i28 %iact_count, i64 %ifc66_read, i128 %ifc6, i32 %iact_buffer" [FC_Layer.cpp:151]   --->   Operation 138 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %iact_count, i1 0" [FC_Layer.cpp:151]   --->   Operation 139 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl75_cast = sext i29 %p_shl2" [FC_Layer.cpp:151]   --->   Operation 140 'sext' 'p_shl75_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.14ns)   --->   "%mul256 = sub i31 %shl_ln152_1, i31 %p_shl75_cast" [FC_Layer.cpp:152]   --->   Operation 141 'sub' 'mul256' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (1.14ns)   --->   "%addr_offset_1 = add i31 %mul256, i31 160" [FC_Layer.cpp:152]   --->   Operation 142 'add' 'addr_offset_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %addr_offset_1, i4 0" [FC_Layer.cpp:152]   --->   Operation 143 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast = sext i35 %tmp_s" [FC_Layer.cpp:152]   --->   Operation 144 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.36ns)   --->   "%empty_259 = add i64 %p_cast, i64 %ifc66_read" [FC_Layer.cpp:152]   --->   Operation 145 'add' 'empty_259' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = trunc i32 %sub_ln152" [FC_Layer.cpp:168]   --->   Operation 146 'trunc' 'trunc_ln168_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_259, i32 4, i32 63"   --->   Operation 147 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 148 [1/1] (1.14ns)   --->   "%add262_1 = add i31 %mul256, i31 161" [FC_Layer.cpp:152]   --->   Operation 148 'add' 'add262_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_1, i4 0" [FC_Layer.cpp:152]   --->   Operation 149 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast3675 = sext i35 %tmp_1" [FC_Layer.cpp:152]   --->   Operation 150 'sext' 'p_cast3675' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (1.36ns)   --->   "%empty_260 = add i64 %p_cast3675, i64 %ifc66_read" [FC_Layer.cpp:152]   --->   Operation 151 'add' 'empty_260' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i60 %trunc_ln4"   --->   Operation 152 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%ifc6_addr = getelementptr i128 %ifc6, i64 %sext_ln225"   --->   Operation 153 'getelementptr' 'ifc6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [7/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 154 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_260, i32 4, i32 63"   --->   Operation 155 'partselect' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 156 [1/1] (1.14ns)   --->   "%add262_2 = add i31 %mul256, i31 162" [FC_Layer.cpp:152]   --->   Operation 156 'add' 'add262_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_2, i4 0" [FC_Layer.cpp:152]   --->   Operation 157 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast3676 = sext i35 %tmp_2" [FC_Layer.cpp:152]   --->   Operation 158 'sext' 'p_cast3676' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.36ns)   --->   "%empty_261 = add i64 %p_cast3676, i64 %ifc66_read" [FC_Layer.cpp:152]   --->   Operation 159 'add' 'empty_261' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [6/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 160 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i60 %trunc_ln225_1"   --->   Operation 161 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%ifc6_addr_1 = getelementptr i128 %ifc6, i64 %sext_ln225_1"   --->   Operation 162 'getelementptr' 'ifc6_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [7/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 163 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln225_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_261, i32 4, i32 63"   --->   Operation 164 'partselect' 'trunc_ln225_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 165 [1/1] (1.14ns)   --->   "%add262_3 = add i31 %mul256, i31 163" [FC_Layer.cpp:152]   --->   Operation 165 'add' 'add262_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_3, i4 0" [FC_Layer.cpp:152]   --->   Operation 166 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%p_cast3677 = sext i35 %tmp_3" [FC_Layer.cpp:152]   --->   Operation 167 'sext' 'p_cast3677' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.36ns)   --->   "%empty_262 = add i64 %p_cast3677, i64 %ifc66_read" [FC_Layer.cpp:152]   --->   Operation 168 'add' 'empty_262' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [5/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 169 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 170 [6/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 170 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln225_2 = sext i60 %trunc_ln225_2"   --->   Operation 171 'sext' 'sext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%ifc6_addr_2 = getelementptr i128 %ifc6, i64 %sext_ln225_2"   --->   Operation 172 'getelementptr' 'ifc6_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [7/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 173 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln225_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_262, i32 4, i32 63"   --->   Operation 174 'partselect' 'trunc_ln225_3' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 175 [1/1] (1.14ns)   --->   "%add262_4 = add i31 %mul256, i31 164" [FC_Layer.cpp:152]   --->   Operation 175 'add' 'add262_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_4, i4 0" [FC_Layer.cpp:152]   --->   Operation 176 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%p_cast3678 = sext i35 %tmp_4" [FC_Layer.cpp:152]   --->   Operation 177 'sext' 'p_cast3678' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (1.36ns)   --->   "%empty_263 = add i64 %p_cast3678, i64 %ifc66_read" [FC_Layer.cpp:152]   --->   Operation 178 'add' 'empty_263' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (1.14ns)   --->   "%add262_5 = add i31 %mul256, i31 165" [FC_Layer.cpp:152]   --->   Operation 179 'add' 'add262_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %add262_5, i4 0" [FC_Layer.cpp:152]   --->   Operation 180 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast3679 = sext i35 %tmp_5" [FC_Layer.cpp:152]   --->   Operation 181 'sext' 'p_cast3679' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (1.36ns)   --->   "%empty_264 = add i64 %p_cast3679, i64 %ifc66_read" [FC_Layer.cpp:152]   --->   Operation 182 'add' 'empty_264' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [4/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 183 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 184 [5/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 184 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 185 [6/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 185 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i60 %trunc_ln225_3"   --->   Operation 186 'sext' 'sext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%ifc6_addr_3 = getelementptr i128 %ifc6, i64 %sext_ln225_3"   --->   Operation 187 'getelementptr' 'ifc6_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [7/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 188 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln225_4 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_263, i32 4, i32 63"   --->   Operation 189 'partselect' 'trunc_ln225_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln225_5 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_264, i32 4, i32 63"   --->   Operation 190 'partselect' 'trunc_ln225_5' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 191 [3/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 191 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 192 [4/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 192 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 193 [5/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 193 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 194 [6/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 194 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln225_4 = sext i60 %trunc_ln225_4"   --->   Operation 195 'sext' 'sext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%ifc6_addr_4 = getelementptr i128 %ifc6, i64 %sext_ln225_4"   --->   Operation 196 'getelementptr' 'ifc6_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [7/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 197 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 198 [2/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 198 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 199 [3/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 199 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 200 [4/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 200 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 201 [5/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 201 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 202 [6/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 202 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln225_5 = sext i60 %trunc_ln225_5"   --->   Operation 203 'sext' 'sext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%ifc6_addr_5 = getelementptr i128 %ifc6, i64 %sext_ln225_5"   --->   Operation 204 'getelementptr' 'ifc6_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [7/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 205 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 206 [1/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr, i32 1"   --->   Operation 206 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 207 [2/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 207 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 208 [3/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 208 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 209 [4/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 209 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 210 [5/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 210 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 211 [6/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 211 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 212 [1/1] (7.30ns)   --->   "%ifc6_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr"   --->   Operation 212 'read' 'ifc6_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 213 [1/7] (7.30ns)   --->   "%ifc6_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_1, i32 1"   --->   Operation 213 'readreq' 'ifc6_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 214 [2/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 214 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 215 [3/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 215 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 216 [4/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 216 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 217 [5/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 217 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 218 [1/1] (7.30ns)   --->   "%ifc6_addr_1_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_1"   --->   Operation 218 'read' 'ifc6_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 219 [1/7] (7.30ns)   --->   "%ifc6_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_2, i32 1"   --->   Operation 219 'readreq' 'ifc6_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 220 [2/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 220 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 221 [3/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 221 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 222 [4/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 222 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 223 [1/1] (7.30ns)   --->   "%ifc6_addr_2_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_2"   --->   Operation 223 'read' 'ifc6_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 224 [1/7] (7.30ns)   --->   "%ifc6_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_3, i32 1"   --->   Operation 224 'readreq' 'ifc6_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 225 [2/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 225 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 226 [3/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 226 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 227 [1/1] (7.30ns)   --->   "%ifc6_addr_3_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_3"   --->   Operation 227 'read' 'ifc6_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 228 [1/7] (7.30ns)   --->   "%ifc6_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_4, i32 1"   --->   Operation 228 'readreq' 'ifc6_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 229 [2/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 229 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 230 [1/1] (1.14ns)   --->   "%residual = sub i32 %mul_ln151, i32 %sub_ln152" [FC_Layer.cpp:152]   --->   Operation 230 'sub' 'residual' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %residual, i32 31" [FC_Layer.cpp:166]   --->   Operation 231 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %residual, i32 2, i32 31" [FC_Layer.cpp:152]   --->   Operation 232 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.82ns)   --->   "%icmp = icmp_slt  i30 %tmp_76, i30 1" [FC_Layer.cpp:152]   --->   Operation 233 'icmp' 'icmp' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %residual, i32 3, i32 31" [FC_Layer.cpp:152]   --->   Operation 234 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.82ns)   --->   "%icmp12444 = icmp_slt  i29 %tmp_77, i29 1" [FC_Layer.cpp:152]   --->   Operation 235 'icmp' 'icmp12444' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %residual, i32 4, i32 31" [FC_Layer.cpp:152]   --->   Operation 236 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.83ns)   --->   "%icmp12447 = icmp_slt  i28 %tmp_78, i28 1" [FC_Layer.cpp:152]   --->   Operation 237 'icmp' 'icmp12447' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (7.30ns)   --->   "%ifc6_addr_4_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_4"   --->   Operation 238 'read' 'ifc6_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 239 [1/7] (7.30ns)   --->   "%ifc6_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %ifc6_addr_5, i32 1"   --->   Operation 239 'readreq' 'ifc6_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i32 %residual" [FC_Layer.cpp:166]   --->   Operation 240 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (3.83ns)   --->   "%mul_ln166 = mul i65 %sext_ln166, i65 5726623062" [FC_Layer.cpp:166]   --->   Operation 241 'mul' 'mul_ln166' <Predicate = true> <Delay = 3.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (1.36ns)   --->   "%sub_ln166 = sub i65 0, i65 %mul_ln166" [FC_Layer.cpp:166]   --->   Operation 242 'sub' 'sub_ln166' <Predicate = (tmp_73)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node sub_ln166_1)   --->   "%tmp_74 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln166, i32 37, i32 64" [FC_Layer.cpp:166]   --->   Operation 243 'partselect' 'tmp_74' <Predicate = (tmp_73)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln166, i32 37, i32 64" [FC_Layer.cpp:166]   --->   Operation 244 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sub_ln166_1)   --->   "%select_ln166 = select i1 %tmp_73, i28 %tmp_74, i28 %tmp_75" [FC_Layer.cpp:166]   --->   Operation 245 'select' 'select_ln166' <Predicate = (tmp_73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (1.13ns) (out node of the LUT)   --->   "%sub_ln166_1 = sub i28 0, i28 %select_ln166" [FC_Layer.cpp:166]   --->   Operation 246 'sub' 'sub_ln166_1' <Predicate = (tmp_73)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.80ns)   --->   "%cmp261_3 = icmp_slt  i32 %residual, i32 12" [FC_Layer.cpp:152]   --->   Operation 247 'icmp' 'cmp261_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.80ns)   --->   "%cmp261_5 = icmp_slt  i32 %residual, i32 20" [FC_Layer.cpp:152]   --->   Operation 248 'icmp' 'cmp261_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (7.30ns)   --->   "%ifc6_addr_5_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %ifc6_addr_5"   --->   Operation 249 'read' 'ifc6_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 6.70>
ST_23 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node remaining_cycle)   --->   "%select_ln166_1 = select i1 %tmp_73, i28 %sub_ln166_1, i28 %tmp_75" [FC_Layer.cpp:166]   --->   Operation 250 'select' 'select_ln166_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (1.13ns) (out node of the LUT)   --->   "%remaining_cycle = add i28 %select_ln166_1, i28 1" [FC_Layer.cpp:166]   --->   Operation 251 'add' 'remaining_cycle' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168 = add i32 %sub_ln168, i32 24" [FC_Layer.cpp:168]   --->   Operation 252 'add' 'add_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 253 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln168_1 = add i32 %add_ln168, i32 %mul_ln151" [FC_Layer.cpp:168]   --->   Operation 253 'add' 'add_ln168_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%select_ln173 = select i1 %tmp_73, i128 0, i128 %ifc6_addr_read" [FC_Layer.cpp:173]   --->   Operation 254 'select' 'select_ln173' <Predicate = (icmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%zext_ln414 = zext i128 %select_ln173"   --->   Operation 255 'zext' 'zext_ln414' <Predicate = (icmp)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp1 = xor i1 %icmp, i1 1" [FC_Layer.cpp:152]   --->   Operation 256 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp2 = and i1 %icmp12444, i1 %sel_tmp1" [FC_Layer.cpp:152]   --->   Operation 257 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp6 = xor i1 %icmp12444, i1 1" [FC_Layer.cpp:152]   --->   Operation 258 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = and i1 %cmp261_3, i1 %sel_tmp6" [FC_Layer.cpp:152]   --->   Operation 259 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp13 = xor i1 %cmp261_3, i1 1" [FC_Layer.cpp:152]   --->   Operation 260 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp14 = and i1 %icmp12447, i1 %sel_tmp13" [FC_Layer.cpp:152]   --->   Operation 261 'and' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node payload254_04)   --->   "%sel_tmp22 = xor i1 %icmp12447, i1 1" [FC_Layer.cpp:152]   --->   Operation 262 'xor' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node payload254_04)   --->   "%sel_tmp23 = and i1 %cmp261_5, i1 %sel_tmp22" [FC_Layer.cpp:152]   --->   Operation 263 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln166_1 = sext i28 %remaining_cycle" [FC_Layer.cpp:166]   --->   Operation 264 'sext' 'sext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i32 %sext_ln166_1" [FC_Layer.cpp:166]   --->   Operation 265 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i32 %add_ln168_1" [FC_Layer.cpp:166]   --->   Operation 266 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (3.90ns)   --->   "%mul_ln166_1 = mul i64 %zext_ln166, i64 %zext_ln166_1" [FC_Layer.cpp:166]   --->   Operation 267 'mul' 'mul_ln166_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read"   --->   Operation 268 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%zext_ln414_1 = zext i256 %p_Result_s"   --->   Operation 269 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%p_Result_1 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i128.i128.i128, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read"   --->   Operation 270 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%zext_ln414_2 = zext i384 %p_Result_1"   --->   Operation 271 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%p_Result_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %ifc6_addr_3_read, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read"   --->   Operation 272 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%zext_ln414_3 = zext i512 %p_Result_2"   --->   Operation 273 'zext' 'zext_ln414_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node payload254_04)   --->   "%p_Result_3 = bitconcatenate i640 @_ssdm_op_BitConcatenate.i640.i128.i128.i128.i128.i128, i128 %ifc6_addr_4_read, i128 %ifc6_addr_3_read, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read"   --->   Operation 274 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node payload254_04)   --->   "%zext_ln414_4 = zext i640 %p_Result_3"   --->   Operation 275 'zext' 'zext_ln414_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_Result_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i128.i128.i128.i128.i128, i128 %ifc6_addr_5_read, i128 %ifc6_addr_4_read, i128 %ifc6_addr_3_read, i128 %ifc6_addr_2_read, i128 %ifc6_addr_1_read, i128 %ifc6_addr_read"   --->   Operation 276 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.84ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %icmp, i768 %zext_ln414, i768 %p_Result_4" [FC_Layer.cpp:152]   --->   Operation 277 'select' 'sel_tmp' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (0.84ns) (out node of the LUT)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i768 %zext_ln414_1, i768 %sel_tmp" [FC_Layer.cpp:152]   --->   Operation 278 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 279 [1/1] (0.84ns) (out node of the LUT)   --->   "%sel_tmp8 = select i1 %sel_tmp7, i768 %zext_ln414_2, i768 %sel_tmp3" [FC_Layer.cpp:152]   --->   Operation 279 'select' 'sel_tmp8' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 280 [1/1] (0.84ns) (out node of the LUT)   --->   "%sel_tmp15 = select i1 %sel_tmp14, i768 %zext_ln414_3, i768 %sel_tmp8" [FC_Layer.cpp:152]   --->   Operation 280 'select' 'sel_tmp15' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.84ns) (out node of the LUT)   --->   "%payload254_04 = select i1 %sel_tmp23, i768 %zext_ln414_4, i768 %sel_tmp15" [FC_Layer.cpp:152]   --->   Operation 281 'select' 'payload254_04' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 282 [2/2] (0.00ns)   --->   "%call_ln166 = call void @ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13, i64 %mul_ln166_1, i32 %add_ln168_1, i768 %payload254_04, i11 %trunc_ln168_1, i32 %iact_buffer" [FC_Layer.cpp:166]   --->   Operation 282 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i32 %Wt_Y_read" [FC_Layer.cpp:185]   --->   Operation 283 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (3.83ns)   --->   "%mul_ln185 = mul i65 %sext_ln185, i65 6871947674" [FC_Layer.cpp:185]   --->   Operation 284 'mul' 'mul_ln185' <Predicate = true> <Delay = 3.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (1.36ns)   --->   "%sub_ln185 = sub i65 0, i65 %mul_ln185" [FC_Layer.cpp:185]   --->   Operation 285 'sub' 'sub_ln185' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Wt_Y_read, i32 31" [FC_Layer.cpp:185]   --->   Operation 286 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sub_ln185_1)   --->   "%tmp_81 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln185, i32 37, i32 64" [FC_Layer.cpp:185]   --->   Operation 287 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sub_ln185_1)   --->   "%sext_ln185_1 = sext i28 %tmp_81" [FC_Layer.cpp:185]   --->   Operation 288 'sext' 'sext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln185, i32 37, i32 64" [FC_Layer.cpp:185]   --->   Operation 289 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln185_2 = sext i28 %tmp_82" [FC_Layer.cpp:185]   --->   Operation 290 'sext' 'sext_ln185_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node sub_ln185_1)   --->   "%select_ln185 = select i1 %tmp_80, i29 %sext_ln185_1, i29 %sext_ln185_2" [FC_Layer.cpp:185]   --->   Operation 291 'select' 'select_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (1.13ns) (out node of the LUT)   --->   "%sub_ln185_1 = sub i29 0, i29 %select_ln185" [FC_Layer.cpp:185]   --->   Operation 292 'sub' 'sub_ln185_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (0.36ns)   --->   "%block_num_y = select i1 %tmp_80, i29 %sub_ln185_1, i29 %sext_ln185_2" [FC_Layer.cpp:185]   --->   Operation 293 'select' 'block_num_y' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i29 %block_num_y" [FC_Layer.cpp:184]   --->   Operation 294 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>

State 24 <SV = 22> <Delay = 3.86>
ST_24 : Operation 295 [1/2] (0.00ns)   --->   "%call_ln166 = call void @ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13, i64 %mul_ln166_1, i32 %add_ln168_1, i768 %payload254_04, i11 %trunc_ln168_1, i32 %iact_buffer" [FC_Layer.cpp:166]   --->   Operation 295 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %trunc_ln184, i5 0" [FC_Layer.cpp:184]   --->   Operation 296 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i28 %block_num_x" [FC_Layer.cpp:184]   --->   Operation 297 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i33 %tmp_6" [FC_Layer.cpp:184]   --->   Operation 298 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (3.86ns)   --->   "%mul_ln184 = mul i61 %zext_ln184_2, i61 %zext_ln184_3" [FC_Layer.cpp:184]   --->   Operation 299 'mul' 'mul_ln184' <Predicate = true> <Delay = 3.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%empty_265 = wait i32 @_ssdm_op_Wait"   --->   Operation 300 'wait' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [2/2] (0.00ns)   --->   "%call_ln185 = call void @ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16, i29 %block_num_y, i61 %mul_ln184, i32 %weights_stream_0_0_0_0, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70, i33 %tmp_6, i32 %weights_stream_0_0_0_071, i32 %weights_stream_0_0_0_072, i32 %weights_stream_0_0_0_073, i32 %weights_stream_0_0_0_074, i32 %weights_stream_0_0_0_075, i32 %weights_stream_0_0_0_076, i32 %weights_stream_0_0_0_077, i32 %weights_stream_0_0_0_078, i32 %weights_stream_0_0_0_079, i32 %weights_stream_0_0_0_080, i32 %weights_stream_0_0_0_081, i32 %weights_stream_0_0_0_082, i32 %weights_stream_0_0_0_083, i32 %weights_stream_0_0_0_084, i32 %weights_stream_0_0_0_085, i32 %weights_stream_0_0_0_086, i32 %weights_stream_0_0_0_087, i32 %weights_stream_0_0_0_088, i32 %weights_stream_0_0_0_089, i32 %weights_stream_0_0_0_090, i32 %weights_stream_0_0_0_091, i32 %weights_stream_0_0_0_092, i32 %weights_stream_0_0_0_093, i32 %weights_stream_0_0_0_094, i32 %weights_stream_0_0_0_095, i32 %weights_stream_0_0_0_096, i32 %weights_stream_0_0_0_097, i32 %weights_stream_0_0_0_098, i32 %weights_stream_0_0_0_099, i32 %weights_stream_0_0_0_0100, i32 %weights_stream_0_0_0_0101" [FC_Layer.cpp:185]   --->   Operation 301 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 24> <Delay = 0.00>
ST_26 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln185 = call void @ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16, i29 %block_num_y, i61 %mul_ln184, i32 %weights_stream_0_0_0_0, i288 %weight_buffer, i288 %weight_buffer1, i288 %weight_buffer2, i288 %weight_buffer3, i288 %weight_buffer4, i288 %weight_buffer5, i288 %weight_buffer6, i288 %weight_buffer7, i288 %weight_buffer8, i288 %weight_buffer9, i288 %weight_buffer10, i288 %weight_buffer11, i288 %weight_buffer12, i288 %weight_buffer13, i288 %weight_buffer14, i288 %weight_buffer15, i288 %weight_buffer16, i288 %weight_buffer17, i288 %weight_buffer18, i288 %weight_buffer19, i288 %weight_buffer20, i288 %weight_buffer21, i288 %weight_buffer22, i288 %weight_buffer23, i288 %weight_buffer24, i288 %weight_buffer25, i288 %weight_buffer26, i288 %weight_buffer27, i288 %weight_buffer28, i288 %weight_buffer29, i288 %weight_buffer30, i288 %weight_buffer31, i288 %weight_buffer32, i288 %weight_buffer33, i288 %weight_buffer34, i288 %weight_buffer35, i288 %weight_buffer36, i288 %weight_buffer37, i288 %weight_buffer38, i288 %weight_buffer39, i288 %weight_buffer40, i288 %weight_buffer41, i288 %weight_buffer42, i288 %weight_buffer43, i288 %weight_buffer44, i288 %weight_buffer45, i288 %weight_buffer46, i288 %weight_buffer47, i288 %weight_buffer48, i288 %weight_buffer49, i288 %weight_buffer50, i288 %weight_buffer51, i288 %weight_buffer52, i288 %weight_buffer53, i288 %weight_buffer54, i288 %weight_buffer55, i288 %weight_buffer56, i288 %weight_buffer57, i288 %weight_buffer58, i288 %weight_buffer59, i288 %weight_buffer60, i288 %weight_buffer61, i288 %weight_buffer62, i288 %weight_buffer63, i288 %weight_buffer64, i288 %weight_buffer65, i288 %weight_buffer66, i288 %weight_buffer67, i288 %weight_buffer68, i288 %weight_buffer69, i288 %weight_buffer70, i33 %tmp_6, i32 %weights_stream_0_0_0_071, i32 %weights_stream_0_0_0_072, i32 %weights_stream_0_0_0_073, i32 %weights_stream_0_0_0_074, i32 %weights_stream_0_0_0_075, i32 %weights_stream_0_0_0_076, i32 %weights_stream_0_0_0_077, i32 %weights_stream_0_0_0_078, i32 %weights_stream_0_0_0_079, i32 %weights_stream_0_0_0_080, i32 %weights_stream_0_0_0_081, i32 %weights_stream_0_0_0_082, i32 %weights_stream_0_0_0_083, i32 %weights_stream_0_0_0_084, i32 %weights_stream_0_0_0_085, i32 %weights_stream_0_0_0_086, i32 %weights_stream_0_0_0_087, i32 %weights_stream_0_0_0_088, i32 %weights_stream_0_0_0_089, i32 %weights_stream_0_0_0_090, i32 %weights_stream_0_0_0_091, i32 %weights_stream_0_0_0_092, i32 %weights_stream_0_0_0_093, i32 %weights_stream_0_0_0_094, i32 %weights_stream_0_0_0_095, i32 %weights_stream_0_0_0_096, i32 %weights_stream_0_0_0_097, i32 %weights_stream_0_0_0_098, i32 %weights_stream_0_0_0_099, i32 %weights_stream_0_0_0_0100, i32 %weights_stream_0_0_0_0101" [FC_Layer.cpp:185]   --->   Operation 302 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 25> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%empty_266 = wait i32 @_ssdm_op_Wait"   --->   Operation 303 'wait' 'empty_266' <Predicate = true> <Delay = 0.00>

State 28 <SV = 26> <Delay = 1.26>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%empty_267 = wait i32 @_ssdm_op_Wait"   --->   Operation 304 'wait' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [2/2] (1.26ns)   --->   "%call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_216_18, i32 %mul_ln151, i32 %iact_buffer, i32 %iacts_stream64" [FC_Layer.cpp:151]   --->   Operation 305 'call' 'call_ln151' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 27> <Delay = 0.00>
ST_29 : Operation 306 [1/2] (0.00ns)   --->   "%call_ln151 = call void @ReadFromMem_Pipeline_VITIS_LOOP_216_18, i32 %mul_ln151, i32 %iact_buffer, i32 %iacts_stream64" [FC_Layer.cpp:151]   --->   Operation 306 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [FC_Layer.cpp:222]   --->   Operation 307 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.9ns
The critical path consists of the following:
	wire read operation ('Wt_Y_read') on port 'Wt_Y' [125]  (0 ns)
	'mul' operation ('mul_ln19', FC_Layer.cpp:19) [179]  (3.9 ns)

 <State 2>: 6.67ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', FC_Layer.cpp:19) [181]  (3.83 ns)
	'sub' operation ('sub_ln19', FC_Layer.cpp:19) [182]  (1.37 ns)
	'select' operation ('select_ln19', FC_Layer.cpp:19) [188]  (0 ns)
	'sub' operation ('sub_ln19_1', FC_Layer.cpp:19) [189]  (1.13 ns)
	'select' operation ('block_count', FC_Layer.cpp:19) [190]  (0.338 ns)

 <State 3>: 5.47ns
The critical path consists of the following:
	'mul' operation ('bound', FC_Layer.cpp:19) [193]  (5.47 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 5.04ns
The critical path consists of the following:
	wire read operation ('Y_read') on port 'Y' [127]  (0 ns)
	'mul' operation ('dividend', FC_Layer.cpp:151) [203]  (3.9 ns)
	'add' operation ('add_ln32', ./FC_Layer.hpp:32) [204]  (1.14 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 6.73ns
The critical path consists of the following:
	'mul' operation ('mul_ln32', ./FC_Layer.hpp:32) [206]  (3.83 ns)
	'sub' operation ('sub_ln32', ./FC_Layer.hpp:32) [207]  (1.37 ns)
	'select' operation ('select_ln32', ./FC_Layer.hpp:32) [211]  (0 ns)
	'sub' operation ('sub_ln32_1', ./FC_Layer.hpp:32) [212]  (1.14 ns)
	'select' operation ('select_ln32_1', ./FC_Layer.hpp:32) [213]  (0.394 ns)

 <State 8>: 2.5ns
The critical path consists of the following:
	'add' operation ('iact_count', FC_Layer.cpp:151) [214]  (1.14 ns)
	'call' operation ('call_ln151', FC_Layer.cpp:151) to 'ReadFromMem_Pipeline_VITIS_LOOP_153_8' [221]  (1.36 ns)

 <State 9>: 3.64ns
The critical path consists of the following:
	'sub' operation ('mul256', FC_Layer.cpp:152) [234]  (1.14 ns)
	'add' operation ('addr_offset_1', FC_Layer.cpp:152) [235]  (1.14 ns)
	'add' operation ('empty_259', FC_Layer.cpp:152) [238]  (1.36 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('ifc6_addr') [277]  (0 ns)
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_req') on port 'ifc6' [278]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read') on port 'ifc6' [279]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_1_read') on port 'ifc6' [284]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_2_read') on port 'ifc6' [289]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_3_read') on port 'ifc6' [294]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_4_read') on port 'ifc6' [299]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_5_read') on port 'ifc6' [304]  (7.3 ns)

 <State 23>: 6.7ns
The critical path consists of the following:
	'mul' operation ('mul_ln185', FC_Layer.cpp:185) [343]  (3.83 ns)
	'sub' operation ('sub_ln185', FC_Layer.cpp:185) [344]  (1.37 ns)
	'select' operation ('select_ln185', FC_Layer.cpp:185) [350]  (0 ns)
	'sub' operation ('sub_ln185_1', FC_Layer.cpp:185) [351]  (1.14 ns)
	'select' operation ('block_num_y', FC_Layer.cpp:185) [352]  (0.367 ns)

 <State 24>: 3.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln184', FC_Layer.cpp:184) [357]  (3.87 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.26ns
The critical path consists of the following:
	'call' operation ('call_ln151', FC_Layer.cpp:151) to 'ReadFromMem_Pipeline_VITIS_LOOP_216_18' [362]  (1.26 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
