

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 15:58:04 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_147  |dct_2d  |  3668|  3668|  3668|  3668|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    172|     92|
|FIFO             |        -|      -|      -|      -|
|Instance         |        3|      1|    636|    569|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    155|
|Register         |        -|      -|     67|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|      1|    875|    816|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      1|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_147  |dct_2d  |        3|      1|  636|  569|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        3|      1|  636|  569|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_291_p2           |     +    |      0|  17|   9|           4|           1|
    |c_fu_215_p2             |     +    |      0|  17|   9|           4|           1|
    |r_1_fu_249_p2           |     +    |      0|  17|   9|           4|           1|
    |r_fu_173_p2             |     +    |      0|  17|   9|           4|           1|
    |sum3_i_fu_297_p2        |     +    |      0|  23|  11|           6|           6|
    |sum_i_fu_221_p2         |     +    |      0|  23|  11|           6|           6|
    |tmp_21_fu_199_p2        |     +    |      0|  29|  13|           8|           8|
    |tmp_22_fu_275_p2        |     +    |      0|  29|  13|           8|           8|
    |exitcond1_i3_fu_243_p2  |   icmp   |      0|   0|   2|           4|           5|
    |exitcond1_i_fu_167_p2   |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_i6_fu_285_p2   |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_i_fu_209_p2    |   icmp   |      0|   0|   2|           4|           5|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0| 172|  92|          60|          52|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  50|          9|    1|          9|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_i5_reg_136         |   9|          2|    4|          8|
    |c_i_reg_114          |   9|          2|    4|          8|
    |r_i2_reg_125         |   9|          2|    4|          8|
    |r_i_reg_103          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 155|         31|   32|         85|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  8|   0|    8|          0|
    |ap_reg_grp_dct_2d_fu_147_ap_start  |  1|   0|    1|          0|
    |buf_2d_in_addr_reg_324             |  6|   0|    6|          0|
    |c_1_reg_368                        |  4|   0|    4|          0|
    |c_i5_reg_136                       |  4|   0|    4|          0|
    |c_i_reg_114                        |  4|   0|    4|          0|
    |c_reg_332                          |  4|   0|    4|          0|
    |r_1_reg_350                        |  4|   0|    4|          0|
    |r_i2_reg_125                       |  4|   0|    4|          0|
    |r_i_reg_103                        |  4|   0|    4|          0|
    |r_reg_314                          |  4|   0|    4|          0|
    |sum3_i_reg_373                     |  6|   0|    6|          0|
    |tmp_28_cast_reg_306                |  4|   0|    8|          4|
    |tmp_31_cast_reg_342                |  4|   0|    8|          4|
    |tmp_i4_reg_355                     |  3|   0|    6|          3|
    |tmp_i_reg_319                      |  3|   0|    6|          3|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 67|   0|   81|         14|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

