set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {ULA_1BIT.vho ULA_1BIT_vhd.sdo}}
}
