// Seed: 2601423763
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4
);
  assign id_0 = id_2;
  logic id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    output tri id_5,
    input wire id_6,
    output wor id_7,
    output tri0 id_8,
    input tri id_9,
    input tri id_10,
    output wire id_11,
    input wire id_12,
    input wand id_13
    , id_26,
    output wand id_14,
    output wand id_15,
    input supply0 id_16,
    output supply1 id_17,
    input wire id_18,
    output supply0 id_19,
    input tri1 id_20
    , id_27,
    input wire id_21,
    input supply0 id_22,
    input supply0 id_23,
    input wire id_24
);
  always @*;
  nand primCall (
      id_17,
      id_2,
      id_16,
      id_10,
      id_23,
      id_26,
      id_18,
      id_21,
      id_13,
      id_6,
      id_24,
      id_22,
      id_9,
      id_4,
      id_20
  );
  module_0 modCall_1 (
      id_0,
      id_16,
      id_10,
      id_22,
      id_12
  );
  final $clog2(84);
  ;
endmodule
