TimeQuest Timing Analyzer report for Game
Thu Aug 15 15:31:01 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'STOPPER_CLK'
 12. Slow 1200mV 85C Model Setup: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 13. Slow 1200mV 85C Model Setup: 'StopperControl:inst8|gozer_up:inst92|inst'
 14. Slow 1200mV 85C Model Setup: 'Counter:inst|inst19'
 15. Slow 1200mV 85C Model Setup: 'StopperControl:inst8|gozer_up:inst49|inst'
 16. Slow 1200mV 85C Model Hold: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Hold: 'STOPPER_CLK'
 18. Slow 1200mV 85C Model Hold: 'StopperControl:inst8|gozer_up:inst92|inst'
 19. Slow 1200mV 85C Model Hold: 'StopperControl:inst8|gozer_up:inst49|inst'
 20. Slow 1200mV 85C Model Hold: 'Counter:inst|inst19'
 21. Slow 1200mV 85C Model Recovery: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 22. Slow 1200mV 85C Model Removal: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'STOPPER_CLK'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst92|inst'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'Counter:inst|inst19'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst49|inst'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Slow 1200mV 85C Model Metastability Report
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'STOPPER_CLK'
 42. Slow 1200mV 0C Model Setup: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 43. Slow 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst92|inst'
 44. Slow 1200mV 0C Model Setup: 'Counter:inst|inst19'
 45. Slow 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst49|inst'
 46. Slow 1200mV 0C Model Hold: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 47. Slow 1200mV 0C Model Hold: 'STOPPER_CLK'
 48. Slow 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst92|inst'
 49. Slow 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst49|inst'
 50. Slow 1200mV 0C Model Hold: 'Counter:inst|inst19'
 51. Slow 1200mV 0C Model Recovery: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 52. Slow 1200mV 0C Model Removal: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'STOPPER_CLK'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst92|inst'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'Counter:inst|inst19'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst49|inst'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'STOPPER_CLK'
 71. Fast 1200mV 0C Model Setup: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 72. Fast 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst92|inst'
 73. Fast 1200mV 0C Model Setup: 'Counter:inst|inst19'
 74. Fast 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst49|inst'
 75. Fast 1200mV 0C Model Hold: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 76. Fast 1200mV 0C Model Hold: 'STOPPER_CLK'
 77. Fast 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst92|inst'
 78. Fast 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst49|inst'
 79. Fast 1200mV 0C Model Hold: 'Counter:inst|inst19'
 80. Fast 1200mV 0C Model Recovery: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 81. Fast 1200mV 0C Model Removal: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'STOPPER_CLK'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst92|inst'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'Counter:inst|inst19'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst49|inst'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Propagation Delay
 92. Minimum Propagation Delay
 93. Fast 1200mV 0C Model Metastability Report
 94. Multicorner Timing Analysis Summary
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Progagation Delay
100. Minimum Progagation Delay
101. Board Trace Model Assignments
102. Input Transition Times
103. Slow Corner Signal Integrity Metrics
104. Fast Corner Signal Integrity Metrics
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths
112. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Game                                                           ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C16F484C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Counter:inst|inst19                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Counter:inst|inst19 }                                                                                         ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] } ;
; STOPPER_CLK                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STOPPER_CLK }                                                                                                 ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { StopperControl:inst8|gozer_up:inst49|inst }                                                                   ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { StopperControl:inst8|gozer_up:inst92|inst }                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                           ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                  ; Note                                           ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 185.12 MHz  ; 185.12 MHz      ; STOPPER_CLK                                                                                                 ;                                                ;
; 194.51 MHz  ; 194.51 MHz      ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;                                                ;
; 278.32 MHz  ; 278.32 MHz      ; Counter:inst|inst19                                                                                         ;                                                ;
; 1322.75 MHz ; 500.0 MHz       ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; limit due to minimum period restriction (tmin) ;
; 1381.22 MHz ; 500.0 MHz       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; STOPPER_CLK                                                                                                 ; -4.402 ; -117.944      ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -4.141 ; -33.112       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -3.250 ; -26.218       ;
; Counter:inst|inst19                                                                                         ; -2.593 ; -18.940       ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.465 ; -1.465        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -2.941 ; -11.929       ;
; STOPPER_CLK                                                                                                 ; -1.204 ; -13.019       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -0.986 ; -0.986        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -0.603 ; -0.603        ;
; Counter:inst|inst19                                                                                         ; 0.548  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -3.991 ; -3.991        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 2.127 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; STOPPER_CLK                                                                                                 ; -3.000 ; -55.000       ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -1.661 ; -70.607       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -1.000 ; -17.000       ;
; Counter:inst|inst19                                                                                         ; -1.000 ; -8.000        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STOPPER_CLK'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.402 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.299      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.284 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.181      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.061      ; 5.263      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.207 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.104      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.171 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 5.068      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.061      ; 5.145      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.043     ; 5.041      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.089 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.986      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.056 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.953      ;
; -4.012 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.061      ; 5.068      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
; -3.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.098     ; 4.877      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.141 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.171      ;
; -4.141 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.171      ;
; -4.141 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.171      ;
; -4.141 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.171      ;
; -4.137 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.167      ;
; -4.137 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.167      ;
; -4.137 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.167      ;
; -4.137 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.167      ;
; -4.020 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.050      ;
; -4.020 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.050      ;
; -4.020 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.050      ;
; -4.020 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.050      ;
; -4.016 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.046      ;
; -4.016 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.046      ;
; -4.016 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.046      ;
; -4.016 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.046      ;
; -3.977 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.007      ;
; -3.977 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.007      ;
; -3.977 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.007      ;
; -3.977 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.007      ;
; -3.976 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.006      ;
; -3.976 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.006      ;
; -3.976 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.006      ;
; -3.976 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.006      ;
; -3.973 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.003      ;
; -3.973 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.003      ;
; -3.973 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.003      ;
; -3.973 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.003      ;
; -3.932 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.962      ;
; -3.932 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.962      ;
; -3.932 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.962      ;
; -3.932 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.962      ;
; -3.917 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.947      ;
; -3.917 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.947      ;
; -3.917 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.947      ;
; -3.917 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.947      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.901 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.931      ;
; -3.865 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.895      ;
; -3.865 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.895      ;
; -3.865 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.895      ;
; -3.865 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.895      ;
; 0.514  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.860      ; 2.341      ;
; 0.514  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.860      ; 2.341      ;
; 0.514  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.860      ; 2.341      ;
; 0.514  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.860      ; 2.341      ;
; 0.897  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.233      ; 2.341      ;
; 0.897  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.233      ; 2.341      ;
; 0.897  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.233      ; 2.341      ;
; 0.897  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.233      ; 2.341      ;
; 0.999  ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.500        ; 4.230      ; 3.925      ;
; 1.473  ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 4.230      ; 3.951      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                     ; Launch Clock                                                                                                ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.250 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]   ; Memory:inst9|inst42         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.746     ; 1.499      ;
; -3.218 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]   ; Memory:inst9|inst44         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.746     ; 1.467      ;
; -3.214 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst38         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.741     ; 1.468      ;
; -3.198 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]   ; Memory:inst9|inst43         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.746     ; 1.447      ;
; -3.086 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst39         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.746     ; 1.335      ;
; -3.032 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]   ; Memory:inst9|inst41         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.746     ; 1.281      ;
; -3.030 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst40         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.741     ; 1.284      ;
; -3.027 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst37         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.741     ; 1.281      ;
; -1.163 ; StopperControl:inst8|gozer_up:inst92|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.834     ; 1.314      ;
; -0.830 ; StopperControl:inst8|gozer_up:inst49|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.834     ; 0.981      ;
; 0.053  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Memory:inst9|inst29         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.783      ; 1.725      ;
; 0.252  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst35         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.784      ; 1.527      ;
; 0.253  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst33         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.784      ; 1.526      ;
; 0.255  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst36         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.784      ; 1.524      ;
; 0.275  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst31         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.784      ; 1.504      ;
; 0.276  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.060     ; 0.659      ;
; 0.285  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Memory:inst9|inst23         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.783      ; 1.493      ;
; 0.297  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Memory:inst9|inst12         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.783      ; 1.481      ;
; 0.334  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Memory:inst9|inst27         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.783      ; 1.444      ;
; 0.546  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.200      ; 0.659      ;
; 0.586  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.500        ; 2.197      ; 2.305      ;
; 0.918  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.500        ; 2.197      ; 1.983      ;
; 1.166  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 2.197      ; 2.225      ;
; 1.549  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 2.197      ; 1.852      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter:inst|inst19'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; -2.593 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.526      ;
; -2.593 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.526      ;
; -2.593 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.526      ;
; -2.593 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.526      ;
; -2.530 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.463      ;
; -2.530 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.463      ;
; -2.530 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.463      ;
; -2.530 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.463      ;
; -2.475 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.408      ;
; -2.475 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.408      ;
; -2.475 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.408      ;
; -2.475 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.408      ;
; -2.415 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.348      ;
; -2.415 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.348      ;
; -2.415 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.348      ;
; -2.415 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 3.348      ;
; -2.142 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.071      ;
; -2.142 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.071      ;
; -2.142 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.071      ;
; -2.142 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.071      ;
; -2.079 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.008      ;
; -2.079 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.008      ;
; -2.079 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.008      ;
; -2.079 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 3.008      ;
; -2.024 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.953      ;
; -2.024 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.953      ;
; -2.024 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.953      ;
; -2.024 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.953      ;
; -1.964 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.893      ;
; -1.964 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.893      ;
; -1.964 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.893      ;
; -1.964 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.066     ; 2.893      ;
; -1.894 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.827      ;
; -1.894 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.827      ;
; -1.802 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.735      ;
; -1.802 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.735      ;
; -1.802 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.735      ;
; -1.802 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.735      ;
; -1.778 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.711      ;
; -1.698 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.062     ; 2.631      ;
; -0.814 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.236      ; 2.045      ;
; -0.814 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.236      ; 2.045      ;
; -0.814 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.236      ; 2.045      ;
; -0.814 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.236      ; 2.045      ;
; -0.431 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.609      ; 2.045      ;
; -0.431 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.609      ; 2.045      ;
; -0.431 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.609      ; 2.045      ;
; -0.431 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.609      ; 2.045      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'StopperControl:inst8|gozer_up:inst49|inst'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.465 ; StopperControl:inst8|gozer_up:inst92|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -1.146     ; 1.314      ;
; -1.132 ; StopperControl:inst8|gozer_up:inst49|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -1.146     ; 0.981      ;
; -0.139 ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.485     ; 0.659      ;
; 0.244  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.112     ; 0.659      ;
; 0.284  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.500        ; 1.885      ; 2.305      ;
; 0.616  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.500        ; 1.885      ; 1.983      ;
; 0.864  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; 1.885      ; 2.225      ;
; 1.247  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; 1.885      ; 1.852      ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.941 ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 6.258      ; 3.693      ;
; -2.435 ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -0.500       ; 6.258      ; 3.699      ;
; -2.247 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.373      ; 2.293      ;
; -2.247 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.373      ; 2.293      ;
; -2.247 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.373      ; 2.293      ;
; -2.247 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.373      ; 2.293      ;
; -1.945 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.061      ; 2.293      ;
; -1.945 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.061      ; 2.293      ;
; -1.945 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.061      ; 2.293      ;
; -1.945 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.061      ; 2.293      ;
; 0.550  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.572  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.686  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.924      ;
; 0.694  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.700  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.938      ;
; 0.714  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.952      ;
; 0.719  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.957      ;
; 0.825  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.084      ;
; 0.861  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.099      ;
; 0.935  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.956  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.982  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.220      ;
; 0.984  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.222      ;
; 0.986  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.224      ;
; 0.986  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.224      ;
; 0.987  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.225      ;
; 0.988  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.226      ;
; 1.096  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.334      ;
; 1.098  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.336      ;
; 2.163  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.401      ;
; 2.182  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.420      ;
; 2.187  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.425      ;
; 2.187  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.425      ;
; 2.187  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.425      ;
; 2.210  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.448      ;
; 2.210  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.448      ;
; 2.213  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.451      ;
; 2.213  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.451      ;
; 2.356  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.594      ;
; 2.356  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.594      ;
; 2.356  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.594      ;
; 2.356  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.594      ;
; 2.360  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.598      ;
; 2.360  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.598      ;
; 2.360  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.598      ;
; 2.387  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.625      ;
; 2.387  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.625      ;
; 2.387  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.625      ;
; 2.387  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.625      ;
; 2.496  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.734      ;
; 2.496  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.734      ;
; 2.496  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.734      ;
; 2.496  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.734      ;
; 2.534  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.772      ;
; 2.534  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.772      ;
; 2.534  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.772      ;
; 2.534  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.772      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STOPPER_CLK'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.204 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.449      ;
; -1.094 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.559      ;
; -1.092 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.561      ;
; -0.982 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.671      ;
; -0.980 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.673      ;
; -0.870 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.783      ;
; -0.868 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.785      ;
; -0.758 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.895      ;
; -0.756 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 1.897      ;
; -0.646 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 2.007      ;
; -0.644 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 2.009      ;
; -0.588 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.565      ;
; -0.586 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.567      ;
; -0.498 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.119      ;
; -0.496 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.121      ;
; -0.476 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.677      ;
; -0.474 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.679      ;
; -0.386 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.231      ;
; -0.384 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.233      ;
; -0.364 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.789      ;
; -0.362 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.791      ;
; -0.274 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.343      ;
; -0.272 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.345      ;
; -0.252 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.901      ;
; -0.250 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 1.903      ;
; -0.239 ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK ; 0.000        ; 3.031      ; 3.178      ;
; -0.162 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.455      ;
; -0.160 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.457      ;
; -0.156 ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK ; 0.000        ; 3.031      ; 3.251      ;
; -0.140 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 2.013      ;
; -0.138 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 2.015      ;
; -0.050 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.567      ;
; -0.048 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.569      ;
; -0.028 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.267      ; 2.125      ;
; 0.010  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.127      ;
; 0.062  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.679      ;
; 0.064  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.681      ;
; 0.120  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.237      ;
; 0.122  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.239      ;
; 0.174  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.231      ; 2.791      ;
; 0.232  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.349      ;
; 0.234  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.351      ;
; 0.339  ; LEDs:inst1|inst13                                                                                            ; LEDs:inst1|inst13                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.339  ; LEDs:inst1|inst11                                                                                            ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.339  ; LEDs:inst1|inst10                                                                                            ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.339  ; LEDs:inst1|inst9                                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.339  ; LEDs:inst1|inst8                                                                                             ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.339  ; LEDs:inst1|inst21                                                                                            ; LEDs:inst1|inst21                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.344  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.461      ;
; 0.346  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.463      ;
; 0.358  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.267      ; 3.011      ;
; 0.359  ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.597      ;
; 0.413  ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK ; -0.500       ; 3.031      ; 3.320      ;
; 0.444  ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK ; -0.500       ; 3.031      ; 3.361      ;
; 0.456  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.573      ;
; 0.458  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.575      ;
; 0.480  ; LEDs:inst1|gozer_du:inst26|inst                                                                              ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.062      ; 0.719      ;
; 0.511  ; LEDs:inst1|gozer_du:inst32|inst                                                                              ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.749      ;
; 0.556  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.774      ;
; 0.557  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.775      ;
; 0.557  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.775      ;
; 0.557  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.775      ;
; 0.558  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.776      ;
; 0.558  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.776      ;
; 0.560  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.778      ;
; 0.562  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.780      ;
; 0.564  ; LEDs:inst1|gozer_du:inst32|inst                                                                              ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.802      ;
; 0.566  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.786      ;
; 0.566  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.786      ;
; 0.567  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.787      ;
; 0.567  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.787      ;
; 0.567  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.787      ;
; 0.568  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.685      ;
; 0.568  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.788      ;
; 0.568  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.788      ;
; 0.569  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.787      ;
; 0.569  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.789      ;
; 0.569  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.789      ;
; 0.570  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.687      ;
; 0.570  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.788      ;
; 0.570  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.788      ;
; 0.571  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.789      ;
; 0.571  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.571  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.573  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.041      ; 0.791      ;
; 0.626  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.411      ; 3.423      ;
; 0.628  ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.866      ;
; 0.636  ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.874      ;
; 0.636  ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.874      ;
; 0.642  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst13                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.880      ;
; 0.642  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst21                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.880      ;
; 0.658  ; LEDs:inst1|gozer_du:inst24|inst                                                                              ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.896      ;
; 0.672  ; LEDs:inst1|gozer_du:inst24|inst                                                                              ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.910      ;
; 0.680  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.797      ;
; 0.682  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.231      ; 2.799      ;
; 0.702  ; LEDs:inst1|gozer_du:inst20|inst                                                                              ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 0.940      ;
; 0.813  ; LEDs:inst1|gozer_du:inst30|inst                                                                              ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.062      ; 1.052      ;
; 0.819  ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 1.057      ;
; 0.819  ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 1.057      ;
; 0.825  ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.061      ; 1.063      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                     ; Launch Clock                                                                                                ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.986 ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 2.370      ; 1.750      ;
; -0.684 ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 2.370      ; 2.062      ;
; -0.367 ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; -0.500       ; 2.370      ; 1.869      ;
; -0.130 ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; -0.500       ; 2.370      ; 2.116      ;
; -0.075 ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.485      ; 0.577      ;
; 0.043  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Memory:inst9|inst27         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.137      ; 1.357      ;
; 0.083  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Memory:inst9|inst12         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.137      ; 1.397      ;
; 0.091  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Memory:inst9|inst23         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.137      ; 1.405      ;
; 0.100  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst31         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.139      ; 1.416      ;
; 0.109  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst36         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.139      ; 1.425      ;
; 0.110  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst33         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.139      ; 1.426      ;
; 0.112  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst35         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.139      ; 1.428      ;
; 0.295  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Memory:inst9|inst29         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.137      ; 1.609      ;
; 0.340  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.060      ; 0.577      ;
; 1.243  ; StopperControl:inst8|gozer_up:inst49|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.553     ; 0.877      ;
; 1.468  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]   ; Memory:inst9|inst41         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.491     ; 1.154      ;
; 1.490  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst40         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.485     ; 1.182      ;
; 1.495  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst37         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.485     ; 1.187      ;
; 1.528  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst39         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.491     ; 1.214      ;
; 1.557  ; StopperControl:inst8|gozer_up:inst92|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.553     ; 1.191      ;
; 1.673  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]   ; Memory:inst9|inst43         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.491     ; 1.359      ;
; 1.674  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst38         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.485     ; 1.366      ;
; 1.688  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]   ; Memory:inst9|inst42         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.491     ; 1.374      ;
; 1.688  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]   ; Memory:inst9|inst44         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.491     ; 1.374      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'StopperControl:inst8|gozer_up:inst49|inst'                                                                                                                                            ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.603 ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 1.997      ; 1.750      ;
; -0.301 ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 1.997      ; 2.062      ;
; 0.016  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; -0.500       ; 1.997      ; 1.869      ;
; 0.253  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; -0.500       ; 1.997      ; 2.116      ;
; 0.308  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 0.112      ; 0.577      ;
; 0.610  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.200     ; 0.577      ;
; 1.626  ; StopperControl:inst8|gozer_up:inst49|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.926     ; 0.877      ;
; 1.940  ; StopperControl:inst8|gozer_up:inst92|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.926     ; 1.191      ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter:inst|inst19'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; 0.548 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.787      ;
; 0.549 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.788      ;
; 0.557 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.796      ;
; 0.558 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.797      ;
; 0.559 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.798      ;
; 0.568 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.807      ;
; 0.571 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.810      ;
; 0.590 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 0.829      ;
; 0.823 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.062      ;
; 0.833 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.072      ;
; 0.838 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.077      ;
; 0.840 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.079      ;
; 0.846 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.085      ;
; 0.857 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.096      ;
; 0.858 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.097      ;
; 0.859 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.098      ;
; 0.933 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.172      ;
; 0.943 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.182      ;
; 0.950 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.189      ;
; 0.969 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.208      ;
; 0.984 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.848      ; 1.999      ;
; 0.984 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.848      ; 1.999      ;
; 0.984 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.848      ; 1.999      ;
; 0.984 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.848      ; 1.999      ;
; 1.286 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.536      ; 1.999      ;
; 1.286 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.536      ; 1.999      ;
; 1.286 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.536      ; 1.999      ;
; 1.286 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.536      ; 1.999      ;
; 1.340 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.579      ;
; 1.340 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.579      ;
; 1.499 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.738      ;
; 1.611 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.850      ;
; 1.611 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.850      ;
; 1.611 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 1.850      ;
; 2.114 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.349      ;
; 2.114 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.349      ;
; 2.114 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.349      ;
; 2.114 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.349      ;
; 2.250 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.485      ;
; 2.250 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.485      ;
; 2.250 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.485      ;
; 2.250 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.485      ;
; 2.364 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.599      ;
; 2.364 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.599      ;
; 2.364 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.599      ;
; 2.364 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.599      ;
; 2.407 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.642      ;
; 2.407 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.642      ;
; 2.407 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.642      ;
; 2.407 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.058      ; 2.642      ;
; 2.412 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 2.651      ;
; 2.412 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 2.651      ;
; 2.504 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 2.743      ;
; 2.504 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 2.743      ;
; 2.504 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 2.743      ;
; 2.695 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.062      ; 2.934      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node             ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.991 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 3.021      ;
; -3.886 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.916      ;
; -3.875 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.905      ;
; -3.870 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.900      ;
; -3.827 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.857      ;
; -3.827 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.857      ;
; -3.826 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.856      ;
; -3.769 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.965     ; 2.799      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node             ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.127 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.365      ;
; 2.133 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.371      ;
; 2.157 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.395      ;
; 2.158 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.396      ;
; 2.180 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.418      ;
; 2.267 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.505      ;
; 2.296 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.534      ;
; 2.305 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.543      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STOPPER_CLK'                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; STOPPER_CLK ; Rise       ; STOPPER_CLK                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst10                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst11                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst13                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst21                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst8                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst9                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst                                                                              ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst10                                                                                            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst11                                                                                            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst13                                                                                            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst21                                                                                            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst8                                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst9                                                                                             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.661 ; -1.477       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -1.503 ; -1.287       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.503 ; -1.287       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.503 ; -1.287       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.503 ; -1.287       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.503 ; -1.287       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.502 ; -1.286       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.502 ; -1.286       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.502 ; -1.286       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.502 ; -1.286       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst19|clk                                                                                              ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; -1.493 ; -1.493       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|inclk[0]                                 ;
; -1.493 ; -1.493       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|outclk                                   ;
; -1.437 ; -1.437       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|combout                                          ;
; -1.322 ; -1.322       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|combout                                          ;
; -1.268 ; -1.268       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|inclk[0]                                 ;
; -1.268 ; -1.268       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|outclk                                   ;
; -1.263 ; -1.263       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst19|clk                                                                                              ;
; -1.263 ; -1.263       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; -1.263 ; -1.263       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; -1.263 ; -1.263       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; -1.263 ; -1.263       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; -1.262 ; -1.262       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; -1.262 ; -1.262       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; -1.262 ; -1.262       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; -1.262 ; -1.262       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|datad                                            ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25~0|combout                                ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cmpr1|aneb_result_wire[0]~7|combout                          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|datac                                            ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cmpr1|aneb_result_wire[0]~7|datab                            ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin                                       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25|cin                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25|cout                                     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25~0|cin                                    ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin                                       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin                                       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout                                      ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin                                       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin                                       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst25|clk                    ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|datad                  ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst12|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst23|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst27|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst29|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst39|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst41|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst42|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst43|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst44|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst31|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst33|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst35|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst36|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst37|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst38|clk                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst40|clk                    ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|inclk[0] ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|outclk   ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|combout                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|combout          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|datab            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst|q                 ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|combout          ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|combout                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|datab            ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|inclk[0] ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst12|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst23|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst27|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst29|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst31|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst33|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst35|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst36|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst37|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst38|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst39|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst40|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst41|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst42|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst43|clk                    ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst44|clk                    ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|datad                  ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst25|clk                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Counter:inst|inst19'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|inclk[0]                                                                                  ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|outclk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19|q                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19|q                                                                                                 ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|inclk[0]                                                                                  ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|outclk                                                                                    ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst49|inst'                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst25|clk            ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|combout        ;
; 0.394  ; 0.610        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|dataa          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst49|inst|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst49|inst|q         ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|dataa          ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|combout        ;
; 0.634  ; 0.634        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst25|clk            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; 1.551 ; 1.948 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; 2.425 ; 2.930 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; 2.173 ; 2.648 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; 2.425 ; 2.930 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; 2.050 ; 2.491 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; 2.190 ; 2.661 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; 2.182 ; 2.568 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; 2.062 ; 2.434 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; 2.401 ; 2.749 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; 2.144 ; 2.541 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; -1.172 ; -1.567 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; -1.121 ; -1.489 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; -1.302 ; -1.695 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; -1.355 ; -1.739 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; -1.302 ; -1.696 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; -1.121 ; -1.489 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; -1.177 ; -1.581 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; -1.366 ; -1.725 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; -1.187 ; -1.560 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; -1.180 ; -1.572 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 8.973  ; 8.991  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 8.973  ; 8.991  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 8.828  ; 8.694  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 8.815  ; 8.689  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 8.797  ; 8.679  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 8.725  ; 8.790  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 8.119  ; 8.081  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 8.218  ; 8.116  ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 8.935  ; 8.926  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 8.392  ; 8.402  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 8.769  ; 8.630  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 8.567  ; 8.420  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 8.576  ; 8.582  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 8.713  ; 8.749  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 8.935  ; 8.926  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 8.608  ; 8.608  ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.973 ; 11.906 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.871 ; 11.906 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.973 ; 11.888 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.934 ; 11.871 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.956 ; 11.866 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.852 ; 11.899 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.866 ; 11.755 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.892 ; 11.803 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.977 ; 11.943 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.754 ; 11.800 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.977 ; 11.943 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.523 ; 11.485 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.530 ; 11.495 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.502 ; 11.533 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.424 ; 11.494 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.567 ; 11.538 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.339  ;        ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;        ; 7.366  ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 9.302  ; 9.558  ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 5.739  ; 5.762  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 5.704  ; 5.736  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 5.692  ; 5.716  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 5.673  ; 5.716  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 5.696  ; 5.745  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 5.739  ; 5.762  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 5.703  ; 5.747  ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.621  ; 8.590  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.560  ; 8.581  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.612  ; 8.590  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.591  ; 8.573  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.621  ; 8.568  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.554  ; 8.556  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.568  ; 8.461  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.570  ; 8.505  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.275  ; 8.241  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.052  ; 8.098  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.275  ; 8.241  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.821  ; 7.783  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.828  ; 7.793  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.800  ; 7.831  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.793  ; 7.792  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.865  ; 7.836  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.943  ; 9.009  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.943  ; 9.009  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.798  ; 8.724  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.785  ; 8.726  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.767  ; 8.700  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.697  ; 8.770  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.092  ; 8.054  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.191  ; 8.089  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.734  ; 8.729  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.188  ; 8.199  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.553  ; 8.498  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.356  ; 8.264  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.371  ; 8.375  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.497  ; 8.556  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.734  ; 8.729  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.407  ; 8.412  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 7.539 ; 7.473 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 8.265 ; 8.334 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 8.110 ; 8.062 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 8.124 ; 8.063 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 8.080 ; 8.030 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 8.072 ; 8.118 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 7.539 ; 7.473 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 7.595 ; 7.513 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 7.459 ; 7.528 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 7.459 ; 7.528 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 7.808 ; 7.759 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 7.627 ; 7.576 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 7.661 ; 7.623 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 7.749 ; 7.828 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 8.042 ; 8.035 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 7.697 ; 7.680 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.190 ; 9.123 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.196 ; 9.272 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.294 ; 9.227 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.364 ; 9.193 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.279 ; 9.205 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.190 ; 9.359 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.206 ; 9.123 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 9.226 ; 9.140 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.464 ; 8.454 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.715 ; 8.790 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.953 ; 8.890 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.540 ; 8.454 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.528 ; 8.464 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.464 ; 8.544 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.530 ; 8.467 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.556 ; 8.498 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.368 ;       ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;       ; 5.443 ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 7.551 ; 7.665 ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 5.558 ; 5.598 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 5.587 ; 5.618 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 5.576 ; 5.598 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 5.558 ; 5.599 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 5.580 ; 5.627 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 5.622 ; 5.643 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 5.587 ; 5.629 ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.627 ; 7.560 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.633 ; 7.709 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.731 ; 7.664 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.734 ; 7.630 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.716 ; 7.642 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.627 ; 7.729 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.643 ; 7.560 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.663 ; 7.577 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.891 ; 6.881 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.142 ; 7.217 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.380 ; 7.317 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.982 ; 6.881 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.955 ; 6.891 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.891 ; 6.986 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.957 ; 6.894 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.983 ; 6.925 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.533 ; 7.467 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.244 ; 8.328 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.104 ; 8.033 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.118 ; 8.036 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.074 ; 8.009 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.045 ; 8.112 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.533 ; 7.467 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.589 ; 7.507 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.541 ; 7.610 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.541 ; 7.610 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.890 ; 7.841 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.709 ; 7.658 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.743 ; 7.705 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.831 ; 7.910 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.124 ; 8.086 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.779 ; 7.762 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 8.606 ; 8.627 ; 9.021 ; 9.085 ;
; STOPPER_SEL ; HEX0S[1]    ; 8.618 ; 8.636 ; 9.134 ; 9.051 ;
; STOPPER_SEL ; HEX0S[2]    ; 8.597 ; 8.619 ; 9.113 ; 9.034 ;
; STOPPER_SEL ; HEX0S[3]    ; 8.667 ; 8.614 ; 9.118 ; 9.037 ;
; STOPPER_SEL ; HEX0S[4]    ; 8.600 ; 8.562 ; 9.015 ; 9.078 ;
; STOPPER_SEL ; HEX0S[5]    ; 8.614 ; 8.503 ; 9.030 ; 8.983 ;
; STOPPER_SEL ; HEX0S[6]    ; 8.616 ; 8.551 ; 9.064 ; 8.971 ;
; STOPPER_SEL ; HEX1S[0]    ; 8.098 ; 8.144 ; 8.511 ; 8.585 ;
; STOPPER_SEL ; HEX1S[1]    ; 8.321 ; 8.287 ; 8.763 ; 8.700 ;
; STOPPER_SEL ; HEX1S[2]    ; 7.867 ; 7.829 ; 8.309 ; 8.242 ;
; STOPPER_SEL ; HEX1S[3]    ; 7.874 ; 7.839 ; 8.315 ; 8.252 ;
; STOPPER_SEL ; HEX1S[4]    ; 7.846 ; 7.877 ; 8.259 ; 8.316 ;
; STOPPER_SEL ; HEX1S[5]    ; 7.799 ; 7.838 ; 8.313 ; 8.251 ;
; STOPPER_SEL ; HEX1S[6]    ; 7.911 ; 7.882 ; 8.353 ; 8.295 ;
; STOPPER_SEL ; HEX2S[0]    ; 8.611 ; 8.685 ; 9.046 ; 9.129 ;
; STOPPER_SEL ; HEX2S[1]    ; 8.466 ; 8.400 ; 8.901 ; 8.844 ;
; STOPPER_SEL ; HEX2S[2]    ; 8.453 ; 8.402 ; 8.888 ; 8.846 ;
; STOPPER_SEL ; HEX2S[3]    ; 8.435 ; 8.376 ; 8.870 ; 8.820 ;
; STOPPER_SEL ; HEX2S[4]    ; 8.373 ; 8.446 ; 8.817 ; 8.890 ;
; STOPPER_SEL ; HEX2S[5]    ; 7.763 ; 7.720 ; 8.208 ; 8.158 ;
; STOPPER_SEL ; HEX2S[6]    ; 7.857 ; 7.757 ; 8.295 ; 8.201 ;
; STOPPER_SEL ; HEX3S[0]    ; 8.236 ; 8.247 ; 8.654 ; 8.712 ;
; STOPPER_SEL ; HEX3S[1]    ; 8.600 ; 8.546 ; 9.015 ; 8.985 ;
; STOPPER_SEL ; HEX3S[2]    ; 8.404 ; 8.271 ; 8.822 ; 8.787 ;
; STOPPER_SEL ; HEX3S[3]    ; 8.419 ; 8.423 ; 8.839 ; 8.841 ;
; STOPPER_SEL ; HEX3S[4]    ; 8.544 ; 8.604 ; 8.967 ; 9.022 ;
; STOPPER_SEL ; HEX3S[5]    ; 8.782 ; 8.777 ; 9.220 ; 9.195 ;
; STOPPER_SEL ; HEX3S[6]    ; 8.455 ; 8.460 ; 8.873 ; 8.878 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 7.712 ; 7.788 ; 8.172 ; 8.257 ;
; STOPPER_SEL ; HEX0S[1]    ; 7.810 ; 7.743 ; 8.279 ; 8.203 ;
; STOPPER_SEL ; HEX0S[2]    ; 7.838 ; 7.709 ; 8.256 ; 8.200 ;
; STOPPER_SEL ; HEX0S[3]    ; 7.795 ; 7.721 ; 8.262 ; 8.179 ;
; STOPPER_SEL ; HEX0S[4]    ; 7.706 ; 7.833 ; 8.197 ; 8.251 ;
; STOPPER_SEL ; HEX0S[5]    ; 7.722 ; 7.639 ; 8.191 ; 8.099 ;
; STOPPER_SEL ; HEX0S[6]    ; 7.742 ; 7.656 ; 8.211 ; 8.116 ;
; STOPPER_SEL ; HEX1S[0]    ; 6.945 ; 7.020 ; 7.375 ; 7.450 ;
; STOPPER_SEL ; HEX1S[1]    ; 7.183 ; 7.120 ; 7.613 ; 7.550 ;
; STOPPER_SEL ; HEX1S[2]    ; 6.781 ; 6.684 ; 7.202 ; 7.114 ;
; STOPPER_SEL ; HEX1S[3]    ; 6.758 ; 6.694 ; 7.188 ; 7.124 ;
; STOPPER_SEL ; HEX1S[4]    ; 6.694 ; 6.785 ; 7.124 ; 7.206 ;
; STOPPER_SEL ; HEX1S[5]    ; 6.760 ; 6.697 ; 7.190 ; 7.127 ;
; STOPPER_SEL ; HEX1S[6]    ; 6.786 ; 6.728 ; 7.216 ; 7.158 ;
; STOPPER_SEL ; HEX2S[0]    ; 8.038 ; 8.128 ; 8.463 ; 8.559 ;
; STOPPER_SEL ; HEX2S[1]    ; 7.904 ; 7.827 ; 8.335 ; 8.252 ;
; STOPPER_SEL ; HEX2S[2]    ; 7.912 ; 7.830 ; 8.337 ; 8.255 ;
; STOPPER_SEL ; HEX2S[3]    ; 7.874 ; 7.805 ; 8.305 ; 8.227 ;
; STOPPER_SEL ; HEX2S[4]    ; 7.839 ; 7.912 ; 8.264 ; 8.343 ;
; STOPPER_SEL ; HEX2S[5]    ; 7.333 ; 7.267 ; 7.764 ; 7.697 ;
; STOPPER_SEL ; HEX2S[6]    ; 7.389 ; 7.307 ; 7.820 ; 7.737 ;
; STOPPER_SEL ; HEX3S[0]    ; 7.622 ; 7.691 ; 8.095 ; 8.173 ;
; STOPPER_SEL ; HEX3S[1]    ; 7.971 ; 7.922 ; 8.453 ; 8.395 ;
; STOPPER_SEL ; HEX3S[2]    ; 7.790 ; 7.739 ; 8.272 ; 8.212 ;
; STOPPER_SEL ; HEX3S[3]    ; 7.824 ; 7.786 ; 8.305 ; 8.258 ;
; STOPPER_SEL ; HEX3S[4]    ; 7.912 ; 7.991 ; 8.383 ; 8.471 ;
; STOPPER_SEL ; HEX3S[5]    ; 8.205 ; 8.192 ; 8.702 ; 8.616 ;
; STOPPER_SEL ; HEX3S[6]    ; 7.860 ; 7.843 ; 8.342 ; 8.316 ;
+-------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                            ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                  ; Note                                           ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 208.42 MHz  ; 208.42 MHz      ; STOPPER_CLK                                                                                                 ;                                                ;
; 220.26 MHz  ; 220.26 MHz      ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;                                                ;
; 310.17 MHz  ; 310.17 MHz      ; Counter:inst|inst19                                                                                         ;                                                ;
; 1488.1 MHz  ; 500.0 MHz       ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; limit due to minimum period restriction (tmin) ;
; 1555.21 MHz ; 500.0 MHz       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; STOPPER_CLK                                                                                                 ; -3.798 ; -100.539      ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -3.540 ; -28.292       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -2.752 ; -22.171       ;
; Counter:inst|inst19                                                                                         ; -2.224 ; -16.136       ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.247 ; -1.247        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -2.593 ; -10.265       ;
; STOPPER_CLK                                                                                                 ; -1.164 ; -13.989       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -0.918 ; -0.918        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -0.557 ; -0.557        ;
; Counter:inst|inst19                                                                                         ; 0.491  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -3.397 ; -3.397        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.899 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; STOPPER_CLK                                                                                                 ; -3.000 ; -55.000       ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -1.328 ; -59.912       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -1.000 ; -17.000       ;
; Counter:inst|inst19                                                                                         ; -1.000 ; -8.000        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STOPPER_CLK'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.798 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.694      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.695 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.591      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.634 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.530      ;
; -3.627 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.029      ; 4.651      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.599 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.495      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.529 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.425      ;
; -3.524 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.029      ; 4.548      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.502 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.038     ; 4.459      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.499 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.395      ;
; -3.463 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.029      ; 4.487      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
; -3.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.099     ; 4.353      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.540 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.828      ;
; -3.540 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.828      ;
; -3.540 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.828      ;
; -3.540 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.828      ;
; -3.533 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.821      ;
; -3.533 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.821      ;
; -3.533 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.821      ;
; -3.533 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.821      ;
; -3.441 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.729      ;
; -3.441 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.729      ;
; -3.441 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.729      ;
; -3.441 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.729      ;
; -3.434 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.722      ;
; -3.434 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.722      ;
; -3.434 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.722      ;
; -3.434 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.722      ;
; -3.398 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.686      ;
; -3.398 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.686      ;
; -3.398 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.686      ;
; -3.398 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.686      ;
; -3.393 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.681      ;
; -3.393 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.681      ;
; -3.393 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.681      ;
; -3.393 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.681      ;
; -3.391 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.679      ;
; -3.391 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.679      ;
; -3.391 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.679      ;
; -3.391 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.679      ;
; -3.388 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.676      ;
; -3.388 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.676      ;
; -3.388 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.676      ;
; -3.388 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.676      ;
; -3.384 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.672      ;
; -3.384 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.672      ;
; -3.384 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.672      ;
; -3.384 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.672      ;
; -3.381 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.669      ;
; -3.381 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.669      ;
; -3.381 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.669      ;
; -3.381 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.669      ;
; -3.335 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.623      ;
; -3.335 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.623      ;
; -3.335 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.623      ;
; -3.335 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.623      ;
; -3.298 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.586      ;
; -3.298 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.586      ;
; -3.298 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.586      ;
; -3.298 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.586      ;
; 0.538  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.655      ; 2.112      ;
; 0.538  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.655      ; 2.112      ;
; 0.538  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.655      ; 2.112      ;
; 0.538  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.655      ; 2.112      ;
; 0.899  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.006      ; 2.112      ;
; 0.899  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.006      ; 2.112      ;
; 0.899  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.006      ; 2.112      ;
; 0.899  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.006      ; 2.112      ;
; 0.939  ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.500        ; 3.833      ; 3.569      ;
; 1.429  ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 3.833      ; 3.579      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                     ; Launch Clock                                                                                                ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.752 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]   ; Memory:inst9|inst42         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.409     ; 1.338      ;
; -2.739 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]   ; Memory:inst9|inst44         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.409     ; 1.325      ;
; -2.727 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]   ; Memory:inst9|inst43         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.409     ; 1.313      ;
; -2.720 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst38         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.406     ; 1.309      ;
; -2.607 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst39         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.409     ; 1.193      ;
; -2.558 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst40         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.406     ; 1.147      ;
; -2.556 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst37         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.406     ; 1.145      ;
; -2.550 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]   ; Memory:inst9|inst41         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -2.409     ; 1.136      ;
; -0.962 ; StopperControl:inst8|gozer_up:inst92|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.773     ; 1.174      ;
; -0.665 ; StopperControl:inst8|gozer_up:inst49|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.773     ; 0.877      ;
; 0.187  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Memory:inst9|inst29         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.722      ; 1.530      ;
; 0.357  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.055     ; 0.583      ;
; 0.359  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst36         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.723      ; 1.359      ;
; 0.360  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst35         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.723      ; 1.358      ;
; 0.360  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst33         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.723      ; 1.358      ;
; 0.373  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst31         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.723      ; 1.345      ;
; 0.381  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Memory:inst9|inst23         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.722      ; 1.336      ;
; 0.390  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Memory:inst9|inst12         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.722      ; 1.327      ;
; 0.427  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Memory:inst9|inst27         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.722      ; 1.290      ;
; 0.613  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.191      ; 0.583      ;
; 0.642  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.500        ; 2.018      ; 2.051      ;
; 0.936  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.500        ; 2.018      ; 1.767      ;
; 1.151  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 2.018      ; 2.042      ;
; 1.512  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 2.018      ; 1.691      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter:inst|inst19'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; -2.224 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.165      ;
; -2.224 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.165      ;
; -2.224 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.165      ;
; -2.224 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.165      ;
; -2.172 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.113      ;
; -2.172 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.113      ;
; -2.172 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.113      ;
; -2.172 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.113      ;
; -2.121 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.062      ;
; -2.121 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.062      ;
; -2.121 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.062      ;
; -2.121 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.062      ;
; -2.073 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.014      ;
; -2.073 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.014      ;
; -2.073 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.014      ;
; -2.073 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 3.014      ;
; -1.810 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.749      ;
; -1.810 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.749      ;
; -1.810 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.749      ;
; -1.810 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.749      ;
; -1.758 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.697      ;
; -1.707 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.646      ;
; -1.707 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.646      ;
; -1.707 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.646      ;
; -1.707 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.646      ;
; -1.659 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.598      ;
; -1.659 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.598      ;
; -1.659 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.598      ;
; -1.659 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.056     ; 2.598      ;
; -1.584 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.525      ;
; -1.584 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.525      ;
; -1.584 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.525      ;
; -1.584 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.525      ;
; -1.509 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.450      ;
; -1.509 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.450      ;
; -1.509 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.450      ;
; -1.509 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.450      ;
; -1.484 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.425      ;
; -1.484 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.425      ;
; -1.484 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.425      ;
; -1.484 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.425      ;
; -1.419 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.360      ;
; -1.419 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.360      ;
; -1.419 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.360      ;
; -1.419 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.054     ; 2.360      ;
; -0.663 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.175      ; 1.833      ;
; -0.663 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.175      ; 1.833      ;
; -0.663 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.175      ; 1.833      ;
; -0.663 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.175      ; 1.833      ;
; -0.302 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.526      ; 1.833      ;
; -0.302 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.526      ; 1.833      ;
; -0.302 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.526      ; 1.833      ;
; -0.302 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.526      ; 1.833      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst49|inst'                                                                                                                                            ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.247 ; StopperControl:inst8|gozer_up:inst92|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -1.068     ; 1.174      ;
; -0.950 ; StopperControl:inst8|gozer_up:inst49|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -1.068     ; 0.877      ;
; -0.033 ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.455     ; 0.583      ;
; 0.328  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.104     ; 0.583      ;
; 0.357  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.500        ; 1.723      ; 2.051      ;
; 0.651  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.500        ; 1.723      ; 1.767      ;
; 0.866  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; 1.723      ; 2.042      ;
; 1.227  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; 1.723      ; 1.691      ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.593 ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 5.596      ; 3.347      ;
; -2.079 ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -0.500       ; 5.596      ; 3.361      ;
; -1.918 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.873      ; 2.109      ;
; -1.918 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.873      ; 2.109      ;
; -1.918 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.873      ; 2.109      ;
; -1.918 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.873      ; 2.109      ;
; -1.633 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.578      ; 2.109      ;
; -1.633 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.578      ; 2.109      ;
; -1.633 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.578      ; 2.109      ;
; -1.633 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.578      ; 2.109      ;
; 0.490  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.710      ;
; 0.510  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.730      ;
; 0.623  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.843      ;
; 0.629  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.849      ;
; 0.629  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.849      ;
; 0.650  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.870      ;
; 0.650  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.870      ;
; 0.734  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.755  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.975      ;
; 0.790  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.010      ;
; 0.823  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.043      ;
; 0.844  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.064      ;
; 0.878  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.098      ;
; 0.878  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.098      ;
; 0.883  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.103      ;
; 0.884  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.104      ;
; 0.890  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.110      ;
; 0.891  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.111      ;
; 0.979  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.199      ;
; 0.980  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.200      ;
; 1.957  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.177      ;
; 1.970  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.190      ;
; 1.994  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.214      ;
; 1.994  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.214      ;
; 1.994  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.214      ;
; 2.004  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.224      ;
; 2.004  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.224      ;
; 2.012  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.232      ;
; 2.012  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.232      ;
; 2.126  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.346      ;
; 2.126  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.346      ;
; 2.126  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.346      ;
; 2.126  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.346      ;
; 2.153  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.373      ;
; 2.153  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.373      ;
; 2.153  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.373      ;
; 2.160  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.380      ;
; 2.160  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.380      ;
; 2.160  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.380      ;
; 2.160  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.380      ;
; 2.262  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.482      ;
; 2.262  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.482      ;
; 2.262  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.482      ;
; 2.262  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.482      ;
; 2.309  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.529      ;
; 2.309  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.529      ;
; 2.309  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.529      ;
; 2.309  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.529      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STOPPER_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.164 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.308      ;
; -1.075 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.397      ;
; -1.068 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.404      ;
; -0.979 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.493      ;
; -0.972 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.500      ;
; -0.883 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.589      ;
; -0.876 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.596      ;
; -0.787 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.685      ;
; -0.780 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.692      ;
; -0.691 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.781      ;
; -0.684 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 1.788      ;
; -0.593 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.379      ;
; -0.586 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.386      ;
; -0.551 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 1.877      ;
; -0.544 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 1.884      ;
; -0.497 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.475      ;
; -0.490 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.482      ;
; -0.455 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 1.973      ;
; -0.448 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 1.980      ;
; -0.401 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.571      ;
; -0.394 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.578      ;
; -0.359 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.069      ;
; -0.352 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.076      ;
; -0.305 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.667      ;
; -0.298 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.674      ;
; -0.263 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.165      ;
; -0.256 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.172      ;
; -0.215 ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK ; 0.000        ; 2.791      ; 2.930      ;
; -0.209 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.763      ;
; -0.202 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.770      ;
; -0.167 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.261      ;
; -0.160 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.268      ;
; -0.125 ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK ; 0.000        ; 2.791      ; 3.010      ;
; -0.113 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 1.859      ;
; -0.071 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.357      ;
; -0.064 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.364      ;
; -0.062 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 1.866      ;
; 0.025  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.074      ; 2.453      ;
; 0.027  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 1.955      ;
; 0.034  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 1.962      ;
; 0.123  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.051      ;
; 0.130  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.058      ;
; 0.219  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.147      ;
; 0.226  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.154      ;
; 0.234  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.118      ; 2.706      ;
; 0.293  ; LEDs:inst1|inst13                                                                                            ; LEDs:inst1|inst13                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.293  ; LEDs:inst1|inst11                                                                                            ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.293  ; LEDs:inst1|inst10                                                                                            ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.293  ; LEDs:inst1|inst9                                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.293  ; LEDs:inst1|inst8                                                                                             ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.293  ; LEDs:inst1|inst21                                                                                            ; LEDs:inst1|inst21                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.315  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.243      ;
; 0.318  ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.536      ;
; 0.322  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.250      ;
; 0.339  ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK ; -0.500       ; 2.791      ; 2.974      ;
; 0.376  ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK ; -0.500       ; 2.791      ; 3.021      ;
; 0.411  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.339      ;
; 0.418  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.346      ;
; 0.432  ; LEDs:inst1|gozer_du:inst26|inst                                                                              ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.650      ;
; 0.459  ; LEDs:inst1|gozer_du:inst32|inst                                                                              ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.677      ;
; 0.496  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.698      ;
; 0.496  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.698      ;
; 0.496  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.698      ;
; 0.497  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.699      ;
; 0.497  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.699      ;
; 0.498  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.700      ;
; 0.498  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.700      ;
; 0.500  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.702      ;
; 0.506  ; LEDs:inst1|gozer_du:inst32|inst                                                                              ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.724      ;
; 0.506  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.708      ;
; 0.506  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.708      ;
; 0.507  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.435      ;
; 0.507  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.709      ;
; 0.507  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.709      ;
; 0.508  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.710      ;
; 0.508  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.710      ;
; 0.508  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.710      ;
; 0.508  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.710      ;
; 0.509  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.711      ;
; 0.509  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.711      ;
; 0.510  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.712      ;
; 0.510  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.712      ;
; 0.510  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.712      ;
; 0.511  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.713      ;
; 0.512  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.714      ;
; 0.512  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.714      ;
; 0.514  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.074      ; 2.442      ;
; 0.554  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 2.221      ; 3.129      ;
; 0.558  ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.776      ;
; 0.566  ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.784      ;
; 0.566  ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.784      ;
; 0.570  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst13                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.788      ;
; 0.570  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst21                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.788      ;
; 0.600  ; LEDs:inst1|gozer_du:inst24|inst                                                                              ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.818      ;
; 0.602  ; LEDs:inst1|gozer_du:inst24|inst                                                                              ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.820      ;
; 0.641  ; LEDs:inst1|gozer_du:inst20|inst                                                                              ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.859      ;
; 0.740  ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.054      ; 0.958      ;
; 0.740  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.942      ;
; 0.741  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 2.118      ; 2.713      ;
; 0.741  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.038      ; 0.943      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                     ; Launch Clock                                                                                                ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.918 ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 2.178      ; 1.594      ;
; -0.633 ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 2.178      ; 1.889      ;
; -0.351 ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; -0.500       ; 2.178      ; 1.661      ;
; -0.142 ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; -0.500       ; 2.178      ; 1.880      ;
; -0.098 ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.455      ; 0.511      ;
; 0.032  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Memory:inst9|inst27         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.043      ; 1.239      ;
; 0.071  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Memory:inst9|inst12         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.043      ; 1.278      ;
; 0.077  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Memory:inst9|inst23         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.043      ; 1.284      ;
; 0.084  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst31         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.045      ; 1.293      ;
; 0.086  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst36         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.045      ; 1.295      ;
; 0.098  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst33         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.045      ; 1.307      ;
; 0.099  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst35         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.045      ; 1.308      ;
; 0.267  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Memory:inst9|inst29         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.043      ; 1.474      ;
; 0.292  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.055      ; 0.511      ;
; 1.127  ; StopperControl:inst8|gozer_up:inst49|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.517     ; 0.784      ;
; 1.333  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]   ; Memory:inst9|inst41         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.439     ; 1.058      ;
; 1.352  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst37         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.435     ; 1.081      ;
; 1.357  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst40         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.435     ; 1.086      ;
; 1.385  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst39         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.439     ; 1.110      ;
; 1.413  ; StopperControl:inst8|gozer_up:inst92|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.517     ; 1.070      ;
; 1.522  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]   ; Memory:inst9|inst43         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.439     ; 1.247      ;
; 1.529  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst38         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.435     ; 1.258      ;
; 1.536  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]   ; Memory:inst9|inst44         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.439     ; 1.261      ;
; 1.541  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]   ; Memory:inst9|inst42         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.439     ; 1.266      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst49|inst'                                                                                                                                             ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.557 ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 1.827      ; 1.594      ;
; -0.272 ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 1.827      ; 1.889      ;
; 0.010  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; -0.500       ; 1.827      ; 1.661      ;
; 0.219  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; -0.500       ; 1.827      ; 1.880      ;
; 0.263  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 0.104      ; 0.511      ;
; 0.548  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.191     ; 0.511      ;
; 1.488  ; StopperControl:inst8|gozer_up:inst49|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.868     ; 0.784      ;
; 1.774  ; StopperControl:inst8|gozer_up:inst92|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.868     ; 1.070      ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter:inst|inst19'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; 0.491 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.709      ;
; 0.493 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.711      ;
; 0.500 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.718      ;
; 0.500 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.718      ;
; 0.501 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.719      ;
; 0.508 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.726      ;
; 0.512 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.730      ;
; 0.527 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.745      ;
; 0.738 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.956      ;
; 0.742 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.960      ;
; 0.746 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.964      ;
; 0.749 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.967      ;
; 0.749 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.967      ;
; 0.760 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.978      ;
; 0.761 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.979      ;
; 0.767 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 0.985      ;
; 0.827 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.045      ;
; 0.835 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.053      ;
; 0.838 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.056      ;
; 0.856 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.074      ;
; 0.945 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.744      ; 1.843      ;
; 0.945 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.744      ; 1.843      ;
; 0.945 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.744      ; 1.843      ;
; 0.945 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.744      ; 1.843      ;
; 1.215 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.433      ;
; 1.215 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.433      ;
; 1.230 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.449      ; 1.843      ;
; 1.230 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.449      ; 1.843      ;
; 1.230 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.449      ; 1.843      ;
; 1.230 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.449      ; 1.843      ;
; 1.344 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.562      ;
; 1.445 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.663      ;
; 1.445 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.663      ;
; 1.445 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 1.663      ;
; 1.923 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.139      ;
; 1.923 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.139      ;
; 1.923 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.139      ;
; 1.923 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.139      ;
; 2.036 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.252      ;
; 2.036 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.252      ;
; 2.036 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.252      ;
; 2.036 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.252      ;
; 2.143 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.359      ;
; 2.143 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.359      ;
; 2.143 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.359      ;
; 2.143 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.359      ;
; 2.179 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.395      ;
; 2.179 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.395      ;
; 2.179 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.395      ;
; 2.179 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.052      ; 2.395      ;
; 2.197 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 2.415      ;
; 2.197 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 2.415      ;
; 2.286 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 2.504      ;
; 2.286 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 2.504      ;
; 2.286 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 2.504      ;
; 2.442 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.054      ; 2.660      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node             ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.397 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.685      ;
; -3.322 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.610      ;
; -3.304 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.592      ;
; -3.298 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.586      ;
; -3.291 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.579      ;
; -3.261 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.549      ;
; -3.255 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.543      ;
; -3.205 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.707     ; 2.493      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node             ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.899 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.119      ;
; 1.912 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.132      ;
; 1.933 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.153      ;
; 1.949 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.169      ;
; 1.967 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.187      ;
; 2.035 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.255      ;
; 2.068 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.288      ;
; 2.082 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 2.302      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STOPPER_CLK'                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; STOPPER_CLK ; Rise       ; STOPPER_CLK                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst10                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst11                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst13                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst21                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst8                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst9                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ;
; 0.163  ; 0.347        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst                                                                              ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst10                                                                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst11                                                                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst13                                                                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst21                                                                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst8                                                                                             ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.328 ; -1.112       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.325 ; -1.141       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst19|clk                                                                                              ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; -1.162 ; -1.162       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|inclk[0]                                 ;
; -1.162 ; -1.162       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|outclk                                   ;
; -1.128 ; -1.128       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|combout                                          ;
; -1.124 ; -1.124       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|combout                                          ;
; -1.091 ; -1.091       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|inclk[0]                                 ;
; -1.091 ; -1.091       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|outclk                                   ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst19|clk                                                                                              ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; -1.088 ; -1.088       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25~0|combout                                ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25|cin                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25|cout                                     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25~0|cin                                    ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout                                      ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin                                       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; 0.338  ; 0.522        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|combout                ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|combout          ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst25|clk                    ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|inclk[0] ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|outclk   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|datad                  ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst12|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst23|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst27|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst29|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst39|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst41|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst42|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst43|clk                    ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst44|clk                    ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|datab            ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst31|clk                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst33|clk                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst35|clk                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst36|clk                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst37|clk                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst38|clk                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst40|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst31|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst33|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst35|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst36|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst37|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst38|clk                    ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst40|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst12|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst23|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst27|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst29|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst39|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst41|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst42|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst43|clk                    ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst44|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|datad                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst|q                 ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|inclk[0] ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|outclk   ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst25|clk                    ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|combout          ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|combout                ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|datab            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Counter:inst|inst19'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; 0.248  ; 0.464        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|inclk[0]                                                                                  ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|outclk                                                                                    ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19|q                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19|q                                                                                                 ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|inclk[0]                                                                                  ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|outclk                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst49|inst'                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst25|clk            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|combout        ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|dataa          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst49|inst|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst49|inst|q         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|dataa          ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|combout        ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst25|clk            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; 1.303 ; 1.644 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; 2.104 ; 2.491 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; 1.873 ; 2.253 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; 2.104 ; 2.491 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; 1.761 ; 2.118 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; 1.894 ; 2.252 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; 1.877 ; 2.192 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; 1.764 ; 2.074 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; 2.068 ; 2.363 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; 1.832 ; 2.163 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; -0.971 ; -1.310 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; -0.935 ; -1.223 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; -1.093 ; -1.416 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; -1.150 ; -1.445 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; -1.095 ; -1.424 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; -0.935 ; -1.223 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; -0.986 ; -1.300 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; -1.155 ; -1.436 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; -0.987 ; -1.303 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; -0.984 ; -1.298 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 8.254  ; 8.365  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 8.254  ; 8.365  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 8.161  ; 8.072  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 8.152  ; 8.072  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 8.128  ; 8.044  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 8.051  ; 8.152  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 7.525  ; 7.453  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 7.614  ; 7.476  ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 8.275  ; 8.205  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 7.710  ; 7.788  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 8.120  ; 7.966  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 7.924  ; 7.789  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 7.931  ; 7.893  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 8.010  ; 8.092  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 8.275  ; 8.205  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 7.966  ; 7.929  ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.939 ; 10.891 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.832 ; 10.891 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.939 ; 10.844 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.910 ; 10.830 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.931 ; 10.828 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.806 ; 10.877 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.845 ; 10.740 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.872 ; 10.763 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.934 ; 10.868 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.721 ; 10.775 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.934 ; 10.868 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.516 ; 10.469 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.518 ; 10.476 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.486 ; 10.522 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.496 ; 10.475 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 10.552 ; 10.516 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.810  ;        ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;        ; 6.732  ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 8.651  ; 8.790  ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 5.466  ; 5.463  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 5.432  ; 5.432  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 5.419  ; 5.405  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 5.405  ; 5.403  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 5.424  ; 5.427  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 5.466  ; 5.463  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 5.434  ; 5.435  ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.027  ; 7.978  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.927  ; 7.978  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.027  ; 7.930  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.008  ; 7.937  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.017  ; 7.912  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.922  ; 7.976  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.956  ; 7.857  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.969  ; 7.859  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.687  ; 7.621  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.474  ; 7.528  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.687  ; 7.621  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.269  ; 7.222  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.271  ; 7.229  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.239  ; 7.275  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.263  ; 7.228  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.305  ; 7.269  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.260  ; 8.401  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.260  ; 8.401  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.167  ; 8.108  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.158  ; 8.108  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.147  ; 8.080  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.087  ; 8.188  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.543  ; 7.464  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.626  ; 7.492  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.139  ; 8.075  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.574  ; 7.650  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.969  ; 7.849  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.780  ; 7.641  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.794  ; 7.756  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.859  ; 7.969  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.139  ; 8.075  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.833  ; 7.803  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 7.048 ; 6.951 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 7.652 ; 7.765 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 7.572 ; 7.448 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 7.573 ; 7.448 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 7.528 ; 7.419 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 7.478 ; 7.578 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 7.048 ; 6.951 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 7.100 ; 6.981 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 6.924 ; 7.023 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 6.924 ; 7.050 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 7.310 ; 7.190 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 7.125 ; 7.023 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 7.162 ; 7.087 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 7.199 ; 7.320 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 7.518 ; 7.416 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 7.198 ; 7.147 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.562 ; 8.480 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.562 ; 8.650 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.670 ; 8.564 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.654 ; 8.563 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.662 ; 8.549 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.563 ; 8.650 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.600 ; 8.480 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.615 ; 8.497 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.883 ; 7.873 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.118 ; 8.188 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 8.343 ; 8.254 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.943 ; 7.873 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.934 ; 7.880 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.883 ; 7.944 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.930 ; 7.881 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.954 ; 7.909 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.098 ;       ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;       ; 5.070 ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 7.126 ; 7.139 ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 5.302 ; 5.300 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 5.328 ; 5.328 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 5.315 ; 5.302 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 5.302 ; 5.300 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 5.321 ; 5.323 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 5.361 ; 5.358 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 5.330 ; 5.331 ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.108 ; 7.026 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.108 ; 7.198 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.216 ; 7.110 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.200 ; 7.128 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.209 ; 7.095 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.128 ; 7.196 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.147 ; 7.026 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.163 ; 7.043 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.441 ; 6.431 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.676 ; 6.755 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.902 ; 6.812 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.522 ; 6.431 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.507 ; 6.438 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.441 ; 6.522 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.505 ; 6.439 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.529 ; 6.467 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.041 ; 6.944 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.631 ; 7.751 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.558 ; 7.434 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.552 ; 7.434 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.514 ; 7.405 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.457 ; 7.557 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.041 ; 6.944 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.093 ; 6.974 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.998 ; 7.097 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 6.998 ; 7.124 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.384 ; 7.264 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.199 ; 7.097 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.236 ; 7.161 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.273 ; 7.394 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.592 ; 7.491 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.272 ; 7.221 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 7.899 ; 7.932 ; 8.255 ; 8.348 ;
; STOPPER_SEL ; HEX0S[1]    ; 7.963 ; 7.902 ; 8.397 ; 8.252 ;
; STOPPER_SEL ; HEX0S[2]    ; 7.944 ; 7.909 ; 8.378 ; 8.259 ;
; STOPPER_SEL ; HEX0S[3]    ; 7.972 ; 7.884 ; 8.387 ; 8.277 ;
; STOPPER_SEL ; HEX0S[4]    ; 7.894 ; 7.912 ; 8.244 ; 8.346 ;
; STOPPER_SEL ; HEX0S[5]    ; 7.928 ; 7.793 ; 8.311 ; 8.227 ;
; STOPPER_SEL ; HEX0S[6]    ; 7.926 ; 7.831 ; 8.339 ; 8.222 ;
; STOPPER_SEL ; HEX1S[0]    ; 7.446 ; 7.500 ; 7.808 ; 7.890 ;
; STOPPER_SEL ; HEX1S[1]    ; 7.659 ; 7.593 ; 8.048 ; 7.954 ;
; STOPPER_SEL ; HEX1S[2]    ; 7.241 ; 7.194 ; 7.631 ; 7.554 ;
; STOPPER_SEL ; HEX1S[3]    ; 7.243 ; 7.201 ; 7.632 ; 7.561 ;
; STOPPER_SEL ; HEX1S[4]    ; 7.211 ; 7.247 ; 7.571 ; 7.634 ;
; STOPPER_SEL ; HEX1S[5]    ; 7.199 ; 7.200 ; 7.630 ; 7.547 ;
; STOPPER_SEL ; HEX1S[6]    ; 7.277 ; 7.241 ; 7.665 ; 7.601 ;
; STOPPER_SEL ; HEX2S[0]    ; 7.910 ; 8.057 ; 8.259 ; 8.414 ;
; STOPPER_SEL ; HEX2S[1]    ; 7.817 ; 7.764 ; 8.166 ; 8.121 ;
; STOPPER_SEL ; HEX2S[2]    ; 7.808 ; 7.764 ; 8.157 ; 8.121 ;
; STOPPER_SEL ; HEX2S[3]    ; 7.803 ; 7.736 ; 8.160 ; 8.093 ;
; STOPPER_SEL ; HEX2S[4]    ; 7.743 ; 7.844 ; 8.100 ; 8.201 ;
; STOPPER_SEL ; HEX2S[5]    ; 7.198 ; 7.113 ; 7.558 ; 7.465 ;
; STOPPER_SEL ; HEX2S[6]    ; 7.275 ; 7.148 ; 7.627 ; 7.505 ;
; STOPPER_SEL ; HEX3S[0]    ; 7.548 ; 7.624 ; 7.893 ; 8.011 ;
; STOPPER_SEL ; HEX3S[1]    ; 7.942 ; 7.823 ; 8.295 ; 8.187 ;
; STOPPER_SEL ; HEX3S[2]    ; 7.754 ; 7.579 ; 8.099 ; 8.010 ;
; STOPPER_SEL ; HEX3S[3]    ; 7.768 ; 7.730 ; 8.113 ; 8.075 ;
; STOPPER_SEL ; HEX3S[4]    ; 7.832 ; 7.943 ; 8.189 ; 8.288 ;
; STOPPER_SEL ; HEX3S[5]    ; 8.113 ; 8.049 ; 8.473 ; 8.394 ;
; STOPPER_SEL ; HEX3S[6]    ; 7.807 ; 7.777 ; 8.152 ; 8.122 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 7.140 ; 7.226 ; 7.494 ; 7.584 ;
; STOPPER_SEL ; HEX0S[1]    ; 7.247 ; 7.142 ; 7.602 ; 7.496 ;
; STOPPER_SEL ; HEX0S[2]    ; 7.232 ; 7.139 ; 7.586 ; 7.551 ;
; STOPPER_SEL ; HEX0S[3]    ; 7.238 ; 7.127 ; 7.595 ; 7.481 ;
; STOPPER_SEL ; HEX0S[4]    ; 7.139 ; 7.228 ; 7.551 ; 7.582 ;
; STOPPER_SEL ; HEX0S[5]    ; 7.176 ; 7.058 ; 7.533 ; 7.412 ;
; STOPPER_SEL ; HEX0S[6]    ; 7.191 ; 7.075 ; 7.549 ; 7.429 ;
; STOPPER_SEL ; HEX1S[0]    ; 6.455 ; 6.534 ; 6.801 ; 6.880 ;
; STOPPER_SEL ; HEX1S[1]    ; 6.681 ; 6.591 ; 7.027 ; 6.937 ;
; STOPPER_SEL ; HEX1S[2]    ; 6.299 ; 6.210 ; 6.639 ; 6.556 ;
; STOPPER_SEL ; HEX1S[3]    ; 6.286 ; 6.217 ; 6.632 ; 6.563 ;
; STOPPER_SEL ; HEX1S[4]    ; 6.220 ; 6.299 ; 6.566 ; 6.639 ;
; STOPPER_SEL ; HEX1S[5]    ; 6.284 ; 6.218 ; 6.630 ; 6.564 ;
; STOPPER_SEL ; HEX1S[6]    ; 6.308 ; 6.246 ; 6.654 ; 6.592 ;
; STOPPER_SEL ; HEX2S[0]    ; 7.404 ; 7.525 ; 7.746 ; 7.866 ;
; STOPPER_SEL ; HEX2S[1]    ; 7.331 ; 7.208 ; 7.673 ; 7.549 ;
; STOPPER_SEL ; HEX2S[2]    ; 7.325 ; 7.208 ; 7.667 ; 7.549 ;
; STOPPER_SEL ; HEX2S[3]    ; 7.288 ; 7.179 ; 7.629 ; 7.520 ;
; STOPPER_SEL ; HEX2S[4]    ; 7.230 ; 7.330 ; 7.572 ; 7.672 ;
; STOPPER_SEL ; HEX2S[5]    ; 6.817 ; 6.720 ; 7.164 ; 7.063 ;
; STOPPER_SEL ; HEX2S[6]    ; 6.869 ; 6.750 ; 7.216 ; 7.093 ;
; STOPPER_SEL ; HEX3S[0]    ; 7.011 ; 7.137 ; 7.397 ; 7.529 ;
; STOPPER_SEL ; HEX3S[1]    ; 7.397 ; 7.277 ; 7.790 ; 7.664 ;
; STOPPER_SEL ; HEX3S[2]    ; 7.212 ; 7.110 ; 7.606 ; 7.498 ;
; STOPPER_SEL ; HEX3S[3]    ; 7.249 ; 7.174 ; 7.639 ; 7.558 ;
; STOPPER_SEL ; HEX3S[4]    ; 7.286 ; 7.407 ; 7.671 ; 7.798 ;
; STOPPER_SEL ; HEX3S[5]    ; 7.605 ; 7.525 ; 8.016 ; 7.878 ;
; STOPPER_SEL ; HEX3S[6]    ; 7.285 ; 7.234 ; 7.678 ; 7.621 ;
+-------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; STOPPER_CLK                                                                                                 ; -2.101 ; -53.107       ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -1.895 ; -15.140       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -1.431 ; -11.234       ;
; Counter:inst|inst19                                                                                         ; -1.059 ; -7.388        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -0.508 ; -0.508        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -1.647 ; -7.075        ;
; STOPPER_CLK                                                                                                 ; -0.784 ; -9.449        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -0.537 ; -0.575        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -0.338 ; -0.338        ;
; Counter:inst|inst19                                                                                         ; 0.284  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -1.821 ; -1.821        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.157 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; STOPPER_CLK                                                                                                 ; -3.000 ; -56.376       ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -1.000 ; -36.878       ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -1.000 ; -17.000       ;
; Counter:inst|inst19                                                                                         ; -1.000 ; -8.000        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STOPPER_CLK'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 3.026      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -2.029 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.954      ;
; -1.990 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.016      ; 2.993      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.984 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.909      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.964 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.889      ;
; -1.918 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; 0.016      ; 2.921      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.916 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.841      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.897 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.822      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.893 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.026     ; 2.854      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
; -1.884 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK  ; STOPPER_CLK ; 1.000        ; -0.062     ; 2.809      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.895 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.761      ;
; -1.895 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.761      ;
; -1.895 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.761      ;
; -1.895 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.761      ;
; -1.890 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.755      ;
; -1.890 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.755      ;
; -1.890 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.755      ;
; -1.890 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.755      ;
; -1.819 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.685      ;
; -1.819 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.685      ;
; -1.819 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.685      ;
; -1.819 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.685      ;
; -1.814 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.679      ;
; -1.814 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.679      ;
; -1.814 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.679      ;
; -1.814 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.679      ;
; -1.795 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.795 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.661      ;
; -1.790 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.655      ;
; -1.790 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.655      ;
; -1.790 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.655      ;
; -1.790 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.655      ;
; -1.761 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.627      ;
; -1.761 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.627      ;
; -1.761 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.627      ;
; -1.761 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.627      ;
; -1.757 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.623      ;
; -1.757 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.623      ;
; -1.757 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.623      ;
; -1.757 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.623      ;
; -1.752 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.618      ;
; -1.752 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.618      ;
; -1.752 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.618      ;
; -1.752 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.618      ;
; -1.747 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.612      ;
; -1.747 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.612      ;
; -1.747 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.612      ;
; -1.747 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.612      ;
; -1.743 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.609      ;
; -1.743 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.609      ;
; -1.743 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.609      ;
; -1.743 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.121     ; 1.609      ;
; 0.720  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.120      ; 1.387      ;
; 0.720  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.120      ; 1.387      ;
; 0.720  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.120      ; 1.387      ;
; 0.720  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.120      ; 1.387      ;
; 0.753  ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.397      ; 2.236      ;
; 0.919  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.309      ; 1.387      ;
; 0.919  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.309      ; 1.387      ;
; 0.919  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.309      ; 1.387      ;
; 0.919  ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.309      ; 1.387      ;
; 1.227  ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.397      ; 2.262      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                     ; Launch Clock                                                                                                ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.431 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]   ; Memory:inst9|inst42         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.565     ; 0.853      ;
; -1.420 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]   ; Memory:inst9|inst44         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.565     ; 0.842      ;
; -1.409 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]   ; Memory:inst9|inst43         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.565     ; 0.831      ;
; -1.404 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst38         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.560     ; 0.831      ;
; -1.325 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst39         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.565     ; 0.747      ;
; -1.298 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst40         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.560     ; 0.725      ;
; -1.292 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]   ; Memory:inst9|inst41         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.565     ; 0.714      ;
; -1.290 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst37         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -1.560     ; 0.717      ;
; -0.365 ; StopperControl:inst8|gozer_up:inst92|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.624     ; 0.718      ;
; -0.181 ; StopperControl:inst8|gozer_up:inst49|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.624     ; 0.534      ;
; 0.444  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Memory:inst9|inst29         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.978      ;
; 0.472  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.500        ; 1.181      ; 1.301      ;
; 0.558  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst35         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.864      ;
; 0.563  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst33         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.859      ;
; 0.565  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst36         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.857      ;
; 0.568  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Memory:inst9|inst12         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.854      ;
; 0.572  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Memory:inst9|inst23         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.850      ;
; 0.584  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst31         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.838      ;
; 0.594  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; -0.034     ; 0.359      ;
; 0.623  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Memory:inst9|inst27         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.435      ; 0.799      ;
; 0.669  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.500        ; 1.181      ; 1.114      ;
; 0.731  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 0.093      ; 0.359      ;
; 1.088  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 1.181      ; 1.185      ;
; 1.287  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 1.000        ; 1.181      ; 0.996      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter:inst|inst19'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; -1.059 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 2.010      ;
; -1.059 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 2.010      ;
; -1.059 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 2.010      ;
; -1.059 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 2.010      ;
; -1.022 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.973      ;
; -0.988 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.939      ;
; -0.988 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.939      ;
; -0.988 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.939      ;
; -0.988 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.939      ;
; -0.955 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.906      ;
; -0.788 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.734      ;
; -0.788 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.734      ;
; -0.751 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.697      ;
; -0.751 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.697      ;
; -0.751 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.697      ;
; -0.751 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.697      ;
; -0.717 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.663      ;
; -0.717 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.663      ;
; -0.717 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.663      ;
; -0.717 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.663      ;
; -0.684 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.630      ;
; -0.684 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.630      ;
; -0.684 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.630      ;
; -0.684 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.041     ; 1.630      ;
; -0.597 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.548      ;
; -0.541 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.492      ;
; -0.541 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.492      ;
; -0.541 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.492      ;
; -0.541 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.492      ;
; -0.527 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.478      ;
; -0.527 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.478      ;
; -0.527 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.478      ;
; -0.527 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.478      ;
; -0.480 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.431      ;
; -0.480 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 1.000        ; -0.036     ; 1.431      ;
; 0.003  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.212      ; 1.196      ;
; 0.003  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.212      ; 1.196      ;
; 0.003  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.212      ; 1.196      ;
; 0.003  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 1.000        ; 0.212      ; 1.196      ;
; 0.202  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.401      ; 1.196      ;
; 0.202  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.401      ; 1.196      ;
; 0.202  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.401      ; 1.196      ;
; 0.202  ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 1.000        ; 0.401      ; 1.196      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'StopperControl:inst8|gozer_up:inst49|inst'                                                                                                                                            ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.508 ; StopperControl:inst8|gozer_up:inst92|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.777     ; 0.718      ;
; -0.324 ; StopperControl:inst8|gozer_up:inst49|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.777     ; 0.534      ;
; 0.329  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.500        ; 1.028      ; 1.301      ;
; 0.389  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.249     ; 0.359      ;
; 0.526  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.500        ; 1.028      ; 1.114      ;
; 0.588  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; -0.060     ; 0.359      ;
; 0.945  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; 1.028      ; 1.185      ;
; 1.144  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 1.000        ; 1.028      ; 0.996      ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.647 ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.556      ; 2.118      ;
; -1.357 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.528      ; 1.265      ;
; -1.357 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.528      ; 1.265      ;
; -1.357 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.528      ; 1.265      ;
; -1.357 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.528      ; 1.265      ;
; -1.214 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.375      ; 1.265      ;
; -1.214 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.375      ; 1.265      ;
; -1.214 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.375      ; 1.265      ;
; -1.214 ; StopperControl:inst8|inst25                                                                                  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.375      ; 1.265      ;
; -1.155 ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                          ; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.556      ; 2.110      ;
; 0.286  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.298  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.352  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.491      ;
; 0.357  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.361  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.367  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.371  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.510      ;
; 0.435  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.445  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.447  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.498  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.510  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.515  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.516  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.518  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.519  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.519  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.521  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.582  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.584  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.723      ;
; 1.144  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.283      ;
; 1.144  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.283      ;
; 1.144  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.283      ;
; 1.144  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.283      ;
; 1.161  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.300      ;
; 1.161  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.300      ;
; 1.166  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.306      ;
; 1.175  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.315      ;
; 1.175  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.315      ;
; 1.247  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.387      ;
; 1.247  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.387      ;
; 1.247  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.387      ;
; 1.260  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.400      ;
; 1.260  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.400      ;
; 1.260  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.400      ;
; 1.260  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.400      ;
; 1.269  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.409      ;
; 1.269  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.409      ;
; 1.269  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.409      ;
; 1.269  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.409      ;
; 1.332  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.472      ;
; 1.332  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.472      ;
; 1.332  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.472      ;
; 1.332  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.472      ;
; 1.341  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.481      ;
; 1.341  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.481      ;
; 1.341  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.481      ;
; 1.341  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.481      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STOPPER_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.784 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.774      ;
; -0.721 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.837      ;
; -0.718 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.840      ;
; -0.655 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.903      ;
; -0.652 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.906      ;
; -0.589 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.969      ;
; -0.586 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 0.972      ;
; -0.523 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 1.035      ;
; -0.520 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 1.038      ;
; -0.457 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 1.101      ;
; -0.454 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 1.104      ;
; -0.366 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.167      ;
; -0.363 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.170      ;
; -0.300 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.233      ;
; -0.297 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.236      ;
; -0.234 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.299      ;
; -0.231 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.302      ;
; -0.200 ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK ; 0.000        ; 1.805      ; 1.814      ;
; -0.196 ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK ; 0.000        ; 1.805      ; 1.828      ;
; -0.175 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 0.883      ;
; -0.172 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 0.886      ;
; -0.168 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.365      ;
; -0.165 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.368      ;
; -0.109 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 0.949      ;
; -0.106 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 0.952      ;
; -0.102 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.431      ;
; -0.099 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.434      ;
; -0.043 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.015      ;
; -0.040 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.018      ;
; -0.036 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.497      ;
; -0.033 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.500      ;
; 0.023  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.081      ;
; 0.026  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.084      ;
; 0.030  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.314      ; 1.563      ;
; 0.076  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.339      ; 1.634      ;
; 0.089  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.147      ;
; 0.092  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.150      ;
; 0.155  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.339      ; 1.213      ;
; 0.167  ; LEDs:inst1|inst13                                                                                            ; LEDs:inst1|inst13                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; LEDs:inst1|inst11                                                                                            ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; LEDs:inst1|inst10                                                                                            ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; LEDs:inst1|inst9                                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; LEDs:inst1|inst8                                                                                             ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; LEDs:inst1|inst21                                                                                            ; LEDs:inst1|inst21                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.181  ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.321      ;
; 0.183  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.216      ;
; 0.219  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; 0.000        ; 1.404      ; 1.842      ;
; 0.246  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.279      ;
; 0.248  ; LEDs:inst1|gozer_du:inst26|inst                                                                              ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.035      ; 0.387      ;
; 0.249  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.282      ;
; 0.255  ; LEDs:inst1|gozer_du:inst32|inst                                                                              ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.395      ;
; 0.288  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.417      ;
; 0.288  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.417      ;
; 0.288  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.417      ;
; 0.288  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.417      ;
; 0.288  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.417      ;
; 0.289  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.418      ;
; 0.289  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.418      ;
; 0.290  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.419      ;
; 0.293  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.423      ;
; 0.293  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.423      ;
; 0.294  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.423      ;
; 0.294  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.424      ;
; 0.294  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.424      ;
; 0.294  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.424      ;
; 0.294  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.424      ;
; 0.294  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.424      ;
; 0.295  ; LEDs:inst1|gozer_du:inst32|inst                                                                              ; LEDs:inst1|inst10                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.435      ;
; 0.295  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.425      ;
; 0.295  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.425      ;
; 0.295  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.425      ;
; 0.296  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.425      ;
; 0.296  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.425      ;
; 0.296  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.425      ;
; 0.296  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.026      ; 0.426      ;
; 0.297  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.426      ;
; 0.312  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.345      ;
; 0.315  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.348      ;
; 0.320  ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.460      ;
; 0.323  ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.463      ;
; 0.323  ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.463      ;
; 0.327  ; LEDs:inst1|gozer_du:inst24|inst                                                                              ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.467      ;
; 0.327  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst13                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.467      ;
; 0.327  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst21                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.467      ;
; 0.345  ; LEDs:inst1|gozer_du:inst24|inst                                                                              ; LEDs:inst1|inst8                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.485      ;
; 0.353  ; LEDs:inst1|gozer_du:inst20|inst                                                                              ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.035      ; 0.492      ;
; 0.378  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.411      ;
; 0.381  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK ; -0.500       ; 1.314      ; 1.414      ;
; 0.413  ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.553      ;
; 0.413  ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.553      ;
; 0.416  ; LEDs:inst1|gozer_du:inst30|inst                                                                              ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.556      ;
; 0.425  ; LEDs:inst1|gozer_du:inst34|inst                                                                              ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.565      ;
; 0.427  ; LEDs:inst1|gozer_du:inst28|inst                                                                              ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.567      ;
; 0.427  ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ; LEDs:inst1|inst11                                                                                            ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.567      ;
; 0.429  ; LEDs:inst1|gozer_du:inst22|inst                                                                              ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.569      ;
; 0.436  ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ; LEDs:inst1|inst9                                                                                             ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.036      ; 0.576      ;
; 0.437  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.566      ;
; 0.437  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.566      ;
; 0.438  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.567      ;
; 0.438  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ; STOPPER_CLK                                                                                                 ; STOPPER_CLK ; 0.000        ; 0.025      ; 0.567      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                     ; Launch Clock                                                                                                ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.537 ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.277      ; 0.939      ;
; -0.394 ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 1.277      ; 1.092      ;
; -0.038 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Memory:inst9|inst27         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.636      ; 0.702      ;
; -0.036 ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.249      ; 0.307      ;
; 0.001  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Memory:inst9|inst23         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.636      ; 0.741      ;
; 0.002  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst31         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.637      ; 0.743      ;
; 0.003  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Memory:inst9|inst12         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.636      ; 0.743      ;
; 0.010  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst36         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.637      ; 0.751      ;
; 0.014  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst33         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.637      ; 0.755      ;
; 0.017  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst35         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.637      ; 0.758      ;
; 0.077  ; StopperControl:inst8|gozer_up:inst49|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; -0.500       ; 1.277      ; 1.053      ;
; 0.106  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Memory:inst9|inst29         ; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.636      ; 0.846      ;
; 0.169  ; StopperControl:inst8|inst25                                                                                   ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; 0.034      ; 0.307      ;
; 0.210  ; StopperControl:inst8|gozer_up:inst92|inst                                                                     ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst ; -0.500       ; 1.277      ; 1.196      ;
; 0.797  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3]  ; Memory:inst9|inst40         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.272     ; 0.629      ;
; 0.798  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]   ; Memory:inst9|inst41         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.277     ; 0.625      ;
; 0.799  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0]  ; Memory:inst9|inst37         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.272     ; 0.631      ;
; 0.820  ; StopperControl:inst8|gozer_up:inst49|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.463     ; 0.471      ;
; 0.824  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2]  ; Memory:inst9|inst39         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.278     ; 0.650      ;
; 0.897  ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1]  ; Memory:inst9|inst38         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.272     ; 0.729      ;
; 0.903  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]   ; Memory:inst9|inst44         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.277     ; 0.730      ;
; 0.905  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]   ; Memory:inst9|inst43         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.277     ; 0.732      ;
; 0.921  ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]   ; Memory:inst9|inst42         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.277     ; 0.748      ;
; 0.984  ; StopperControl:inst8|gozer_up:inst92|inst7                                                                    ; StopperControl:inst8|inst25 ; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst ; 0.000        ; -0.463     ; 0.635      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'StopperControl:inst8|gozer_up:inst49|inst'                                                                                                                                             ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.338 ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 1.088      ; 0.939      ;
; -0.195 ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 1.088      ; 1.092      ;
; 0.163  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; 0.060      ; 0.307      ;
; 0.276  ; StopperControl:inst8|gozer_up:inst49|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst49|inst ; StopperControl:inst8|gozer_up:inst49|inst ; -0.500       ; 1.088      ; 1.053      ;
; 0.306  ; StopperControl:inst8|inst25                ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.093     ; 0.307      ;
; 0.409  ; StopperControl:inst8|gozer_up:inst92|inst  ; StopperControl:inst8|inst25 ; StopperControl:inst8|gozer_up:inst92|inst ; StopperControl:inst8|gozer_up:inst49|inst ; -0.500       ; 1.088      ; 1.196      ;
; 1.019  ; StopperControl:inst8|gozer_up:inst49|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.652     ; 0.471      ;
; 1.183  ; StopperControl:inst8|gozer_up:inst92|inst7 ; StopperControl:inst8|inst25 ; STOPPER_CLK                               ; StopperControl:inst8|gozer_up:inst49|inst ; 0.000        ; -0.652     ; 0.635      ;
+--------+--------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter:inst|inst19'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+
; 0.284 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.424      ;
; 0.285 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.425      ;
; 0.290 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.430      ;
; 0.290 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.430      ;
; 0.291 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.431      ;
; 0.295 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.435      ;
; 0.298 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.438      ;
; 0.308 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.448      ;
; 0.434 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.574      ;
; 0.440 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.580      ;
; 0.444 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.584      ;
; 0.447 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.587      ;
; 0.448 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.588      ;
; 0.455 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.595      ;
; 0.456 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.596      ;
; 0.458 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.533      ; 1.107      ;
; 0.480 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.533      ; 1.107      ;
; 0.480 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.533      ; 1.107      ;
; 0.480 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst49|inst ; Counter:inst|inst19 ; 0.000        ; 0.533      ; 1.107      ;
; 0.497 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.637      ;
; 0.503 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.643      ;
; 0.510 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.650      ;
; 0.521 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.661      ;
; 0.623 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.380      ; 1.107      ;
; 0.623 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.380      ; 1.107      ;
; 0.623 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.380      ; 1.107      ;
; 0.623 ; StopperControl:inst8|inst25                                                                                   ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; StopperControl:inst8|gozer_up:inst92|inst ; Counter:inst|inst19 ; 0.000        ; 0.380      ; 1.107      ;
; 0.703 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.843      ;
; 0.703 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.843      ;
; 0.794 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 0.934      ;
; 0.867 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.007      ;
; 0.867 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.007      ;
; 0.867 ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.007      ;
; 1.153 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.288      ;
; 1.153 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.288      ;
; 1.153 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.288      ;
; 1.153 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.288      ;
; 1.211 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.346      ;
; 1.211 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.346      ;
; 1.211 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.346      ;
; 1.211 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.346      ;
; 1.281 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.416      ;
; 1.281 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.416      ;
; 1.281 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.416      ;
; 1.281 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.416      ;
; 1.306 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.441      ;
; 1.306 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.441      ;
; 1.306 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.441      ;
; 1.306 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.031      ; 1.441      ;
; 1.336 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.476      ;
; 1.336 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.476      ;
; 1.348 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.488      ;
; 1.348 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.488      ;
; 1.348 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.488      ;
; 1.475 ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19                       ; Counter:inst|inst19 ; 0.000        ; 0.036      ; 1.615      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node             ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.821 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.686      ;
; -1.764 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.629      ;
; -1.745 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.610      ;
; -1.745 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.610      ;
; -1.726 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.591      ;
; -1.721 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.586      ;
; -1.716 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.581      ;
; -1.712 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.122     ; 1.577      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node             ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.157 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.296      ;
; 1.157 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.296      ;
; 1.161 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.301      ;
; 1.170 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.310      ;
; 1.174 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.313      ;
; 1.233 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.373      ;
; 1.242 ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.243 ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ; Counter:inst|inst19 ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 1.382      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STOPPER_CLK'                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; STOPPER_CLK ; Rise       ; STOPPER_CLK                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst10                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst11                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst13                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst21                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst8                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst9                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst7                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst7                                                                   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst20|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst22|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst24|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst26|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst28|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst30|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst32|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst                                                                              ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|gozer_du:inst34|inst3                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst10                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst11                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst13                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst21                                                                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst8                                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; LEDs:inst1|inst9                                                                                             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst49|inst                                                                    ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                    ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[13] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[14] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[15] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[16] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[17] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[18] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[19] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[20] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[21] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[22] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[23] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[24] ;
; 0.002  ; 0.186        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[25] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[10] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[11] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[12] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[1]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[2]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[3]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[4]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[5]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; STOPPER_CLK ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[6]  ;
+--------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -0.956 ; -0.772       ; 0.184          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst19|clk                                                                                              ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; -0.776 ; -0.776       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; -0.767 ; -0.767       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|inclk[0]                                 ;
; -0.767 ; -0.767       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|outclk                                   ;
; -0.696 ; -0.696       ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|combout                                          ;
; -0.602 ; -0.386       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -0.602 ; -0.386       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -0.602 ; -0.386       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -0.602 ; -0.386       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; -0.601 ; -0.385       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|inst19                                                                                          ;
; -0.601 ; -0.385       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -0.601 ; -0.385       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -0.601 ; -0.385       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -0.601 ; -0.385       ; 0.216          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; Counter:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|combout                                          ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|inclk[0]                                 ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual~clkctrl|outclk                                   ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; -0.379 ; -0.379       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst19|clk                                                                                              ;
; -0.379 ; -0.379       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; -0.379 ; -0.379       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; -0.379 ; -0.379       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; -0.379 ; -0.379       ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|datad                                            ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|cout_actual|datac                                            ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25~0|combout                                ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin                                       ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25|cin                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25|cout                                     ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25~0|cin                                    ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin                                       ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout                                      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin                                       ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout                                      ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst92|inst'                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst12|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst23|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst27|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst29|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst39|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst41|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst42|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst43|clk                    ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst44|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst31|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst33|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst35|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst36|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst37|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst38|clk                    ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst40|clk                    ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|inclk[0] ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|outclk   ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst25|clk                    ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; StopperControl:inst8|inst25         ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|datad                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|combout                ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst12                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst23                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst27                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst29                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst31                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst33                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst35                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst36                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst37                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst38                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst39                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst40                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst41                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst42                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst43                 ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; Memory:inst9|inst44                 ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|combout          ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|datab            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst|q                 ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|combout          ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1|datab            ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|combout                ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst45|datad                  ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst25|clk                    ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|inclk[0] ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst8|inst92|inst1~clkctrl|outclk   ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst12|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst23|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst27|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst29|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst31|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst33|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst35|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst36|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst37|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst38|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst39|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst40|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst41|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst42|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst43|clk                    ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst92|inst ; Rise       ; inst9|inst44|clk                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Counter:inst|inst19'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[0]  ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[1]  ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[2]  ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_4lk:auto_generated|counter_reg_bit[3]  ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[0] ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[1] ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[2] ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; Counter:inst5|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_pjk:auto_generated|counter_reg_bit[3] ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|inclk[0]                                                                                  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|outclk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19|q                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Counter:inst|inst19 ; Rise       ; inst|inst19|q                                                                                                 ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|inclk[0]                                                                                  ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst|inst19~clkctrl|outclk                                                                                    ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst3|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; Counter:inst|inst19 ; Rise       ; inst5|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'StopperControl:inst8|gozer_up:inst49|inst'                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst25|clk            ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|combout        ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; StopperControl:inst8|inst25 ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|dataa          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst49|inst|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst49|inst|q         ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|dataa          ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst45|combout        ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; StopperControl:inst8|gozer_up:inst49|inst ; Rise       ; inst8|inst25|clk            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; 0.861 ; 1.424 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; 1.318 ; 1.970 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; 1.176 ; 1.810 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; 1.318 ; 1.970 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; 1.114 ; 1.732 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; 1.176 ; 1.805 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; 1.206 ; 1.749 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; 1.122 ; 1.683 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; 1.301 ; 1.868 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; 1.180 ; 1.740 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; -0.645 ; -1.209 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; -0.591 ; -1.145 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; -0.694 ; -1.254 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; -0.730 ; -1.299 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; -0.701 ; -1.263 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; -0.591 ; -1.145 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; -0.648 ; -1.208 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; -0.725 ; -1.300 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; -0.637 ; -1.207 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; -0.644 ; -1.210 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 5.338 ; 5.264 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 5.338 ; 5.264 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 5.206 ; 5.192 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 5.193 ; 5.038 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 5.174 ; 5.164 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 5.201 ; 5.183 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 4.756 ; 4.815 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 4.780 ; 4.822 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 5.197 ; 5.320 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 4.960 ; 4.882 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 5.110 ; 5.127 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 5.002 ; 4.907 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 5.013 ; 5.110 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 5.196 ; 5.095 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 5.197 ; 5.320 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 5.049 ; 5.135 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.977 ; 6.982 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.977 ; 6.935 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.975 ; 6.982 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.959 ; 6.947 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.973 ; 6.940 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.939 ; 6.939 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.903 ; 6.892 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.923 ; 6.925 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.944 ; 7.011 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.910 ; 6.857 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.944 ; 7.011 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.702 ; 6.742 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.705 ; 6.747 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.750 ; 6.705 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.560 ; 6.744 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 6.729 ; 6.775 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.268 ;       ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;       ; 4.475 ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 5.449 ; 5.749 ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 3.479 ; 3.531 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 3.453 ; 3.511 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 3.436 ; 3.480 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 3.445 ; 3.492 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 3.458 ; 3.510 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 3.479 ; 3.531 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 3.463 ; 3.520 ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.049 ; 5.060 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.044 ; 4.997 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.957 ; 5.060 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.941 ; 5.057 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.022 ; 5.050 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.049 ; 4.921 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.986 ; 4.983 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.985 ; 5.014 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.813 ; 4.880 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.779 ; 4.726 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.813 ; 4.880 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.571 ; 4.611 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.574 ; 4.616 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.619 ; 4.574 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.511 ; 4.613 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.598 ; 4.644 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.295 ; 5.221 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.295 ; 5.221 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.163 ; 5.149 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.150 ; 5.066 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.131 ; 5.121 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.158 ; 5.140 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.712 ; 4.771 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.736 ; 4.779 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.056 ; 5.176 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.817 ; 4.742 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.957 ; 5.021 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.849 ; 4.853 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.865 ; 4.958 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.043 ; 4.952 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 5.056 ; 5.176 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.907 ; 4.992 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.407 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 4.794 ; 4.748 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 4.651 ; 4.702 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 4.650 ; 4.687 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 4.621 ; 4.650 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 4.697 ; 4.654 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.407 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 4.360 ; 4.418 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.307 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.307 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 4.474 ; 4.549 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 4.377 ; 4.429 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 4.408 ; 4.485 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 4.568 ; 4.486 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 4.605 ; 4.797 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 4.443 ; 4.523 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.276 ; 5.297 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.344 ; 5.320 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.329 ; 5.359 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.395 ; 5.346 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.325 ; 5.350 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.347 ; 5.398 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.276 ; 5.297 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.288 ; 5.313 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.910 ; 4.918 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.094 ; 5.057 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.133 ; 5.184 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.922 ; 4.931 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.910 ; 4.936 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.933 ; 4.918 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.911 ; 4.938 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.924 ; 4.954 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 3.145 ;       ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;       ; 3.367 ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 4.427 ; 4.645 ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 3.369 ; 3.410 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 3.385 ; 3.439 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 3.369 ; 3.410 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 3.378 ; 3.421 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 3.390 ; 3.440 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 3.411 ; 3.459 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 3.395 ; 3.449 ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.397 ; 4.418 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.465 ; 4.441 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.450 ; 4.480 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.509 ; 4.467 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.446 ; 4.471 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.468 ; 4.516 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.397 ; 4.418 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.409 ; 4.434 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.038 ; 4.059 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.222 ; 4.185 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.261 ; 4.312 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.068 ; 4.059 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.038 ; 4.064 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.061 ; 4.065 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.039 ; 4.066 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.052 ; 4.082 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.374 ; 4.424 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.811 ; 4.765 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.668 ; 4.707 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.667 ; 4.692 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.638 ; 4.667 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.702 ; 4.671 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.374 ; 4.424 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.377 ; 4.435 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.437 ; 4.387 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.437 ; 4.387 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.554 ; 4.629 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.457 ; 4.509 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.488 ; 4.565 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.648 ; 4.566 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.685 ; 4.807 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.523 ; 4.603 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 5.110 ; 5.063 ; 5.695 ; 5.648 ;
; STOPPER_SEL ; HEX0S[1]    ; 5.027 ; 5.126 ; 5.630 ; 5.711 ;
; STOPPER_SEL ; HEX0S[2]    ; 5.011 ; 5.123 ; 5.621 ; 5.708 ;
; STOPPER_SEL ; HEX0S[3]    ; 5.088 ; 5.116 ; 5.673 ; 5.701 ;
; STOPPER_SEL ; HEX0S[4]    ; 5.115 ; 4.991 ; 5.700 ; 5.615 ;
; STOPPER_SEL ; HEX0S[5]    ; 5.052 ; 5.049 ; 5.637 ; 5.634 ;
; STOPPER_SEL ; HEX0S[6]    ; 5.051 ; 5.080 ; 5.636 ; 5.665 ;
; STOPPER_SEL ; HEX1S[0]    ; 4.846 ; 4.793 ; 5.431 ; 5.378 ;
; STOPPER_SEL ; HEX1S[1]    ; 4.880 ; 4.947 ; 5.465 ; 5.532 ;
; STOPPER_SEL ; HEX1S[2]    ; 4.638 ; 4.678 ; 5.223 ; 5.263 ;
; STOPPER_SEL ; HEX1S[3]    ; 4.641 ; 4.683 ; 5.226 ; 5.268 ;
; STOPPER_SEL ; HEX1S[4]    ; 4.686 ; 4.641 ; 5.271 ; 5.226 ;
; STOPPER_SEL ; HEX1S[5]    ; 4.562 ; 4.680 ; 5.210 ; 5.265 ;
; STOPPER_SEL ; HEX1S[6]    ; 4.665 ; 4.711 ; 5.250 ; 5.296 ;
; STOPPER_SEL ; HEX2S[0]    ; 5.137 ; 5.063 ; 5.736 ; 5.662 ;
; STOPPER_SEL ; HEX2S[1]    ; 5.005 ; 4.991 ; 5.604 ; 5.590 ;
; STOPPER_SEL ; HEX2S[2]    ; 4.992 ; 4.915 ; 5.591 ; 5.521 ;
; STOPPER_SEL ; HEX2S[3]    ; 4.973 ; 4.963 ; 5.572 ; 5.562 ;
; STOPPER_SEL ; HEX2S[4]    ; 5.000 ; 4.982 ; 5.599 ; 5.581 ;
; STOPPER_SEL ; HEX2S[5]    ; 4.554 ; 4.613 ; 5.153 ; 5.212 ;
; STOPPER_SEL ; HEX2S[6]    ; 4.578 ; 4.621 ; 5.177 ; 5.220 ;
; STOPPER_SEL ; HEX3S[0]    ; 4.884 ; 4.809 ; 5.470 ; 5.415 ;
; STOPPER_SEL ; HEX3S[1]    ; 5.025 ; 5.088 ; 5.612 ; 5.684 ;
; STOPPER_SEL ; HEX3S[2]    ; 4.917 ; 4.904 ; 5.504 ; 5.553 ;
; STOPPER_SEL ; HEX3S[3]    ; 4.932 ; 5.025 ; 5.518 ; 5.612 ;
; STOPPER_SEL ; HEX3S[4]    ; 5.111 ; 5.019 ; 5.698 ; 5.605 ;
; STOPPER_SEL ; HEX3S[5]    ; 5.123 ; 5.243 ; 5.714 ; 5.829 ;
; STOPPER_SEL ; HEX3S[6]    ; 4.974 ; 5.059 ; 5.560 ; 5.645 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 4.556 ; 4.532 ; 5.189 ; 5.165 ;
; STOPPER_SEL ; HEX0S[1]    ; 4.541 ; 4.571 ; 5.174 ; 5.204 ;
; STOPPER_SEL ; HEX0S[2]    ; 4.606 ; 4.558 ; 5.195 ; 5.191 ;
; STOPPER_SEL ; HEX0S[3]    ; 4.537 ; 4.562 ; 5.170 ; 5.195 ;
; STOPPER_SEL ; HEX0S[4]    ; 4.559 ; 4.613 ; 5.192 ; 5.202 ;
; STOPPER_SEL ; HEX0S[5]    ; 4.488 ; 4.509 ; 5.121 ; 5.142 ;
; STOPPER_SEL ; HEX0S[6]    ; 4.500 ; 4.525 ; 5.133 ; 5.158 ;
; STOPPER_SEL ; HEX1S[0]    ; 4.142 ; 4.105 ; 4.741 ; 4.704 ;
; STOPPER_SEL ; HEX1S[1]    ; 4.181 ; 4.232 ; 4.780 ; 4.831 ;
; STOPPER_SEL ; HEX1S[2]    ; 3.984 ; 3.979 ; 4.576 ; 4.578 ;
; STOPPER_SEL ; HEX1S[3]    ; 3.958 ; 3.984 ; 4.557 ; 4.583 ;
; STOPPER_SEL ; HEX1S[4]    ; 3.981 ; 3.981 ; 4.580 ; 4.573 ;
; STOPPER_SEL ; HEX1S[5]    ; 3.959 ; 3.986 ; 4.558 ; 4.585 ;
; STOPPER_SEL ; HEX1S[6]    ; 3.972 ; 4.002 ; 4.571 ; 4.601 ;
; STOPPER_SEL ; HEX2S[0]    ; 4.729 ; 4.683 ; 5.327 ; 5.281 ;
; STOPPER_SEL ; HEX2S[1]    ; 4.586 ; 4.624 ; 5.184 ; 5.222 ;
; STOPPER_SEL ; HEX2S[2]    ; 4.585 ; 4.609 ; 5.183 ; 5.207 ;
; STOPPER_SEL ; HEX2S[3]    ; 4.556 ; 4.585 ; 5.154 ; 5.183 ;
; STOPPER_SEL ; HEX2S[4]    ; 4.619 ; 4.589 ; 5.217 ; 5.187 ;
; STOPPER_SEL ; HEX2S[5]    ; 4.292 ; 4.342 ; 4.890 ; 4.940 ;
; STOPPER_SEL ; HEX2S[6]    ; 4.295 ; 4.353 ; 4.893 ; 4.951 ;
; STOPPER_SEL ; HEX3S[0]    ; 4.529 ; 4.479 ; 5.150 ; 5.107 ;
; STOPPER_SEL ; HEX3S[1]    ; 4.646 ; 4.721 ; 5.281 ; 5.350 ;
; STOPPER_SEL ; HEX3S[2]    ; 4.549 ; 4.601 ; 5.181 ; 5.226 ;
; STOPPER_SEL ; HEX3S[3]    ; 4.580 ; 4.657 ; 5.208 ; 5.278 ;
; STOPPER_SEL ; HEX3S[4]    ; 4.740 ; 4.658 ; 5.361 ; 5.286 ;
; STOPPER_SEL ; HEX3S[5]    ; 4.777 ; 4.905 ; 5.412 ; 5.496 ;
; STOPPER_SEL ; HEX3S[6]    ; 4.615 ; 4.695 ; 5.250 ; 5.323 ;
+-------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -4.402   ; -2.941  ; -3.991   ; 1.157   ; -3.000              ;
;  Counter:inst|inst19                                                                                         ; -2.593   ; 0.284   ; N/A      ; N/A     ; -1.000              ;
;  SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -4.141   ; -2.941  ; -3.991   ; 1.157   ; -1.661              ;
;  STOPPER_CLK                                                                                                 ; -4.402   ; -1.204  ; N/A      ; N/A     ; -3.000              ;
;  StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.465   ; -0.603  ; N/A      ; N/A     ; -1.000              ;
;  StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -3.250   ; -0.986  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                              ; -197.679 ; -26.537 ; -3.991   ; 0.0     ; -151.607            ;
;  Counter:inst|inst19                                                                                         ; -18.940  ; 0.000   ; N/A      ; N/A     ; -8.000              ;
;  SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; -33.112  ; -11.929 ; -3.991   ; 0.000   ; -70.607             ;
;  STOPPER_CLK                                                                                                 ; -117.944 ; -13.989 ; N/A      ; N/A     ; -56.376             ;
;  StopperControl:inst8|gozer_up:inst49|inst                                                                   ; -1.465   ; -0.603  ; N/A      ; N/A     ; -1.000              ;
;  StopperControl:inst8|gozer_up:inst92|inst                                                                   ; -26.218  ; -0.986  ; N/A      ; N/A     ; -17.000             ;
+--------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; 1.551 ; 1.948 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; 2.425 ; 2.930 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; 2.173 ; 2.648 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; 2.425 ; 2.930 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; 2.050 ; 2.491 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; 2.190 ; 2.661 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; 2.182 ; 2.568 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; 2.062 ; 2.434 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; 2.401 ; 2.749 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; 2.144 ; 2.541 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; GAME_START ; STOPPER_CLK ; -0.645 ; -1.209 ; Rise       ; STOPPER_CLK     ;
; SW[*]      ; STOPPER_CLK ; -0.591 ; -1.145 ; Rise       ; STOPPER_CLK     ;
;  SW[0]     ; STOPPER_CLK ; -0.694 ; -1.254 ; Rise       ; STOPPER_CLK     ;
;  SW[1]     ; STOPPER_CLK ; -0.730 ; -1.299 ; Rise       ; STOPPER_CLK     ;
;  SW[2]     ; STOPPER_CLK ; -0.701 ; -1.263 ; Rise       ; STOPPER_CLK     ;
;  SW[3]     ; STOPPER_CLK ; -0.591 ; -1.145 ; Rise       ; STOPPER_CLK     ;
;  SW[4]     ; STOPPER_CLK ; -0.648 ; -1.208 ; Rise       ; STOPPER_CLK     ;
;  SW[5]     ; STOPPER_CLK ; -0.725 ; -1.300 ; Rise       ; STOPPER_CLK     ;
;  SW[6]     ; STOPPER_CLK ; -0.637 ; -1.207 ; Rise       ; STOPPER_CLK     ;
;  SW[7]     ; STOPPER_CLK ; -0.644 ; -1.210 ; Rise       ; STOPPER_CLK     ;
+------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 8.973  ; 8.991  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 8.973  ; 8.991  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 8.828  ; 8.694  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 8.815  ; 8.689  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 8.797  ; 8.679  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 8.725  ; 8.790  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 8.119  ; 8.081  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 8.218  ; 8.116  ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 8.935  ; 8.926  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 8.392  ; 8.402  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 8.769  ; 8.630  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 8.567  ; 8.420  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 8.576  ; 8.582  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 8.713  ; 8.749  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 8.935  ; 8.926  ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 8.608  ; 8.608  ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.973 ; 11.906 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.871 ; 11.906 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.973 ; 11.888 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.934 ; 11.871 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.956 ; 11.866 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.852 ; 11.899 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.866 ; 11.755 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.892 ; 11.803 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.977 ; 11.943 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.754 ; 11.800 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.977 ; 11.943 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.523 ; 11.485 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.530 ; 11.495 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.502 ; 11.533 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.424 ; 11.494 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 11.567 ; 11.538 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 7.339  ;        ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;        ; 7.366  ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 9.302  ; 9.558  ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 5.739  ; 5.762  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 5.704  ; 5.736  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 5.692  ; 5.716  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 5.673  ; 5.716  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 5.696  ; 5.745  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 5.739  ; 5.762  ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 5.703  ; 5.747  ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.621  ; 8.590  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.560  ; 8.581  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.612  ; 8.590  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.591  ; 8.573  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.621  ; 8.568  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.554  ; 8.556  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.568  ; 8.461  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.570  ; 8.505  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.275  ; 8.241  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.052  ; 8.098  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.275  ; 8.241  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.821  ; 7.783  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.828  ; 7.793  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.800  ; 7.831  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.793  ; 7.792  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 7.865  ; 7.836  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.943  ; 9.009  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.943  ; 9.009  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.798  ; 8.724  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.785  ; 8.726  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.767  ; 8.700  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.697  ; 8.770  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.092  ; 8.054  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.191  ; 8.089  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.734  ; 8.729  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.188  ; 8.199  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.553  ; 8.498  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.356  ; 8.264  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.371  ; 8.375  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.497  ; 8.556  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.734  ; 8.729  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8.407  ; 8.412  ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; HEX2S[*]  ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.407 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[0] ; Counter:inst|inst19                                                                                         ; 4.794 ; 4.748 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[1] ; Counter:inst|inst19                                                                                         ; 4.651 ; 4.702 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[2] ; Counter:inst|inst19                                                                                         ; 4.650 ; 4.687 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[3] ; Counter:inst|inst19                                                                                         ; 4.621 ; 4.650 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[4] ; Counter:inst|inst19                                                                                         ; 4.697 ; 4.654 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[5] ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.407 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX2S[6] ; Counter:inst|inst19                                                                                         ; 4.360 ; 4.418 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX3S[*]  ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.307 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[0] ; Counter:inst|inst19                                                                                         ; 4.357 ; 4.307 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[1] ; Counter:inst|inst19                                                                                         ; 4.474 ; 4.549 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[2] ; Counter:inst|inst19                                                                                         ; 4.377 ; 4.429 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[3] ; Counter:inst|inst19                                                                                         ; 4.408 ; 4.485 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[4] ; Counter:inst|inst19                                                                                         ; 4.568 ; 4.486 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[5] ; Counter:inst|inst19                                                                                         ; 4.605 ; 4.797 ; Rise       ; Counter:inst|inst19                                                                                         ;
;  HEX3S[6] ; Counter:inst|inst19                                                                                         ; 4.443 ; 4.523 ; Rise       ; Counter:inst|inst19                                                                                         ;
; HEX0S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.276 ; 5.297 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.344 ; 5.320 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.329 ; 5.359 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.395 ; 5.346 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.325 ; 5.350 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.347 ; 5.398 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.276 ; 5.297 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX0S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.288 ; 5.313 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX1S[*]  ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.910 ; 4.918 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.094 ; 5.057 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[1] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 5.133 ; 5.184 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[2] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.922 ; 4.931 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[3] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.910 ; 4.936 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[4] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.933 ; 4.918 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[5] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.911 ; 4.938 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
;  HEX1S[6] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4.924 ; 4.954 ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 3.145 ;       ; Rise       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;       ; 3.367 ; Fall       ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ;
; HEX2_DP   ; STOPPER_CLK                                                                                                 ; 4.427 ; 4.645 ; Rise       ; STOPPER_CLK                                                                                                 ;
; led[*]    ; STOPPER_CLK                                                                                                 ; 3.369 ; 3.410 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[4]   ; STOPPER_CLK                                                                                                 ; 3.385 ; 3.439 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[5]   ; STOPPER_CLK                                                                                                 ; 3.369 ; 3.410 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[6]   ; STOPPER_CLK                                                                                                 ; 3.378 ; 3.421 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[7]   ; STOPPER_CLK                                                                                                 ; 3.390 ; 3.440 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[8]   ; STOPPER_CLK                                                                                                 ; 3.411 ; 3.459 ; Rise       ; STOPPER_CLK                                                                                                 ;
;  led[9]   ; STOPPER_CLK                                                                                                 ; 3.395 ; 3.449 ; Rise       ; STOPPER_CLK                                                                                                 ;
; HEX0S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.397 ; 4.418 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.465 ; 4.441 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.450 ; 4.480 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.509 ; 4.467 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.446 ; 4.471 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.468 ; 4.516 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.397 ; 4.418 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX0S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.409 ; 4.434 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX1S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.038 ; 4.059 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.222 ; 4.185 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.261 ; 4.312 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.068 ; 4.059 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.038 ; 4.064 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.061 ; 4.065 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.039 ; 4.066 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX1S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.052 ; 4.082 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX2S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.374 ; 4.424 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.811 ; 4.765 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.668 ; 4.707 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.667 ; 4.692 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.638 ; 4.667 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.702 ; 4.671 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.374 ; 4.424 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX2S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.377 ; 4.435 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
; HEX3S[*]  ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.437 ; 4.387 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.437 ; 4.387 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[1] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.554 ; 4.629 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[2] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.457 ; 4.509 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[3] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.488 ; 4.565 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[4] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.648 ; 4.566 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[5] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.685 ; 4.807 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
;  HEX3S[6] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 4.523 ; 4.603 ; Rise       ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 8.606 ; 8.627 ; 9.021 ; 9.085 ;
; STOPPER_SEL ; HEX0S[1]    ; 8.618 ; 8.636 ; 9.134 ; 9.051 ;
; STOPPER_SEL ; HEX0S[2]    ; 8.597 ; 8.619 ; 9.113 ; 9.034 ;
; STOPPER_SEL ; HEX0S[3]    ; 8.667 ; 8.614 ; 9.118 ; 9.037 ;
; STOPPER_SEL ; HEX0S[4]    ; 8.600 ; 8.562 ; 9.015 ; 9.078 ;
; STOPPER_SEL ; HEX0S[5]    ; 8.614 ; 8.503 ; 9.030 ; 8.983 ;
; STOPPER_SEL ; HEX0S[6]    ; 8.616 ; 8.551 ; 9.064 ; 8.971 ;
; STOPPER_SEL ; HEX1S[0]    ; 8.098 ; 8.144 ; 8.511 ; 8.585 ;
; STOPPER_SEL ; HEX1S[1]    ; 8.321 ; 8.287 ; 8.763 ; 8.700 ;
; STOPPER_SEL ; HEX1S[2]    ; 7.867 ; 7.829 ; 8.309 ; 8.242 ;
; STOPPER_SEL ; HEX1S[3]    ; 7.874 ; 7.839 ; 8.315 ; 8.252 ;
; STOPPER_SEL ; HEX1S[4]    ; 7.846 ; 7.877 ; 8.259 ; 8.316 ;
; STOPPER_SEL ; HEX1S[5]    ; 7.799 ; 7.838 ; 8.313 ; 8.251 ;
; STOPPER_SEL ; HEX1S[6]    ; 7.911 ; 7.882 ; 8.353 ; 8.295 ;
; STOPPER_SEL ; HEX2S[0]    ; 8.611 ; 8.685 ; 9.046 ; 9.129 ;
; STOPPER_SEL ; HEX2S[1]    ; 8.466 ; 8.400 ; 8.901 ; 8.844 ;
; STOPPER_SEL ; HEX2S[2]    ; 8.453 ; 8.402 ; 8.888 ; 8.846 ;
; STOPPER_SEL ; HEX2S[3]    ; 8.435 ; 8.376 ; 8.870 ; 8.820 ;
; STOPPER_SEL ; HEX2S[4]    ; 8.373 ; 8.446 ; 8.817 ; 8.890 ;
; STOPPER_SEL ; HEX2S[5]    ; 7.763 ; 7.720 ; 8.208 ; 8.158 ;
; STOPPER_SEL ; HEX2S[6]    ; 7.857 ; 7.757 ; 8.295 ; 8.201 ;
; STOPPER_SEL ; HEX3S[0]    ; 8.236 ; 8.247 ; 8.654 ; 8.712 ;
; STOPPER_SEL ; HEX3S[1]    ; 8.600 ; 8.546 ; 9.015 ; 8.985 ;
; STOPPER_SEL ; HEX3S[2]    ; 8.404 ; 8.271 ; 8.822 ; 8.787 ;
; STOPPER_SEL ; HEX3S[3]    ; 8.419 ; 8.423 ; 8.839 ; 8.841 ;
; STOPPER_SEL ; HEX3S[4]    ; 8.544 ; 8.604 ; 8.967 ; 9.022 ;
; STOPPER_SEL ; HEX3S[5]    ; 8.782 ; 8.777 ; 9.220 ; 9.195 ;
; STOPPER_SEL ; HEX3S[6]    ; 8.455 ; 8.460 ; 8.873 ; 8.878 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; STOPPER_SEL ; HEX0S[0]    ; 4.556 ; 4.532 ; 5.189 ; 5.165 ;
; STOPPER_SEL ; HEX0S[1]    ; 4.541 ; 4.571 ; 5.174 ; 5.204 ;
; STOPPER_SEL ; HEX0S[2]    ; 4.606 ; 4.558 ; 5.195 ; 5.191 ;
; STOPPER_SEL ; HEX0S[3]    ; 4.537 ; 4.562 ; 5.170 ; 5.195 ;
; STOPPER_SEL ; HEX0S[4]    ; 4.559 ; 4.613 ; 5.192 ; 5.202 ;
; STOPPER_SEL ; HEX0S[5]    ; 4.488 ; 4.509 ; 5.121 ; 5.142 ;
; STOPPER_SEL ; HEX0S[6]    ; 4.500 ; 4.525 ; 5.133 ; 5.158 ;
; STOPPER_SEL ; HEX1S[0]    ; 4.142 ; 4.105 ; 4.741 ; 4.704 ;
; STOPPER_SEL ; HEX1S[1]    ; 4.181 ; 4.232 ; 4.780 ; 4.831 ;
; STOPPER_SEL ; HEX1S[2]    ; 3.984 ; 3.979 ; 4.576 ; 4.578 ;
; STOPPER_SEL ; HEX1S[3]    ; 3.958 ; 3.984 ; 4.557 ; 4.583 ;
; STOPPER_SEL ; HEX1S[4]    ; 3.981 ; 3.981 ; 4.580 ; 4.573 ;
; STOPPER_SEL ; HEX1S[5]    ; 3.959 ; 3.986 ; 4.558 ; 4.585 ;
; STOPPER_SEL ; HEX1S[6]    ; 3.972 ; 4.002 ; 4.571 ; 4.601 ;
; STOPPER_SEL ; HEX2S[0]    ; 4.729 ; 4.683 ; 5.327 ; 5.281 ;
; STOPPER_SEL ; HEX2S[1]    ; 4.586 ; 4.624 ; 5.184 ; 5.222 ;
; STOPPER_SEL ; HEX2S[2]    ; 4.585 ; 4.609 ; 5.183 ; 5.207 ;
; STOPPER_SEL ; HEX2S[3]    ; 4.556 ; 4.585 ; 5.154 ; 5.183 ;
; STOPPER_SEL ; HEX2S[4]    ; 4.619 ; 4.589 ; 5.217 ; 5.187 ;
; STOPPER_SEL ; HEX2S[5]    ; 4.292 ; 4.342 ; 4.890 ; 4.940 ;
; STOPPER_SEL ; HEX2S[6]    ; 4.295 ; 4.353 ; 4.893 ; 4.951 ;
; STOPPER_SEL ; HEX3S[0]    ; 4.529 ; 4.479 ; 5.150 ; 5.107 ;
; STOPPER_SEL ; HEX3S[1]    ; 4.646 ; 4.721 ; 5.281 ; 5.350 ;
; STOPPER_SEL ; HEX3S[2]    ; 4.549 ; 4.601 ; 5.181 ; 5.226 ;
; STOPPER_SEL ; HEX3S[3]    ; 4.580 ; 4.657 ; 5.208 ; 5.278 ;
; STOPPER_SEL ; HEX3S[4]    ; 4.740 ; 4.658 ; 5.361 ; 5.286 ;
; STOPPER_SEL ; HEX3S[5]    ; 4.777 ; 4.905 ; 5.412 ; 5.496 ;
; STOPPER_SEL ; HEX3S[6]    ; 4.615 ; 4.695 ; 5.250 ; 5.323 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; HEX2_DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0S[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1S[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2S[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3S[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; STOPPER_SEL             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STOPPER_RESET           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STOPPER_CLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LED_RESET               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GAME_START              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2_DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; led[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2_DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3S[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; led[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Counter:inst|inst19                                                                                         ; Counter:inst|inst19                                                                                         ; 116      ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; Counter:inst|inst19                                                                                         ; 4        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; Counter:inst|inst19                                                                                         ; 4        ; 0        ; 0        ; 0        ;
; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 116      ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4        ; 0        ; 0        ; 0        ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK                                                                                                 ; 78       ; 78       ; 0        ; 0        ;
; STOPPER_CLK                                                                                                 ; STOPPER_CLK                                                                                                 ; 1685     ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK                                                                                                 ; 27       ; 1        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK                                                                                                 ; 27       ; 1        ; 0        ; 0        ;
; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; 2        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8        ; 0        ; 0        ; 0        ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8        ; 0        ; 0        ; 0        ;
; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 2        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Counter:inst|inst19                                                                                         ; Counter:inst|inst19                                                                                         ; 116      ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; Counter:inst|inst19                                                                                         ; 4        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; Counter:inst|inst19                                                                                         ; 4        ; 0        ; 0        ; 0        ;
; Counter:inst|inst19                                                                                         ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 116      ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 4        ; 0        ; 0        ; 0        ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; STOPPER_CLK                                                                                                 ; 78       ; 78       ; 0        ; 0        ;
; STOPPER_CLK                                                                                                 ; STOPPER_CLK                                                                                                 ; 1685     ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; STOPPER_CLK                                                                                                 ; 27       ; 1        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; STOPPER_CLK                                                                                                 ; 27       ; 1        ; 0        ; 0        ;
; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; 2        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
; Counter:inst|inst19                                                                                         ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8        ; 0        ; 0        ; 0        ;
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 8        ; 0        ; 0        ; 0        ;
; STOPPER_CLK                                                                                                 ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 2        ; 0        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst49|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; StopperControl:inst8|gozer_up:inst92|inst                                                                   ; 2        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 113   ; 113  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 284   ; 284  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Aug 15 15:30:59 2024
Info: Command: quartus_sta Game -c Game
Info: qsta_default_script.tcl version: #1
Info: high junction temperature operating condition is not set. Assuming a default value of '85'.
Info: low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning: Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]
    Info: create_clock -period 1.000 -name StopperControl:inst8|gozer_up:inst49|inst StopperControl:inst8|gozer_up:inst49|inst
    Info: create_clock -period 1.000 -name STOPPER_CLK STOPPER_CLK
    Info: create_clock -period 1.000 -name Counter:inst|inst19 Counter:inst|inst19
    Info: create_clock -period 1.000 -name StopperControl:inst8|gozer_up:inst92|inst StopperControl:inst8|gozer_up:inst92|inst
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.402
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.402      -117.944 STOPPER_CLK 
    Info:    -4.141       -33.112 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -3.250       -26.218 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -2.593       -18.940 Counter:inst|inst19 
    Info:    -1.465        -1.465 StopperControl:inst8|gozer_up:inst49|inst 
Info: Worst-case hold slack is -2.941
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.941       -11.929 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -1.204       -13.019 STOPPER_CLK 
    Info:    -0.986        -0.986 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -0.603        -0.603 StopperControl:inst8|gozer_up:inst49|inst 
    Info:     0.548         0.000 Counter:inst|inst19 
Info: Worst-case recovery slack is -3.991
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.991        -3.991 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
Info: Worst-case removal slack is 2.127
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.127         0.000 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -55.000 STOPPER_CLK 
    Info:    -1.661       -70.607 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -1.000       -17.000 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -1.000        -8.000 Counter:inst|inst19 
    Info:    -1.000        -1.000 StopperControl:inst8|gozer_up:inst49|inst 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.798
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.798      -100.539 STOPPER_CLK 
    Info:    -3.540       -28.292 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -2.752       -22.171 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -2.224       -16.136 Counter:inst|inst19 
    Info:    -1.247        -1.247 StopperControl:inst8|gozer_up:inst49|inst 
Info: Worst-case hold slack is -2.593
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.593       -10.265 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -1.164       -13.989 STOPPER_CLK 
    Info:    -0.918        -0.918 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -0.557        -0.557 StopperControl:inst8|gozer_up:inst49|inst 
    Info:     0.491         0.000 Counter:inst|inst19 
Info: Worst-case recovery slack is -3.397
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.397        -3.397 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
Info: Worst-case removal slack is 1.899
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.899         0.000 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -55.000 STOPPER_CLK 
    Info:    -1.328       -59.912 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -1.000       -17.000 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -1.000        -8.000 Counter:inst|inst19 
    Info:    -1.000        -1.000 StopperControl:inst8|gozer_up:inst49|inst 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst3|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst49|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {STOPPER_CLK}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {STOPPER_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {StopperControl:inst8|gozer_up:inst92|inst}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -rise_to [get_clocks {Counter:inst|inst19}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Counter:inst|inst19}] -fall_to [get_clocks {Counter:inst|inst19}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.101
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.101       -53.107 STOPPER_CLK 
    Info:    -1.895       -15.140 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -1.431       -11.234 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -1.059        -7.388 Counter:inst|inst19 
    Info:    -0.508        -0.508 StopperControl:inst8|gozer_up:inst49|inst 
Info: Worst-case hold slack is -1.647
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.647        -7.075 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -0.784        -9.449 STOPPER_CLK 
    Info:    -0.537        -0.575 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -0.338        -0.338 StopperControl:inst8|gozer_up:inst49|inst 
    Info:     0.284         0.000 Counter:inst|inst19 
Info: Worst-case recovery slack is -1.821
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.821        -1.821 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
Info: Worst-case removal slack is 1.157
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.157         0.000 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -56.376 STOPPER_CLK 
    Info:    -1.000       -36.878 SECGEN:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_gel:auto_generated|counter_reg_bit[0] 
    Info:    -1.000       -17.000 StopperControl:inst8|gozer_up:inst92|inst 
    Info:    -1.000        -8.000 Counter:inst|inst19 
    Info:    -1.000        -1.000 StopperControl:inst8|gozer_up:inst49|inst 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Thu Aug 15 15:31:01 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


