[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DS90CR286MTDX/NOPB production of TEXAS INSTRUMENTS from the text:DS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nDS90CR285/DS90CR286 +3.3VRisingEdgeDataStrobeLVDS28-BitChannelLink-66MHz\nCheckforSamples: DS90CR285 ,DS90CR286\n1FEATURES DESCRIPTION\nTheDS90CR285 transmitter converts 28bitsof\n2•Single+3.3VSupply\nLVCMOS/LVTTL dataintofourLVDS(LowVoltage•Chipset(Tx+Rx)PowerConsumption <250Differential Signaling) datastreams. Aphase-lockedmW(typ)transmitclockistransmitted inparallelwiththedata\n•Power-Down Mode(<0.5mWtotal) streamsoverafifthLVDSlink.Everycycleofthe\ntransmitclock28bitsofinputdataaresampled and•Upto231Megabytes/sec Bandwidthtransmitted. TheDS90CR286 receiverconverts the•Upto1.848GbpsDataThroughputLVDSdatastreams backinto28bitsof\n•NarrowBusReduces CableSize LVCMOS/LVTTL data.Atatransmitclockfrequency\nof66MHz,28bitsofTTLdataaretransmitted ata •290mVSwingLVDSDevicesforLowEMI\nrateof462MbpsperLVDSdatachannel.Usinga66•+1VCommon ModeRange(Around +1.2V)MHzclock,thedatathroughput is1.848Gbit/s(231\n•PLLRequires noExternal Components Mbytes/s).\n•BothDevicesareOfferedinaLowProfile56-Themultiplexing ofthedatalinesprovides aLeadTSSOPPackagesubstantial cablereduction. Longdistance parallel\n•RisingEdgeDataStrobe single-ended busestypicallyrequireagroundwire\nperactivesignal(andhaveverylimitednoise•Compatible withTIA/EIA-644 LVDSStandardrejectioncapability). Thus,fora28-bitwidedataand•ESDRating>7kVoneclock,upto58conductors arerequired. Withthe\n•Operating Temperature: −40°Cto+85°C ChannelLinkchipsetasfewas11conductors (4data\npairs,1clockpairandaminimum ofoneground)are\nneeded.Thisprovides a80%reduction inrequired\ncablewidth,whichprovides asystemcostsavings,\nreduces connector physical sizeandcost,and\nreducesshielding requirements duetothecables\'\nsmallerformfactor.\nThe28LVCMOS/LVTTL inputscansupportavariety\nofsignalcombinations. Forexample, seven4-bit\nnibblesorthree9-bit(byte+parity)and1control.\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications of\nTexasInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2Alltrademarks arethepropertyoftheirrespective owners.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©1999–2013,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nBlockDiagram\nFigure1.DS90CR285 -56-LeadTSSOP Figure2.DS90CR285 -56-LeadTSSOP\nSeePackage NumberDGG0056A SeePackage NumberDGG0056A\nPinDiagrams forTSSOPPackages\nFigure3.DS90CR285 Figure4.DS90CR286\nSeePackage NumberDGG(R-PDSO-G56) SeePackage NumberDGG(R-PDSO-G56)\n2SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nTypicalApplication\nThesedeviceshavelimitedbuilt-inESDprotection. Theleadsshouldbeshortedtogetherorthedeviceplacedinconductive foam\nduringstorageorhandlingtopreventelectrostatic damagetotheMOSgates.\nAbsolute Maximum Ratings(1)(2)\nSupplyVoltage(VCC) −0.3Vto+4V\nCMOS/TTL InputVoltage −0.3Vto(VCC+0.3V)\nCMOS/TTL OutputVoltage −0.3Vto(VCC+0.3V)\nLVDSReceiver InputVoltage −0.3Vto(VCC+0.3V)\nLVDSDriverOutputVoltage −0.3Vto(VCC+0.3V)\nLVDSOutputShortCircuitDuration Continuous\nJunctionTemperature +150°C\nStorageTemperature −65°Cto+150°C\nLeadTemperature (Soldering, 4sec.) +260°C\nSolderReflowTemperature Maximum Package Power DS90CR285MTD 1.63W\nDissipation @+25°CDS90CR286MTD 1.61W\nPackage Derating: DS90CR285MTD 12.5mW/°Cabove+25°C\nDS90CR286MTD 12.4mW/°Cabove+25°C\nESDRating(HBM,1.5kΩ,100pF) >7kV\n(1)“Absolute Maximum Ratings”arethosevaluesbeyondwhichthesafetyofthedevicecannotbeguaranteed. Theyarenotmeantto\nimplythatthedeviceshouldbeoperated attheselimits.“Electrical Characteristics ”specifyconditions fordeviceoperation.\n(2)IfMilitary/Aerospace specified devicesarerequired, pleasecontacttheTISalesOffice/Distributors foravailability andspecifications.\nRecommended Operating Conditions\nMin Nom Max Units\nSupplyVoltage(VCC) 3.0 3.3 3.6 V\nOperating FreeAirTemperature (TA) −40 +25 +85 °C\nReceiver InputRange 0 2.4 V\nSupplyNoiseVoltage(VCC) 100mVPP\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nElectrical Characteristics\nOverrecommended operating supplyandtemperature rangesunlessotherwise specified\nSymbol Parameter Conditions MinTypMaxUnit\ns\nLVCMOS/LVTTL DCSPECIFICATIONS\nVIH HighLevelInputVoltage 2.0 VCCV\nVIL LowLevelInputVoltage GND 0.8V\nVOH HighLevelOutputVoltage IOH=−0.4mA 2.73.3 V\nVOL LowLevelOutputVoltage IOL=2mA 0.060.3V\nVCL InputClampVoltage ICL=−18mA −0.79−1.5V\nIIN InputCurrent VIN=VCC,GND,2.5Vor0.4V ±5.1±10μA\nIOS OutputShortCircuitCurrent VOUT=0V −60−120mA\nLVDSDRIVERDCSPECIFICATIONS\nVOD Differential OutputVoltage RL=100Ω 250290450mV\nΔVODChangeinVODbetweenComplimentary Output 35mV\nStates\nVOS OffsetVoltage(1)1.1251.251.375 V\nΔVOSChangeinVOSbetweenComplimentary Output 35mV\nStates\nIOS OutputShortCircuitCurrent VOUT=0V,RL=100Ω −3.5−5mA\nIOZ OutputTRI-STATE Current PWRDWN=0V, ±1±10μA\nVOUT=0VorVCC\nLVDSRECEIVER DCSPECIFICATIONS\nVTH Differential InputHighThreshold VCM=+1.2V +100mV\nVTL Differential InputLowThreshold −100 mV\nIIN InputCurrent VIN=+2.4V,VCC=3.6V ±10μA\nVIN=0V,VCC=3.6V ±10μA\nTRANSMITTER SUPPLY CURRENT\nICCTW Transmitter SupplyCurrentWorstCase(with RL=100Ω, f=32.5MHz 3145mA\nLoads) CL=5pF,f=37.5MHz 3250mAWorstCasePattern\nf=66MHz 3755mA (Figure5Figure6)\n,TA=−10°Cto+70°C\nRL=100Ω, f=40MHz 3851mA\nCL=5pF,f=66MHz 4255mAWorstCasePattern\n(Figure5Figure6)\n,TA=−40°Cto+85°C\nICCTZ Transmitter SupplyCurrentPowerDown PWRDWN=Low 1055μA\nDriverOutputsinTRI-STATE\nunderPowerdown Mode\nRECEIVER SUPPLY CURRENT\nICCRW Receiver SupplyCurrentWorstCase CL=8pF, f=32.5MHz 4965mA\nWorstCasePatternf=37.5MHz 5370mA(Figure5Figure7)\nf=66MHz 78105mA ,TA=−10°Cto+70°C\nCL=8pF, f=40MHz 5582mA\nWorstCasePatternf=66MHz 78105mA(Figure5Figure7)\n,TA=−40°Cto+85°C\nICCRZ Receiver SupplyCurrentPowerDown PWRDWN=Low 1055μA\nReceiver OutputsStayLowduring\nPowerdown Mode\n(1)VOSpreviously referredasVCM.\n4SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nTransmitter Switching Characteristics\nOverrecommended operating supplyand−40°Cto+85°Crangesunlessotherwise specified\nSymbol Parameter Min Typ Max Units\nLLHT LVDSLow-to-High Transition Time(Figure6) 0.5 1.5 ns\nLHLT LVDSHigh-to-Low Transition Time(Figure6) 0.5 1.5 ns\nTCIT TxCLKINTransition Time(Figure8) 5 ns\nTCCS TxOUTChannel-to-Channel Skew(Figure9) 250 ps\nTPPos0 Transmitter OutputPulsePositionforBit0 f=40MHz −0.4 0 0.4 ns\n(1)(Figure20)\nTPPos1 Transmitter OutputPulsePositionforBit1 3.1 3.3 4.0 ns\nTPPos2 Transmitter OutputPulsePositionforBit2 6.5 6.8 7.6 ns\nTPPos3 Transmitter OutputPulsePositionforBit3 10.2 10.4 11.0 ns\nTPPos4 Transmitter OutputPulsePositionforBit4 13.7 13.9 14.6 ns\nTPPos5 Transmitter OutputPulsePositionforBit5 17.3 17.6 18.2 ns\nTPPos6 Transmitter OutputPulsePositionforBit6 21.0 21.2 21.8 ns\nTPPos0 Transmitter OutputPulsePositionforBit0 f=66MHz −0.4 0 0.3 ns\n(2)(Figure20)\nTPPos1 Transmitter OutputPulsePositionforBit1 1.8 2.2 2.5 ns\nTPPos2 Transmitter OutputPulsePositionforBit2 4.0 4.4 4.7 ns\nTPPos3 Transmitter OutputPulsePositionforBit3 6.2 6.6 6.9 ns\nTPPos4 Transmitter OutputPulsePositionforBit4 8.4 8.8 9.1 ns\nTPPos5 Transmitter OutputPulsePositionforBit5 10.6 11.0 11.3 ns\nTPPos6 Transmitter OutputPulsePositionforBit6 12.8 13.2 13.5 ns\nTCIP TxCLKINPeriod(Figure10) 15 T 50 ns\nTCIH TxCLKINHighTime(Figure10) 0.35T 0.5T 0.65T ns\nTCIL TxCLKINLowTime(Figure10) 0.35T 0.5T 0.65T ns\nTSTC TxINSetuptoTxCLKIN(Figure10) 2.5 ns\nTHTC TxINHoldtoTxCLKIN(Figure10) 0 ns\nTCCD TxCLKINtoTxCLKOUTDelay@25°C,VCC=3.3V(Figure12) 3 3.7 5.5 ns\nTPLLS Transmitter PhaseLockLoopSet(Figure14) 10 ms\nTPDD Transmitter Powerdown Delay(Figure18) 100 ns\n(1)Themin.andmax.arebasedontheactualbitpositionofeachofthe7bitswithintheLVDSdatastreamacrossPVT.\n(2)Themin.andmax.limitsarebasedontheworstbitbyapplyinga−400ps/+300ps shiftfromidealposition.\nReceiver Switching Characteristics\nOverrecommended operating supplyand−40°Cto+85°Crangesunlessotherwise specified\nSymbol Parameter Min TypMaxUnits\nCLHT CMOS/TTL Low-to-High Transition Time(Figure7) 2.25.0ns\nCHLT CMOS/TTL High-to-Low Transition Time(Figure7) 2.25.0ns\nRSPos0 Receiver InputStrobePositionforBit0(1)(Figure21) f=40MHz 1.0 1.42.15 ns\nRSPos1 Receiver InputStrobePositionforBit1 4.5 5.05.8ns\nRSPos2 Receiver InputStrobePositionforBit2 8.1 8.59.15 ns\nRSPos3 Receiver InputStrobePositionforBit3 11.6 11.912.6 ns\nRSPos4 Receiver InputStrobePositionforBit4 15.1 15.616.3 ns\nRSPos5 Receiver InputStrobePositionforBit5 18.8 19.219.9 ns\nRSPos6 Receiver InputStrobePositionforBit6 22.5 22.923.6 ns\n(1)Themin.andmax.arebasedontheactualbitpositionofeachofthe7bitswithintheLVDSdatastreamacrossPVT.\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nReceiver Switching Characteristics (continued)\nOverrecommended operating supplyand−40°Cto+85°Crangesunlessotherwise specified\nSymbol Parameter Min TypMaxUnits\nRSPos0 Receiver InputStrobePositionforBit0(2)(Figure21) f=66MHz 0.7 1.11.4ns\nRSPos1 Receiver InputStrobePositionforBit1 2.9 3.33.6ns\nRSPos2 Receiver InputStrobePositionforBit2 5.1 5.55.8ns\nRSPos3 Receiver InputStrobePositionforBit3 7.3 7.78.0ns\nRSPos4 Receiver InputStrobePositionforBit4 9.5 9.910.2 ns\nRSPos5 Receiver InputStrobePositionforBit5 11.7 12.112.4 ns\nRSPos6 Receiver InputStrobePositionforBit6 13.9 14.314.6 ns\nRSKM RxINSkewMargin(3)(Figure22) f=40MHz 490 ps\nf=66MHz 400 ps\nRCOP RxCLKOUTPeriod(Figure11) 15 T50ns\nRCOH RxCLKOUTHighTime(Figure11) f=40MHz 6.010.0 ns\nf=66MHz 4.0 6.1 ns\nRCOL RxCLKOUTLowTime(Figure11) f=40MHz 10.0 13.0 ns\nf=66MHz 6.0 7.8 ns\nRSRC RxOUTSetuptoRxCLKOUT(Figure11) f=40MHz 6.514.0 ns\nf=66MHz 2.5 8.0 ns\nRHRC RxOUTHoldtoRxCLKOUT(Figure11) f=40MHz 6.0 8.0 ns\nf=66MHz 2.5 4.0 ns\nRCCD RxCLKINtoRxCLKOUTDelay(Figure13) f=40MHz 4.0 6.78.0ns\nf=66MHz 5.0 6.69.0ns\nRPLLS Receiver PhaseLockLoopSet(Figure15) 10ms\nRPDD Receiver Powerdown Delay(Figure19) 1μs\n(2)Themin.andmax.limitsarebasedontheworstbitbyapplyinga−400ps/+300ps shiftfromidealposition.\n(3)Receiver SkewMarginisdefinedasthevaliddatasampling regionatthereceiverinputs.Thismargintakesintoaccountthetransmitter\npulsepositions (minandmax)andthereceiverinputsetupandholdtime(internaldatasampling window). ThismarginallowsLVDS\ninterconnect skew,inter-symbol interference (bothdependent ontype/length ofcable),andclockjitterlessthan250ps).\nACTIMINGDIAGRAMS\nFigure5.“WorstCase”TestPattern\n6SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nFigure6.DS90CR285 (Transmitter) LVDSOutputLoadandTransition Times\nFigure7.DS90CR286 (Receiver) CMOS/TTL OutputLoadandTransition Times\nFigure8.DS90CR285 (Transmitter) InputClockTransition Time\n(1)Measurements atVDIFF=0V\n(2)TCCSmeasured betweenearliestandlatestLVDSedges.\n(3)TxCLKDifferential Low→HighEdge\nFigure9.DS90CR285 (Transmitter) Channel-to-Channel Skew\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nFigure10.DS90CR285 (Transmitter) Setup/Hold andHigh/Low Times\nFigure11.DS90CR286 (Receiver) Setup/Hold andHigh/Low Times\nFigure12.DS90CR285 (Transmitter) ClockIntoClockOutDelay\nFigure13.DS90CR286 (Receiver) ClockIntoClockOutDelay\n8SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nFigure14.DS90CR285 (Transmitter) PhaseLockLoopSetTime\nFigure15.DS90CR286 (Receiver) PhaseLockLoopSetTime\nFigure16.SevenBitsofLVDSinOnceClockCycle\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nFigure17.28ParalIeITTLDataInputsMappedtoLVDSOutputs\nFigure18.Transmitter Powerdown DeIay\nFigure19.Receiver Powerdown Delay\n10SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nFigure20.Transmitter LVDSOutputPulsePosition Measurement\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nFigure21.Receiver LVDSInputStrobePosition\n12SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nC—SetupandHoldTime(Internaldatasampling window)definedbyRspos(receiver inputstrobeposition)minand\nmax\nTppos—Transmitter outputpulseposition(minandmax)\nRSKM≥CableSkew(type,length)+SourceClockJitter(cycletocycle)+ISI(Inter-symbol interference)\nCableSkew—typically10ps–40psperfoot,mediadependent\n(1)Cycle-to-cycle jitterislessthan250ps\n(2)ISIisdependent oninterconnect length;maybezero\nFigure22.Receiver LVDSInputSkewMargin\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nDS90CR285 DGG(TSSOP) Package PinDescription —Channel LinkTransmitter\nPinName I/ONo. Description\nTxIN I28TTLlevelinput.\nTxOUT+ O4PositiveLVDSdifferential dataoutput.\nTxOUT− O4Negative LVDSdifferential dataoutput.\nTxCLKIN I1TTLIeveIclockinput.Therisingedgeactsasdatastrobe.PinnameTxCLKIN.\nTxCLKOUT+ O1PositiveLVDSdifferential clockoutput.\nTxCLKOUT− O1Negative LVDSdifferential clockoutput.\nPWRDWN I1TTLlevelinput.Assertion (lowinput)TRI-STATES theoutputs,ensuringlowcurrentatpowerdown.\nVCC I4PowersupplypinsforTTLinputs.\nGND I5GroundpinsforTTLinputs.\nPLLVCC I1PowersupplypinforPLL.\nPLLGND I2GroundpinsforPLL.\nLVDSVCC I1PowersupplypinforLVDSoutputs.\nLVDSGND I3GroundpinsforLVDSoutputs.\nDS90CR286 DGG(TSSOP) Package PinDescription —Channel LinkReceiver\nPinName I/ONo. Description\nRxIN+ I4PositiveLVDSdifferential datainputs.\nRxIN− I4Negative LVDSdifferential datainputs.\nRxOUT O28TTLleveldataoutputs.\nRxCLKIN+ I1PositiveLVDSdifferential clockinput.\nRxCLKIN− I1Negative LVDSdifferential clockinput.\nRxCLKOUT O1TTLlevelclockoutput.Therisingedgeactsasdatastrobe.PinnameRxCLKOUT.\nPWRDWN I1TTLlevelinput.When asserted(lowinput)thereceiveroutputsarelow.\nVCC I4PowersupplypinsforTTLoutputs.\nGND I5GroundpinsforTTLoutputs.\nPLLVCC I1PowersupplyforPLL.\nPLLGND I2GroundpinforPLL.\nLVDSVCC I1PowersupplypinforLVDSinputs.\nLVDSGND I3GroundpinsforLVDSinputs.\n14SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nAPPLICATIONS INFORMATION\nTheChannelLinkdevicesareintendedtobeusedinawidevarietyofdatatransmission applications. Depending\nupontheapplication theinterconnecting mediamayvary.Forexample, forlowerdatarate(clockrate)and\nshortercablelengths(<2m),themediaelectrical performance islesscritical.Forhigherspeed/long distance\napplications themedia\'sperformance becomes morecritical.Certaincableconstructions providetighterskew\n(matched electrical lengthbetweentheconductors andpairs).Twin-coax forexample, hasbeendemonstrated at\ndistances asgreatas5metersandwiththemaximum datatransferof1.848Gbit/s.Additional applications\ninformation canbefoundinthefollowing Interface Application Notes:\nAN=#### Topic\nAN-1041 Introduction toChannelLink\n(SNLA218 )\nAN-1108 ChannelLinkPCBandInterconnect Design-In\n(SNLA008 )Guidelines\nAN-806 Transmission LineTheory\n(SNLA026 )\nAN-905 Transmission LineCalculations andDifferential\n(SNSNLA035L Impedance\nA008)\nAN-916 CableInformation\n(SNLA219 )\nCABLES\nAcableinterface betweenthetransmitter andreceiverneedstosupportthedifferential LVDSpairs.The21-bit\nCHANNEL LINKchipset(DS90CR215/216) requiresfourpairsofsignalwiresandthe28-bitCHANNEL LINK\nchipset(DS90CR285/286) requiresfivepairsofsignalwires.Theidealcable/connector interface wouldhavea\nconstant100Ωdifferential impedance throughout thepath.Itisalsorecommended thatcableskewremainbelow\n150ps(@66MHzclockrate)tomaintainasufficient datasampling windowatthereceiver.\nInadditiontothefourorfivecablepairsthatcarrydataandclock,itisrecommended toprovideatleastone\nadditional conductor (orpair)whichconnects groundbetweenthetransmitter andreceiver. Thislowimpedance\ngroundprovidesacommonmodereturnpathforthetwodevices.Someofthemorecommonly usedcabletypes\nforpoint-to-point applications includeflatribbon,flex,twistedpairandTwin-Coax. Allareavailable inavarietyof\nconfigurations andoptions.Flatribboncable,flexandtwistedpairgenerally performwellinshortpoint-to-point\napplications whileTwin-Coax isgoodforshortandlongapplications. Whenusingribboncable,itis\nrecommended toplaceagroundlinebetweeneachdifferential pairtoactasabarriertonoisecouplingbetween\nadjacent pairs.ForTwin-Coax cableapplications, itisrecommended toutilizeashieldoneachcablepair.All\nextended point-to-point applications shouldalsoemployanoverallshieldsurrounding allcablepairsregardless\nofthecabletype.Thisoverallshieldresultsinimproved transmission parameters suchasfasterattainable\nspeeds,longerdistances betweentransmitter andreceiverandreducedproblems associated withEMSorEMI.\nThehigh-speed transport ofLVDSsignalshasbeendemonstrated onseveraltypesofcableswithexcellent\nresults.However, thebestoverallperformance hasbeenseenwhenusingTwin-Coax cable.Twin-Coax hasvery\nlowcableskewandEMIduetoitsconstruction anddoubleshielding. Allofthedesignconsiderations discussed\nhereandlistedinthesupplemental application notesprovidethesubsystem communications designerwithmany\nusefulguidelines. Itisrecommended thatthedesigner assessthetradeoffs ofeachapplication thoroughly to\narriveatareliableandeconomical cablesolution.\nBOARDLAYOUT\nToobtainthemaximum benefitfromthenoiseandEMIreductions ofLVDS,attention shouldbepaidtothe\nlayoutofdifferential lines.Linesofadifferential pairshouldalwaysbeadjacent toeliminate noiseinterference\nfromothersignalsandtakefulladvantage ofthenoisecanceling ofthedifferential signals.Theboarddesigner\nshouldalsotrytomaintain equallengthonsignaltracesforagivendifferential pair.Aswithanyhighspeed\ndesign,theimpedance discontinuities shouldbelimited(reducethenumbers ofviasandno90degreeangleson\ntraces).Anydiscontinuities whichdooccurononesignallineshouldbemirrored intheotherlineofthe\ndifferential pair.Careshouldbetakentoensurethatthedifferential traceimpedance matchthedifferential\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nimpedance oftheselected physicalmedia(thisimpedance shouldalsomatchthevalueofthetermination\nresistorthatisconnected acrossthedifferential pairatthereceiver\'s input).Finally,thelocationoftheCHANNEL\nLINKTxOUT/RxIN pinsshouldbeascloseaspossibletotheboardedgesoastoeliminate excessive pcbruns.\nAlloftheseconsiderations willlimitreflections andcrosstalk whichadversely effecthighfrequency performance\nandEMI.\nUNUSED INPUTS\nAllunusedinputsattheTxINinputsofthetransmitter mustbetiedtoground.AllunusedoutputsattheRxOUT\noutputsofthereceivermustthenbeleftfloating.\nINPUTS\nTheTxINandcontrolinputsarecompatible withLVCMOS andLVTTLlevels.Thesepinsarenot5Vtolerant.\nTERMINATION\nUseofcurrentmodedriversrequiresaterminating resistoracrossthereceiverinputs.TheCHANNEL LINK\nchipsetwillnormallyrequireasingle100Ωresistorbetweenthetrueandcomplement linesoneachdifferential\npairofthereceiverinput.Theactualvalueofthetermination resistorshouldbeselectedtomatchthedifferential\nmodecharacteristic impedance (90Ωto120Ωtypical)ofthecable.Figure23showsanexample. Noadditional\npull-uporpull-down resistorsarenecessary aswithsomeotherdifferential technologies suchasPECL.Surface\nmountresistorsarerecommended toavoidtheadditional inductance thataccompanies leadedresistors. These\nresistors shouldbeplacedascloseaspossible tothereceiverinputpinstoreducestubsandeffectively\nterminate thedifferential lines.\nDECOUPLING CAPACITORS\nBypassing capacitors areneededtoreducetheimpactofswitching noisewhichcouldlimitperformance. Fora\nconservative approach threeparallel-connected decoupling capacitors (Multi-Layered Ceramic typeinsurface\nmountformfactor)betweeneachVCCandthegroundplane(s)arerecommended. Thethreecapacitor valuesare\n0.1μF,0.01μFand0.001μF.AnexampleisshowninFigure24.Thedesigner shouldemploywidetracesfor\npowerandgroundandensureeachcapacitor hasitsownviatothegroundplane.Ifboardspaceislimitingthe\nnumberofbypasscapacitors, thePLLVCCshouldreceivethemostfiltering/bypassing. NextwouldbetheLVDS\nVCCpinsandfinallythelogicVCCpins.\nFigure23.LVDSSerialized LinkTermination\n16SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nFigure24.CHANNEL LINK\nDecoupling Configuration\nCLOCKJITTER\nTheCHANNEL LINKdevicesemployaPLLtogenerate andrecovertheclocktransmitted acrosstheLVDS\ninterface. Thewidthofeachbitintheserialized LVDSdatastreamisone-seventh theclockperiod.Forexample,\na66MHzclockhasaperiodof15nswhichresultsinadatabitwidthof2.16ns.Differential skew(Δtwithinone\ndifferential pair),interconnect skew(Δtofonedifferential pairtoanother) andclockjitterwillallreducethe\navailable windowforsampling theLVDSserialdatastreams. Caremustbetakentoensurethattheclockinput\ntothetransmitter beacleanlownoisesignal.Individual bypassing ofeachVCCtogroundwillminimize thenoise\npassedontothePLL,thuscreatingalowjitterLVDSclock.Thesemeasures providemoremarginforchannel-\nto-channel skewandinterconnect skewasapartoftheoveralljitter/skew budget.\nCOMMON MODEvs.DIFFERENTIAL MODENOISEMARGIN\nThetypicalsignalswingforLVDSis300mVcentered at+1.2V.TheCHANNEL LINKreceiversupports a100\nmVthreshold therefore providing approximately 200mVofdifferential noisemargin.Common modeprotection is\nofmoreimportance tothesystem\'s operation duetothedifferential datatransmission. LVDSsupports aninput\nvoltagerangeofGroundto+2.4V.Thisallowsfora±1.0Vshiftingofthecenterpointduetogroundpotential\ndifferences andcommonmodenoise.\nPOWERSEQUENCING ANDPOWERDOWN MODE\nOutputsoftheCNANNEL LINKtransmitter remaininTRI-STATE untilthepowersupplyreaches2V.Clockand\ndataoutputswillbegintotoggle10msafterVCChasreached3VandthePowerdown pinisabove1.5V.Either\ndevicemaybeplacedintoapowerdown modeatanytimebyasserting thePowerdown pin(activelow).Total\npowerdissipation foreachdevicewilldecrease to5μW(typical).\nTheCHANNEL LINKchipsetisdesigned toprotectitselffromaccidental lossofpowertoeitherthetransmitter or\nreceiver. Ifpowertothetransmitboardislost,thereceiverclocks(inputandoutput)stop.Thedataoutputs\n(RxOUT) retainthestatestheywereinwhentheclocksstopped. Whenthereceiverboardlosespower,the\nreceiverinputsareshortedtoVCCthroughaninternaldiode.Currentislimited(5mAperinput)bythefixed\ncurrentmodedrivers,thusavoidingthepotentialforlatchupwhenpowering thedevice.\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 17\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nSNLS130C –MARCH1999–REVISED MARCH2013 www.ti.com\nFigure25.Single-Ended andDifferential Waveforms\n18SubmitDocumentation Feedback Copyright ©1999–2013,TexasInstruments Incorporated\nProductFolderLinks:DS90CR285 DS90CR286\nDS90CR285 ,DS90CR286\nwww.ti.com SNLS130C –MARCH1999–REVISED MARCH2013\nREVISION HISTORY\nChanges fromRevision B(March2013)toRevision C Page\n•Changed layoutofNationalDataSheettoTIformat.......................................................................................................... 18\nCopyright ©1999–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 19\nProductFolderLinks:DS90CR285 DS90CR286\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDS90CR285MTD NRND TSSOP DGG 5634Non-RoHS\n& GreenCall TI Level-2-235C-1 YEAR -40 to 85 DS90CR285MTD\n>B\nDS90CR285MTD/NOPB ACTIVE TSSOP DGG 5634RoHS & Green SN Level-2-260C-1 YEAR -40 to 85 DS90CR285MTD\n>B\nDS90CR285MTDX/NOPB ACTIVE TSSOP DGG 561000RoHS & Green SN Level-2-260C-1 YEAR -40 to 85 DS90CR285MTD\n>B\nDS90CR286MTD NRND TSSOP DGG 5634Non-RoHS\n& GreenCall TI Level-2-235C-1 YEAR DS90CR286MTD\n>B\nDS90CR286MTD/NOPB NRND TSSOP DGG 5634RoHS & Green SN Level-2-260C-1 YEAR DS90CR286MTD\n>B\nDS90CR286MTDX/NOPB NRND TSSOP DGG 561000RoHS & Green SN Level-2-260C-1 YEAR DS90CR286MTD\n>B\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDS90CR285MTDX/NOPB TSSOP DGG 561000 330.0 24.4 8.614.51.812.024.0 Q1\nDS90CR286MTDX/NOPB TSSOP DGG 561000 330.0 24.4 8.614.51.812.024.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDS90CR285MTDX/NOPB TSSOP DGG 561000 367.0 367.0 45.0\nDS90CR286MTDX/NOPB TSSOP DGG 561000 367.0 367.0 45.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nDS90CR285MTD DGG TSSOP 56 34 495 10 2540 5.79\nDS90CR285MTD DGG TSSOP 56 34 495 10 2540 5.79\nDS90CR285MTD/NOPB DGG TSSOP 56 34 495 10 2540 5.79\nDS90CR286MTD DGG TSSOP 56 34 495 10 2540 5.79\nDS90CR286MTD DGG TSSOP 56 34 495 10 2540 5.79\nDS90CR286MTD/NOPB DGG TSSOP 56 34 495 10 2540 5.79\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n TYP8.3\n7.9\n1.2 MAX54X 0.5\n56X 0.270.172X\n13.5\n(0.15) TYP\n0- 80.150.050.25\nGAGE PLANE\n0.750.50A\nNOTE 314.1\n13.9\nB6.2\n6.0\n4222167/A   07/2015TSSOP - 1.2 mm max height DGG0056A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-153. 156\n0.08 CA B2928PIN 1 IDAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(7.5)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND56X (1.5)\n56X (0.3)\n54X (0.5)\n(R )\nTYP0.05\n4222167/A   07/2015TSSOP - 1.2 mm max height DGG0056A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:6X1\n28 2956\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(7.5)54X (0.5)56X (0.3)56X (1.5)\n(R ) TYP0.05\n4222167/A   07/2015TSSOP - 1.2 mm max height DGG0056A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n28 2956\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:6X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DS90CR286MTDX/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V (typical 3.3V)
  - Absolute Maximum Ratings: -0.3V to +4V

- **Current Ratings:**
  - Power Consumption: <250 mW (typical)
  - Power-Down Mode: <0.5 mW
  - Receiver Supply Current (worst case at 66MHz): 78 mA

- **Power Consumption:**
  - Typical: <250 mW
  - Power-Down Mode: <0.5 mW

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 56-Lead TSSOP (DGG)

- **Special Features:**
  - Low Voltage Differential Signaling (LVDS)
  - Phase-Locked Loop (PLL) requiring no external components
  - ESD Rating: >7 kV (Human Body Model)
  - Compatible with TIA/EIA-644 LVDS Standard
  - Narrow bus reduces cable size significantly

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **DS90CR286MTDX/NOPB** is a high-speed LVDS receiver designed to convert LVDS data streams back into LVCMOS/LVTTL data. It operates in conjunction with the DS90CR285 transmitter, which converts 28 bits of LVCMOS/LVTTL data into four LVDS data streams. The device supports a maximum data throughput of 1.848 Gbps and is optimized for high-speed data transmission over long distances with reduced cable size.

#### Typical Applications:
- **Data Transmission:** The DS90CR286 is primarily used in applications requiring high-speed data transfer, such as video and imaging systems, where it can transmit data over long distances with minimal signal degradation.
- **Telecommunications:** It is suitable for telecommunications equipment where reliable data communication is critical.
- **Industrial Automation:** The component can be utilized in industrial control systems for transmitting sensor data and control signals.
- **Consumer Electronics:** It is also applicable in consumer electronics for high-speed data interfaces.

This component is ideal for applications that require efficient data transmission with reduced electromagnetic interference (EMI) and lower power consumption, making it a valuable choice for modern electronic designs.