
.. _architecture:

Architecture
===============

.. toctree::
    :maxdepth: 1

    X86     <x86>
    ARM     <arm>
    ASIC    <../ASIC/index>
    MIPS    <MIPS>
    RISC-V  <riscv>
    MCS51   <MCS51>



Compare
---------------

.. list-table::
    :header-rows:  1

    * - :ref:`CoreMark`
      - :ref:`level1`
      - :ref:`level2`
      - :ref:`level3`
      - :ref:`level4`
      - :ref:`level5`
      - :ref:`level6`
      - :ref:`level7`
      - :ref:`level8`
      - :ref:`level9`
    * - :ref:`mcs51`
      - :ref:`ch549`
      - X
      - X
      - X
      - X
      - X
      - X
      - X
      - X
    * - :ref:`cortex_m`
      - √
      - √
      - √
      - √
      - √
      - √
      - X
      - X
      - X
    * - :ref:`cortex_r`
      -
      -
      -
      -
      -
      -
      - X
      - X
      - X
    * - :ref:`cortex_a`
      -
      -
      -
      -
      - √
      - √
      - √
      - √
      - √
    * - :ref:`riscv`
      - √
      - √
      - √
      - √
      - √
      - √
      - √
      - √
      - √
    * - :ref:`mips`
      - X
      - √
      - √
      - √
      - √
      - √
      - √
      - √
      - X


.. _frequency:

Frequency
~~~~~~~~~~~~~
