{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741510553401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741510553405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 09 16:55:53 2025 " "Processing started: Sun Mar 09 16:55:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741510553405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510553405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510553405 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510553497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741510553671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741510553671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.sv 2 2 " "Found 2 design units, including 2 entities, in source file bcd7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/bcd7seg.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559366 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd7seg_testbench " "Found entity 2: bcd7seg_testbench" {  } { { "bcd7seg.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/bcd7seg.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559367 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/counter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559368 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passcode.sv 2 2 " "Found 2 design units, including 2 entities, in source file passcode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 passcode " "Found entity 1: passcode" {  } { { "passcode.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/passcode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559369 ""} { "Info" "ISGN_ENTITY_NAME" "2 passcode_testbench " "Found entity 2: passcode_testbench" {  } { { "passcode.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/passcode.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passcode_all.sv 2 2 " "Found 2 design units, including 2 entities, in source file passcode_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 passcode_all " "Found entity 1: passcode_all" {  } { { "passcode_all.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559370 ""} { "Info" "ISGN_ENTITY_NAME" "2 passcode_all_testbench " "Found entity 2: passcode_all_testbench" {  } { { "passcode_all.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passcode_all_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file passcode_all_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 passcode_all_counter " "Found entity 1: passcode_all_counter" {  } { { "passcode_all_counter.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559371 ""} { "Info" "ISGN_ENTITY_NAME" "2 passcode_all__counter_testbench " "Found entity 2: passcode_all__counter_testbench" {  } { { "passcode_all_counter.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all_counter.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file signal_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signal_extender " "Found entity 1: signal_extender" {  } { { "signal_extender.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/signal_extender.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_cell.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_cell " "Found entity 1: top_cell" {  } { { "top_cell.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/top_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559373 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_cell_testbench " "Found entity 2: top_cell_testbench" {  } { { "top_cell.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/top_cell.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodff.sv 1 1 " "Found 1 design units, including 1 entities, in source file twodff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoDFF " "Found entity 1: twoDFF" {  } { { "twoDFF.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/twoDFF.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userInput " "Found entity 1: userInput" {  } { { "userInput.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/userInput.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741510559374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510559374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741510559393 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(11) " "Output port \"LEDR\" at DE1_SoC.sv(11) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741510559394 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[32\] V_GPIO\[30\] DE1_SoC.sv(15) " "Bidirectional port \"V_GPIO\[30\]\" at DE1_SoC.sv(15) has a one-way connection to bidirectional port \"V_GPIO\[32\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559394 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[27\] V_GPIO\[29\] DE1_SoC.sv(15) " "Bidirectional port \"V_GPIO\[29\]\" at DE1_SoC.sv(15) has a one-way connection to bidirectional port \"V_GPIO\[27\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559394 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[26\] V_GPIO\[28\] DE1_SoC.sv(15) " "Bidirectional port \"V_GPIO\[28\]\" at DE1_SoC.sv(15) has a one-way connection to bidirectional port \"V_GPIO\[26\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559394 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cell top_cell:top " "Elaborating entity \"top_cell\" for hierarchy \"top_cell:top\"" {  } { { "DE1_SoC.sv" "top" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passcode_all_counter top_cell:top\|passcode_all_counter:K1 " "Elaborating entity \"passcode_all_counter\" for hierarchy \"top_cell:top\|passcode_all_counter:K1\"" {  } { { "top_cell.sv" "K1" { Text "C:/cychen/work/371/LAB6/Task1/top_cell.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passcode_all top_cell:top\|passcode_all_counter:K1\|passcode_all:m1 " "Elaborating entity \"passcode_all\" for hierarchy \"top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\"" {  } { { "passcode_all_counter.sv" "m1" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all_counter.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDFF top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\|twoDFF:n3 " "Elaborating entity \"twoDFF\" for hierarchy \"top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\|twoDFF:n3\"" {  } { { "passcode_all.sv" "n3" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userInput top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\|userInput:nn3 " "Elaborating entity \"userInput\" for hierarchy \"top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\|userInput:nn3\"" {  } { { "passcode_all.sv" "nn3" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passcode top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\|passcode:m4 " "Elaborating entity \"passcode\" for hierarchy \"top_cell:top\|passcode_all_counter:K1\|passcode_all:m1\|passcode:m4\"" {  } { { "passcode_all.sv" "m4" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter top_cell:top\|passcode_all_counter:K1\|counter:m2 " "Elaborating entity \"counter\" for hierarchy \"top_cell:top\|passcode_all_counter:K1\|counter:m2\"" {  } { { "passcode_all_counter.sv" "m2" { Text "C:/cychen/work/371/LAB6/Task1/passcode_all_counter.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(14) " "Verilog HDL assignment warning at counter.sv(14): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741510559405 "|DE1_SoC|top_cell:top|passcode_all_counter:K1|counter:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(17) " "Verilog HDL assignment warning at counter.sv(17): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/counter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741510559405 "|DE1_SoC|top_cell:top|passcode_all_counter:K1|counter:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg top_cell:top\|bcd7seg:K2 " "Elaborating entity \"bcd7seg\" for hierarchy \"top_cell:top\|bcd7seg:K2\"" {  } { { "top_cell.sv" "K2" { Text "C:/cychen/work/371/LAB6/Task1/top_cell.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_extender signal_extender:top_ext " "Elaborating entity \"signal_extender\" for hierarchy \"signal_extender:top_ext\"" {  } { { "DE1_SoC.sv" "top_ext" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559406 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V_GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"V_GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V_GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"V_GPIO\[34\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1741510559712 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1741510559712 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1741510559712 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1741510559712 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[26\]~synth " "Node \"V_GPIO\[26\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510559734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[27\]~synth " "Node \"V_GPIO\[27\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510559734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[31\]~synth " "Node \"V_GPIO\[31\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510559734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[32\]~synth " "Node \"V_GPIO\[32\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510559734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[24\]~synth " "Node \"V_GPIO\[24\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510559734 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[34\]~synth " "Node \"V_GPIO\[34\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510559734 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1741510559734 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741510559734 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741510559734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741510559789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741510559998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741510559998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741510560026 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741510560026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741510560026 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741510560026 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741510560026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741510560026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741510560026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741510560036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 09 16:56:00 2025 " "Processing ended: Sun Mar 09 16:56:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741510560036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741510560036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741510560036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741510560036 ""}
