
BoschImuBNO055_h7_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb1c  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  0810bdc0  0810bdc0  0001bdc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810c5dc  0810c5dc  0001c5dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810c5e4  0810c5e4  0001c5e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810c5e8  0810c5e8  0001c5e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f0  10000000  0810c5ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000114  100001f0  0810c7dc  000201f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  10000304  0810c7dc  00020304  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000168a5  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000027e9  00000000  00000000  00036ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000fe0  00000000  00000000  000392b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000ee8  00000000  00000000  0003a290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ae30  00000000  00000000  0003b178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014774  00000000  00000000  00075fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001809b5  00000000  00000000  0008a71c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0020b0d1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000058a4  00000000  00000000  0020b124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001f0 	.word	0x100001f0
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810bda4 	.word	0x0810bda4

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001f4 	.word	0x100001f4
 81002dc:	0810bda4 	.word	0x0810bda4

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9aa 	b.w	8101104 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	4604      	mov	r4, r0
 8100e3c:	468e      	mov	lr, r1
 8100e3e:	2b00      	cmp	r3, #0
 8100e40:	d14d      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e42:	428a      	cmp	r2, r1
 8100e44:	4694      	mov	ip, r2
 8100e46:	d969      	bls.n	8100f1c <__udivmoddi4+0xe8>
 8100e48:	fab2 f282 	clz	r2, r2
 8100e4c:	b152      	cbz	r2, 8100e64 <__udivmoddi4+0x30>
 8100e4e:	fa01 f302 	lsl.w	r3, r1, r2
 8100e52:	f1c2 0120 	rsb	r1, r2, #32
 8100e56:	fa20 f101 	lsr.w	r1, r0, r1
 8100e5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5e:	ea41 0e03 	orr.w	lr, r1, r3
 8100e62:	4094      	lsls	r4, r2
 8100e64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100e68:	0c21      	lsrs	r1, r4, #16
 8100e6a:	fbbe f6f8 	udiv	r6, lr, r8
 8100e6e:	fa1f f78c 	uxth.w	r7, ip
 8100e72:	fb08 e316 	mls	r3, r8, r6, lr
 8100e76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8100e7a:	fb06 f107 	mul.w	r1, r6, r7
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f106 30ff 	add.w	r0, r6, #4294967295
 8100e8a:	f080 811f 	bcs.w	81010cc <__udivmoddi4+0x298>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 811c 	bls.w	81010cc <__udivmoddi4+0x298>
 8100e94:	3e02      	subs	r6, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a5b      	subs	r3, r3, r1
 8100e9a:	b2a4      	uxth	r4, r4
 8100e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8100ea4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100ea8:	fb00 f707 	mul.w	r7, r0, r7
 8100eac:	42a7      	cmp	r7, r4
 8100eae:	d90a      	bls.n	8100ec6 <__udivmoddi4+0x92>
 8100eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8100eb8:	f080 810a 	bcs.w	81010d0 <__udivmoddi4+0x29c>
 8100ebc:	42a7      	cmp	r7, r4
 8100ebe:	f240 8107 	bls.w	81010d0 <__udivmoddi4+0x29c>
 8100ec2:	4464      	add	r4, ip
 8100ec4:	3802      	subs	r0, #2
 8100ec6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100eca:	1be4      	subs	r4, r4, r7
 8100ecc:	2600      	movs	r6, #0
 8100ece:	b11d      	cbz	r5, 8100ed8 <__udivmoddi4+0xa4>
 8100ed0:	40d4      	lsrs	r4, r2
 8100ed2:	2300      	movs	r3, #0
 8100ed4:	e9c5 4300 	strd	r4, r3, [r5]
 8100ed8:	4631      	mov	r1, r6
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d909      	bls.n	8100ef6 <__udivmoddi4+0xc2>
 8100ee2:	2d00      	cmp	r5, #0
 8100ee4:	f000 80ef 	beq.w	81010c6 <__udivmoddi4+0x292>
 8100ee8:	2600      	movs	r6, #0
 8100eea:	e9c5 0100 	strd	r0, r1, [r5]
 8100eee:	4630      	mov	r0, r6
 8100ef0:	4631      	mov	r1, r6
 8100ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef6:	fab3 f683 	clz	r6, r3
 8100efa:	2e00      	cmp	r6, #0
 8100efc:	d14a      	bne.n	8100f94 <__udivmoddi4+0x160>
 8100efe:	428b      	cmp	r3, r1
 8100f00:	d302      	bcc.n	8100f08 <__udivmoddi4+0xd4>
 8100f02:	4282      	cmp	r2, r0
 8100f04:	f200 80f9 	bhi.w	81010fa <__udivmoddi4+0x2c6>
 8100f08:	1a84      	subs	r4, r0, r2
 8100f0a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f0e:	2001      	movs	r0, #1
 8100f10:	469e      	mov	lr, r3
 8100f12:	2d00      	cmp	r5, #0
 8100f14:	d0e0      	beq.n	8100ed8 <__udivmoddi4+0xa4>
 8100f16:	e9c5 4e00 	strd	r4, lr, [r5]
 8100f1a:	e7dd      	b.n	8100ed8 <__udivmoddi4+0xa4>
 8100f1c:	b902      	cbnz	r2, 8100f20 <__udivmoddi4+0xec>
 8100f1e:	deff      	udf	#255	; 0xff
 8100f20:	fab2 f282 	clz	r2, r2
 8100f24:	2a00      	cmp	r2, #0
 8100f26:	f040 8092 	bne.w	810104e <__udivmoddi4+0x21a>
 8100f2a:	eba1 010c 	sub.w	r1, r1, ip
 8100f2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f32:	fa1f fe8c 	uxth.w	lr, ip
 8100f36:	2601      	movs	r6, #1
 8100f38:	0c20      	lsrs	r0, r4, #16
 8100f3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8100f3e:	fb07 1113 	mls	r1, r7, r3, r1
 8100f42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100f46:	fb0e f003 	mul.w	r0, lr, r3
 8100f4a:	4288      	cmp	r0, r1
 8100f4c:	d908      	bls.n	8100f60 <__udivmoddi4+0x12c>
 8100f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8100f52:	f103 38ff 	add.w	r8, r3, #4294967295
 8100f56:	d202      	bcs.n	8100f5e <__udivmoddi4+0x12a>
 8100f58:	4288      	cmp	r0, r1
 8100f5a:	f200 80cb 	bhi.w	81010f4 <__udivmoddi4+0x2c0>
 8100f5e:	4643      	mov	r3, r8
 8100f60:	1a09      	subs	r1, r1, r0
 8100f62:	b2a4      	uxth	r4, r4
 8100f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8100f68:	fb07 1110 	mls	r1, r7, r0, r1
 8100f6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100f70:	fb0e fe00 	mul.w	lr, lr, r0
 8100f74:	45a6      	cmp	lr, r4
 8100f76:	d908      	bls.n	8100f8a <__udivmoddi4+0x156>
 8100f78:	eb1c 0404 	adds.w	r4, ip, r4
 8100f7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8100f80:	d202      	bcs.n	8100f88 <__udivmoddi4+0x154>
 8100f82:	45a6      	cmp	lr, r4
 8100f84:	f200 80bb 	bhi.w	81010fe <__udivmoddi4+0x2ca>
 8100f88:	4608      	mov	r0, r1
 8100f8a:	eba4 040e 	sub.w	r4, r4, lr
 8100f8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100f92:	e79c      	b.n	8100ece <__udivmoddi4+0x9a>
 8100f94:	f1c6 0720 	rsb	r7, r6, #32
 8100f98:	40b3      	lsls	r3, r6
 8100f9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8100fa2:	fa20 f407 	lsr.w	r4, r0, r7
 8100fa6:	fa01 f306 	lsl.w	r3, r1, r6
 8100faa:	431c      	orrs	r4, r3
 8100fac:	40f9      	lsrs	r1, r7
 8100fae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fb2:	fa00 f306 	lsl.w	r3, r0, r6
 8100fb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8100fba:	0c20      	lsrs	r0, r4, #16
 8100fbc:	fa1f fe8c 	uxth.w	lr, ip
 8100fc0:	fb09 1118 	mls	r1, r9, r8, r1
 8100fc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100fc8:	fb08 f00e 	mul.w	r0, r8, lr
 8100fcc:	4288      	cmp	r0, r1
 8100fce:	fa02 f206 	lsl.w	r2, r2, r6
 8100fd2:	d90b      	bls.n	8100fec <__udivmoddi4+0x1b8>
 8100fd4:	eb1c 0101 	adds.w	r1, ip, r1
 8100fd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8100fdc:	f080 8088 	bcs.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe0:	4288      	cmp	r0, r1
 8100fe2:	f240 8085 	bls.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe6:	f1a8 0802 	sub.w	r8, r8, #2
 8100fea:	4461      	add	r1, ip
 8100fec:	1a09      	subs	r1, r1, r0
 8100fee:	b2a4      	uxth	r4, r4
 8100ff0:	fbb1 f0f9 	udiv	r0, r1, r9
 8100ff4:	fb09 1110 	mls	r1, r9, r0, r1
 8100ff8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100ffc:	fb00 fe0e 	mul.w	lr, r0, lr
 8101000:	458e      	cmp	lr, r1
 8101002:	d908      	bls.n	8101016 <__udivmoddi4+0x1e2>
 8101004:	eb1c 0101 	adds.w	r1, ip, r1
 8101008:	f100 34ff 	add.w	r4, r0, #4294967295
 810100c:	d26c      	bcs.n	81010e8 <__udivmoddi4+0x2b4>
 810100e:	458e      	cmp	lr, r1
 8101010:	d96a      	bls.n	81010e8 <__udivmoddi4+0x2b4>
 8101012:	3802      	subs	r0, #2
 8101014:	4461      	add	r1, ip
 8101016:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 810101a:	fba0 9402 	umull	r9, r4, r0, r2
 810101e:	eba1 010e 	sub.w	r1, r1, lr
 8101022:	42a1      	cmp	r1, r4
 8101024:	46c8      	mov	r8, r9
 8101026:	46a6      	mov	lr, r4
 8101028:	d356      	bcc.n	81010d8 <__udivmoddi4+0x2a4>
 810102a:	d053      	beq.n	81010d4 <__udivmoddi4+0x2a0>
 810102c:	b15d      	cbz	r5, 8101046 <__udivmoddi4+0x212>
 810102e:	ebb3 0208 	subs.w	r2, r3, r8
 8101032:	eb61 010e 	sbc.w	r1, r1, lr
 8101036:	fa01 f707 	lsl.w	r7, r1, r7
 810103a:	fa22 f306 	lsr.w	r3, r2, r6
 810103e:	40f1      	lsrs	r1, r6
 8101040:	431f      	orrs	r7, r3
 8101042:	e9c5 7100 	strd	r7, r1, [r5]
 8101046:	2600      	movs	r6, #0
 8101048:	4631      	mov	r1, r6
 810104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810104e:	f1c2 0320 	rsb	r3, r2, #32
 8101052:	40d8      	lsrs	r0, r3
 8101054:	fa0c fc02 	lsl.w	ip, ip, r2
 8101058:	fa21 f303 	lsr.w	r3, r1, r3
 810105c:	4091      	lsls	r1, r2
 810105e:	4301      	orrs	r1, r0
 8101060:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8101064:	fa1f fe8c 	uxth.w	lr, ip
 8101068:	fbb3 f0f7 	udiv	r0, r3, r7
 810106c:	fb07 3610 	mls	r6, r7, r0, r3
 8101070:	0c0b      	lsrs	r3, r1, #16
 8101072:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8101076:	fb00 f60e 	mul.w	r6, r0, lr
 810107a:	429e      	cmp	r6, r3
 810107c:	fa04 f402 	lsl.w	r4, r4, r2
 8101080:	d908      	bls.n	8101094 <__udivmoddi4+0x260>
 8101082:	eb1c 0303 	adds.w	r3, ip, r3
 8101086:	f100 38ff 	add.w	r8, r0, #4294967295
 810108a:	d22f      	bcs.n	81010ec <__udivmoddi4+0x2b8>
 810108c:	429e      	cmp	r6, r3
 810108e:	d92d      	bls.n	81010ec <__udivmoddi4+0x2b8>
 8101090:	3802      	subs	r0, #2
 8101092:	4463      	add	r3, ip
 8101094:	1b9b      	subs	r3, r3, r6
 8101096:	b289      	uxth	r1, r1
 8101098:	fbb3 f6f7 	udiv	r6, r3, r7
 810109c:	fb07 3316 	mls	r3, r7, r6, r3
 81010a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010a4:	fb06 f30e 	mul.w	r3, r6, lr
 81010a8:	428b      	cmp	r3, r1
 81010aa:	d908      	bls.n	81010be <__udivmoddi4+0x28a>
 81010ac:	eb1c 0101 	adds.w	r1, ip, r1
 81010b0:	f106 38ff 	add.w	r8, r6, #4294967295
 81010b4:	d216      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 81010b6:	428b      	cmp	r3, r1
 81010b8:	d914      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 81010ba:	3e02      	subs	r6, #2
 81010bc:	4461      	add	r1, ip
 81010be:	1ac9      	subs	r1, r1, r3
 81010c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 81010c4:	e738      	b.n	8100f38 <__udivmoddi4+0x104>
 81010c6:	462e      	mov	r6, r5
 81010c8:	4628      	mov	r0, r5
 81010ca:	e705      	b.n	8100ed8 <__udivmoddi4+0xa4>
 81010cc:	4606      	mov	r6, r0
 81010ce:	e6e3      	b.n	8100e98 <__udivmoddi4+0x64>
 81010d0:	4618      	mov	r0, r3
 81010d2:	e6f8      	b.n	8100ec6 <__udivmoddi4+0x92>
 81010d4:	454b      	cmp	r3, r9
 81010d6:	d2a9      	bcs.n	810102c <__udivmoddi4+0x1f8>
 81010d8:	ebb9 0802 	subs.w	r8, r9, r2
 81010dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 81010e0:	3801      	subs	r0, #1
 81010e2:	e7a3      	b.n	810102c <__udivmoddi4+0x1f8>
 81010e4:	4646      	mov	r6, r8
 81010e6:	e7ea      	b.n	81010be <__udivmoddi4+0x28a>
 81010e8:	4620      	mov	r0, r4
 81010ea:	e794      	b.n	8101016 <__udivmoddi4+0x1e2>
 81010ec:	4640      	mov	r0, r8
 81010ee:	e7d1      	b.n	8101094 <__udivmoddi4+0x260>
 81010f0:	46d0      	mov	r8, sl
 81010f2:	e77b      	b.n	8100fec <__udivmoddi4+0x1b8>
 81010f4:	3b02      	subs	r3, #2
 81010f6:	4461      	add	r1, ip
 81010f8:	e732      	b.n	8100f60 <__udivmoddi4+0x12c>
 81010fa:	4630      	mov	r0, r6
 81010fc:	e709      	b.n	8100f12 <__udivmoddi4+0xde>
 81010fe:	4464      	add	r4, ip
 8101100:	3802      	subs	r0, #2
 8101102:	e742      	b.n	8100f8a <__udivmoddi4+0x156>

08101104 <__aeabi_idiv0>:
 8101104:	4770      	bx	lr
 8101106:	bf00      	nop

08101108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101108:	b480      	push	{r7}
 810110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810110c:	4b09      	ldr	r3, [pc, #36]	; (8101134 <SystemInit+0x2c>)
 810110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101112:	4a08      	ldr	r2, [pc, #32]	; (8101134 <SystemInit+0x2c>)
 8101114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810111c:	4b05      	ldr	r3, [pc, #20]	; (8101134 <SystemInit+0x2c>)
 810111e:	691b      	ldr	r3, [r3, #16]
 8101120:	4a04      	ldr	r2, [pc, #16]	; (8101134 <SystemInit+0x2c>)
 8101122:	f043 0310 	orr.w	r3, r3, #16
 8101126:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101128:	bf00      	nop
 810112a:	46bd      	mov	sp, r7
 810112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101130:	4770      	bx	lr
 8101132:	bf00      	nop
 8101134:	e000ed00 	.word	0xe000ed00

08101138 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8101138:	b580      	push	{r7, lr}
 810113a:	b082      	sub	sp, #8
 810113c:	af00      	add	r7, sp, #0
 810113e:	4603      	mov	r3, r0
 8101140:	71fb      	strb	r3, [r7, #7]
 8101142:	79fb      	ldrb	r3, [r7, #7]
 8101144:	4619      	mov	r1, r3
 8101146:	2007      	movs	r0, #7
 8101148:	f000 fbc2 	bl	81018d0 <bno055_writeData>
 810114c:	bf00      	nop
 810114e:	3708      	adds	r7, #8
 8101150:	46bd      	mov	sp, r7
 8101152:	bd80      	pop	{r7, pc}

08101154 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8101154:	b580      	push	{r7, lr}
 8101156:	b082      	sub	sp, #8
 8101158:	af00      	add	r7, sp, #0
 810115a:	4603      	mov	r3, r0
 810115c:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 810115e:	79fb      	ldrb	r3, [r7, #7]
 8101160:	4619      	mov	r1, r3
 8101162:	203d      	movs	r0, #61	; 0x3d
 8101164:	f000 fbb4 	bl	81018d0 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8101168:	79fb      	ldrb	r3, [r7, #7]
 810116a:	2b00      	cmp	r3, #0
 810116c:	d103      	bne.n	8101176 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 810116e:	2013      	movs	r0, #19
 8101170:	f000 fba2 	bl	81018b8 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8101174:	e002      	b.n	810117c <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8101176:	2007      	movs	r0, #7
 8101178:	f000 fb9e 	bl	81018b8 <bno055_delay>
}
 810117c:	bf00      	nop
 810117e:	3708      	adds	r7, #8
 8101180:	46bd      	mov	sp, r7
 8101182:	bd80      	pop	{r7, pc}

08101184 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8101184:	b580      	push	{r7, lr}
 8101186:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8101188:	2000      	movs	r0, #0
 810118a:	f7ff ffe3 	bl	8101154 <bno055_setOperationMode>
}
 810118e:	bf00      	nop
 8101190:	bd80      	pop	{r7, pc}

08101192 <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8101192:	b580      	push	{r7, lr}
 8101194:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8101196:	200c      	movs	r0, #12
 8101198:	f7ff ffdc 	bl	8101154 <bno055_setOperationMode>
}
 810119c:	bf00      	nop
 810119e:	bd80      	pop	{r7, pc}

081011a0 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 81011a0:	b580      	push	{r7, lr}
 81011a2:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 81011a4:	2120      	movs	r1, #32
 81011a6:	203f      	movs	r0, #63	; 0x3f
 81011a8:	f000 fb92 	bl	81018d0 <bno055_writeData>
  bno055_delay(700);
 81011ac:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 81011b0:	f000 fb82 	bl	81018b8 <bno055_delay>
}
 81011b4:	bf00      	nop
 81011b6:	bd80      	pop	{r7, pc}

081011b8 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 81011b8:	b580      	push	{r7, lr}
 81011ba:	b082      	sub	sp, #8
 81011bc:	af00      	add	r7, sp, #0
  bno055_reset();
 81011be:	f7ff ffef 	bl	81011a0 <bno055_reset>

  uint8_t id = 0;
 81011c2:	2300      	movs	r3, #0
 81011c4:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 81011c6:	1dfb      	adds	r3, r7, #7
 81011c8:	2201      	movs	r2, #1
 81011ca:	4619      	mov	r1, r3
 81011cc:	2000      	movs	r0, #0
 81011ce:	f000 fc6b 	bl	8101aa8 <bno055_readData>
  if (id != BNO055_ID) {
 81011d2:	79fb      	ldrb	r3, [r7, #7]
 81011d4:	2ba0      	cmp	r3, #160	; 0xa0
 81011d6:	d004      	beq.n	81011e2 <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 81011d8:	79fb      	ldrb	r3, [r7, #7]
 81011da:	4619      	mov	r1, r3
 81011dc:	4809      	ldr	r0, [pc, #36]	; (8101204 <bno055_setup+0x4c>)
 81011de:	f006 ff6d 	bl	81080bc <iprintf>
  }
  bno055_setPage(0);
 81011e2:	2000      	movs	r0, #0
 81011e4:	f7ff ffa8 	bl	8101138 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 81011e8:	2100      	movs	r1, #0
 81011ea:	203f      	movs	r0, #63	; 0x3f
 81011ec:	f000 fb70 	bl	81018d0 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 81011f0:	f7ff ffc8 	bl	8101184 <bno055_setOperationModeConfig>
  bno055_delay(10);
 81011f4:	200a      	movs	r0, #10
 81011f6:	f000 fb5f 	bl	81018b8 <bno055_delay>
}
 81011fa:	bf00      	nop
 81011fc:	3708      	adds	r7, #8
 81011fe:	46bd      	mov	sp, r7
 8101200:	bd80      	pop	{r7, pc}
 8101202:	bf00      	nop
 8101204:	0810bdc0 	.word	0x0810bdc0

08101208 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8101208:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 810120c:	b09e      	sub	sp, #120	; 0x78
 810120e:	af00      	add	r7, sp, #0
 8101210:	4603      	mov	r3, r0
 8101212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 8101216:	2000      	movs	r0, #0
 8101218:	f7ff ff8e 	bl	8101138 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 810121c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101220:	2b20      	cmp	r3, #32
 8101222:	d108      	bne.n	8101236 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8101224:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8101228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810122c:	2208      	movs	r2, #8
 810122e:	4618      	mov	r0, r3
 8101230:	f000 fc3a 	bl	8101aa8 <bno055_readData>
 8101234:	e007      	b.n	8101246 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8101236:	f107 0148 	add.w	r1, r7, #72	; 0x48
 810123a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810123e:	2206      	movs	r2, #6
 8101240:	4618      	mov	r0, r3
 8101242:	f000 fc31 	bl	8101aa8 <bno055_readData>

  double scale = 1;
 8101246:	f04f 0200 	mov.w	r2, #0
 810124a:	4b8b      	ldr	r3, [pc, #556]	; (8101478 <bno055_getVector+0x270>)
 810124c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8101250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101254:	2b0e      	cmp	r3, #14
 8101256:	d109      	bne.n	810126c <bno055_getVector+0x64>
    scale = magScale;
 8101258:	4b88      	ldr	r3, [pc, #544]	; (810147c <bno055_getVector+0x274>)
 810125a:	881b      	ldrh	r3, [r3, #0]
 810125c:	4618      	mov	r0, r3
 810125e:	f7ff f9d9 	bl	8100614 <__aeabi_ui2d>
 8101262:	4602      	mov	r2, r0
 8101264:	460b      	mov	r3, r1
 8101266:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 810126a:	e03e      	b.n	81012ea <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 810126c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101270:	2b08      	cmp	r3, #8
 8101272:	d007      	beq.n	8101284 <bno055_getVector+0x7c>
 8101274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101278:	2b28      	cmp	r3, #40	; 0x28
 810127a:	d003      	beq.n	8101284 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 810127c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101280:	2b2e      	cmp	r3, #46	; 0x2e
 8101282:	d109      	bne.n	8101298 <bno055_getVector+0x90>
    scale = accelScale;
 8101284:	4b7e      	ldr	r3, [pc, #504]	; (8101480 <bno055_getVector+0x278>)
 8101286:	881b      	ldrh	r3, [r3, #0]
 8101288:	4618      	mov	r0, r3
 810128a:	f7ff f9c3 	bl	8100614 <__aeabi_ui2d>
 810128e:	4602      	mov	r2, r0
 8101290:	460b      	mov	r3, r1
 8101292:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8101296:	e028      	b.n	81012ea <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8101298:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810129c:	2b14      	cmp	r3, #20
 810129e:	d109      	bne.n	81012b4 <bno055_getVector+0xac>
    scale = angularRateScale;
 81012a0:	4b78      	ldr	r3, [pc, #480]	; (8101484 <bno055_getVector+0x27c>)
 81012a2:	881b      	ldrh	r3, [r3, #0]
 81012a4:	4618      	mov	r0, r3
 81012a6:	f7ff f9b5 	bl	8100614 <__aeabi_ui2d>
 81012aa:	4602      	mov	r2, r0
 81012ac:	460b      	mov	r3, r1
 81012ae:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 81012b2:	e01a      	b.n	81012ea <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 81012b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81012b8:	2b1a      	cmp	r3, #26
 81012ba:	d109      	bne.n	81012d0 <bno055_getVector+0xc8>
    scale = eulerScale;
 81012bc:	4b72      	ldr	r3, [pc, #456]	; (8101488 <bno055_getVector+0x280>)
 81012be:	881b      	ldrh	r3, [r3, #0]
 81012c0:	4618      	mov	r0, r3
 81012c2:	f7ff f9a7 	bl	8100614 <__aeabi_ui2d>
 81012c6:	4602      	mov	r2, r0
 81012c8:	460b      	mov	r3, r1
 81012ca:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 81012ce:	e00c      	b.n	81012ea <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 81012d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81012d4:	2b20      	cmp	r3, #32
 81012d6:	d108      	bne.n	81012ea <bno055_getVector+0xe2>
    scale = quaScale;
 81012d8:	4b6c      	ldr	r3, [pc, #432]	; (810148c <bno055_getVector+0x284>)
 81012da:	881b      	ldrh	r3, [r3, #0]
 81012dc:	4618      	mov	r0, r3
 81012de:	f7ff f999 	bl	8100614 <__aeabi_ui2d>
 81012e2:	4602      	mov	r2, r0
 81012e4:	460b      	mov	r3, r1
 81012e6:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 81012ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 81012ee:	2220      	movs	r2, #32
 81012f0:	2100      	movs	r1, #0
 81012f2:	4618      	mov	r0, r3
 81012f4:	f006 f860 	bl	81073b8 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 81012f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81012fc:	2b20      	cmp	r3, #32
 81012fe:	d150      	bne.n	81013a2 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8101300:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8101304:	021b      	lsls	r3, r3, #8
 8101306:	b21a      	sxth	r2, r3
 8101308:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 810130c:	b21b      	sxth	r3, r3
 810130e:	4313      	orrs	r3, r2
 8101310:	b21b      	sxth	r3, r3
 8101312:	4618      	mov	r0, r3
 8101314:	f7ff f98e 	bl	8100634 <__aeabi_i2d>
 8101318:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810131c:	f7ff fb1e 	bl	810095c <__aeabi_ddiv>
 8101320:	4602      	mov	r2, r0
 8101322:	460b      	mov	r3, r1
 8101324:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8101328:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 810132c:	021b      	lsls	r3, r3, #8
 810132e:	b21a      	sxth	r2, r3
 8101330:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8101334:	b21b      	sxth	r3, r3
 8101336:	4313      	orrs	r3, r2
 8101338:	b21b      	sxth	r3, r3
 810133a:	4618      	mov	r0, r3
 810133c:	f7ff f97a 	bl	8100634 <__aeabi_i2d>
 8101340:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101344:	f7ff fb0a 	bl	810095c <__aeabi_ddiv>
 8101348:	4602      	mov	r2, r0
 810134a:	460b      	mov	r3, r1
 810134c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8101350:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8101354:	021b      	lsls	r3, r3, #8
 8101356:	b21a      	sxth	r2, r3
 8101358:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 810135c:	b21b      	sxth	r3, r3
 810135e:	4313      	orrs	r3, r2
 8101360:	b21b      	sxth	r3, r3
 8101362:	4618      	mov	r0, r3
 8101364:	f7ff f966 	bl	8100634 <__aeabi_i2d>
 8101368:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810136c:	f7ff faf6 	bl	810095c <__aeabi_ddiv>
 8101370:	4602      	mov	r2, r0
 8101372:	460b      	mov	r3, r1
 8101374:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8101378:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 810137c:	021b      	lsls	r3, r3, #8
 810137e:	b21a      	sxth	r2, r3
 8101380:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8101384:	b21b      	sxth	r3, r3
 8101386:	4313      	orrs	r3, r2
 8101388:	b21b      	sxth	r3, r3
 810138a:	4618      	mov	r0, r3
 810138c:	f7ff f952 	bl	8100634 <__aeabi_i2d>
 8101390:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8101394:	f7ff fae2 	bl	810095c <__aeabi_ddiv>
 8101398:	4602      	mov	r2, r0
 810139a:	460b      	mov	r3, r1
 810139c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 81013a0:	e03b      	b.n	810141a <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 81013a2:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 81013a6:	021b      	lsls	r3, r3, #8
 81013a8:	b21a      	sxth	r2, r3
 81013aa:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 81013ae:	b21b      	sxth	r3, r3
 81013b0:	4313      	orrs	r3, r2
 81013b2:	b21b      	sxth	r3, r3
 81013b4:	4618      	mov	r0, r3
 81013b6:	f7ff f93d 	bl	8100634 <__aeabi_i2d>
 81013ba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81013be:	f7ff facd 	bl	810095c <__aeabi_ddiv>
 81013c2:	4602      	mov	r2, r0
 81013c4:	460b      	mov	r3, r1
 81013c6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 81013ca:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 81013ce:	021b      	lsls	r3, r3, #8
 81013d0:	b21a      	sxth	r2, r3
 81013d2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 81013d6:	b21b      	sxth	r3, r3
 81013d8:	4313      	orrs	r3, r2
 81013da:	b21b      	sxth	r3, r3
 81013dc:	4618      	mov	r0, r3
 81013de:	f7ff f929 	bl	8100634 <__aeabi_i2d>
 81013e2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 81013e6:	f7ff fab9 	bl	810095c <__aeabi_ddiv>
 81013ea:	4602      	mov	r2, r0
 81013ec:	460b      	mov	r3, r1
 81013ee:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 81013f2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 81013f6:	021b      	lsls	r3, r3, #8
 81013f8:	b21a      	sxth	r2, r3
 81013fa:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 81013fe:	b21b      	sxth	r3, r3
 8101400:	4313      	orrs	r3, r2
 8101402:	b21b      	sxth	r3, r3
 8101404:	4618      	mov	r0, r3
 8101406:	f7ff f915 	bl	8100634 <__aeabi_i2d>
 810140a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810140e:	f7ff faa5 	bl	810095c <__aeabi_ddiv>
 8101412:	4602      	mov	r2, r0
 8101414:	460b      	mov	r3, r1
 8101416:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 810141a:	f107 0450 	add.w	r4, r7, #80	; 0x50
 810141e:	f107 0528 	add.w	r5, r7, #40	; 0x28
 8101422:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8101424:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8101426:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 810142a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 810142e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8101432:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8101436:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 810143a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 810143e:	ec49 8b14 	vmov	d4, r8, r9
 8101442:	ec45 4b15 	vmov	d5, r4, r5
 8101446:	ec41 0b16 	vmov	d6, r0, r1
 810144a:	ec43 2b17 	vmov	d7, r2, r3
}
 810144e:	eeb0 0a44 	vmov.f32	s0, s8
 8101452:	eef0 0a64 	vmov.f32	s1, s9
 8101456:	eeb0 1a45 	vmov.f32	s2, s10
 810145a:	eef0 1a65 	vmov.f32	s3, s11
 810145e:	eeb0 2a46 	vmov.f32	s4, s12
 8101462:	eef0 2a66 	vmov.f32	s5, s13
 8101466:	eeb0 3a47 	vmov.f32	s6, s14
 810146a:	eef0 3a67 	vmov.f32	s7, s15
 810146e:	3778      	adds	r7, #120	; 0x78
 8101470:	46bd      	mov	sp, r7
 8101472:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8101476:	bf00      	nop
 8101478:	3ff00000 	.word	0x3ff00000
 810147c:	1000000e 	.word	0x1000000e
 8101480:	10000008 	.word	0x10000008
 8101484:	1000000a 	.word	0x1000000a
 8101488:	1000000c 	.word	0x1000000c
 810148c:	10000010 	.word	0x10000010

08101490 <bno055_getVectorAccelerometer>:

bno055_vector_t bno055_getVectorAccelerometer() {
 8101490:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101494:	b090      	sub	sp, #64	; 0x40
 8101496:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 8101498:	2008      	movs	r0, #8
 810149a:	f7ff feb5 	bl	8101208 <bno055_getVector>
 810149e:	eeb0 4a40 	vmov.f32	s8, s0
 81014a2:	eef0 4a60 	vmov.f32	s9, s1
 81014a6:	eeb0 5a41 	vmov.f32	s10, s2
 81014aa:	eef0 5a61 	vmov.f32	s11, s3
 81014ae:	eeb0 6a42 	vmov.f32	s12, s4
 81014b2:	eef0 6a62 	vmov.f32	s13, s5
 81014b6:	eeb0 7a43 	vmov.f32	s14, s6
 81014ba:	eef0 7a63 	vmov.f32	s15, s7
 81014be:	ed87 4b08 	vstr	d4, [r7, #32]
 81014c2:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 81014c6:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 81014ca:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 81014ce:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 81014d2:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 81014d6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81014da:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 81014de:	ec49 8b14 	vmov	d4, r8, r9
 81014e2:	ec45 4b15 	vmov	d5, r4, r5
 81014e6:	ec41 0b16 	vmov	d6, r0, r1
 81014ea:	ec43 2b17 	vmov	d7, r2, r3
}
 81014ee:	eeb0 0a44 	vmov.f32	s0, s8
 81014f2:	eef0 0a64 	vmov.f32	s1, s9
 81014f6:	eeb0 1a45 	vmov.f32	s2, s10
 81014fa:	eef0 1a65 	vmov.f32	s3, s11
 81014fe:	eeb0 2a46 	vmov.f32	s4, s12
 8101502:	eef0 2a66 	vmov.f32	s5, s13
 8101506:	eeb0 3a47 	vmov.f32	s6, s14
 810150a:	eef0 3a67 	vmov.f32	s7, s15
 810150e:	3740      	adds	r7, #64	; 0x40
 8101510:	46bd      	mov	sp, r7
 8101512:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08101516 <bno055_getVectorMagnetometer>:
bno055_vector_t bno055_getVectorMagnetometer() {
 8101516:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 810151a:	b090      	sub	sp, #64	; 0x40
 810151c:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
 810151e:	200e      	movs	r0, #14
 8101520:	f7ff fe72 	bl	8101208 <bno055_getVector>
 8101524:	eeb0 4a40 	vmov.f32	s8, s0
 8101528:	eef0 4a60 	vmov.f32	s9, s1
 810152c:	eeb0 5a41 	vmov.f32	s10, s2
 8101530:	eef0 5a61 	vmov.f32	s11, s3
 8101534:	eeb0 6a42 	vmov.f32	s12, s4
 8101538:	eef0 6a62 	vmov.f32	s13, s5
 810153c:	eeb0 7a43 	vmov.f32	s14, s6
 8101540:	eef0 7a63 	vmov.f32	s15, s7
 8101544:	ed87 4b08 	vstr	d4, [r7, #32]
 8101548:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810154c:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8101550:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8101554:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101558:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 810155c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8101560:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8101564:	ec49 8b14 	vmov	d4, r8, r9
 8101568:	ec45 4b15 	vmov	d5, r4, r5
 810156c:	ec41 0b16 	vmov	d6, r0, r1
 8101570:	ec43 2b17 	vmov	d7, r2, r3
}
 8101574:	eeb0 0a44 	vmov.f32	s0, s8
 8101578:	eef0 0a64 	vmov.f32	s1, s9
 810157c:	eeb0 1a45 	vmov.f32	s2, s10
 8101580:	eef0 1a65 	vmov.f32	s3, s11
 8101584:	eeb0 2a46 	vmov.f32	s4, s12
 8101588:	eef0 2a66 	vmov.f32	s5, s13
 810158c:	eeb0 3a47 	vmov.f32	s6, s14
 8101590:	eef0 3a67 	vmov.f32	s7, s15
 8101594:	3740      	adds	r7, #64	; 0x40
 8101596:	46bd      	mov	sp, r7
 8101598:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0810159c <bno055_getVectorGyroscope>:
bno055_vector_t bno055_getVectorGyroscope() {
 810159c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 81015a0:	b090      	sub	sp, #64	; 0x40
 81015a2:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 81015a4:	2014      	movs	r0, #20
 81015a6:	f7ff fe2f 	bl	8101208 <bno055_getVector>
 81015aa:	eeb0 4a40 	vmov.f32	s8, s0
 81015ae:	eef0 4a60 	vmov.f32	s9, s1
 81015b2:	eeb0 5a41 	vmov.f32	s10, s2
 81015b6:	eef0 5a61 	vmov.f32	s11, s3
 81015ba:	eeb0 6a42 	vmov.f32	s12, s4
 81015be:	eef0 6a62 	vmov.f32	s13, s5
 81015c2:	eeb0 7a43 	vmov.f32	s14, s6
 81015c6:	eef0 7a63 	vmov.f32	s15, s7
 81015ca:	ed87 4b08 	vstr	d4, [r7, #32]
 81015ce:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 81015d2:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 81015d6:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 81015da:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 81015de:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 81015e2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81015e6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 81015ea:	ec49 8b14 	vmov	d4, r8, r9
 81015ee:	ec45 4b15 	vmov	d5, r4, r5
 81015f2:	ec41 0b16 	vmov	d6, r0, r1
 81015f6:	ec43 2b17 	vmov	d7, r2, r3
}
 81015fa:	eeb0 0a44 	vmov.f32	s0, s8
 81015fe:	eef0 0a64 	vmov.f32	s1, s9
 8101602:	eeb0 1a45 	vmov.f32	s2, s10
 8101606:	eef0 1a65 	vmov.f32	s3, s11
 810160a:	eeb0 2a46 	vmov.f32	s4, s12
 810160e:	eef0 2a66 	vmov.f32	s5, s13
 8101612:	eeb0 3a47 	vmov.f32	s6, s14
 8101616:	eef0 3a67 	vmov.f32	s7, s15
 810161a:	3740      	adds	r7, #64	; 0x40
 810161c:	46bd      	mov	sp, r7
 810161e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08101622 <bno055_getVectorEuler>:
bno055_vector_t bno055_getVectorEuler() {
 8101622:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101626:	b090      	sub	sp, #64	; 0x40
 8101628:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 810162a:	201a      	movs	r0, #26
 810162c:	f7ff fdec 	bl	8101208 <bno055_getVector>
 8101630:	eeb0 4a40 	vmov.f32	s8, s0
 8101634:	eef0 4a60 	vmov.f32	s9, s1
 8101638:	eeb0 5a41 	vmov.f32	s10, s2
 810163c:	eef0 5a61 	vmov.f32	s11, s3
 8101640:	eeb0 6a42 	vmov.f32	s12, s4
 8101644:	eef0 6a62 	vmov.f32	s13, s5
 8101648:	eeb0 7a43 	vmov.f32	s14, s6
 810164c:	eef0 7a63 	vmov.f32	s15, s7
 8101650:	ed87 4b08 	vstr	d4, [r7, #32]
 8101654:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8101658:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810165c:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8101660:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101664:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8101668:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 810166c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8101670:	ec49 8b14 	vmov	d4, r8, r9
 8101674:	ec45 4b15 	vmov	d5, r4, r5
 8101678:	ec41 0b16 	vmov	d6, r0, r1
 810167c:	ec43 2b17 	vmov	d7, r2, r3
}
 8101680:	eeb0 0a44 	vmov.f32	s0, s8
 8101684:	eef0 0a64 	vmov.f32	s1, s9
 8101688:	eeb0 1a45 	vmov.f32	s2, s10
 810168c:	eef0 1a65 	vmov.f32	s3, s11
 8101690:	eeb0 2a46 	vmov.f32	s4, s12
 8101694:	eef0 2a66 	vmov.f32	s5, s13
 8101698:	eeb0 3a47 	vmov.f32	s6, s14
 810169c:	eef0 3a67 	vmov.f32	s7, s15
 81016a0:	3740      	adds	r7, #64	; 0x40
 81016a2:	46bd      	mov	sp, r7
 81016a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

081016a8 <bno055_getVectorLinearAccel>:
bno055_vector_t bno055_getVectorLinearAccel() {
 81016a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 81016ac:	b090      	sub	sp, #64	; 0x40
 81016ae:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
 81016b0:	2028      	movs	r0, #40	; 0x28
 81016b2:	f7ff fda9 	bl	8101208 <bno055_getVector>
 81016b6:	eeb0 4a40 	vmov.f32	s8, s0
 81016ba:	eef0 4a60 	vmov.f32	s9, s1
 81016be:	eeb0 5a41 	vmov.f32	s10, s2
 81016c2:	eef0 5a61 	vmov.f32	s11, s3
 81016c6:	eeb0 6a42 	vmov.f32	s12, s4
 81016ca:	eef0 6a62 	vmov.f32	s13, s5
 81016ce:	eeb0 7a43 	vmov.f32	s14, s6
 81016d2:	eef0 7a63 	vmov.f32	s15, s7
 81016d6:	ed87 4b08 	vstr	d4, [r7, #32]
 81016da:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 81016de:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 81016e2:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 81016e6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 81016ea:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 81016ee:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81016f2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 81016f6:	ec49 8b14 	vmov	d4, r8, r9
 81016fa:	ec45 4b15 	vmov	d5, r4, r5
 81016fe:	ec41 0b16 	vmov	d6, r0, r1
 8101702:	ec43 2b17 	vmov	d7, r2, r3
}
 8101706:	eeb0 0a44 	vmov.f32	s0, s8
 810170a:	eef0 0a64 	vmov.f32	s1, s9
 810170e:	eeb0 1a45 	vmov.f32	s2, s10
 8101712:	eef0 1a65 	vmov.f32	s3, s11
 8101716:	eeb0 2a46 	vmov.f32	s4, s12
 810171a:	eef0 2a66 	vmov.f32	s5, s13
 810171e:	eeb0 3a47 	vmov.f32	s6, s14
 8101722:	eef0 3a67 	vmov.f32	s7, s15
 8101726:	3740      	adds	r7, #64	; 0x40
 8101728:	46bd      	mov	sp, r7
 810172a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0810172e <bno055_getVectorGravity>:
bno055_vector_t bno055_getVectorGravity() {
 810172e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101732:	b090      	sub	sp, #64	; 0x40
 8101734:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
 8101736:	202e      	movs	r0, #46	; 0x2e
 8101738:	f7ff fd66 	bl	8101208 <bno055_getVector>
 810173c:	eeb0 4a40 	vmov.f32	s8, s0
 8101740:	eef0 4a60 	vmov.f32	s9, s1
 8101744:	eeb0 5a41 	vmov.f32	s10, s2
 8101748:	eef0 5a61 	vmov.f32	s11, s3
 810174c:	eeb0 6a42 	vmov.f32	s12, s4
 8101750:	eef0 6a62 	vmov.f32	s13, s5
 8101754:	eeb0 7a43 	vmov.f32	s14, s6
 8101758:	eef0 7a63 	vmov.f32	s15, s7
 810175c:	ed87 4b08 	vstr	d4, [r7, #32]
 8101760:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8101764:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8101768:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810176c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101770:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8101774:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8101778:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 810177c:	ec49 8b14 	vmov	d4, r8, r9
 8101780:	ec45 4b15 	vmov	d5, r4, r5
 8101784:	ec41 0b16 	vmov	d6, r0, r1
 8101788:	ec43 2b17 	vmov	d7, r2, r3
}
 810178c:	eeb0 0a44 	vmov.f32	s0, s8
 8101790:	eef0 0a64 	vmov.f32	s1, s9
 8101794:	eeb0 1a45 	vmov.f32	s2, s10
 8101798:	eef0 1a65 	vmov.f32	s3, s11
 810179c:	eeb0 2a46 	vmov.f32	s4, s12
 81017a0:	eef0 2a66 	vmov.f32	s5, s13
 81017a4:	eeb0 3a47 	vmov.f32	s6, s14
 81017a8:	eef0 3a67 	vmov.f32	s7, s15
 81017ac:	3740      	adds	r7, #64	; 0x40
 81017ae:	46bd      	mov	sp, r7
 81017b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

081017b4 <bno055_getVectorQuaternion>:
bno055_vector_t bno055_getVectorQuaternion() {
 81017b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 81017b8:	b090      	sub	sp, #64	; 0x40
 81017ba:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_QUATERNION);
 81017bc:	2020      	movs	r0, #32
 81017be:	f7ff fd23 	bl	8101208 <bno055_getVector>
 81017c2:	eeb0 4a40 	vmov.f32	s8, s0
 81017c6:	eef0 4a60 	vmov.f32	s9, s1
 81017ca:	eeb0 5a41 	vmov.f32	s10, s2
 81017ce:	eef0 5a61 	vmov.f32	s11, s3
 81017d2:	eeb0 6a42 	vmov.f32	s12, s4
 81017d6:	eef0 6a62 	vmov.f32	s13, s5
 81017da:	eeb0 7a43 	vmov.f32	s14, s6
 81017de:	eef0 7a63 	vmov.f32	s15, s7
 81017e2:	ed87 4b08 	vstr	d4, [r7, #32]
 81017e6:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 81017ea:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 81017ee:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 81017f2:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 81017f6:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 81017fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81017fe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8101802:	ec49 8b14 	vmov	d4, r8, r9
 8101806:	ec45 4b15 	vmov	d5, r4, r5
 810180a:	ec41 0b16 	vmov	d6, r0, r1
 810180e:	ec43 2b17 	vmov	d7, r2, r3
}
 8101812:	eeb0 0a44 	vmov.f32	s0, s8
 8101816:	eef0 0a64 	vmov.f32	s1, s9
 810181a:	eeb0 1a45 	vmov.f32	s2, s10
 810181e:	eef0 1a65 	vmov.f32	s3, s11
 8101822:	eeb0 2a46 	vmov.f32	s4, s12
 8101826:	eef0 2a66 	vmov.f32	s5, s13
 810182a:	eeb0 3a47 	vmov.f32	s6, s14
 810182e:	eef0 3a67 	vmov.f32	s7, s15
 8101832:	3740      	adds	r7, #64	; 0x40
 8101834:	46bd      	mov	sp, r7
 8101836:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0810183a <bno055_setAxisMap>:

void bno055_setAxisMap(bno055_axis_map_t axis) {
 810183a:	b580      	push	{r7, lr}
 810183c:	b084      	sub	sp, #16
 810183e:	af00      	add	r7, sp, #0
 8101840:	463b      	mov	r3, r7
 8101842:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t axisRemap = (axis.z << 4) | (axis.y << 2) | (axis.x);
 8101846:	793b      	ldrb	r3, [r7, #4]
 8101848:	011b      	lsls	r3, r3, #4
 810184a:	b25a      	sxtb	r2, r3
 810184c:	78bb      	ldrb	r3, [r7, #2]
 810184e:	009b      	lsls	r3, r3, #2
 8101850:	b25b      	sxtb	r3, r3
 8101852:	4313      	orrs	r3, r2
 8101854:	b25a      	sxtb	r2, r3
 8101856:	783b      	ldrb	r3, [r7, #0]
 8101858:	b25b      	sxtb	r3, r3
 810185a:	4313      	orrs	r3, r2
 810185c:	b25b      	sxtb	r3, r3
 810185e:	73fb      	strb	r3, [r7, #15]
  uint8_t axisMapSign = (axis.x_sign << 2) | (axis.y_sign << 1) | (axis.z_sign);
 8101860:	787b      	ldrb	r3, [r7, #1]
 8101862:	009b      	lsls	r3, r3, #2
 8101864:	b25a      	sxtb	r2, r3
 8101866:	78fb      	ldrb	r3, [r7, #3]
 8101868:	005b      	lsls	r3, r3, #1
 810186a:	b25b      	sxtb	r3, r3
 810186c:	4313      	orrs	r3, r2
 810186e:	b25a      	sxtb	r2, r3
 8101870:	797b      	ldrb	r3, [r7, #5]
 8101872:	b25b      	sxtb	r3, r3
 8101874:	4313      	orrs	r3, r2
 8101876:	b25b      	sxtb	r3, r3
 8101878:	73bb      	strb	r3, [r7, #14]
  bno055_writeData(BNO055_AXIS_MAP_CONFIG, axisRemap);
 810187a:	7bfb      	ldrb	r3, [r7, #15]
 810187c:	4619      	mov	r1, r3
 810187e:	2041      	movs	r0, #65	; 0x41
 8101880:	f000 f826 	bl	81018d0 <bno055_writeData>
  bno055_writeData(BNO055_AXIS_MAP_SIGN, axisMapSign);
 8101884:	7bbb      	ldrb	r3, [r7, #14]
 8101886:	4619      	mov	r1, r3
 8101888:	2042      	movs	r0, #66	; 0x42
 810188a:	f000 f821 	bl	81018d0 <bno055_writeData>
}
 810188e:	bf00      	nop
 8101890:	3710      	adds	r7, #16
 8101892:	46bd      	mov	sp, r7
 8101894:	bd80      	pop	{r7, pc}
	...

08101898 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8101898:	b480      	push	{r7}
 810189a:	b083      	sub	sp, #12
 810189c:	af00      	add	r7, sp, #0
 810189e:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 81018a0:	4a04      	ldr	r2, [pc, #16]	; (81018b4 <bno055_assignI2C+0x1c>)
 81018a2:	687b      	ldr	r3, [r7, #4]
 81018a4:	6013      	str	r3, [r2, #0]
}
 81018a6:	bf00      	nop
 81018a8:	370c      	adds	r7, #12
 81018aa:	46bd      	mov	sp, r7
 81018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018b0:	4770      	bx	lr
 81018b2:	bf00      	nop
 81018b4:	1000020c 	.word	0x1000020c

081018b8 <bno055_delay>:

void bno055_delay(int time) {
 81018b8:	b580      	push	{r7, lr}
 81018ba:	b082      	sub	sp, #8
 81018bc:	af00      	add	r7, sp, #0
 81018be:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 81018c0:	687b      	ldr	r3, [r7, #4]
 81018c2:	4618      	mov	r0, r3
 81018c4:	f000 fea6 	bl	8102614 <HAL_Delay>
#endif
}
 81018c8:	bf00      	nop
 81018ca:	3708      	adds	r7, #8
 81018cc:	46bd      	mov	sp, r7
 81018ce:	bd80      	pop	{r7, pc}

081018d0 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 81018d0:	b580      	push	{r7, lr}
 81018d2:	b088      	sub	sp, #32
 81018d4:	af02      	add	r7, sp, #8
 81018d6:	4603      	mov	r3, r0
 81018d8:	460a      	mov	r2, r1
 81018da:	71fb      	strb	r3, [r7, #7]
 81018dc:	4613      	mov	r3, r2
 81018de:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 81018e0:	79fb      	ldrb	r3, [r7, #7]
 81018e2:	733b      	strb	r3, [r7, #12]
 81018e4:	79bb      	ldrb	r3, [r7, #6]
 81018e6:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 81018e8:	4b5a      	ldr	r3, [pc, #360]	; (8101a54 <bno055_writeData+0x184>)
 81018ea:	6818      	ldr	r0, [r3, #0]
 81018ec:	f107 020c 	add.w	r2, r7, #12
 81018f0:	230a      	movs	r3, #10
 81018f2:	9300      	str	r3, [sp, #0]
 81018f4:	2302      	movs	r3, #2
 81018f6:	2150      	movs	r1, #80	; 0x50
 81018f8:	f001 fa58 	bl	8102dac <HAL_I2C_Master_Transmit>
 81018fc:	4603      	mov	r3, r0
 81018fe:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8101900:	7dfb      	ldrb	r3, [r7, #23]
 8101902:	2b00      	cmp	r3, #0
 8101904:	f000 80a0 	beq.w	8101a48 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 8101908:	7dfb      	ldrb	r3, [r7, #23]
 810190a:	2b01      	cmp	r3, #1
 810190c:	d103      	bne.n	8101916 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 810190e:	4852      	ldr	r0, [pc, #328]	; (8101a58 <bno055_writeData+0x188>)
 8101910:	f006 fc5a 	bl	81081c8 <puts>
 8101914:	e012      	b.n	810193c <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8101916:	7dfb      	ldrb	r3, [r7, #23]
 8101918:	2b03      	cmp	r3, #3
 810191a:	d103      	bne.n	8101924 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 810191c:	484f      	ldr	r0, [pc, #316]	; (8101a5c <bno055_writeData+0x18c>)
 810191e:	f006 fc53 	bl	81081c8 <puts>
 8101922:	e00b      	b.n	810193c <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8101924:	7dfb      	ldrb	r3, [r7, #23]
 8101926:	2b02      	cmp	r3, #2
 8101928:	d103      	bne.n	8101932 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 810192a:	484d      	ldr	r0, [pc, #308]	; (8101a60 <bno055_writeData+0x190>)
 810192c:	f006 fc4c 	bl	81081c8 <puts>
 8101930:	e004      	b.n	810193c <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8101932:	7dfb      	ldrb	r3, [r7, #23]
 8101934:	4619      	mov	r1, r3
 8101936:	484b      	ldr	r0, [pc, #300]	; (8101a64 <bno055_writeData+0x194>)
 8101938:	f006 fbc0 	bl	81080bc <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 810193c:	4b45      	ldr	r3, [pc, #276]	; (8101a54 <bno055_writeData+0x184>)
 810193e:	681b      	ldr	r3, [r3, #0]
 8101940:	4618      	mov	r0, r3
 8101942:	f001 fd32 	bl	81033aa <HAL_I2C_GetError>
 8101946:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8101948:	693b      	ldr	r3, [r7, #16]
 810194a:	2b00      	cmp	r3, #0
 810194c:	d07e      	beq.n	8101a4c <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 810194e:	693b      	ldr	r3, [r7, #16]
 8101950:	2b01      	cmp	r3, #1
 8101952:	d103      	bne.n	810195c <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8101954:	4844      	ldr	r0, [pc, #272]	; (8101a68 <bno055_writeData+0x198>)
 8101956:	f006 fc37 	bl	81081c8 <puts>
 810195a:	e021      	b.n	81019a0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 810195c:	693b      	ldr	r3, [r7, #16]
 810195e:	2b02      	cmp	r3, #2
 8101960:	d103      	bne.n	810196a <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8101962:	4842      	ldr	r0, [pc, #264]	; (8101a6c <bno055_writeData+0x19c>)
 8101964:	f006 fc30 	bl	81081c8 <puts>
 8101968:	e01a      	b.n	81019a0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 810196a:	693b      	ldr	r3, [r7, #16]
 810196c:	2b04      	cmp	r3, #4
 810196e:	d103      	bne.n	8101978 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8101970:	483f      	ldr	r0, [pc, #252]	; (8101a70 <bno055_writeData+0x1a0>)
 8101972:	f006 fc29 	bl	81081c8 <puts>
 8101976:	e013      	b.n	81019a0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8101978:	693b      	ldr	r3, [r7, #16]
 810197a:	2b08      	cmp	r3, #8
 810197c:	d103      	bne.n	8101986 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 810197e:	483d      	ldr	r0, [pc, #244]	; (8101a74 <bno055_writeData+0x1a4>)
 8101980:	f006 fc22 	bl	81081c8 <puts>
 8101984:	e00c      	b.n	81019a0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8101986:	693b      	ldr	r3, [r7, #16]
 8101988:	2b10      	cmp	r3, #16
 810198a:	d103      	bne.n	8101994 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 810198c:	483a      	ldr	r0, [pc, #232]	; (8101a78 <bno055_writeData+0x1a8>)
 810198e:	f006 fc1b 	bl	81081c8 <puts>
 8101992:	e005      	b.n	81019a0 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8101994:	693b      	ldr	r3, [r7, #16]
 8101996:	2b20      	cmp	r3, #32
 8101998:	d102      	bne.n	81019a0 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 810199a:	4838      	ldr	r0, [pc, #224]	; (8101a7c <bno055_writeData+0x1ac>)
 810199c:	f006 fc14 	bl	81081c8 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 81019a0:	4b2c      	ldr	r3, [pc, #176]	; (8101a54 <bno055_writeData+0x184>)
 81019a2:	681b      	ldr	r3, [r3, #0]
 81019a4:	4618      	mov	r0, r3
 81019a6:	f001 fcf2 	bl	810338e <HAL_I2C_GetState>
 81019aa:	4603      	mov	r3, r0
 81019ac:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 81019ae:	7bfb      	ldrb	r3, [r7, #15]
 81019b0:	2b00      	cmp	r3, #0
 81019b2:	d103      	bne.n	81019bc <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 81019b4:	4832      	ldr	r0, [pc, #200]	; (8101a80 <bno055_writeData+0x1b0>)
 81019b6:	f006 fc07 	bl	81081c8 <puts>
 81019ba:	e048      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 81019bc:	7bfb      	ldrb	r3, [r7, #15]
 81019be:	2b20      	cmp	r3, #32
 81019c0:	d103      	bne.n	81019ca <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 81019c2:	482f      	ldr	r0, [pc, #188]	; (8101a80 <bno055_writeData+0x1b0>)
 81019c4:	f006 fc00 	bl	81081c8 <puts>
 81019c8:	e041      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 81019ca:	7bfb      	ldrb	r3, [r7, #15]
 81019cc:	2b24      	cmp	r3, #36	; 0x24
 81019ce:	d103      	bne.n	81019d8 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 81019d0:	482c      	ldr	r0, [pc, #176]	; (8101a84 <bno055_writeData+0x1b4>)
 81019d2:	f006 fbf9 	bl	81081c8 <puts>
 81019d6:	e03a      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 81019d8:	7bfb      	ldrb	r3, [r7, #15]
 81019da:	2b21      	cmp	r3, #33	; 0x21
 81019dc:	d103      	bne.n	81019e6 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 81019de:	482a      	ldr	r0, [pc, #168]	; (8101a88 <bno055_writeData+0x1b8>)
 81019e0:	f006 fbf2 	bl	81081c8 <puts>
 81019e4:	e033      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 81019e6:	7bfb      	ldrb	r3, [r7, #15]
 81019e8:	2b22      	cmp	r3, #34	; 0x22
 81019ea:	d103      	bne.n	81019f4 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 81019ec:	4827      	ldr	r0, [pc, #156]	; (8101a8c <bno055_writeData+0x1bc>)
 81019ee:	f006 fbeb 	bl	81081c8 <puts>
 81019f2:	e02c      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 81019f4:	7bfb      	ldrb	r3, [r7, #15]
 81019f6:	2b28      	cmp	r3, #40	; 0x28
 81019f8:	d103      	bne.n	8101a02 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 81019fa:	4825      	ldr	r0, [pc, #148]	; (8101a90 <bno055_writeData+0x1c0>)
 81019fc:	f006 fbe4 	bl	81081c8 <puts>
 8101a00:	e025      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8101a02:	7bfb      	ldrb	r3, [r7, #15]
 8101a04:	2b29      	cmp	r3, #41	; 0x29
 8101a06:	d103      	bne.n	8101a10 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8101a08:	4822      	ldr	r0, [pc, #136]	; (8101a94 <bno055_writeData+0x1c4>)
 8101a0a:	f006 fbdd 	bl	81081c8 <puts>
 8101a0e:	e01e      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8101a10:	7bfb      	ldrb	r3, [r7, #15]
 8101a12:	2b2a      	cmp	r3, #42	; 0x2a
 8101a14:	d103      	bne.n	8101a1e <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8101a16:	4820      	ldr	r0, [pc, #128]	; (8101a98 <bno055_writeData+0x1c8>)
 8101a18:	f006 fbd6 	bl	81081c8 <puts>
 8101a1c:	e017      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8101a1e:	7bfb      	ldrb	r3, [r7, #15]
 8101a20:	2b60      	cmp	r3, #96	; 0x60
 8101a22:	d103      	bne.n	8101a2c <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8101a24:	481d      	ldr	r0, [pc, #116]	; (8101a9c <bno055_writeData+0x1cc>)
 8101a26:	f006 fbcf 	bl	81081c8 <puts>
 8101a2a:	e010      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8101a2c:	7bfb      	ldrb	r3, [r7, #15]
 8101a2e:	2ba0      	cmp	r3, #160	; 0xa0
 8101a30:	d103      	bne.n	8101a3a <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8101a32:	481b      	ldr	r0, [pc, #108]	; (8101aa0 <bno055_writeData+0x1d0>)
 8101a34:	f006 fbc8 	bl	81081c8 <puts>
 8101a38:	e009      	b.n	8101a4e <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 8101a3a:	7bfb      	ldrb	r3, [r7, #15]
 8101a3c:	2be0      	cmp	r3, #224	; 0xe0
 8101a3e:	d106      	bne.n	8101a4e <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8101a40:	4818      	ldr	r0, [pc, #96]	; (8101aa4 <bno055_writeData+0x1d4>)
 8101a42:	f006 fbc1 	bl	81081c8 <puts>
 8101a46:	e002      	b.n	8101a4e <bno055_writeData+0x17e>
    return;
 8101a48:	bf00      	nop
 8101a4a:	e000      	b.n	8101a4e <bno055_writeData+0x17e>
    return;
 8101a4c:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8101a4e:	3718      	adds	r7, #24
 8101a50:	46bd      	mov	sp, r7
 8101a52:	bd80      	pop	{r7, pc}
 8101a54:	1000020c 	.word	0x1000020c
 8101a58:	0810bdfc 	.word	0x0810bdfc
 8101a5c:	0810be20 	.word	0x0810be20
 8101a60:	0810be48 	.word	0x0810be48
 8101a64:	0810be6c 	.word	0x0810be6c
 8101a68:	0810be84 	.word	0x0810be84
 8101a6c:	0810be98 	.word	0x0810be98
 8101a70:	0810beac 	.word	0x0810beac
 8101a74:	0810bec0 	.word	0x0810bec0
 8101a78:	0810bed4 	.word	0x0810bed4
 8101a7c:	0810bee8 	.word	0x0810bee8
 8101a80:	0810bf00 	.word	0x0810bf00
 8101a84:	0810bf18 	.word	0x0810bf18
 8101a88:	0810bf2c 	.word	0x0810bf2c
 8101a8c:	0810bf44 	.word	0x0810bf44
 8101a90:	0810bf5c 	.word	0x0810bf5c
 8101a94:	0810bf74 	.word	0x0810bf74
 8101a98:	0810bf94 	.word	0x0810bf94
 8101a9c:	0810bfb4 	.word	0x0810bfb4
 8101aa0:	0810bfcc 	.word	0x0810bfcc
 8101aa4:	0810bfe4 	.word	0x0810bfe4

08101aa8 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8101aa8:	b580      	push	{r7, lr}
 8101aaa:	b086      	sub	sp, #24
 8101aac:	af02      	add	r7, sp, #8
 8101aae:	4603      	mov	r3, r0
 8101ab0:	6039      	str	r1, [r7, #0]
 8101ab2:	71fb      	strb	r3, [r7, #7]
 8101ab4:	4613      	mov	r3, r2
 8101ab6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8101ab8:	4b0d      	ldr	r3, [pc, #52]	; (8101af0 <bno055_readData+0x48>)
 8101aba:	6818      	ldr	r0, [r3, #0]
 8101abc:	1dfa      	adds	r2, r7, #7
 8101abe:	2364      	movs	r3, #100	; 0x64
 8101ac0:	9300      	str	r3, [sp, #0]
 8101ac2:	2301      	movs	r3, #1
 8101ac4:	2150      	movs	r1, #80	; 0x50
 8101ac6:	f001 f971 	bl	8102dac <HAL_I2C_Master_Transmit>
 8101aca:	4603      	mov	r3, r0
 8101acc:	73fb      	strb	r3, [r7, #15]
                          100);
  ret = HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8101ace:	4b08      	ldr	r3, [pc, #32]	; (8101af0 <bno055_readData+0x48>)
 8101ad0:	6818      	ldr	r0, [r3, #0]
 8101ad2:	79bb      	ldrb	r3, [r7, #6]
 8101ad4:	b29b      	uxth	r3, r3
 8101ad6:	2264      	movs	r2, #100	; 0x64
 8101ad8:	9200      	str	r2, [sp, #0]
 8101ada:	683a      	ldr	r2, [r7, #0]
 8101adc:	2150      	movs	r1, #80	; 0x50
 8101ade:	f001 fa59 	bl	8102f94 <HAL_I2C_Master_Receive>
 8101ae2:	4603      	mov	r3, r0
 8101ae4:	73fb      	strb	r3, [r7, #15]
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8101ae6:	bf00      	nop
 8101ae8:	3710      	adds	r7, #16
 8101aea:	46bd      	mov	sp, r7
 8101aec:	bd80      	pop	{r7, pc}
 8101aee:	bf00      	nop
 8101af0:	1000020c 	.word	0x1000020c

08101af4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101af4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101af8:	b092      	sub	sp, #72	; 0x48
 8101afa:	af06      	add	r7, sp, #24

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101afc:	4bc2      	ldr	r3, [pc, #776]	; (8101e08 <main+0x314>)
 8101afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b02:	4ac1      	ldr	r2, [pc, #772]	; (8101e08 <main+0x314>)
 8101b04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101b08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b0c:	4bbe      	ldr	r3, [pc, #760]	; (8101e08 <main+0x314>)
 8101b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101b16:	62bb      	str	r3, [r7, #40]	; 0x28
 8101b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101b1a:	2001      	movs	r0, #1
 8101b1c:	f001 f8a4 	bl	8102c68 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101b20:	f001 ffda 	bl	8103ad8 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101b24:	2201      	movs	r2, #1
 8101b26:	2102      	movs	r1, #2
 8101b28:	2000      	movs	r0, #0
 8101b2a:	f001 ff5b 	bl	81039e4 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101b2e:	4bb7      	ldr	r3, [pc, #732]	; (8101e0c <main+0x318>)
 8101b30:	681b      	ldr	r3, [r3, #0]
 8101b32:	091b      	lsrs	r3, r3, #4
 8101b34:	f003 030f 	and.w	r3, r3, #15
 8101b38:	2b07      	cmp	r3, #7
 8101b3a:	d108      	bne.n	8101b4e <main+0x5a>
 8101b3c:	4bb4      	ldr	r3, [pc, #720]	; (8101e10 <main+0x31c>)
 8101b3e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101b42:	4ab3      	ldr	r2, [pc, #716]	; (8101e10 <main+0x31c>)
 8101b44:	f043 0301 	orr.w	r3, r3, #1
 8101b48:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8101b4c:	e007      	b.n	8101b5e <main+0x6a>
 8101b4e:	4bb0      	ldr	r3, [pc, #704]	; (8101e10 <main+0x31c>)
 8101b50:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101b54:	4aae      	ldr	r2, [pc, #696]	; (8101e10 <main+0x31c>)
 8101b56:	f043 0301 	orr.w	r3, r3, #1
 8101b5a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8101b5e:	f000 fca5 	bl	81024ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8101b62:	f000 fa4d 	bl	8102000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101b66:	f000 f9f5 	bl	8101f54 <MX_GPIO_Init>
  MX_I2C1_Init();
 8101b6a:	f000 f967 	bl	8101e3c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  MX_USART3_UART_Init();
 8101b6e:	f000 f9a5 	bl	8101ebc <MX_USART3_UART_Init>

  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1,BNO055_I2C_ADDR << 1,5,1000);
 8101b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101b76:	2205      	movs	r2, #5
 8101b78:	2150      	movs	r1, #80	; 0x50
 8101b7a:	48a6      	ldr	r0, [pc, #664]	; (8101e14 <main+0x320>)
 8101b7c:	f001 fb00 	bl	8103180 <HAL_I2C_IsDeviceReady>
 8101b80:	4603      	mov	r3, r0
 8101b82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  bno055_assignI2C(&hi2c1);
 8101b86:	48a3      	ldr	r0, [pc, #652]	; (8101e14 <main+0x320>)
 8101b88:	f7ff fe86 	bl	8101898 <bno055_assignI2C>
  bno055_setup();
 8101b8c:	f7ff fb14 	bl	81011b8 <bno055_setup>
  bno055_setOperationModeNDOF();
 8101b90:	f7ff faff 	bl	8101192 <bno055_setOperationModeNDOF>
  {
	  //printf("Prova\r\n");
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  bno055_vector_t v = bno055_getVectorEuler();
 8101b94:	f7ff fd45 	bl	8101622 <bno055_getVectorEuler>
 8101b98:	eeb0 4a40 	vmov.f32	s8, s0
 8101b9c:	eef0 4a60 	vmov.f32	s9, s1
 8101ba0:	eeb0 5a41 	vmov.f32	s10, s2
 8101ba4:	eef0 5a61 	vmov.f32	s11, s3
 8101ba8:	eeb0 6a42 	vmov.f32	s12, s4
 8101bac:	eef0 6a62 	vmov.f32	s13, s5
 8101bb0:	eeb0 7a43 	vmov.f32	s14, s6
 8101bb4:	eef0 7a63 	vmov.f32	s15, s7
 8101bb8:	ed87 4b00 	vstr	d4, [r7]
 8101bbc:	ed87 5b02 	vstr	d5, [r7, #8]
 8101bc0:	ed87 6b04 	vstr	d6, [r7, #16]
 8101bc4:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("Heading: %.2f Roll: %.2f Pitch: %.2f\r\n", v.x, v.y, v.z);
 8101bc8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8101bcc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101bd0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8101bd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101bd8:	e9cd 2300 	strd	r2, r3, [sp]
 8101bdc:	4622      	mov	r2, r4
 8101bde:	462b      	mov	r3, r5
 8101be0:	488d      	ldr	r0, [pc, #564]	; (8101e18 <main+0x324>)
 8101be2:	f006 fa6b 	bl	81080bc <iprintf>

	      v = bno055_getVectorQuaternion();
 8101be6:	f7ff fde5 	bl	81017b4 <bno055_getVectorQuaternion>
 8101bea:	eeb0 4a40 	vmov.f32	s8, s0
 8101bee:	eef0 4a60 	vmov.f32	s9, s1
 8101bf2:	eeb0 5a41 	vmov.f32	s10, s2
 8101bf6:	eef0 5a61 	vmov.f32	s11, s3
 8101bfa:	eeb0 6a42 	vmov.f32	s12, s4
 8101bfe:	eef0 6a62 	vmov.f32	s13, s5
 8101c02:	eeb0 7a43 	vmov.f32	s14, s6
 8101c06:	eef0 7a63 	vmov.f32	s15, s7
 8101c0a:	ed87 4b00 	vstr	d4, [r7]
 8101c0e:	ed87 5b02 	vstr	d5, [r7, #8]
 8101c12:	ed87 6b04 	vstr	d6, [r7, #16]
 8101c16:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("W: %.2f X: %.2f Y: %.2f Z: %.2f\r\n", v.w, v.x, v.y, v.z);
 8101c1a:	e9d7 8900 	ldrd	r8, r9, [r7]
 8101c1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8101c22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8101c26:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8101c2a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8101c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101c32:	e9cd 2300 	strd	r2, r3, [sp]
 8101c36:	4642      	mov	r2, r8
 8101c38:	464b      	mov	r3, r9
 8101c3a:	4878      	ldr	r0, [pc, #480]	; (8101e1c <main+0x328>)
 8101c3c:	f006 fa3e 	bl	81080bc <iprintf>

	      v = bno055_getVectorMagnetometer();
 8101c40:	f7ff fc69 	bl	8101516 <bno055_getVectorMagnetometer>
 8101c44:	eeb0 4a40 	vmov.f32	s8, s0
 8101c48:	eef0 4a60 	vmov.f32	s9, s1
 8101c4c:	eeb0 5a41 	vmov.f32	s10, s2
 8101c50:	eef0 5a61 	vmov.f32	s11, s3
 8101c54:	eeb0 6a42 	vmov.f32	s12, s4
 8101c58:	eef0 6a62 	vmov.f32	s13, s5
 8101c5c:	eeb0 7a43 	vmov.f32	s14, s6
 8101c60:	eef0 7a63 	vmov.f32	s15, s7
 8101c64:	ed87 4b00 	vstr	d4, [r7]
 8101c68:	ed87 5b02 	vstr	d5, [r7, #8]
 8101c6c:	ed87 6b04 	vstr	d6, [r7, #16]
 8101c70:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("MX: %.2f MY: %.2f MZ: %.2f\r\n", v.x, v.y, v.z);
 8101c74:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8101c78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101c7c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8101c80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101c84:	e9cd 2300 	strd	r2, r3, [sp]
 8101c88:	4622      	mov	r2, r4
 8101c8a:	462b      	mov	r3, r5
 8101c8c:	4864      	ldr	r0, [pc, #400]	; (8101e20 <main+0x32c>)
 8101c8e:	f006 fa15 	bl	81080bc <iprintf>

	      v = bno055_getVectorGyroscope();
 8101c92:	f7ff fc83 	bl	810159c <bno055_getVectorGyroscope>
 8101c96:	eeb0 4a40 	vmov.f32	s8, s0
 8101c9a:	eef0 4a60 	vmov.f32	s9, s1
 8101c9e:	eeb0 5a41 	vmov.f32	s10, s2
 8101ca2:	eef0 5a61 	vmov.f32	s11, s3
 8101ca6:	eeb0 6a42 	vmov.f32	s12, s4
 8101caa:	eef0 6a62 	vmov.f32	s13, s5
 8101cae:	eeb0 7a43 	vmov.f32	s14, s6
 8101cb2:	eef0 7a63 	vmov.f32	s15, s7
 8101cb6:	ed87 4b00 	vstr	d4, [r7]
 8101cba:	ed87 5b02 	vstr	d5, [r7, #8]
 8101cbe:	ed87 6b04 	vstr	d6, [r7, #16]
 8101cc2:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("GX: %.2f GY: %.2f GZ: %.2f\r\n", v.x, v.y, v.z);
 8101cc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8101cca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101cce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8101cd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101cd6:	e9cd 2300 	strd	r2, r3, [sp]
 8101cda:	4622      	mov	r2, r4
 8101cdc:	462b      	mov	r3, r5
 8101cde:	4851      	ldr	r0, [pc, #324]	; (8101e24 <main+0x330>)
 8101ce0:	f006 f9ec 	bl	81080bc <iprintf>

	      v = bno055_getVectorAccelerometer();
 8101ce4:	f7ff fbd4 	bl	8101490 <bno055_getVectorAccelerometer>
 8101ce8:	eeb0 4a40 	vmov.f32	s8, s0
 8101cec:	eef0 4a60 	vmov.f32	s9, s1
 8101cf0:	eeb0 5a41 	vmov.f32	s10, s2
 8101cf4:	eef0 5a61 	vmov.f32	s11, s3
 8101cf8:	eeb0 6a42 	vmov.f32	s12, s4
 8101cfc:	eef0 6a62 	vmov.f32	s13, s5
 8101d00:	eeb0 7a43 	vmov.f32	s14, s6
 8101d04:	eef0 7a63 	vmov.f32	s15, s7
 8101d08:	ed87 4b00 	vstr	d4, [r7]
 8101d0c:	ed87 5b02 	vstr	d5, [r7, #8]
 8101d10:	ed87 6b04 	vstr	d6, [r7, #16]
 8101d14:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("AX: %.2f AY: %.2f AZ: %.2f\r\n", v.x, v.y, v.z);
 8101d18:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8101d1c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101d20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8101d24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101d28:	e9cd 2300 	strd	r2, r3, [sp]
 8101d2c:	4622      	mov	r2, r4
 8101d2e:	462b      	mov	r3, r5
 8101d30:	483d      	ldr	r0, [pc, #244]	; (8101e28 <main+0x334>)
 8101d32:	f006 f9c3 	bl	81080bc <iprintf>

	      v = bno055_getVectorLinearAccel();
 8101d36:	f7ff fcb7 	bl	81016a8 <bno055_getVectorLinearAccel>
 8101d3a:	eeb0 4a40 	vmov.f32	s8, s0
 8101d3e:	eef0 4a60 	vmov.f32	s9, s1
 8101d42:	eeb0 5a41 	vmov.f32	s10, s2
 8101d46:	eef0 5a61 	vmov.f32	s11, s3
 8101d4a:	eeb0 6a42 	vmov.f32	s12, s4
 8101d4e:	eef0 6a62 	vmov.f32	s13, s5
 8101d52:	eeb0 7a43 	vmov.f32	s14, s6
 8101d56:	eef0 7a63 	vmov.f32	s15, s7
 8101d5a:	ed87 4b00 	vstr	d4, [r7]
 8101d5e:	ed87 5b02 	vstr	d5, [r7, #8]
 8101d62:	ed87 6b04 	vstr	d6, [r7, #16]
 8101d66:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("LAX: %.2f LAY: %.2f LAZ: %.2f\r\n", v.x, v.y, v.z);
 8101d6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8101d6e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101d72:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8101d76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101d7a:	e9cd 2300 	strd	r2, r3, [sp]
 8101d7e:	4622      	mov	r2, r4
 8101d80:	462b      	mov	r3, r5
 8101d82:	482a      	ldr	r0, [pc, #168]	; (8101e2c <main+0x338>)
 8101d84:	f006 f99a 	bl	81080bc <iprintf>

	      v = bno055_getVectorGravity();
 8101d88:	f7ff fcd1 	bl	810172e <bno055_getVectorGravity>
 8101d8c:	eeb0 4a40 	vmov.f32	s8, s0
 8101d90:	eef0 4a60 	vmov.f32	s9, s1
 8101d94:	eeb0 5a41 	vmov.f32	s10, s2
 8101d98:	eef0 5a61 	vmov.f32	s11, s3
 8101d9c:	eeb0 6a42 	vmov.f32	s12, s4
 8101da0:	eef0 6a62 	vmov.f32	s13, s5
 8101da4:	eeb0 7a43 	vmov.f32	s14, s6
 8101da8:	eef0 7a63 	vmov.f32	s15, s7
 8101dac:	ed87 4b00 	vstr	d4, [r7]
 8101db0:	ed87 5b02 	vstr	d5, [r7, #8]
 8101db4:	ed87 6b04 	vstr	d6, [r7, #16]
 8101db8:	ed87 7b06 	vstr	d7, [r7, #24]
	      printf("GrX: %.2f GrY: %.2f GrZ: %.2f\r\n", v.x, v.y, v.z);
 8101dbc:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8101dc0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101dc4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8101dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8101dcc:	e9cd 2300 	strd	r2, r3, [sp]
 8101dd0:	4622      	mov	r2, r4
 8101dd2:	462b      	mov	r3, r5
 8101dd4:	4816      	ldr	r0, [pc, #88]	; (8101e30 <main+0x33c>)
 8101dd6:	f006 f971 	bl	81080bc <iprintf>

	      printf("\r\n\r\n");
 8101dda:	4816      	ldr	r0, [pc, #88]	; (8101e34 <main+0x340>)
 8101ddc:	f006 f9f4 	bl	81081c8 <puts>
	      HAL_Delay(1000);
 8101de0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101de4:	f000 fc16 	bl	8102614 <HAL_Delay>

	      bno055_axis_map_t axis = {
 8101de8:	4a13      	ldr	r2, [pc, #76]	; (8101e38 <main+0x344>)
 8101dea:	f107 0320 	add.w	r3, r7, #32
 8101dee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8101df2:	6018      	str	r0, [r3, #0]
 8101df4:	3304      	adds	r3, #4
 8101df6:	8019      	strh	r1, [r3, #0]
	        .y = BNO055_AXIS_Y,
	        .y_sign = BNO055_AXIS_SIGN_POSITIVE,
	        .z = BNO055_AXIS_Z,
	        .z_sign = BNO055_AXIS_SIGN_POSITIVE
	      };
	      bno055_setAxisMap(axis);
 8101df8:	f107 0320 	add.w	r3, r7, #32
 8101dfc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8101e00:	f7ff fd1b 	bl	810183a <bno055_setAxisMap>
  {
 8101e04:	e6c6      	b.n	8101b94 <main+0xa0>
 8101e06:	bf00      	nop
 8101e08:	58024400 	.word	0x58024400
 8101e0c:	e000ed00 	.word	0xe000ed00
 8101e10:	58026400 	.word	0x58026400
 8101e14:	10000210 	.word	0x10000210
 8101e18:	0810bffc 	.word	0x0810bffc
 8101e1c:	0810c024 	.word	0x0810c024
 8101e20:	0810c048 	.word	0x0810c048
 8101e24:	0810c068 	.word	0x0810c068
 8101e28:	0810c088 	.word	0x0810c088
 8101e2c:	0810c0a8 	.word	0x0810c0a8
 8101e30:	0810c0c8 	.word	0x0810c0c8
 8101e34:	0810c0e8 	.word	0x0810c0e8
 8101e38:	0810c0ec 	.word	0x0810c0ec

08101e3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8101e3c:	b580      	push	{r7, lr}
 8101e3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8101e40:	4b1b      	ldr	r3, [pc, #108]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e42:	4a1c      	ldr	r2, [pc, #112]	; (8101eb4 <MX_I2C1_Init+0x78>)
 8101e44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8101e46:	4b1a      	ldr	r3, [pc, #104]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e48:	4a1b      	ldr	r2, [pc, #108]	; (8101eb8 <MX_I2C1_Init+0x7c>)
 8101e4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8101e4c:	4b18      	ldr	r3, [pc, #96]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e4e:	2200      	movs	r2, #0
 8101e50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101e52:	4b17      	ldr	r3, [pc, #92]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e54:	2201      	movs	r2, #1
 8101e56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101e58:	4b15      	ldr	r3, [pc, #84]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e5a:	2200      	movs	r2, #0
 8101e5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8101e5e:	4b14      	ldr	r3, [pc, #80]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e60:	2200      	movs	r2, #0
 8101e62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101e64:	4b12      	ldr	r3, [pc, #72]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e66:	2200      	movs	r2, #0
 8101e68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8101e6a:	4b11      	ldr	r3, [pc, #68]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e6c:	2200      	movs	r2, #0
 8101e6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101e70:	4b0f      	ldr	r3, [pc, #60]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e72:	2200      	movs	r2, #0
 8101e74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101e76:	480e      	ldr	r0, [pc, #56]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e78:	f000 ff08 	bl	8102c8c <HAL_I2C_Init>
 8101e7c:	4603      	mov	r3, r0
 8101e7e:	2b00      	cmp	r3, #0
 8101e80:	d001      	beq.n	8101e86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101e82:	f000 f909 	bl	8102098 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101e86:	2100      	movs	r1, #0
 8101e88:	4809      	ldr	r0, [pc, #36]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e8a:	f001 fd13 	bl	81038b4 <HAL_I2CEx_ConfigAnalogFilter>
 8101e8e:	4603      	mov	r3, r0
 8101e90:	2b00      	cmp	r3, #0
 8101e92:	d001      	beq.n	8101e98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101e94:	f000 f900 	bl	8102098 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101e98:	2100      	movs	r1, #0
 8101e9a:	4805      	ldr	r0, [pc, #20]	; (8101eb0 <MX_I2C1_Init+0x74>)
 8101e9c:	f001 fd55 	bl	810394a <HAL_I2CEx_ConfigDigitalFilter>
 8101ea0:	4603      	mov	r3, r0
 8101ea2:	2b00      	cmp	r3, #0
 8101ea4:	d001      	beq.n	8101eaa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101ea6:	f000 f8f7 	bl	8102098 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8101eaa:	bf00      	nop
 8101eac:	bd80      	pop	{r7, pc}
 8101eae:	bf00      	nop
 8101eb0:	10000210 	.word	0x10000210
 8101eb4:	40005400 	.word	0x40005400
 8101eb8:	307075b1 	.word	0x307075b1

08101ebc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8101ebc:	b580      	push	{r7, lr}
 8101ebe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101ec0:	4b22      	ldr	r3, [pc, #136]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ec2:	4a23      	ldr	r2, [pc, #140]	; (8101f50 <MX_USART3_UART_Init+0x94>)
 8101ec4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101ec6:	4b21      	ldr	r3, [pc, #132]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ec8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101ecc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101ece:	4b1f      	ldr	r3, [pc, #124]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ed0:	2200      	movs	r2, #0
 8101ed2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101ed4:	4b1d      	ldr	r3, [pc, #116]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ed6:	2200      	movs	r2, #0
 8101ed8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101eda:	4b1c      	ldr	r3, [pc, #112]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101edc:	2200      	movs	r2, #0
 8101ede:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101ee0:	4b1a      	ldr	r3, [pc, #104]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ee2:	220c      	movs	r2, #12
 8101ee4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101ee6:	4b19      	ldr	r3, [pc, #100]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ee8:	2200      	movs	r2, #0
 8101eea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101eec:	4b17      	ldr	r3, [pc, #92]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101eee:	2200      	movs	r2, #0
 8101ef0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101ef2:	4b16      	ldr	r3, [pc, #88]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101ef4:	2200      	movs	r2, #0
 8101ef6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101ef8:	4b14      	ldr	r3, [pc, #80]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101efa:	2200      	movs	r2, #0
 8101efc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101efe:	4b13      	ldr	r3, [pc, #76]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101f00:	2200      	movs	r2, #0
 8101f02:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101f04:	4811      	ldr	r0, [pc, #68]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101f06:	f004 f919 	bl	810613c <HAL_UART_Init>
 8101f0a:	4603      	mov	r3, r0
 8101f0c:	2b00      	cmp	r3, #0
 8101f0e:	d001      	beq.n	8101f14 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101f10:	f000 f8c2 	bl	8102098 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101f14:	2100      	movs	r1, #0
 8101f16:	480d      	ldr	r0, [pc, #52]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101f18:	f005 f94c 	bl	81071b4 <HAL_UARTEx_SetTxFifoThreshold>
 8101f1c:	4603      	mov	r3, r0
 8101f1e:	2b00      	cmp	r3, #0
 8101f20:	d001      	beq.n	8101f26 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101f22:	f000 f8b9 	bl	8102098 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101f26:	2100      	movs	r1, #0
 8101f28:	4808      	ldr	r0, [pc, #32]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101f2a:	f005 f981 	bl	8107230 <HAL_UARTEx_SetRxFifoThreshold>
 8101f2e:	4603      	mov	r3, r0
 8101f30:	2b00      	cmp	r3, #0
 8101f32:	d001      	beq.n	8101f38 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101f34:	f000 f8b0 	bl	8102098 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101f38:	4804      	ldr	r0, [pc, #16]	; (8101f4c <MX_USART3_UART_Init+0x90>)
 8101f3a:	f005 f902 	bl	8107142 <HAL_UARTEx_DisableFifoMode>
 8101f3e:	4603      	mov	r3, r0
 8101f40:	2b00      	cmp	r3, #0
 8101f42:	d001      	beq.n	8101f48 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101f44:	f000 f8a8 	bl	8102098 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101f48:	bf00      	nop
 8101f4a:	bd80      	pop	{r7, pc}
 8101f4c:	1000025c 	.word	0x1000025c
 8101f50:	40004800 	.word	0x40004800

08101f54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101f54:	b580      	push	{r7, lr}
 8101f56:	b088      	sub	sp, #32
 8101f58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101f5a:	f107 030c 	add.w	r3, r7, #12
 8101f5e:	2200      	movs	r2, #0
 8101f60:	601a      	str	r2, [r3, #0]
 8101f62:	605a      	str	r2, [r3, #4]
 8101f64:	609a      	str	r2, [r3, #8]
 8101f66:	60da      	str	r2, [r3, #12]
 8101f68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101f6a:	4b23      	ldr	r3, [pc, #140]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101f6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f70:	4a21      	ldr	r2, [pc, #132]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101f72:	f043 0301 	orr.w	r3, r3, #1
 8101f76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101f7a:	4b1f      	ldr	r3, [pc, #124]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f80:	f003 0301 	and.w	r3, r3, #1
 8101f84:	60bb      	str	r3, [r7, #8]
 8101f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101f88:	4b1b      	ldr	r3, [pc, #108]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101f8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f8e:	4a1a      	ldr	r2, [pc, #104]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101f90:	f043 0308 	orr.w	r3, r3, #8
 8101f94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101f98:	4b17      	ldr	r3, [pc, #92]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f9e:	f003 0308 	and.w	r3, r3, #8
 8101fa2:	607b      	str	r3, [r7, #4]
 8101fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101fa6:	4b14      	ldr	r3, [pc, #80]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fac:	4a12      	ldr	r2, [pc, #72]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101fae:	f043 0302 	orr.w	r3, r3, #2
 8101fb2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101fb6:	4b10      	ldr	r3, [pc, #64]	; (8101ff8 <MX_GPIO_Init+0xa4>)
 8101fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fbc:	f003 0302 	and.w	r3, r3, #2
 8101fc0:	603b      	str	r3, [r7, #0]
 8101fc2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8101fc4:	2308      	movs	r3, #8
 8101fc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101fc8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101fcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fce:	2300      	movs	r3, #0
 8101fd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101fd2:	f107 030c 	add.w	r3, r7, #12
 8101fd6:	4619      	mov	r1, r3
 8101fd8:	4808      	ldr	r0, [pc, #32]	; (8101ffc <MX_GPIO_Init+0xa8>)
 8101fda:	f000 fc6f 	bl	81028bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8101fde:	2200      	movs	r2, #0
 8101fe0:	2100      	movs	r1, #0
 8101fe2:	2009      	movs	r0, #9
 8101fe4:	f000 fc21 	bl	810282a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8101fe8:	2009      	movs	r0, #9
 8101fea:	f000 fc38 	bl	810285e <HAL_NVIC_EnableIRQ>

}
 8101fee:	bf00      	nop
 8101ff0:	3720      	adds	r7, #32
 8101ff2:	46bd      	mov	sp, r7
 8101ff4:	bd80      	pop	{r7, pc}
 8101ff6:	bf00      	nop
 8101ff8:	58024400 	.word	0x58024400
 8101ffc:	58020000 	.word	0x58020000

08102000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8102000:	b580      	push	{r7, lr}
 8102002:	b09c      	sub	sp, #112	; 0x70
 8102004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8102006:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810200a:	224c      	movs	r2, #76	; 0x4c
 810200c:	2100      	movs	r1, #0
 810200e:	4618      	mov	r0, r3
 8102010:	f005 f9d2 	bl	81073b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8102014:	1d3b      	adds	r3, r7, #4
 8102016:	2220      	movs	r2, #32
 8102018:	2100      	movs	r1, #0
 810201a:	4618      	mov	r0, r3
 810201c:	f005 f9cc 	bl	81073b8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8102020:	2302      	movs	r3, #2
 8102022:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8102024:	2301      	movs	r3, #1
 8102026:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8102028:	2340      	movs	r3, #64	; 0x40
 810202a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 810202c:	2300      	movs	r3, #0
 810202e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8102030:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8102034:	4618      	mov	r0, r3
 8102036:	f001 fd5d 	bl	8103af4 <HAL_RCC_OscConfig>
 810203a:	4603      	mov	r3, r0
 810203c:	2b00      	cmp	r3, #0
 810203e:	d001      	beq.n	8102044 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8102040:	f000 f82a 	bl	8102098 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8102044:	231b      	movs	r3, #27
 8102046:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8102048:	2300      	movs	r3, #0
 810204a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 810204c:	2300      	movs	r3, #0
 810204e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8102050:	2300      	movs	r3, #0
 8102052:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8102054:	2300      	movs	r3, #0
 8102056:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8102058:	1d3b      	adds	r3, r7, #4
 810205a:	2100      	movs	r1, #0
 810205c:	4618      	mov	r0, r3
 810205e:	f002 f977 	bl	8104350 <HAL_RCC_ClockConfig>
 8102062:	4603      	mov	r3, r0
 8102064:	2b00      	cmp	r3, #0
 8102066:	d001      	beq.n	810206c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8102068:	f000 f816 	bl	8102098 <Error_Handler>
  }
}
 810206c:	bf00      	nop
 810206e:	3770      	adds	r7, #112	; 0x70
 8102070:	46bd      	mov	sp, r7
 8102072:	bd80      	pop	{r7, pc}

08102074 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch){
 8102074:	b580      	push	{r7, lr}
 8102076:	b082      	sub	sp, #8
 8102078:	af00      	add	r7, sp, #0
 810207a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 810207c:	1d39      	adds	r1, r7, #4
 810207e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8102082:	2201      	movs	r2, #1
 8102084:	4803      	ldr	r0, [pc, #12]	; (8102094 <__io_putchar+0x20>)
 8102086:	f004 f8a9 	bl	81061dc <HAL_UART_Transmit>
	return ch;
 810208a:	687b      	ldr	r3, [r7, #4]
}
 810208c:	4618      	mov	r0, r3
 810208e:	3708      	adds	r7, #8
 8102090:	46bd      	mov	sp, r7
 8102092:	bd80      	pop	{r7, pc}
 8102094:	1000025c 	.word	0x1000025c

08102098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8102098:	b480      	push	{r7}
 810209a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810209c:	b672      	cpsid	i
}
 810209e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81020a0:	e7fe      	b.n	81020a0 <Error_Handler+0x8>
	...

081020a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81020a4:	b480      	push	{r7}
 81020a6:	b083      	sub	sp, #12
 81020a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81020aa:	4b0a      	ldr	r3, [pc, #40]	; (81020d4 <HAL_MspInit+0x30>)
 81020ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81020b0:	4a08      	ldr	r2, [pc, #32]	; (81020d4 <HAL_MspInit+0x30>)
 81020b2:	f043 0302 	orr.w	r3, r3, #2
 81020b6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81020ba:	4b06      	ldr	r3, [pc, #24]	; (81020d4 <HAL_MspInit+0x30>)
 81020bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81020c0:	f003 0302 	and.w	r3, r3, #2
 81020c4:	607b      	str	r3, [r7, #4]
 81020c6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81020c8:	bf00      	nop
 81020ca:	370c      	adds	r7, #12
 81020cc:	46bd      	mov	sp, r7
 81020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020d2:	4770      	bx	lr
 81020d4:	58024400 	.word	0x58024400

081020d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 81020d8:	b580      	push	{r7, lr}
 81020da:	b0b8      	sub	sp, #224	; 0xe0
 81020dc:	af00      	add	r7, sp, #0
 81020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81020e0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81020e4:	2200      	movs	r2, #0
 81020e6:	601a      	str	r2, [r3, #0]
 81020e8:	605a      	str	r2, [r3, #4]
 81020ea:	609a      	str	r2, [r3, #8]
 81020ec:	60da      	str	r2, [r3, #12]
 81020ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81020f0:	f107 0310 	add.w	r3, r7, #16
 81020f4:	22bc      	movs	r2, #188	; 0xbc
 81020f6:	2100      	movs	r1, #0
 81020f8:	4618      	mov	r0, r3
 81020fa:	f005 f95d 	bl	81073b8 <memset>
  if(hi2c->Instance==I2C1)
 81020fe:	687b      	ldr	r3, [r7, #4]
 8102100:	681b      	ldr	r3, [r3, #0]
 8102102:	4a24      	ldr	r2, [pc, #144]	; (8102194 <HAL_I2C_MspInit+0xbc>)
 8102104:	4293      	cmp	r3, r2
 8102106:	d141      	bne.n	810218c <HAL_I2C_MspInit+0xb4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8102108:	2308      	movs	r3, #8
 810210a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 810210c:	2300      	movs	r3, #0
 810210e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102112:	f107 0310 	add.w	r3, r7, #16
 8102116:	4618      	mov	r0, r3
 8102118:	f002 fca8 	bl	8104a6c <HAL_RCCEx_PeriphCLKConfig>
 810211c:	4603      	mov	r3, r0
 810211e:	2b00      	cmp	r3, #0
 8102120:	d001      	beq.n	8102126 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8102122:	f7ff ffb9 	bl	8102098 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102126:	4b1c      	ldr	r3, [pc, #112]	; (8102198 <HAL_I2C_MspInit+0xc0>)
 8102128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810212c:	4a1a      	ldr	r2, [pc, #104]	; (8102198 <HAL_I2C_MspInit+0xc0>)
 810212e:	f043 0302 	orr.w	r3, r3, #2
 8102132:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102136:	4b18      	ldr	r3, [pc, #96]	; (8102198 <HAL_I2C_MspInit+0xc0>)
 8102138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810213c:	f003 0302 	and.w	r3, r3, #2
 8102140:	60fb      	str	r3, [r7, #12]
 8102142:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8102144:	23c0      	movs	r3, #192	; 0xc0
 8102146:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810214a:	2312      	movs	r3, #18
 810214c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102150:	2300      	movs	r3, #0
 8102152:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102156:	2300      	movs	r3, #0
 8102158:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 810215c:	2304      	movs	r3, #4
 810215e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102162:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8102166:	4619      	mov	r1, r3
 8102168:	480c      	ldr	r0, [pc, #48]	; (810219c <HAL_I2C_MspInit+0xc4>)
 810216a:	f000 fba7 	bl	81028bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 810216e:	4b0a      	ldr	r3, [pc, #40]	; (8102198 <HAL_I2C_MspInit+0xc0>)
 8102170:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102174:	4a08      	ldr	r2, [pc, #32]	; (8102198 <HAL_I2C_MspInit+0xc0>)
 8102176:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810217a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810217e:	4b06      	ldr	r3, [pc, #24]	; (8102198 <HAL_I2C_MspInit+0xc0>)
 8102180:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102184:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102188:	60bb      	str	r3, [r7, #8]
 810218a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 810218c:	bf00      	nop
 810218e:	37e0      	adds	r7, #224	; 0xe0
 8102190:	46bd      	mov	sp, r7
 8102192:	bd80      	pop	{r7, pc}
 8102194:	40005400 	.word	0x40005400
 8102198:	58024400 	.word	0x58024400
 810219c:	58020400 	.word	0x58020400

081021a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 81021a0:	b580      	push	{r7, lr}
 81021a2:	b0b8      	sub	sp, #224	; 0xe0
 81021a4:	af00      	add	r7, sp, #0
 81021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81021a8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81021ac:	2200      	movs	r2, #0
 81021ae:	601a      	str	r2, [r3, #0]
 81021b0:	605a      	str	r2, [r3, #4]
 81021b2:	609a      	str	r2, [r3, #8]
 81021b4:	60da      	str	r2, [r3, #12]
 81021b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81021b8:	f107 0310 	add.w	r3, r7, #16
 81021bc:	22bc      	movs	r2, #188	; 0xbc
 81021be:	2100      	movs	r1, #0
 81021c0:	4618      	mov	r0, r3
 81021c2:	f005 f8f9 	bl	81073b8 <memset>
  if(huart->Instance==USART3)
 81021c6:	687b      	ldr	r3, [r7, #4]
 81021c8:	681b      	ldr	r3, [r3, #0]
 81021ca:	4a25      	ldr	r2, [pc, #148]	; (8102260 <HAL_UART_MspInit+0xc0>)
 81021cc:	4293      	cmp	r3, r2
 81021ce:	d142      	bne.n	8102256 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81021d0:	2302      	movs	r3, #2
 81021d2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81021d4:	2300      	movs	r3, #0
 81021d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81021da:	f107 0310 	add.w	r3, r7, #16
 81021de:	4618      	mov	r0, r3
 81021e0:	f002 fc44 	bl	8104a6c <HAL_RCCEx_PeriphCLKConfig>
 81021e4:	4603      	mov	r3, r0
 81021e6:	2b00      	cmp	r3, #0
 81021e8:	d001      	beq.n	81021ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 81021ea:	f7ff ff55 	bl	8102098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81021ee:	4b1d      	ldr	r3, [pc, #116]	; (8102264 <HAL_UART_MspInit+0xc4>)
 81021f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021f4:	4a1b      	ldr	r2, [pc, #108]	; (8102264 <HAL_UART_MspInit+0xc4>)
 81021f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81021fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81021fe:	4b19      	ldr	r3, [pc, #100]	; (8102264 <HAL_UART_MspInit+0xc4>)
 8102200:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102204:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102208:	60fb      	str	r3, [r7, #12]
 810220a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 810220c:	4b15      	ldr	r3, [pc, #84]	; (8102264 <HAL_UART_MspInit+0xc4>)
 810220e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102212:	4a14      	ldr	r2, [pc, #80]	; (8102264 <HAL_UART_MspInit+0xc4>)
 8102214:	f043 0308 	orr.w	r3, r3, #8
 8102218:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810221c:	4b11      	ldr	r3, [pc, #68]	; (8102264 <HAL_UART_MspInit+0xc4>)
 810221e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102222:	f003 0308 	and.w	r3, r3, #8
 8102226:	60bb      	str	r3, [r7, #8]
 8102228:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 810222a:	f44f 7340 	mov.w	r3, #768	; 0x300
 810222e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102232:	2302      	movs	r3, #2
 8102234:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102238:	2300      	movs	r3, #0
 810223a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810223e:	2300      	movs	r3, #0
 8102240:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102244:	2307      	movs	r3, #7
 8102246:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810224a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810224e:	4619      	mov	r1, r3
 8102250:	4805      	ldr	r0, [pc, #20]	; (8102268 <HAL_UART_MspInit+0xc8>)
 8102252:	f000 fb33 	bl	81028bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8102256:	bf00      	nop
 8102258:	37e0      	adds	r7, #224	; 0xe0
 810225a:	46bd      	mov	sp, r7
 810225c:	bd80      	pop	{r7, pc}
 810225e:	bf00      	nop
 8102260:	40004800 	.word	0x40004800
 8102264:	58024400 	.word	0x58024400
 8102268:	58020c00 	.word	0x58020c00

0810226c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810226c:	b480      	push	{r7}
 810226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8102270:	e7fe      	b.n	8102270 <NMI_Handler+0x4>

08102272 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8102272:	b480      	push	{r7}
 8102274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102276:	e7fe      	b.n	8102276 <HardFault_Handler+0x4>

08102278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102278:	b480      	push	{r7}
 810227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810227c:	e7fe      	b.n	810227c <MemManage_Handler+0x4>

0810227e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810227e:	b480      	push	{r7}
 8102280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102282:	e7fe      	b.n	8102282 <BusFault_Handler+0x4>

08102284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8102284:	b480      	push	{r7}
 8102286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102288:	e7fe      	b.n	8102288 <UsageFault_Handler+0x4>

0810228a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810228a:	b480      	push	{r7}
 810228c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810228e:	bf00      	nop
 8102290:	46bd      	mov	sp, r7
 8102292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102296:	4770      	bx	lr

08102298 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102298:	b480      	push	{r7}
 810229a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810229c:	bf00      	nop
 810229e:	46bd      	mov	sp, r7
 81022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022a4:	4770      	bx	lr

081022a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81022a6:	b480      	push	{r7}
 81022a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81022aa:	bf00      	nop
 81022ac:	46bd      	mov	sp, r7
 81022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022b2:	4770      	bx	lr

081022b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81022b4:	b580      	push	{r7, lr}
 81022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81022b8:	f000 f98c 	bl	81025d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81022bc:	bf00      	nop
 81022be:	bd80      	pop	{r7, pc}

081022c0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 81022c0:	b580      	push	{r7, lr}
 81022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 81022c4:	2008      	movs	r0, #8
 81022c6:	f000 fca9 	bl	8102c1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 81022ca:	bf00      	nop
 81022cc:	bd80      	pop	{r7, pc}

081022ce <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 81022ce:	b480      	push	{r7}
 81022d0:	af00      	add	r7, sp, #0
	return 1;
 81022d2:	2301      	movs	r3, #1
}
 81022d4:	4618      	mov	r0, r3
 81022d6:	46bd      	mov	sp, r7
 81022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022dc:	4770      	bx	lr

081022de <_kill>:

int _kill(int pid, int sig)
{
 81022de:	b580      	push	{r7, lr}
 81022e0:	b082      	sub	sp, #8
 81022e2:	af00      	add	r7, sp, #0
 81022e4:	6078      	str	r0, [r7, #4]
 81022e6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 81022e8:	f005 f82e 	bl	8107348 <__errno>
 81022ec:	4603      	mov	r3, r0
 81022ee:	2216      	movs	r2, #22
 81022f0:	601a      	str	r2, [r3, #0]
	return -1;
 81022f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 81022f6:	4618      	mov	r0, r3
 81022f8:	3708      	adds	r7, #8
 81022fa:	46bd      	mov	sp, r7
 81022fc:	bd80      	pop	{r7, pc}

081022fe <_exit>:

void _exit (int status)
{
 81022fe:	b580      	push	{r7, lr}
 8102300:	b082      	sub	sp, #8
 8102302:	af00      	add	r7, sp, #0
 8102304:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8102306:	f04f 31ff 	mov.w	r1, #4294967295
 810230a:	6878      	ldr	r0, [r7, #4]
 810230c:	f7ff ffe7 	bl	81022de <_kill>
	while (1) {}		/* Make sure we hang here */
 8102310:	e7fe      	b.n	8102310 <_exit+0x12>

08102312 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8102312:	b580      	push	{r7, lr}
 8102314:	b086      	sub	sp, #24
 8102316:	af00      	add	r7, sp, #0
 8102318:	60f8      	str	r0, [r7, #12]
 810231a:	60b9      	str	r1, [r7, #8]
 810231c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810231e:	2300      	movs	r3, #0
 8102320:	617b      	str	r3, [r7, #20]
 8102322:	e00a      	b.n	810233a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8102324:	f3af 8000 	nop.w
 8102328:	4601      	mov	r1, r0
 810232a:	68bb      	ldr	r3, [r7, #8]
 810232c:	1c5a      	adds	r2, r3, #1
 810232e:	60ba      	str	r2, [r7, #8]
 8102330:	b2ca      	uxtb	r2, r1
 8102332:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102334:	697b      	ldr	r3, [r7, #20]
 8102336:	3301      	adds	r3, #1
 8102338:	617b      	str	r3, [r7, #20]
 810233a:	697a      	ldr	r2, [r7, #20]
 810233c:	687b      	ldr	r3, [r7, #4]
 810233e:	429a      	cmp	r2, r3
 8102340:	dbf0      	blt.n	8102324 <_read+0x12>
	}

return len;
 8102342:	687b      	ldr	r3, [r7, #4]
}
 8102344:	4618      	mov	r0, r3
 8102346:	3718      	adds	r7, #24
 8102348:	46bd      	mov	sp, r7
 810234a:	bd80      	pop	{r7, pc}

0810234c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 810234c:	b580      	push	{r7, lr}
 810234e:	b086      	sub	sp, #24
 8102350:	af00      	add	r7, sp, #0
 8102352:	60f8      	str	r0, [r7, #12]
 8102354:	60b9      	str	r1, [r7, #8]
 8102356:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102358:	2300      	movs	r3, #0
 810235a:	617b      	str	r3, [r7, #20]
 810235c:	e009      	b.n	8102372 <_write+0x26>
	{
		__io_putchar(*ptr++);
 810235e:	68bb      	ldr	r3, [r7, #8]
 8102360:	1c5a      	adds	r2, r3, #1
 8102362:	60ba      	str	r2, [r7, #8]
 8102364:	781b      	ldrb	r3, [r3, #0]
 8102366:	4618      	mov	r0, r3
 8102368:	f7ff fe84 	bl	8102074 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810236c:	697b      	ldr	r3, [r7, #20]
 810236e:	3301      	adds	r3, #1
 8102370:	617b      	str	r3, [r7, #20]
 8102372:	697a      	ldr	r2, [r7, #20]
 8102374:	687b      	ldr	r3, [r7, #4]
 8102376:	429a      	cmp	r2, r3
 8102378:	dbf1      	blt.n	810235e <_write+0x12>
	}
	return len;
 810237a:	687b      	ldr	r3, [r7, #4]
}
 810237c:	4618      	mov	r0, r3
 810237e:	3718      	adds	r7, #24
 8102380:	46bd      	mov	sp, r7
 8102382:	bd80      	pop	{r7, pc}

08102384 <_close>:

int _close(int file)
{
 8102384:	b480      	push	{r7}
 8102386:	b083      	sub	sp, #12
 8102388:	af00      	add	r7, sp, #0
 810238a:	6078      	str	r0, [r7, #4]
	return -1;
 810238c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8102390:	4618      	mov	r0, r3
 8102392:	370c      	adds	r7, #12
 8102394:	46bd      	mov	sp, r7
 8102396:	f85d 7b04 	ldr.w	r7, [sp], #4
 810239a:	4770      	bx	lr

0810239c <_fstat>:


int _fstat(int file, struct stat *st)
{
 810239c:	b480      	push	{r7}
 810239e:	b083      	sub	sp, #12
 81023a0:	af00      	add	r7, sp, #0
 81023a2:	6078      	str	r0, [r7, #4]
 81023a4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 81023a6:	683b      	ldr	r3, [r7, #0]
 81023a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81023ac:	605a      	str	r2, [r3, #4]
	return 0;
 81023ae:	2300      	movs	r3, #0
}
 81023b0:	4618      	mov	r0, r3
 81023b2:	370c      	adds	r7, #12
 81023b4:	46bd      	mov	sp, r7
 81023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023ba:	4770      	bx	lr

081023bc <_isatty>:

int _isatty(int file)
{
 81023bc:	b480      	push	{r7}
 81023be:	b083      	sub	sp, #12
 81023c0:	af00      	add	r7, sp, #0
 81023c2:	6078      	str	r0, [r7, #4]
	return 1;
 81023c4:	2301      	movs	r3, #1
}
 81023c6:	4618      	mov	r0, r3
 81023c8:	370c      	adds	r7, #12
 81023ca:	46bd      	mov	sp, r7
 81023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023d0:	4770      	bx	lr

081023d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 81023d2:	b480      	push	{r7}
 81023d4:	b085      	sub	sp, #20
 81023d6:	af00      	add	r7, sp, #0
 81023d8:	60f8      	str	r0, [r7, #12]
 81023da:	60b9      	str	r1, [r7, #8]
 81023dc:	607a      	str	r2, [r7, #4]
	return 0;
 81023de:	2300      	movs	r3, #0
}
 81023e0:	4618      	mov	r0, r3
 81023e2:	3714      	adds	r7, #20
 81023e4:	46bd      	mov	sp, r7
 81023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023ea:	4770      	bx	lr

081023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 81023ec:	b580      	push	{r7, lr}
 81023ee:	b086      	sub	sp, #24
 81023f0:	af00      	add	r7, sp, #0
 81023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 81023f4:	4a14      	ldr	r2, [pc, #80]	; (8102448 <_sbrk+0x5c>)
 81023f6:	4b15      	ldr	r3, [pc, #84]	; (810244c <_sbrk+0x60>)
 81023f8:	1ad3      	subs	r3, r2, r3
 81023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81023fc:	697b      	ldr	r3, [r7, #20]
 81023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102400:	4b13      	ldr	r3, [pc, #76]	; (8102450 <_sbrk+0x64>)
 8102402:	681b      	ldr	r3, [r3, #0]
 8102404:	2b00      	cmp	r3, #0
 8102406:	d102      	bne.n	810240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8102408:	4b11      	ldr	r3, [pc, #68]	; (8102450 <_sbrk+0x64>)
 810240a:	4a12      	ldr	r2, [pc, #72]	; (8102454 <_sbrk+0x68>)
 810240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 810240e:	4b10      	ldr	r3, [pc, #64]	; (8102450 <_sbrk+0x64>)
 8102410:	681a      	ldr	r2, [r3, #0]
 8102412:	687b      	ldr	r3, [r7, #4]
 8102414:	4413      	add	r3, r2
 8102416:	693a      	ldr	r2, [r7, #16]
 8102418:	429a      	cmp	r2, r3
 810241a:	d207      	bcs.n	810242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 810241c:	f004 ff94 	bl	8107348 <__errno>
 8102420:	4603      	mov	r3, r0
 8102422:	220c      	movs	r2, #12
 8102424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8102426:	f04f 33ff 	mov.w	r3, #4294967295
 810242a:	e009      	b.n	8102440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 810242c:	4b08      	ldr	r3, [pc, #32]	; (8102450 <_sbrk+0x64>)
 810242e:	681b      	ldr	r3, [r3, #0]
 8102430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8102432:	4b07      	ldr	r3, [pc, #28]	; (8102450 <_sbrk+0x64>)
 8102434:	681a      	ldr	r2, [r3, #0]
 8102436:	687b      	ldr	r3, [r7, #4]
 8102438:	4413      	add	r3, r2
 810243a:	4a05      	ldr	r2, [pc, #20]	; (8102450 <_sbrk+0x64>)
 810243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810243e:	68fb      	ldr	r3, [r7, #12]
}
 8102440:	4618      	mov	r0, r3
 8102442:	3718      	adds	r7, #24
 8102444:	46bd      	mov	sp, r7
 8102446:	bd80      	pop	{r7, pc}
 8102448:	10048000 	.word	0x10048000
 810244c:	00000400 	.word	0x00000400
 8102450:	100002ec 	.word	0x100002ec
 8102454:	10000308 	.word	0x10000308

08102458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8102458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102490 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810245c:	f7fe fe54 	bl	8101108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102460:	480c      	ldr	r0, [pc, #48]	; (8102494 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102462:	490d      	ldr	r1, [pc, #52]	; (8102498 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102464:	4a0d      	ldr	r2, [pc, #52]	; (810249c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8102466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102468:	e002      	b.n	8102470 <LoopCopyDataInit>

0810246a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810246a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810246c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810246e:	3304      	adds	r3, #4

08102470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102474:	d3f9      	bcc.n	810246a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8102476:	4a0a      	ldr	r2, [pc, #40]	; (81024a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102478:	4c0a      	ldr	r4, [pc, #40]	; (81024a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 810247a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810247c:	e001      	b.n	8102482 <LoopFillZerobss>

0810247e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810247e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102480:	3204      	adds	r2, #4

08102482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8102482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102484:	d3fb      	bcc.n	810247e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102486:	f004 ff65 	bl	8107354 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810248a:	f7ff fb33 	bl	8101af4 <main>
  bx  lr
 810248e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102490:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102494:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102498:	100001f0 	.word	0x100001f0
  ldr r2, =_sidata
 810249c:	0810c5ec 	.word	0x0810c5ec
  ldr r2, =_sbss
 81024a0:	100001f0 	.word	0x100001f0
  ldr r4, =_ebss
 81024a4:	10000304 	.word	0x10000304

081024a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81024a8:	e7fe      	b.n	81024a8 <ADC3_IRQHandler>
	...

081024ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81024ac:	b580      	push	{r7, lr}
 81024ae:	b082      	sub	sp, #8
 81024b0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81024b2:	4b28      	ldr	r3, [pc, #160]	; (8102554 <HAL_Init+0xa8>)
 81024b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81024b8:	4a26      	ldr	r2, [pc, #152]	; (8102554 <HAL_Init+0xa8>)
 81024ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81024be:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81024c2:	4b24      	ldr	r3, [pc, #144]	; (8102554 <HAL_Init+0xa8>)
 81024c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81024c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81024cc:	603b      	str	r3, [r7, #0]
 81024ce:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81024d0:	4b21      	ldr	r3, [pc, #132]	; (8102558 <HAL_Init+0xac>)
 81024d2:	681b      	ldr	r3, [r3, #0]
 81024d4:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81024d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81024dc:	4a1e      	ldr	r2, [pc, #120]	; (8102558 <HAL_Init+0xac>)
 81024de:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81024e2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81024e4:	4b1c      	ldr	r3, [pc, #112]	; (8102558 <HAL_Init+0xac>)
 81024e6:	681b      	ldr	r3, [r3, #0]
 81024e8:	4a1b      	ldr	r2, [pc, #108]	; (8102558 <HAL_Init+0xac>)
 81024ea:	f043 0301 	orr.w	r3, r3, #1
 81024ee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81024f0:	2003      	movs	r0, #3
 81024f2:	f000 f98f 	bl	8102814 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81024f6:	f002 f8e1 	bl	81046bc <HAL_RCC_GetSysClockFreq>
 81024fa:	4602      	mov	r2, r0
 81024fc:	4b15      	ldr	r3, [pc, #84]	; (8102554 <HAL_Init+0xa8>)
 81024fe:	699b      	ldr	r3, [r3, #24]
 8102500:	0a1b      	lsrs	r3, r3, #8
 8102502:	f003 030f 	and.w	r3, r3, #15
 8102506:	4915      	ldr	r1, [pc, #84]	; (810255c <HAL_Init+0xb0>)
 8102508:	5ccb      	ldrb	r3, [r1, r3]
 810250a:	f003 031f 	and.w	r3, r3, #31
 810250e:	fa22 f303 	lsr.w	r3, r2, r3
 8102512:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102514:	4b0f      	ldr	r3, [pc, #60]	; (8102554 <HAL_Init+0xa8>)
 8102516:	699b      	ldr	r3, [r3, #24]
 8102518:	f003 030f 	and.w	r3, r3, #15
 810251c:	4a0f      	ldr	r2, [pc, #60]	; (810255c <HAL_Init+0xb0>)
 810251e:	5cd3      	ldrb	r3, [r2, r3]
 8102520:	f003 031f 	and.w	r3, r3, #31
 8102524:	687a      	ldr	r2, [r7, #4]
 8102526:	fa22 f303 	lsr.w	r3, r2, r3
 810252a:	4a0d      	ldr	r2, [pc, #52]	; (8102560 <HAL_Init+0xb4>)
 810252c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810252e:	4b0c      	ldr	r3, [pc, #48]	; (8102560 <HAL_Init+0xb4>)
 8102530:	681b      	ldr	r3, [r3, #0]
 8102532:	4a0c      	ldr	r2, [pc, #48]	; (8102564 <HAL_Init+0xb8>)
 8102534:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102536:	2000      	movs	r0, #0
 8102538:	f000 f816 	bl	8102568 <HAL_InitTick>
 810253c:	4603      	mov	r3, r0
 810253e:	2b00      	cmp	r3, #0
 8102540:	d001      	beq.n	8102546 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102542:	2301      	movs	r3, #1
 8102544:	e002      	b.n	810254c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102546:	f7ff fdad 	bl	81020a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810254a:	2300      	movs	r3, #0
}
 810254c:	4618      	mov	r0, r3
 810254e:	3708      	adds	r7, #8
 8102550:	46bd      	mov	sp, r7
 8102552:	bd80      	pop	{r7, pc}
 8102554:	58024400 	.word	0x58024400
 8102558:	40024400 	.word	0x40024400
 810255c:	0810c0f4 	.word	0x0810c0f4
 8102560:	10000004 	.word	0x10000004
 8102564:	10000000 	.word	0x10000000

08102568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102568:	b580      	push	{r7, lr}
 810256a:	b082      	sub	sp, #8
 810256c:	af00      	add	r7, sp, #0
 810256e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102570:	4b15      	ldr	r3, [pc, #84]	; (81025c8 <HAL_InitTick+0x60>)
 8102572:	781b      	ldrb	r3, [r3, #0]
 8102574:	2b00      	cmp	r3, #0
 8102576:	d101      	bne.n	810257c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102578:	2301      	movs	r3, #1
 810257a:	e021      	b.n	81025c0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 810257c:	4b13      	ldr	r3, [pc, #76]	; (81025cc <HAL_InitTick+0x64>)
 810257e:	681a      	ldr	r2, [r3, #0]
 8102580:	4b11      	ldr	r3, [pc, #68]	; (81025c8 <HAL_InitTick+0x60>)
 8102582:	781b      	ldrb	r3, [r3, #0]
 8102584:	4619      	mov	r1, r3
 8102586:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810258a:	fbb3 f3f1 	udiv	r3, r3, r1
 810258e:	fbb2 f3f3 	udiv	r3, r2, r3
 8102592:	4618      	mov	r0, r3
 8102594:	f000 f971 	bl	810287a <HAL_SYSTICK_Config>
 8102598:	4603      	mov	r3, r0
 810259a:	2b00      	cmp	r3, #0
 810259c:	d001      	beq.n	81025a2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810259e:	2301      	movs	r3, #1
 81025a0:	e00e      	b.n	81025c0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81025a2:	687b      	ldr	r3, [r7, #4]
 81025a4:	2b0f      	cmp	r3, #15
 81025a6:	d80a      	bhi.n	81025be <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81025a8:	2200      	movs	r2, #0
 81025aa:	6879      	ldr	r1, [r7, #4]
 81025ac:	f04f 30ff 	mov.w	r0, #4294967295
 81025b0:	f000 f93b 	bl	810282a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81025b4:	4a06      	ldr	r2, [pc, #24]	; (81025d0 <HAL_InitTick+0x68>)
 81025b6:	687b      	ldr	r3, [r7, #4]
 81025b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81025ba:	2300      	movs	r3, #0
 81025bc:	e000      	b.n	81025c0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81025be:	2301      	movs	r3, #1
}
 81025c0:	4618      	mov	r0, r3
 81025c2:	3708      	adds	r7, #8
 81025c4:	46bd      	mov	sp, r7
 81025c6:	bd80      	pop	{r7, pc}
 81025c8:	10000018 	.word	0x10000018
 81025cc:	10000000 	.word	0x10000000
 81025d0:	10000014 	.word	0x10000014

081025d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81025d4:	b480      	push	{r7}
 81025d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81025d8:	4b06      	ldr	r3, [pc, #24]	; (81025f4 <HAL_IncTick+0x20>)
 81025da:	781b      	ldrb	r3, [r3, #0]
 81025dc:	461a      	mov	r2, r3
 81025de:	4b06      	ldr	r3, [pc, #24]	; (81025f8 <HAL_IncTick+0x24>)
 81025e0:	681b      	ldr	r3, [r3, #0]
 81025e2:	4413      	add	r3, r2
 81025e4:	4a04      	ldr	r2, [pc, #16]	; (81025f8 <HAL_IncTick+0x24>)
 81025e6:	6013      	str	r3, [r2, #0]
}
 81025e8:	bf00      	nop
 81025ea:	46bd      	mov	sp, r7
 81025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025f0:	4770      	bx	lr
 81025f2:	bf00      	nop
 81025f4:	10000018 	.word	0x10000018
 81025f8:	100002f0 	.word	0x100002f0

081025fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81025fc:	b480      	push	{r7}
 81025fe:	af00      	add	r7, sp, #0
  return uwTick;
 8102600:	4b03      	ldr	r3, [pc, #12]	; (8102610 <HAL_GetTick+0x14>)
 8102602:	681b      	ldr	r3, [r3, #0]
}
 8102604:	4618      	mov	r0, r3
 8102606:	46bd      	mov	sp, r7
 8102608:	f85d 7b04 	ldr.w	r7, [sp], #4
 810260c:	4770      	bx	lr
 810260e:	bf00      	nop
 8102610:	100002f0 	.word	0x100002f0

08102614 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102614:	b580      	push	{r7, lr}
 8102616:	b084      	sub	sp, #16
 8102618:	af00      	add	r7, sp, #0
 810261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 810261c:	f7ff ffee 	bl	81025fc <HAL_GetTick>
 8102620:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102622:	687b      	ldr	r3, [r7, #4]
 8102624:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102626:	68fb      	ldr	r3, [r7, #12]
 8102628:	f1b3 3fff 	cmp.w	r3, #4294967295
 810262c:	d005      	beq.n	810263a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810262e:	4b0a      	ldr	r3, [pc, #40]	; (8102658 <HAL_Delay+0x44>)
 8102630:	781b      	ldrb	r3, [r3, #0]
 8102632:	461a      	mov	r2, r3
 8102634:	68fb      	ldr	r3, [r7, #12]
 8102636:	4413      	add	r3, r2
 8102638:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810263a:	bf00      	nop
 810263c:	f7ff ffde 	bl	81025fc <HAL_GetTick>
 8102640:	4602      	mov	r2, r0
 8102642:	68bb      	ldr	r3, [r7, #8]
 8102644:	1ad3      	subs	r3, r2, r3
 8102646:	68fa      	ldr	r2, [r7, #12]
 8102648:	429a      	cmp	r2, r3
 810264a:	d8f7      	bhi.n	810263c <HAL_Delay+0x28>
  {
  }
}
 810264c:	bf00      	nop
 810264e:	bf00      	nop
 8102650:	3710      	adds	r7, #16
 8102652:	46bd      	mov	sp, r7
 8102654:	bd80      	pop	{r7, pc}
 8102656:	bf00      	nop
 8102658:	10000018 	.word	0x10000018

0810265c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 810265c:	b480      	push	{r7}
 810265e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8102660:	4b03      	ldr	r3, [pc, #12]	; (8102670 <HAL_GetREVID+0x14>)
 8102662:	681b      	ldr	r3, [r3, #0]
 8102664:	0c1b      	lsrs	r3, r3, #16
}
 8102666:	4618      	mov	r0, r3
 8102668:	46bd      	mov	sp, r7
 810266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810266e:	4770      	bx	lr
 8102670:	5c001000 	.word	0x5c001000

08102674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102674:	b480      	push	{r7}
 8102676:	b085      	sub	sp, #20
 8102678:	af00      	add	r7, sp, #0
 810267a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810267c:	687b      	ldr	r3, [r7, #4]
 810267e:	f003 0307 	and.w	r3, r3, #7
 8102682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102684:	4b0c      	ldr	r3, [pc, #48]	; (81026b8 <__NVIC_SetPriorityGrouping+0x44>)
 8102686:	68db      	ldr	r3, [r3, #12]
 8102688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810268a:	68ba      	ldr	r2, [r7, #8]
 810268c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102690:	4013      	ands	r3, r2
 8102692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102694:	68fb      	ldr	r3, [r7, #12]
 8102696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102698:	68bb      	ldr	r3, [r7, #8]
 810269a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810269c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81026a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81026a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81026a6:	4a04      	ldr	r2, [pc, #16]	; (81026b8 <__NVIC_SetPriorityGrouping+0x44>)
 81026a8:	68bb      	ldr	r3, [r7, #8]
 81026aa:	60d3      	str	r3, [r2, #12]
}
 81026ac:	bf00      	nop
 81026ae:	3714      	adds	r7, #20
 81026b0:	46bd      	mov	sp, r7
 81026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026b6:	4770      	bx	lr
 81026b8:	e000ed00 	.word	0xe000ed00

081026bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81026bc:	b480      	push	{r7}
 81026be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81026c0:	4b04      	ldr	r3, [pc, #16]	; (81026d4 <__NVIC_GetPriorityGrouping+0x18>)
 81026c2:	68db      	ldr	r3, [r3, #12]
 81026c4:	0a1b      	lsrs	r3, r3, #8
 81026c6:	f003 0307 	and.w	r3, r3, #7
}
 81026ca:	4618      	mov	r0, r3
 81026cc:	46bd      	mov	sp, r7
 81026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026d2:	4770      	bx	lr
 81026d4:	e000ed00 	.word	0xe000ed00

081026d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81026d8:	b480      	push	{r7}
 81026da:	b083      	sub	sp, #12
 81026dc:	af00      	add	r7, sp, #0
 81026de:	4603      	mov	r3, r0
 81026e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81026e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81026e6:	2b00      	cmp	r3, #0
 81026e8:	db0b      	blt.n	8102702 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81026ea:	88fb      	ldrh	r3, [r7, #6]
 81026ec:	f003 021f 	and.w	r2, r3, #31
 81026f0:	4907      	ldr	r1, [pc, #28]	; (8102710 <__NVIC_EnableIRQ+0x38>)
 81026f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81026f6:	095b      	lsrs	r3, r3, #5
 81026f8:	2001      	movs	r0, #1
 81026fa:	fa00 f202 	lsl.w	r2, r0, r2
 81026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8102702:	bf00      	nop
 8102704:	370c      	adds	r7, #12
 8102706:	46bd      	mov	sp, r7
 8102708:	f85d 7b04 	ldr.w	r7, [sp], #4
 810270c:	4770      	bx	lr
 810270e:	bf00      	nop
 8102710:	e000e100 	.word	0xe000e100

08102714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102714:	b480      	push	{r7}
 8102716:	b083      	sub	sp, #12
 8102718:	af00      	add	r7, sp, #0
 810271a:	4603      	mov	r3, r0
 810271c:	6039      	str	r1, [r7, #0]
 810271e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102720:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102724:	2b00      	cmp	r3, #0
 8102726:	db0a      	blt.n	810273e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102728:	683b      	ldr	r3, [r7, #0]
 810272a:	b2da      	uxtb	r2, r3
 810272c:	490c      	ldr	r1, [pc, #48]	; (8102760 <__NVIC_SetPriority+0x4c>)
 810272e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102732:	0112      	lsls	r2, r2, #4
 8102734:	b2d2      	uxtb	r2, r2
 8102736:	440b      	add	r3, r1
 8102738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810273c:	e00a      	b.n	8102754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810273e:	683b      	ldr	r3, [r7, #0]
 8102740:	b2da      	uxtb	r2, r3
 8102742:	4908      	ldr	r1, [pc, #32]	; (8102764 <__NVIC_SetPriority+0x50>)
 8102744:	88fb      	ldrh	r3, [r7, #6]
 8102746:	f003 030f 	and.w	r3, r3, #15
 810274a:	3b04      	subs	r3, #4
 810274c:	0112      	lsls	r2, r2, #4
 810274e:	b2d2      	uxtb	r2, r2
 8102750:	440b      	add	r3, r1
 8102752:	761a      	strb	r2, [r3, #24]
}
 8102754:	bf00      	nop
 8102756:	370c      	adds	r7, #12
 8102758:	46bd      	mov	sp, r7
 810275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810275e:	4770      	bx	lr
 8102760:	e000e100 	.word	0xe000e100
 8102764:	e000ed00 	.word	0xe000ed00

08102768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102768:	b480      	push	{r7}
 810276a:	b089      	sub	sp, #36	; 0x24
 810276c:	af00      	add	r7, sp, #0
 810276e:	60f8      	str	r0, [r7, #12]
 8102770:	60b9      	str	r1, [r7, #8]
 8102772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102774:	68fb      	ldr	r3, [r7, #12]
 8102776:	f003 0307 	and.w	r3, r3, #7
 810277a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810277c:	69fb      	ldr	r3, [r7, #28]
 810277e:	f1c3 0307 	rsb	r3, r3, #7
 8102782:	2b04      	cmp	r3, #4
 8102784:	bf28      	it	cs
 8102786:	2304      	movcs	r3, #4
 8102788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810278a:	69fb      	ldr	r3, [r7, #28]
 810278c:	3304      	adds	r3, #4
 810278e:	2b06      	cmp	r3, #6
 8102790:	d902      	bls.n	8102798 <NVIC_EncodePriority+0x30>
 8102792:	69fb      	ldr	r3, [r7, #28]
 8102794:	3b03      	subs	r3, #3
 8102796:	e000      	b.n	810279a <NVIC_EncodePriority+0x32>
 8102798:	2300      	movs	r3, #0
 810279a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810279c:	f04f 32ff 	mov.w	r2, #4294967295
 81027a0:	69bb      	ldr	r3, [r7, #24]
 81027a2:	fa02 f303 	lsl.w	r3, r2, r3
 81027a6:	43da      	mvns	r2, r3
 81027a8:	68bb      	ldr	r3, [r7, #8]
 81027aa:	401a      	ands	r2, r3
 81027ac:	697b      	ldr	r3, [r7, #20]
 81027ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81027b0:	f04f 31ff 	mov.w	r1, #4294967295
 81027b4:	697b      	ldr	r3, [r7, #20]
 81027b6:	fa01 f303 	lsl.w	r3, r1, r3
 81027ba:	43d9      	mvns	r1, r3
 81027bc:	687b      	ldr	r3, [r7, #4]
 81027be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81027c0:	4313      	orrs	r3, r2
         );
}
 81027c2:	4618      	mov	r0, r3
 81027c4:	3724      	adds	r7, #36	; 0x24
 81027c6:	46bd      	mov	sp, r7
 81027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027cc:	4770      	bx	lr
	...

081027d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81027d0:	b580      	push	{r7, lr}
 81027d2:	b082      	sub	sp, #8
 81027d4:	af00      	add	r7, sp, #0
 81027d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81027d8:	687b      	ldr	r3, [r7, #4]
 81027da:	3b01      	subs	r3, #1
 81027dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81027e0:	d301      	bcc.n	81027e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81027e2:	2301      	movs	r3, #1
 81027e4:	e00f      	b.n	8102806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81027e6:	4a0a      	ldr	r2, [pc, #40]	; (8102810 <SysTick_Config+0x40>)
 81027e8:	687b      	ldr	r3, [r7, #4]
 81027ea:	3b01      	subs	r3, #1
 81027ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81027ee:	210f      	movs	r1, #15
 81027f0:	f04f 30ff 	mov.w	r0, #4294967295
 81027f4:	f7ff ff8e 	bl	8102714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81027f8:	4b05      	ldr	r3, [pc, #20]	; (8102810 <SysTick_Config+0x40>)
 81027fa:	2200      	movs	r2, #0
 81027fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81027fe:	4b04      	ldr	r3, [pc, #16]	; (8102810 <SysTick_Config+0x40>)
 8102800:	2207      	movs	r2, #7
 8102802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8102804:	2300      	movs	r3, #0
}
 8102806:	4618      	mov	r0, r3
 8102808:	3708      	adds	r7, #8
 810280a:	46bd      	mov	sp, r7
 810280c:	bd80      	pop	{r7, pc}
 810280e:	bf00      	nop
 8102810:	e000e010 	.word	0xe000e010

08102814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102814:	b580      	push	{r7, lr}
 8102816:	b082      	sub	sp, #8
 8102818:	af00      	add	r7, sp, #0
 810281a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 810281c:	6878      	ldr	r0, [r7, #4]
 810281e:	f7ff ff29 	bl	8102674 <__NVIC_SetPriorityGrouping>
}
 8102822:	bf00      	nop
 8102824:	3708      	adds	r7, #8
 8102826:	46bd      	mov	sp, r7
 8102828:	bd80      	pop	{r7, pc}

0810282a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810282a:	b580      	push	{r7, lr}
 810282c:	b086      	sub	sp, #24
 810282e:	af00      	add	r7, sp, #0
 8102830:	4603      	mov	r3, r0
 8102832:	60b9      	str	r1, [r7, #8]
 8102834:	607a      	str	r2, [r7, #4]
 8102836:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102838:	f7ff ff40 	bl	81026bc <__NVIC_GetPriorityGrouping>
 810283c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810283e:	687a      	ldr	r2, [r7, #4]
 8102840:	68b9      	ldr	r1, [r7, #8]
 8102842:	6978      	ldr	r0, [r7, #20]
 8102844:	f7ff ff90 	bl	8102768 <NVIC_EncodePriority>
 8102848:	4602      	mov	r2, r0
 810284a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810284e:	4611      	mov	r1, r2
 8102850:	4618      	mov	r0, r3
 8102852:	f7ff ff5f 	bl	8102714 <__NVIC_SetPriority>
}
 8102856:	bf00      	nop
 8102858:	3718      	adds	r7, #24
 810285a:	46bd      	mov	sp, r7
 810285c:	bd80      	pop	{r7, pc}

0810285e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810285e:	b580      	push	{r7, lr}
 8102860:	b082      	sub	sp, #8
 8102862:	af00      	add	r7, sp, #0
 8102864:	4603      	mov	r3, r0
 8102866:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102868:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810286c:	4618      	mov	r0, r3
 810286e:	f7ff ff33 	bl	81026d8 <__NVIC_EnableIRQ>
}
 8102872:	bf00      	nop
 8102874:	3708      	adds	r7, #8
 8102876:	46bd      	mov	sp, r7
 8102878:	bd80      	pop	{r7, pc}

0810287a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810287a:	b580      	push	{r7, lr}
 810287c:	b082      	sub	sp, #8
 810287e:	af00      	add	r7, sp, #0
 8102880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8102882:	6878      	ldr	r0, [r7, #4]
 8102884:	f7ff ffa4 	bl	81027d0 <SysTick_Config>
 8102888:	4603      	mov	r3, r0
}
 810288a:	4618      	mov	r0, r3
 810288c:	3708      	adds	r7, #8
 810288e:	46bd      	mov	sp, r7
 8102890:	bd80      	pop	{r7, pc}
	...

08102894 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102894:	b480      	push	{r7}
 8102896:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102898:	4b07      	ldr	r3, [pc, #28]	; (81028b8 <HAL_GetCurrentCPUID+0x24>)
 810289a:	681b      	ldr	r3, [r3, #0]
 810289c:	091b      	lsrs	r3, r3, #4
 810289e:	f003 030f 	and.w	r3, r3, #15
 81028a2:	2b07      	cmp	r3, #7
 81028a4:	d101      	bne.n	81028aa <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81028a6:	2303      	movs	r3, #3
 81028a8:	e000      	b.n	81028ac <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81028aa:	2301      	movs	r3, #1
  }
}
 81028ac:	4618      	mov	r0, r3
 81028ae:	46bd      	mov	sp, r7
 81028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028b4:	4770      	bx	lr
 81028b6:	bf00      	nop
 81028b8:	e000ed00 	.word	0xe000ed00

081028bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81028bc:	b480      	push	{r7}
 81028be:	b089      	sub	sp, #36	; 0x24
 81028c0:	af00      	add	r7, sp, #0
 81028c2:	6078      	str	r0, [r7, #4]
 81028c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81028c6:	2300      	movs	r3, #0
 81028c8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81028ca:	4b89      	ldr	r3, [pc, #548]	; (8102af0 <HAL_GPIO_Init+0x234>)
 81028cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81028ce:	e194      	b.n	8102bfa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81028d0:	683b      	ldr	r3, [r7, #0]
 81028d2:	681a      	ldr	r2, [r3, #0]
 81028d4:	2101      	movs	r1, #1
 81028d6:	69fb      	ldr	r3, [r7, #28]
 81028d8:	fa01 f303 	lsl.w	r3, r1, r3
 81028dc:	4013      	ands	r3, r2
 81028de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81028e0:	693b      	ldr	r3, [r7, #16]
 81028e2:	2b00      	cmp	r3, #0
 81028e4:	f000 8186 	beq.w	8102bf4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81028e8:	683b      	ldr	r3, [r7, #0]
 81028ea:	685b      	ldr	r3, [r3, #4]
 81028ec:	f003 0303 	and.w	r3, r3, #3
 81028f0:	2b01      	cmp	r3, #1
 81028f2:	d005      	beq.n	8102900 <HAL_GPIO_Init+0x44>
 81028f4:	683b      	ldr	r3, [r7, #0]
 81028f6:	685b      	ldr	r3, [r3, #4]
 81028f8:	f003 0303 	and.w	r3, r3, #3
 81028fc:	2b02      	cmp	r3, #2
 81028fe:	d130      	bne.n	8102962 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102900:	687b      	ldr	r3, [r7, #4]
 8102902:	689b      	ldr	r3, [r3, #8]
 8102904:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102906:	69fb      	ldr	r3, [r7, #28]
 8102908:	005b      	lsls	r3, r3, #1
 810290a:	2203      	movs	r2, #3
 810290c:	fa02 f303 	lsl.w	r3, r2, r3
 8102910:	43db      	mvns	r3, r3
 8102912:	69ba      	ldr	r2, [r7, #24]
 8102914:	4013      	ands	r3, r2
 8102916:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102918:	683b      	ldr	r3, [r7, #0]
 810291a:	68da      	ldr	r2, [r3, #12]
 810291c:	69fb      	ldr	r3, [r7, #28]
 810291e:	005b      	lsls	r3, r3, #1
 8102920:	fa02 f303 	lsl.w	r3, r2, r3
 8102924:	69ba      	ldr	r2, [r7, #24]
 8102926:	4313      	orrs	r3, r2
 8102928:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810292a:	687b      	ldr	r3, [r7, #4]
 810292c:	69ba      	ldr	r2, [r7, #24]
 810292e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102930:	687b      	ldr	r3, [r7, #4]
 8102932:	685b      	ldr	r3, [r3, #4]
 8102934:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102936:	2201      	movs	r2, #1
 8102938:	69fb      	ldr	r3, [r7, #28]
 810293a:	fa02 f303 	lsl.w	r3, r2, r3
 810293e:	43db      	mvns	r3, r3
 8102940:	69ba      	ldr	r2, [r7, #24]
 8102942:	4013      	ands	r3, r2
 8102944:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102946:	683b      	ldr	r3, [r7, #0]
 8102948:	685b      	ldr	r3, [r3, #4]
 810294a:	091b      	lsrs	r3, r3, #4
 810294c:	f003 0201 	and.w	r2, r3, #1
 8102950:	69fb      	ldr	r3, [r7, #28]
 8102952:	fa02 f303 	lsl.w	r3, r2, r3
 8102956:	69ba      	ldr	r2, [r7, #24]
 8102958:	4313      	orrs	r3, r2
 810295a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	69ba      	ldr	r2, [r7, #24]
 8102960:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102962:	683b      	ldr	r3, [r7, #0]
 8102964:	685b      	ldr	r3, [r3, #4]
 8102966:	f003 0303 	and.w	r3, r3, #3
 810296a:	2b03      	cmp	r3, #3
 810296c:	d017      	beq.n	810299e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810296e:	687b      	ldr	r3, [r7, #4]
 8102970:	68db      	ldr	r3, [r3, #12]
 8102972:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102974:	69fb      	ldr	r3, [r7, #28]
 8102976:	005b      	lsls	r3, r3, #1
 8102978:	2203      	movs	r2, #3
 810297a:	fa02 f303 	lsl.w	r3, r2, r3
 810297e:	43db      	mvns	r3, r3
 8102980:	69ba      	ldr	r2, [r7, #24]
 8102982:	4013      	ands	r3, r2
 8102984:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8102986:	683b      	ldr	r3, [r7, #0]
 8102988:	689a      	ldr	r2, [r3, #8]
 810298a:	69fb      	ldr	r3, [r7, #28]
 810298c:	005b      	lsls	r3, r3, #1
 810298e:	fa02 f303 	lsl.w	r3, r2, r3
 8102992:	69ba      	ldr	r2, [r7, #24]
 8102994:	4313      	orrs	r3, r2
 8102996:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102998:	687b      	ldr	r3, [r7, #4]
 810299a:	69ba      	ldr	r2, [r7, #24]
 810299c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810299e:	683b      	ldr	r3, [r7, #0]
 81029a0:	685b      	ldr	r3, [r3, #4]
 81029a2:	f003 0303 	and.w	r3, r3, #3
 81029a6:	2b02      	cmp	r3, #2
 81029a8:	d123      	bne.n	81029f2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81029aa:	69fb      	ldr	r3, [r7, #28]
 81029ac:	08da      	lsrs	r2, r3, #3
 81029ae:	687b      	ldr	r3, [r7, #4]
 81029b0:	3208      	adds	r2, #8
 81029b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81029b8:	69fb      	ldr	r3, [r7, #28]
 81029ba:	f003 0307 	and.w	r3, r3, #7
 81029be:	009b      	lsls	r3, r3, #2
 81029c0:	220f      	movs	r2, #15
 81029c2:	fa02 f303 	lsl.w	r3, r2, r3
 81029c6:	43db      	mvns	r3, r3
 81029c8:	69ba      	ldr	r2, [r7, #24]
 81029ca:	4013      	ands	r3, r2
 81029cc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81029ce:	683b      	ldr	r3, [r7, #0]
 81029d0:	691a      	ldr	r2, [r3, #16]
 81029d2:	69fb      	ldr	r3, [r7, #28]
 81029d4:	f003 0307 	and.w	r3, r3, #7
 81029d8:	009b      	lsls	r3, r3, #2
 81029da:	fa02 f303 	lsl.w	r3, r2, r3
 81029de:	69ba      	ldr	r2, [r7, #24]
 81029e0:	4313      	orrs	r3, r2
 81029e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81029e4:	69fb      	ldr	r3, [r7, #28]
 81029e6:	08da      	lsrs	r2, r3, #3
 81029e8:	687b      	ldr	r3, [r7, #4]
 81029ea:	3208      	adds	r2, #8
 81029ec:	69b9      	ldr	r1, [r7, #24]
 81029ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81029f2:	687b      	ldr	r3, [r7, #4]
 81029f4:	681b      	ldr	r3, [r3, #0]
 81029f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81029f8:	69fb      	ldr	r3, [r7, #28]
 81029fa:	005b      	lsls	r3, r3, #1
 81029fc:	2203      	movs	r2, #3
 81029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8102a02:	43db      	mvns	r3, r3
 8102a04:	69ba      	ldr	r2, [r7, #24]
 8102a06:	4013      	ands	r3, r2
 8102a08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102a0a:	683b      	ldr	r3, [r7, #0]
 8102a0c:	685b      	ldr	r3, [r3, #4]
 8102a0e:	f003 0203 	and.w	r2, r3, #3
 8102a12:	69fb      	ldr	r3, [r7, #28]
 8102a14:	005b      	lsls	r3, r3, #1
 8102a16:	fa02 f303 	lsl.w	r3, r2, r3
 8102a1a:	69ba      	ldr	r2, [r7, #24]
 8102a1c:	4313      	orrs	r3, r2
 8102a1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	69ba      	ldr	r2, [r7, #24]
 8102a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102a26:	683b      	ldr	r3, [r7, #0]
 8102a28:	685b      	ldr	r3, [r3, #4]
 8102a2a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102a2e:	2b00      	cmp	r3, #0
 8102a30:	f000 80e0 	beq.w	8102bf4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102a34:	4b2f      	ldr	r3, [pc, #188]	; (8102af4 <HAL_GPIO_Init+0x238>)
 8102a36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102a3a:	4a2e      	ldr	r2, [pc, #184]	; (8102af4 <HAL_GPIO_Init+0x238>)
 8102a3c:	f043 0302 	orr.w	r3, r3, #2
 8102a40:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102a44:	4b2b      	ldr	r3, [pc, #172]	; (8102af4 <HAL_GPIO_Init+0x238>)
 8102a46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102a4a:	f003 0302 	and.w	r3, r3, #2
 8102a4e:	60fb      	str	r3, [r7, #12]
 8102a50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102a52:	4a29      	ldr	r2, [pc, #164]	; (8102af8 <HAL_GPIO_Init+0x23c>)
 8102a54:	69fb      	ldr	r3, [r7, #28]
 8102a56:	089b      	lsrs	r3, r3, #2
 8102a58:	3302      	adds	r3, #2
 8102a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102a60:	69fb      	ldr	r3, [r7, #28]
 8102a62:	f003 0303 	and.w	r3, r3, #3
 8102a66:	009b      	lsls	r3, r3, #2
 8102a68:	220f      	movs	r2, #15
 8102a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8102a6e:	43db      	mvns	r3, r3
 8102a70:	69ba      	ldr	r2, [r7, #24]
 8102a72:	4013      	ands	r3, r2
 8102a74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102a76:	687b      	ldr	r3, [r7, #4]
 8102a78:	4a20      	ldr	r2, [pc, #128]	; (8102afc <HAL_GPIO_Init+0x240>)
 8102a7a:	4293      	cmp	r3, r2
 8102a7c:	d052      	beq.n	8102b24 <HAL_GPIO_Init+0x268>
 8102a7e:	687b      	ldr	r3, [r7, #4]
 8102a80:	4a1f      	ldr	r2, [pc, #124]	; (8102b00 <HAL_GPIO_Init+0x244>)
 8102a82:	4293      	cmp	r3, r2
 8102a84:	d031      	beq.n	8102aea <HAL_GPIO_Init+0x22e>
 8102a86:	687b      	ldr	r3, [r7, #4]
 8102a88:	4a1e      	ldr	r2, [pc, #120]	; (8102b04 <HAL_GPIO_Init+0x248>)
 8102a8a:	4293      	cmp	r3, r2
 8102a8c:	d02b      	beq.n	8102ae6 <HAL_GPIO_Init+0x22a>
 8102a8e:	687b      	ldr	r3, [r7, #4]
 8102a90:	4a1d      	ldr	r2, [pc, #116]	; (8102b08 <HAL_GPIO_Init+0x24c>)
 8102a92:	4293      	cmp	r3, r2
 8102a94:	d025      	beq.n	8102ae2 <HAL_GPIO_Init+0x226>
 8102a96:	687b      	ldr	r3, [r7, #4]
 8102a98:	4a1c      	ldr	r2, [pc, #112]	; (8102b0c <HAL_GPIO_Init+0x250>)
 8102a9a:	4293      	cmp	r3, r2
 8102a9c:	d01f      	beq.n	8102ade <HAL_GPIO_Init+0x222>
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	4a1b      	ldr	r2, [pc, #108]	; (8102b10 <HAL_GPIO_Init+0x254>)
 8102aa2:	4293      	cmp	r3, r2
 8102aa4:	d019      	beq.n	8102ada <HAL_GPIO_Init+0x21e>
 8102aa6:	687b      	ldr	r3, [r7, #4]
 8102aa8:	4a1a      	ldr	r2, [pc, #104]	; (8102b14 <HAL_GPIO_Init+0x258>)
 8102aaa:	4293      	cmp	r3, r2
 8102aac:	d013      	beq.n	8102ad6 <HAL_GPIO_Init+0x21a>
 8102aae:	687b      	ldr	r3, [r7, #4]
 8102ab0:	4a19      	ldr	r2, [pc, #100]	; (8102b18 <HAL_GPIO_Init+0x25c>)
 8102ab2:	4293      	cmp	r3, r2
 8102ab4:	d00d      	beq.n	8102ad2 <HAL_GPIO_Init+0x216>
 8102ab6:	687b      	ldr	r3, [r7, #4]
 8102ab8:	4a18      	ldr	r2, [pc, #96]	; (8102b1c <HAL_GPIO_Init+0x260>)
 8102aba:	4293      	cmp	r3, r2
 8102abc:	d007      	beq.n	8102ace <HAL_GPIO_Init+0x212>
 8102abe:	687b      	ldr	r3, [r7, #4]
 8102ac0:	4a17      	ldr	r2, [pc, #92]	; (8102b20 <HAL_GPIO_Init+0x264>)
 8102ac2:	4293      	cmp	r3, r2
 8102ac4:	d101      	bne.n	8102aca <HAL_GPIO_Init+0x20e>
 8102ac6:	2309      	movs	r3, #9
 8102ac8:	e02d      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102aca:	230a      	movs	r3, #10
 8102acc:	e02b      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ace:	2308      	movs	r3, #8
 8102ad0:	e029      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ad2:	2307      	movs	r3, #7
 8102ad4:	e027      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ad6:	2306      	movs	r3, #6
 8102ad8:	e025      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ada:	2305      	movs	r3, #5
 8102adc:	e023      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ade:	2304      	movs	r3, #4
 8102ae0:	e021      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ae2:	2303      	movs	r3, #3
 8102ae4:	e01f      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102ae6:	2302      	movs	r3, #2
 8102ae8:	e01d      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102aea:	2301      	movs	r3, #1
 8102aec:	e01b      	b.n	8102b26 <HAL_GPIO_Init+0x26a>
 8102aee:	bf00      	nop
 8102af0:	580000c0 	.word	0x580000c0
 8102af4:	58024400 	.word	0x58024400
 8102af8:	58000400 	.word	0x58000400
 8102afc:	58020000 	.word	0x58020000
 8102b00:	58020400 	.word	0x58020400
 8102b04:	58020800 	.word	0x58020800
 8102b08:	58020c00 	.word	0x58020c00
 8102b0c:	58021000 	.word	0x58021000
 8102b10:	58021400 	.word	0x58021400
 8102b14:	58021800 	.word	0x58021800
 8102b18:	58021c00 	.word	0x58021c00
 8102b1c:	58022000 	.word	0x58022000
 8102b20:	58022400 	.word	0x58022400
 8102b24:	2300      	movs	r3, #0
 8102b26:	69fa      	ldr	r2, [r7, #28]
 8102b28:	f002 0203 	and.w	r2, r2, #3
 8102b2c:	0092      	lsls	r2, r2, #2
 8102b2e:	4093      	lsls	r3, r2
 8102b30:	69ba      	ldr	r2, [r7, #24]
 8102b32:	4313      	orrs	r3, r2
 8102b34:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102b36:	4938      	ldr	r1, [pc, #224]	; (8102c18 <HAL_GPIO_Init+0x35c>)
 8102b38:	69fb      	ldr	r3, [r7, #28]
 8102b3a:	089b      	lsrs	r3, r3, #2
 8102b3c:	3302      	adds	r3, #2
 8102b3e:	69ba      	ldr	r2, [r7, #24]
 8102b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102b44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102b48:	681b      	ldr	r3, [r3, #0]
 8102b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102b4c:	693b      	ldr	r3, [r7, #16]
 8102b4e:	43db      	mvns	r3, r3
 8102b50:	69ba      	ldr	r2, [r7, #24]
 8102b52:	4013      	ands	r3, r2
 8102b54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102b56:	683b      	ldr	r3, [r7, #0]
 8102b58:	685b      	ldr	r3, [r3, #4]
 8102b5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102b5e:	2b00      	cmp	r3, #0
 8102b60:	d003      	beq.n	8102b6a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102b62:	69ba      	ldr	r2, [r7, #24]
 8102b64:	693b      	ldr	r3, [r7, #16]
 8102b66:	4313      	orrs	r3, r2
 8102b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102b6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102b6e:	69bb      	ldr	r3, [r7, #24]
 8102b70:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102b76:	685b      	ldr	r3, [r3, #4]
 8102b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102b7a:	693b      	ldr	r3, [r7, #16]
 8102b7c:	43db      	mvns	r3, r3
 8102b7e:	69ba      	ldr	r2, [r7, #24]
 8102b80:	4013      	ands	r3, r2
 8102b82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102b84:	683b      	ldr	r3, [r7, #0]
 8102b86:	685b      	ldr	r3, [r3, #4]
 8102b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102b8c:	2b00      	cmp	r3, #0
 8102b8e:	d003      	beq.n	8102b98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102b90:	69ba      	ldr	r2, [r7, #24]
 8102b92:	693b      	ldr	r3, [r7, #16]
 8102b94:	4313      	orrs	r3, r2
 8102b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102b98:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102b9c:	69bb      	ldr	r3, [r7, #24]
 8102b9e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102ba0:	697b      	ldr	r3, [r7, #20]
 8102ba2:	685b      	ldr	r3, [r3, #4]
 8102ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102ba6:	693b      	ldr	r3, [r7, #16]
 8102ba8:	43db      	mvns	r3, r3
 8102baa:	69ba      	ldr	r2, [r7, #24]
 8102bac:	4013      	ands	r3, r2
 8102bae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102bb0:	683b      	ldr	r3, [r7, #0]
 8102bb2:	685b      	ldr	r3, [r3, #4]
 8102bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102bb8:	2b00      	cmp	r3, #0
 8102bba:	d003      	beq.n	8102bc4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102bbc:	69ba      	ldr	r2, [r7, #24]
 8102bbe:	693b      	ldr	r3, [r7, #16]
 8102bc0:	4313      	orrs	r3, r2
 8102bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102bc4:	697b      	ldr	r3, [r7, #20]
 8102bc6:	69ba      	ldr	r2, [r7, #24]
 8102bc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102bca:	697b      	ldr	r3, [r7, #20]
 8102bcc:	681b      	ldr	r3, [r3, #0]
 8102bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102bd0:	693b      	ldr	r3, [r7, #16]
 8102bd2:	43db      	mvns	r3, r3
 8102bd4:	69ba      	ldr	r2, [r7, #24]
 8102bd6:	4013      	ands	r3, r2
 8102bd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102bda:	683b      	ldr	r3, [r7, #0]
 8102bdc:	685b      	ldr	r3, [r3, #4]
 8102bde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102be2:	2b00      	cmp	r3, #0
 8102be4:	d003      	beq.n	8102bee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102be6:	69ba      	ldr	r2, [r7, #24]
 8102be8:	693b      	ldr	r3, [r7, #16]
 8102bea:	4313      	orrs	r3, r2
 8102bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102bee:	697b      	ldr	r3, [r7, #20]
 8102bf0:	69ba      	ldr	r2, [r7, #24]
 8102bf2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102bf4:	69fb      	ldr	r3, [r7, #28]
 8102bf6:	3301      	adds	r3, #1
 8102bf8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102bfa:	683b      	ldr	r3, [r7, #0]
 8102bfc:	681a      	ldr	r2, [r3, #0]
 8102bfe:	69fb      	ldr	r3, [r7, #28]
 8102c00:	fa22 f303 	lsr.w	r3, r2, r3
 8102c04:	2b00      	cmp	r3, #0
 8102c06:	f47f ae63 	bne.w	81028d0 <HAL_GPIO_Init+0x14>
  }
}
 8102c0a:	bf00      	nop
 8102c0c:	bf00      	nop
 8102c0e:	3724      	adds	r7, #36	; 0x24
 8102c10:	46bd      	mov	sp, r7
 8102c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c16:	4770      	bx	lr
 8102c18:	58000400 	.word	0x58000400

08102c1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8102c1c:	b580      	push	{r7, lr}
 8102c1e:	b082      	sub	sp, #8
 8102c20:	af00      	add	r7, sp, #0
 8102c22:	4603      	mov	r3, r0
 8102c24:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 8102c26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8102c2a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8102c2e:	88fb      	ldrh	r3, [r7, #6]
 8102c30:	4013      	ands	r3, r2
 8102c32:	2b00      	cmp	r3, #0
 8102c34:	d008      	beq.n	8102c48 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 8102c36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8102c3a:	88fb      	ldrh	r3, [r7, #6]
 8102c3c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8102c40:	88fb      	ldrh	r3, [r7, #6]
 8102c42:	4618      	mov	r0, r3
 8102c44:	f000 f804 	bl	8102c50 <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 8102c48:	bf00      	nop
 8102c4a:	3708      	adds	r7, #8
 8102c4c:	46bd      	mov	sp, r7
 8102c4e:	bd80      	pop	{r7, pc}

08102c50 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8102c50:	b480      	push	{r7}
 8102c52:	b083      	sub	sp, #12
 8102c54:	af00      	add	r7, sp, #0
 8102c56:	4603      	mov	r3, r0
 8102c58:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8102c5a:	bf00      	nop
 8102c5c:	370c      	adds	r7, #12
 8102c5e:	46bd      	mov	sp, r7
 8102c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c64:	4770      	bx	lr
	...

08102c68 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102c68:	b480      	push	{r7}
 8102c6a:	b083      	sub	sp, #12
 8102c6c:	af00      	add	r7, sp, #0
 8102c6e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102c70:	4b05      	ldr	r3, [pc, #20]	; (8102c88 <HAL_HSEM_ActivateNotification+0x20>)
 8102c72:	681a      	ldr	r2, [r3, #0]
 8102c74:	4904      	ldr	r1, [pc, #16]	; (8102c88 <HAL_HSEM_ActivateNotification+0x20>)
 8102c76:	687b      	ldr	r3, [r7, #4]
 8102c78:	4313      	orrs	r3, r2
 8102c7a:	600b      	str	r3, [r1, #0]
#endif
}
 8102c7c:	bf00      	nop
 8102c7e:	370c      	adds	r7, #12
 8102c80:	46bd      	mov	sp, r7
 8102c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c86:	4770      	bx	lr
 8102c88:	58026510 	.word	0x58026510

08102c8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8102c8c:	b580      	push	{r7, lr}
 8102c8e:	b082      	sub	sp, #8
 8102c90:	af00      	add	r7, sp, #0
 8102c92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8102c94:	687b      	ldr	r3, [r7, #4]
 8102c96:	2b00      	cmp	r3, #0
 8102c98:	d101      	bne.n	8102c9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8102c9a:	2301      	movs	r3, #1
 8102c9c:	e081      	b.n	8102da2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8102c9e:	687b      	ldr	r3, [r7, #4]
 8102ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102ca4:	b2db      	uxtb	r3, r3
 8102ca6:	2b00      	cmp	r3, #0
 8102ca8:	d106      	bne.n	8102cb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8102caa:	687b      	ldr	r3, [r7, #4]
 8102cac:	2200      	movs	r2, #0
 8102cae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8102cb2:	6878      	ldr	r0, [r7, #4]
 8102cb4:	f7ff fa10 	bl	81020d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8102cb8:	687b      	ldr	r3, [r7, #4]
 8102cba:	2224      	movs	r2, #36	; 0x24
 8102cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8102cc0:	687b      	ldr	r3, [r7, #4]
 8102cc2:	681b      	ldr	r3, [r3, #0]
 8102cc4:	681a      	ldr	r2, [r3, #0]
 8102cc6:	687b      	ldr	r3, [r7, #4]
 8102cc8:	681b      	ldr	r3, [r3, #0]
 8102cca:	f022 0201 	bic.w	r2, r2, #1
 8102cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8102cd0:	687b      	ldr	r3, [r7, #4]
 8102cd2:	685a      	ldr	r2, [r3, #4]
 8102cd4:	687b      	ldr	r3, [r7, #4]
 8102cd6:	681b      	ldr	r3, [r3, #0]
 8102cd8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8102cdc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8102cde:	687b      	ldr	r3, [r7, #4]
 8102ce0:	681b      	ldr	r3, [r3, #0]
 8102ce2:	689a      	ldr	r2, [r3, #8]
 8102ce4:	687b      	ldr	r3, [r7, #4]
 8102ce6:	681b      	ldr	r3, [r3, #0]
 8102ce8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102cec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8102cee:	687b      	ldr	r3, [r7, #4]
 8102cf0:	68db      	ldr	r3, [r3, #12]
 8102cf2:	2b01      	cmp	r3, #1
 8102cf4:	d107      	bne.n	8102d06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8102cf6:	687b      	ldr	r3, [r7, #4]
 8102cf8:	689a      	ldr	r2, [r3, #8]
 8102cfa:	687b      	ldr	r3, [r7, #4]
 8102cfc:	681b      	ldr	r3, [r3, #0]
 8102cfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8102d02:	609a      	str	r2, [r3, #8]
 8102d04:	e006      	b.n	8102d14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	689a      	ldr	r2, [r3, #8]
 8102d0a:	687b      	ldr	r3, [r7, #4]
 8102d0c:	681b      	ldr	r3, [r3, #0]
 8102d0e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8102d12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8102d14:	687b      	ldr	r3, [r7, #4]
 8102d16:	68db      	ldr	r3, [r3, #12]
 8102d18:	2b02      	cmp	r3, #2
 8102d1a:	d104      	bne.n	8102d26 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8102d1c:	687b      	ldr	r3, [r7, #4]
 8102d1e:	681b      	ldr	r3, [r3, #0]
 8102d20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8102d24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8102d26:	687b      	ldr	r3, [r7, #4]
 8102d28:	681b      	ldr	r3, [r3, #0]
 8102d2a:	685b      	ldr	r3, [r3, #4]
 8102d2c:	687a      	ldr	r2, [r7, #4]
 8102d2e:	6812      	ldr	r2, [r2, #0]
 8102d30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102d34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8102d38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8102d3a:	687b      	ldr	r3, [r7, #4]
 8102d3c:	681b      	ldr	r3, [r3, #0]
 8102d3e:	68da      	ldr	r2, [r3, #12]
 8102d40:	687b      	ldr	r3, [r7, #4]
 8102d42:	681b      	ldr	r3, [r3, #0]
 8102d44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102d48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102d4a:	687b      	ldr	r3, [r7, #4]
 8102d4c:	691a      	ldr	r2, [r3, #16]
 8102d4e:	687b      	ldr	r3, [r7, #4]
 8102d50:	695b      	ldr	r3, [r3, #20]
 8102d52:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8102d56:	687b      	ldr	r3, [r7, #4]
 8102d58:	699b      	ldr	r3, [r3, #24]
 8102d5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8102d5c:	687b      	ldr	r3, [r7, #4]
 8102d5e:	681b      	ldr	r3, [r3, #0]
 8102d60:	430a      	orrs	r2, r1
 8102d62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8102d64:	687b      	ldr	r3, [r7, #4]
 8102d66:	69d9      	ldr	r1, [r3, #28]
 8102d68:	687b      	ldr	r3, [r7, #4]
 8102d6a:	6a1a      	ldr	r2, [r3, #32]
 8102d6c:	687b      	ldr	r3, [r7, #4]
 8102d6e:	681b      	ldr	r3, [r3, #0]
 8102d70:	430a      	orrs	r2, r1
 8102d72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8102d74:	687b      	ldr	r3, [r7, #4]
 8102d76:	681b      	ldr	r3, [r3, #0]
 8102d78:	681a      	ldr	r2, [r3, #0]
 8102d7a:	687b      	ldr	r3, [r7, #4]
 8102d7c:	681b      	ldr	r3, [r3, #0]
 8102d7e:	f042 0201 	orr.w	r2, r2, #1
 8102d82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102d84:	687b      	ldr	r3, [r7, #4]
 8102d86:	2200      	movs	r2, #0
 8102d88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8102d8a:	687b      	ldr	r3, [r7, #4]
 8102d8c:	2220      	movs	r2, #32
 8102d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8102d92:	687b      	ldr	r3, [r7, #4]
 8102d94:	2200      	movs	r2, #0
 8102d96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8102d98:	687b      	ldr	r3, [r7, #4]
 8102d9a:	2200      	movs	r2, #0
 8102d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8102da0:	2300      	movs	r3, #0
}
 8102da2:	4618      	mov	r0, r3
 8102da4:	3708      	adds	r7, #8
 8102da6:	46bd      	mov	sp, r7
 8102da8:	bd80      	pop	{r7, pc}
	...

08102dac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8102dac:	b580      	push	{r7, lr}
 8102dae:	b088      	sub	sp, #32
 8102db0:	af02      	add	r7, sp, #8
 8102db2:	60f8      	str	r0, [r7, #12]
 8102db4:	607a      	str	r2, [r7, #4]
 8102db6:	461a      	mov	r2, r3
 8102db8:	460b      	mov	r3, r1
 8102dba:	817b      	strh	r3, [r7, #10]
 8102dbc:	4613      	mov	r3, r2
 8102dbe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102dc0:	68fb      	ldr	r3, [r7, #12]
 8102dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102dc6:	b2db      	uxtb	r3, r3
 8102dc8:	2b20      	cmp	r3, #32
 8102dca:	f040 80da 	bne.w	8102f82 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102dce:	68fb      	ldr	r3, [r7, #12]
 8102dd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102dd4:	2b01      	cmp	r3, #1
 8102dd6:	d101      	bne.n	8102ddc <HAL_I2C_Master_Transmit+0x30>
 8102dd8:	2302      	movs	r3, #2
 8102dda:	e0d3      	b.n	8102f84 <HAL_I2C_Master_Transmit+0x1d8>
 8102ddc:	68fb      	ldr	r3, [r7, #12]
 8102dde:	2201      	movs	r2, #1
 8102de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102de4:	f7ff fc0a 	bl	81025fc <HAL_GetTick>
 8102de8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102dea:	697b      	ldr	r3, [r7, #20]
 8102dec:	9300      	str	r3, [sp, #0]
 8102dee:	2319      	movs	r3, #25
 8102df0:	2201      	movs	r2, #1
 8102df2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8102df6:	68f8      	ldr	r0, [r7, #12]
 8102df8:	f000 fb07 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 8102dfc:	4603      	mov	r3, r0
 8102dfe:	2b00      	cmp	r3, #0
 8102e00:	d001      	beq.n	8102e06 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8102e02:	2301      	movs	r3, #1
 8102e04:	e0be      	b.n	8102f84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8102e06:	68fb      	ldr	r3, [r7, #12]
 8102e08:	2221      	movs	r2, #33	; 0x21
 8102e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8102e0e:	68fb      	ldr	r3, [r7, #12]
 8102e10:	2210      	movs	r2, #16
 8102e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102e16:	68fb      	ldr	r3, [r7, #12]
 8102e18:	2200      	movs	r2, #0
 8102e1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102e1c:	68fb      	ldr	r3, [r7, #12]
 8102e1e:	687a      	ldr	r2, [r7, #4]
 8102e20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102e22:	68fb      	ldr	r3, [r7, #12]
 8102e24:	893a      	ldrh	r2, [r7, #8]
 8102e26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8102e28:	68fb      	ldr	r3, [r7, #12]
 8102e2a:	2200      	movs	r2, #0
 8102e2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102e2e:	68fb      	ldr	r3, [r7, #12]
 8102e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102e32:	b29b      	uxth	r3, r3
 8102e34:	2bff      	cmp	r3, #255	; 0xff
 8102e36:	d90e      	bls.n	8102e56 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8102e38:	68fb      	ldr	r3, [r7, #12]
 8102e3a:	22ff      	movs	r2, #255	; 0xff
 8102e3c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102e3e:	68fb      	ldr	r3, [r7, #12]
 8102e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102e42:	b2da      	uxtb	r2, r3
 8102e44:	8979      	ldrh	r1, [r7, #10]
 8102e46:	4b51      	ldr	r3, [pc, #324]	; (8102f8c <HAL_I2C_Master_Transmit+0x1e0>)
 8102e48:	9300      	str	r3, [sp, #0]
 8102e4a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102e4e:	68f8      	ldr	r0, [r7, #12]
 8102e50:	f000 fcfe 	bl	8103850 <I2C_TransferConfig>
 8102e54:	e06c      	b.n	8102f30 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8102e56:	68fb      	ldr	r3, [r7, #12]
 8102e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102e5a:	b29a      	uxth	r2, r3
 8102e5c:	68fb      	ldr	r3, [r7, #12]
 8102e5e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102e60:	68fb      	ldr	r3, [r7, #12]
 8102e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102e64:	b2da      	uxtb	r2, r3
 8102e66:	8979      	ldrh	r1, [r7, #10]
 8102e68:	4b48      	ldr	r3, [pc, #288]	; (8102f8c <HAL_I2C_Master_Transmit+0x1e0>)
 8102e6a:	9300      	str	r3, [sp, #0]
 8102e6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102e70:	68f8      	ldr	r0, [r7, #12]
 8102e72:	f000 fced 	bl	8103850 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8102e76:	e05b      	b.n	8102f30 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102e78:	697a      	ldr	r2, [r7, #20]
 8102e7a:	6a39      	ldr	r1, [r7, #32]
 8102e7c:	68f8      	ldr	r0, [r7, #12]
 8102e7e:	f000 fb04 	bl	810348a <I2C_WaitOnTXISFlagUntilTimeout>
 8102e82:	4603      	mov	r3, r0
 8102e84:	2b00      	cmp	r3, #0
 8102e86:	d001      	beq.n	8102e8c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8102e88:	2301      	movs	r3, #1
 8102e8a:	e07b      	b.n	8102f84 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8102e8c:	68fb      	ldr	r3, [r7, #12]
 8102e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102e90:	781a      	ldrb	r2, [r3, #0]
 8102e92:	68fb      	ldr	r3, [r7, #12]
 8102e94:	681b      	ldr	r3, [r3, #0]
 8102e96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102e98:	68fb      	ldr	r3, [r7, #12]
 8102e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102e9c:	1c5a      	adds	r2, r3, #1
 8102e9e:	68fb      	ldr	r3, [r7, #12]
 8102ea0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8102ea2:	68fb      	ldr	r3, [r7, #12]
 8102ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102ea6:	b29b      	uxth	r3, r3
 8102ea8:	3b01      	subs	r3, #1
 8102eaa:	b29a      	uxth	r2, r3
 8102eac:	68fb      	ldr	r3, [r7, #12]
 8102eae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8102eb0:	68fb      	ldr	r3, [r7, #12]
 8102eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102eb4:	3b01      	subs	r3, #1
 8102eb6:	b29a      	uxth	r2, r3
 8102eb8:	68fb      	ldr	r3, [r7, #12]
 8102eba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102ebc:	68fb      	ldr	r3, [r7, #12]
 8102ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102ec0:	b29b      	uxth	r3, r3
 8102ec2:	2b00      	cmp	r3, #0
 8102ec4:	d034      	beq.n	8102f30 <HAL_I2C_Master_Transmit+0x184>
 8102ec6:	68fb      	ldr	r3, [r7, #12]
 8102ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102eca:	2b00      	cmp	r3, #0
 8102ecc:	d130      	bne.n	8102f30 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8102ece:	697b      	ldr	r3, [r7, #20]
 8102ed0:	9300      	str	r3, [sp, #0]
 8102ed2:	6a3b      	ldr	r3, [r7, #32]
 8102ed4:	2200      	movs	r2, #0
 8102ed6:	2180      	movs	r1, #128	; 0x80
 8102ed8:	68f8      	ldr	r0, [r7, #12]
 8102eda:	f000 fa96 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 8102ede:	4603      	mov	r3, r0
 8102ee0:	2b00      	cmp	r3, #0
 8102ee2:	d001      	beq.n	8102ee8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8102ee4:	2301      	movs	r3, #1
 8102ee6:	e04d      	b.n	8102f84 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102ee8:	68fb      	ldr	r3, [r7, #12]
 8102eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102eec:	b29b      	uxth	r3, r3
 8102eee:	2bff      	cmp	r3, #255	; 0xff
 8102ef0:	d90e      	bls.n	8102f10 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8102ef2:	68fb      	ldr	r3, [r7, #12]
 8102ef4:	22ff      	movs	r2, #255	; 0xff
 8102ef6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8102ef8:	68fb      	ldr	r3, [r7, #12]
 8102efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102efc:	b2da      	uxtb	r2, r3
 8102efe:	8979      	ldrh	r1, [r7, #10]
 8102f00:	2300      	movs	r3, #0
 8102f02:	9300      	str	r3, [sp, #0]
 8102f04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102f08:	68f8      	ldr	r0, [r7, #12]
 8102f0a:	f000 fca1 	bl	8103850 <I2C_TransferConfig>
 8102f0e:	e00f      	b.n	8102f30 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8102f10:	68fb      	ldr	r3, [r7, #12]
 8102f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102f14:	b29a      	uxth	r2, r3
 8102f16:	68fb      	ldr	r3, [r7, #12]
 8102f18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8102f1a:	68fb      	ldr	r3, [r7, #12]
 8102f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102f1e:	b2da      	uxtb	r2, r3
 8102f20:	8979      	ldrh	r1, [r7, #10]
 8102f22:	2300      	movs	r3, #0
 8102f24:	9300      	str	r3, [sp, #0]
 8102f26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102f2a:	68f8      	ldr	r0, [r7, #12]
 8102f2c:	f000 fc90 	bl	8103850 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8102f30:	68fb      	ldr	r3, [r7, #12]
 8102f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102f34:	b29b      	uxth	r3, r3
 8102f36:	2b00      	cmp	r3, #0
 8102f38:	d19e      	bne.n	8102e78 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8102f3a:	697a      	ldr	r2, [r7, #20]
 8102f3c:	6a39      	ldr	r1, [r7, #32]
 8102f3e:	68f8      	ldr	r0, [r7, #12]
 8102f40:	f000 fae3 	bl	810350a <I2C_WaitOnSTOPFlagUntilTimeout>
 8102f44:	4603      	mov	r3, r0
 8102f46:	2b00      	cmp	r3, #0
 8102f48:	d001      	beq.n	8102f4e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8102f4a:	2301      	movs	r3, #1
 8102f4c:	e01a      	b.n	8102f84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8102f4e:	68fb      	ldr	r3, [r7, #12]
 8102f50:	681b      	ldr	r3, [r3, #0]
 8102f52:	2220      	movs	r2, #32
 8102f54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8102f56:	68fb      	ldr	r3, [r7, #12]
 8102f58:	681b      	ldr	r3, [r3, #0]
 8102f5a:	6859      	ldr	r1, [r3, #4]
 8102f5c:	68fb      	ldr	r3, [r7, #12]
 8102f5e:	681a      	ldr	r2, [r3, #0]
 8102f60:	4b0b      	ldr	r3, [pc, #44]	; (8102f90 <HAL_I2C_Master_Transmit+0x1e4>)
 8102f62:	400b      	ands	r3, r1
 8102f64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102f66:	68fb      	ldr	r3, [r7, #12]
 8102f68:	2220      	movs	r2, #32
 8102f6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8102f6e:	68fb      	ldr	r3, [r7, #12]
 8102f70:	2200      	movs	r2, #0
 8102f72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102f76:	68fb      	ldr	r3, [r7, #12]
 8102f78:	2200      	movs	r2, #0
 8102f7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102f7e:	2300      	movs	r3, #0
 8102f80:	e000      	b.n	8102f84 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8102f82:	2302      	movs	r3, #2
  }
}
 8102f84:	4618      	mov	r0, r3
 8102f86:	3718      	adds	r7, #24
 8102f88:	46bd      	mov	sp, r7
 8102f8a:	bd80      	pop	{r7, pc}
 8102f8c:	80002000 	.word	0x80002000
 8102f90:	fe00e800 	.word	0xfe00e800

08102f94 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8102f94:	b580      	push	{r7, lr}
 8102f96:	b088      	sub	sp, #32
 8102f98:	af02      	add	r7, sp, #8
 8102f9a:	60f8      	str	r0, [r7, #12]
 8102f9c:	607a      	str	r2, [r7, #4]
 8102f9e:	461a      	mov	r2, r3
 8102fa0:	460b      	mov	r3, r1
 8102fa2:	817b      	strh	r3, [r7, #10]
 8102fa4:	4613      	mov	r3, r2
 8102fa6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102fa8:	68fb      	ldr	r3, [r7, #12]
 8102faa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102fae:	b2db      	uxtb	r3, r3
 8102fb0:	2b20      	cmp	r3, #32
 8102fb2:	f040 80db 	bne.w	810316c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102fb6:	68fb      	ldr	r3, [r7, #12]
 8102fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102fbc:	2b01      	cmp	r3, #1
 8102fbe:	d101      	bne.n	8102fc4 <HAL_I2C_Master_Receive+0x30>
 8102fc0:	2302      	movs	r3, #2
 8102fc2:	e0d4      	b.n	810316e <HAL_I2C_Master_Receive+0x1da>
 8102fc4:	68fb      	ldr	r3, [r7, #12]
 8102fc6:	2201      	movs	r2, #1
 8102fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102fcc:	f7ff fb16 	bl	81025fc <HAL_GetTick>
 8102fd0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102fd2:	697b      	ldr	r3, [r7, #20]
 8102fd4:	9300      	str	r3, [sp, #0]
 8102fd6:	2319      	movs	r3, #25
 8102fd8:	2201      	movs	r2, #1
 8102fda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8102fde:	68f8      	ldr	r0, [r7, #12]
 8102fe0:	f000 fa13 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 8102fe4:	4603      	mov	r3, r0
 8102fe6:	2b00      	cmp	r3, #0
 8102fe8:	d001      	beq.n	8102fee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8102fea:	2301      	movs	r3, #1
 8102fec:	e0bf      	b.n	810316e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8102fee:	68fb      	ldr	r3, [r7, #12]
 8102ff0:	2222      	movs	r2, #34	; 0x22
 8102ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8102ff6:	68fb      	ldr	r3, [r7, #12]
 8102ff8:	2210      	movs	r2, #16
 8102ffa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102ffe:	68fb      	ldr	r3, [r7, #12]
 8103000:	2200      	movs	r2, #0
 8103002:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8103004:	68fb      	ldr	r3, [r7, #12]
 8103006:	687a      	ldr	r2, [r7, #4]
 8103008:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 810300a:	68fb      	ldr	r3, [r7, #12]
 810300c:	893a      	ldrh	r2, [r7, #8]
 810300e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8103010:	68fb      	ldr	r3, [r7, #12]
 8103012:	2200      	movs	r2, #0
 8103014:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103016:	68fb      	ldr	r3, [r7, #12]
 8103018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810301a:	b29b      	uxth	r3, r3
 810301c:	2bff      	cmp	r3, #255	; 0xff
 810301e:	d90e      	bls.n	810303e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8103020:	68fb      	ldr	r3, [r7, #12]
 8103022:	22ff      	movs	r2, #255	; 0xff
 8103024:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8103026:	68fb      	ldr	r3, [r7, #12]
 8103028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810302a:	b2da      	uxtb	r2, r3
 810302c:	8979      	ldrh	r1, [r7, #10]
 810302e:	4b52      	ldr	r3, [pc, #328]	; (8103178 <HAL_I2C_Master_Receive+0x1e4>)
 8103030:	9300      	str	r3, [sp, #0]
 8103032:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103036:	68f8      	ldr	r0, [r7, #12]
 8103038:	f000 fc0a 	bl	8103850 <I2C_TransferConfig>
 810303c:	e06d      	b.n	810311a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810303e:	68fb      	ldr	r3, [r7, #12]
 8103040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103042:	b29a      	uxth	r2, r3
 8103044:	68fb      	ldr	r3, [r7, #12]
 8103046:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103048:	68fb      	ldr	r3, [r7, #12]
 810304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810304c:	b2da      	uxtb	r2, r3
 810304e:	8979      	ldrh	r1, [r7, #10]
 8103050:	4b49      	ldr	r3, [pc, #292]	; (8103178 <HAL_I2C_Master_Receive+0x1e4>)
 8103052:	9300      	str	r3, [sp, #0]
 8103054:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103058:	68f8      	ldr	r0, [r7, #12]
 810305a:	f000 fbf9 	bl	8103850 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 810305e:	e05c      	b.n	810311a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103060:	697a      	ldr	r2, [r7, #20]
 8103062:	6a39      	ldr	r1, [r7, #32]
 8103064:	68f8      	ldr	r0, [r7, #12]
 8103066:	f000 fa8d 	bl	8103584 <I2C_WaitOnRXNEFlagUntilTimeout>
 810306a:	4603      	mov	r3, r0
 810306c:	2b00      	cmp	r3, #0
 810306e:	d001      	beq.n	8103074 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8103070:	2301      	movs	r3, #1
 8103072:	e07c      	b.n	810316e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8103074:	68fb      	ldr	r3, [r7, #12]
 8103076:	681b      	ldr	r3, [r3, #0]
 8103078:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810307a:	68fb      	ldr	r3, [r7, #12]
 810307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810307e:	b2d2      	uxtb	r2, r2
 8103080:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103082:	68fb      	ldr	r3, [r7, #12]
 8103084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103086:	1c5a      	adds	r2, r3, #1
 8103088:	68fb      	ldr	r3, [r7, #12]
 810308a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 810308c:	68fb      	ldr	r3, [r7, #12]
 810308e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103090:	3b01      	subs	r3, #1
 8103092:	b29a      	uxth	r2, r3
 8103094:	68fb      	ldr	r3, [r7, #12]
 8103096:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8103098:	68fb      	ldr	r3, [r7, #12]
 810309a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810309c:	b29b      	uxth	r3, r3
 810309e:	3b01      	subs	r3, #1
 81030a0:	b29a      	uxth	r2, r3
 81030a2:	68fb      	ldr	r3, [r7, #12]
 81030a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81030a6:	68fb      	ldr	r3, [r7, #12]
 81030a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81030aa:	b29b      	uxth	r3, r3
 81030ac:	2b00      	cmp	r3, #0
 81030ae:	d034      	beq.n	810311a <HAL_I2C_Master_Receive+0x186>
 81030b0:	68fb      	ldr	r3, [r7, #12]
 81030b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81030b4:	2b00      	cmp	r3, #0
 81030b6:	d130      	bne.n	810311a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81030b8:	697b      	ldr	r3, [r7, #20]
 81030ba:	9300      	str	r3, [sp, #0]
 81030bc:	6a3b      	ldr	r3, [r7, #32]
 81030be:	2200      	movs	r2, #0
 81030c0:	2180      	movs	r1, #128	; 0x80
 81030c2:	68f8      	ldr	r0, [r7, #12]
 81030c4:	f000 f9a1 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 81030c8:	4603      	mov	r3, r0
 81030ca:	2b00      	cmp	r3, #0
 81030cc:	d001      	beq.n	81030d2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 81030ce:	2301      	movs	r3, #1
 81030d0:	e04d      	b.n	810316e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81030d2:	68fb      	ldr	r3, [r7, #12]
 81030d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81030d6:	b29b      	uxth	r3, r3
 81030d8:	2bff      	cmp	r3, #255	; 0xff
 81030da:	d90e      	bls.n	81030fa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81030dc:	68fb      	ldr	r3, [r7, #12]
 81030de:	22ff      	movs	r2, #255	; 0xff
 81030e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81030e2:	68fb      	ldr	r3, [r7, #12]
 81030e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81030e6:	b2da      	uxtb	r2, r3
 81030e8:	8979      	ldrh	r1, [r7, #10]
 81030ea:	2300      	movs	r3, #0
 81030ec:	9300      	str	r3, [sp, #0]
 81030ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81030f2:	68f8      	ldr	r0, [r7, #12]
 81030f4:	f000 fbac 	bl	8103850 <I2C_TransferConfig>
 81030f8:	e00f      	b.n	810311a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81030fa:	68fb      	ldr	r3, [r7, #12]
 81030fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81030fe:	b29a      	uxth	r2, r3
 8103100:	68fb      	ldr	r3, [r7, #12]
 8103102:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103104:	68fb      	ldr	r3, [r7, #12]
 8103106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103108:	b2da      	uxtb	r2, r3
 810310a:	8979      	ldrh	r1, [r7, #10]
 810310c:	2300      	movs	r3, #0
 810310e:	9300      	str	r3, [sp, #0]
 8103110:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103114:	68f8      	ldr	r0, [r7, #12]
 8103116:	f000 fb9b 	bl	8103850 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 810311a:	68fb      	ldr	r3, [r7, #12]
 810311c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810311e:	b29b      	uxth	r3, r3
 8103120:	2b00      	cmp	r3, #0
 8103122:	d19d      	bne.n	8103060 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103124:	697a      	ldr	r2, [r7, #20]
 8103126:	6a39      	ldr	r1, [r7, #32]
 8103128:	68f8      	ldr	r0, [r7, #12]
 810312a:	f000 f9ee 	bl	810350a <I2C_WaitOnSTOPFlagUntilTimeout>
 810312e:	4603      	mov	r3, r0
 8103130:	2b00      	cmp	r3, #0
 8103132:	d001      	beq.n	8103138 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8103134:	2301      	movs	r3, #1
 8103136:	e01a      	b.n	810316e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103138:	68fb      	ldr	r3, [r7, #12]
 810313a:	681b      	ldr	r3, [r3, #0]
 810313c:	2220      	movs	r2, #32
 810313e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103140:	68fb      	ldr	r3, [r7, #12]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	6859      	ldr	r1, [r3, #4]
 8103146:	68fb      	ldr	r3, [r7, #12]
 8103148:	681a      	ldr	r2, [r3, #0]
 810314a:	4b0c      	ldr	r3, [pc, #48]	; (810317c <HAL_I2C_Master_Receive+0x1e8>)
 810314c:	400b      	ands	r3, r1
 810314e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103150:	68fb      	ldr	r3, [r7, #12]
 8103152:	2220      	movs	r2, #32
 8103154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8103158:	68fb      	ldr	r3, [r7, #12]
 810315a:	2200      	movs	r2, #0
 810315c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103160:	68fb      	ldr	r3, [r7, #12]
 8103162:	2200      	movs	r2, #0
 8103164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103168:	2300      	movs	r3, #0
 810316a:	e000      	b.n	810316e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 810316c:	2302      	movs	r3, #2
  }
}
 810316e:	4618      	mov	r0, r3
 8103170:	3718      	adds	r7, #24
 8103172:	46bd      	mov	sp, r7
 8103174:	bd80      	pop	{r7, pc}
 8103176:	bf00      	nop
 8103178:	80002400 	.word	0x80002400
 810317c:	fe00e800 	.word	0xfe00e800

08103180 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8103180:	b580      	push	{r7, lr}
 8103182:	b08a      	sub	sp, #40	; 0x28
 8103184:	af02      	add	r7, sp, #8
 8103186:	60f8      	str	r0, [r7, #12]
 8103188:	607a      	str	r2, [r7, #4]
 810318a:	603b      	str	r3, [r7, #0]
 810318c:	460b      	mov	r3, r1
 810318e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8103190:	2300      	movs	r3, #0
 8103192:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103194:	68fb      	ldr	r3, [r7, #12]
 8103196:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810319a:	b2db      	uxtb	r3, r3
 810319c:	2b20      	cmp	r3, #32
 810319e:	f040 80f1 	bne.w	8103384 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 81031a2:	68fb      	ldr	r3, [r7, #12]
 81031a4:	681b      	ldr	r3, [r3, #0]
 81031a6:	699b      	ldr	r3, [r3, #24]
 81031a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81031ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81031b0:	d101      	bne.n	81031b6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 81031b2:	2302      	movs	r3, #2
 81031b4:	e0e7      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81031b6:	68fb      	ldr	r3, [r7, #12]
 81031b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81031bc:	2b01      	cmp	r3, #1
 81031be:	d101      	bne.n	81031c4 <HAL_I2C_IsDeviceReady+0x44>
 81031c0:	2302      	movs	r3, #2
 81031c2:	e0e0      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
 81031c4:	68fb      	ldr	r3, [r7, #12]
 81031c6:	2201      	movs	r2, #1
 81031c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81031cc:	68fb      	ldr	r3, [r7, #12]
 81031ce:	2224      	movs	r2, #36	; 0x24
 81031d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81031d4:	68fb      	ldr	r3, [r7, #12]
 81031d6:	2200      	movs	r2, #0
 81031d8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 81031da:	68fb      	ldr	r3, [r7, #12]
 81031dc:	68db      	ldr	r3, [r3, #12]
 81031de:	2b01      	cmp	r3, #1
 81031e0:	d107      	bne.n	81031f2 <HAL_I2C_IsDeviceReady+0x72>
 81031e2:	897b      	ldrh	r3, [r7, #10]
 81031e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 81031e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81031ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 81031f0:	e004      	b.n	81031fc <HAL_I2C_IsDeviceReady+0x7c>
 81031f2:	897b      	ldrh	r3, [r7, #10]
 81031f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 81031f8:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 81031fc:	68fa      	ldr	r2, [r7, #12]
 81031fe:	6812      	ldr	r2, [r2, #0]
 8103200:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8103202:	f7ff f9fb 	bl	81025fc <HAL_GetTick>
 8103206:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8103208:	68fb      	ldr	r3, [r7, #12]
 810320a:	681b      	ldr	r3, [r3, #0]
 810320c:	699b      	ldr	r3, [r3, #24]
 810320e:	f003 0320 	and.w	r3, r3, #32
 8103212:	2b20      	cmp	r3, #32
 8103214:	bf0c      	ite	eq
 8103216:	2301      	moveq	r3, #1
 8103218:	2300      	movne	r3, #0
 810321a:	b2db      	uxtb	r3, r3
 810321c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 810321e:	68fb      	ldr	r3, [r7, #12]
 8103220:	681b      	ldr	r3, [r3, #0]
 8103222:	699b      	ldr	r3, [r3, #24]
 8103224:	f003 0310 	and.w	r3, r3, #16
 8103228:	2b10      	cmp	r3, #16
 810322a:	bf0c      	ite	eq
 810322c:	2301      	moveq	r3, #1
 810322e:	2300      	movne	r3, #0
 8103230:	b2db      	uxtb	r3, r3
 8103232:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8103234:	e034      	b.n	81032a0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8103236:	683b      	ldr	r3, [r7, #0]
 8103238:	f1b3 3fff 	cmp.w	r3, #4294967295
 810323c:	d01a      	beq.n	8103274 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 810323e:	f7ff f9dd 	bl	81025fc <HAL_GetTick>
 8103242:	4602      	mov	r2, r0
 8103244:	69bb      	ldr	r3, [r7, #24]
 8103246:	1ad3      	subs	r3, r2, r3
 8103248:	683a      	ldr	r2, [r7, #0]
 810324a:	429a      	cmp	r2, r3
 810324c:	d302      	bcc.n	8103254 <HAL_I2C_IsDeviceReady+0xd4>
 810324e:	683b      	ldr	r3, [r7, #0]
 8103250:	2b00      	cmp	r3, #0
 8103252:	d10f      	bne.n	8103274 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8103254:	68fb      	ldr	r3, [r7, #12]
 8103256:	2220      	movs	r2, #32
 8103258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810325c:	68fb      	ldr	r3, [r7, #12]
 810325e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103260:	f043 0220 	orr.w	r2, r3, #32
 8103264:	68fb      	ldr	r3, [r7, #12]
 8103266:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8103268:	68fb      	ldr	r3, [r7, #12]
 810326a:	2200      	movs	r2, #0
 810326c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8103270:	2301      	movs	r3, #1
 8103272:	e088      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8103274:	68fb      	ldr	r3, [r7, #12]
 8103276:	681b      	ldr	r3, [r3, #0]
 8103278:	699b      	ldr	r3, [r3, #24]
 810327a:	f003 0320 	and.w	r3, r3, #32
 810327e:	2b20      	cmp	r3, #32
 8103280:	bf0c      	ite	eq
 8103282:	2301      	moveq	r3, #1
 8103284:	2300      	movne	r3, #0
 8103286:	b2db      	uxtb	r3, r3
 8103288:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 810328a:	68fb      	ldr	r3, [r7, #12]
 810328c:	681b      	ldr	r3, [r3, #0]
 810328e:	699b      	ldr	r3, [r3, #24]
 8103290:	f003 0310 	and.w	r3, r3, #16
 8103294:	2b10      	cmp	r3, #16
 8103296:	bf0c      	ite	eq
 8103298:	2301      	moveq	r3, #1
 810329a:	2300      	movne	r3, #0
 810329c:	b2db      	uxtb	r3, r3
 810329e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 81032a0:	7ffb      	ldrb	r3, [r7, #31]
 81032a2:	2b00      	cmp	r3, #0
 81032a4:	d102      	bne.n	81032ac <HAL_I2C_IsDeviceReady+0x12c>
 81032a6:	7fbb      	ldrb	r3, [r7, #30]
 81032a8:	2b00      	cmp	r3, #0
 81032aa:	d0c4      	beq.n	8103236 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 81032ac:	68fb      	ldr	r3, [r7, #12]
 81032ae:	681b      	ldr	r3, [r3, #0]
 81032b0:	699b      	ldr	r3, [r3, #24]
 81032b2:	f003 0310 	and.w	r3, r3, #16
 81032b6:	2b10      	cmp	r3, #16
 81032b8:	d01a      	beq.n	81032f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 81032ba:	69bb      	ldr	r3, [r7, #24]
 81032bc:	9300      	str	r3, [sp, #0]
 81032be:	683b      	ldr	r3, [r7, #0]
 81032c0:	2200      	movs	r2, #0
 81032c2:	2120      	movs	r1, #32
 81032c4:	68f8      	ldr	r0, [r7, #12]
 81032c6:	f000 f8a0 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 81032ca:	4603      	mov	r3, r0
 81032cc:	2b00      	cmp	r3, #0
 81032ce:	d001      	beq.n	81032d4 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 81032d0:	2301      	movs	r3, #1
 81032d2:	e058      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81032d4:	68fb      	ldr	r3, [r7, #12]
 81032d6:	681b      	ldr	r3, [r3, #0]
 81032d8:	2220      	movs	r2, #32
 81032da:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 81032dc:	68fb      	ldr	r3, [r7, #12]
 81032de:	2220      	movs	r2, #32
 81032e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81032e4:	68fb      	ldr	r3, [r7, #12]
 81032e6:	2200      	movs	r2, #0
 81032e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 81032ec:	2300      	movs	r3, #0
 81032ee:	e04a      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 81032f0:	69bb      	ldr	r3, [r7, #24]
 81032f2:	9300      	str	r3, [sp, #0]
 81032f4:	683b      	ldr	r3, [r7, #0]
 81032f6:	2200      	movs	r2, #0
 81032f8:	2120      	movs	r1, #32
 81032fa:	68f8      	ldr	r0, [r7, #12]
 81032fc:	f000 f885 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 8103300:	4603      	mov	r3, r0
 8103302:	2b00      	cmp	r3, #0
 8103304:	d001      	beq.n	810330a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8103306:	2301      	movs	r3, #1
 8103308:	e03d      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810330a:	68fb      	ldr	r3, [r7, #12]
 810330c:	681b      	ldr	r3, [r3, #0]
 810330e:	2210      	movs	r2, #16
 8103310:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103312:	68fb      	ldr	r3, [r7, #12]
 8103314:	681b      	ldr	r3, [r3, #0]
 8103316:	2220      	movs	r2, #32
 8103318:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 810331a:	697b      	ldr	r3, [r7, #20]
 810331c:	687a      	ldr	r2, [r7, #4]
 810331e:	429a      	cmp	r2, r3
 8103320:	d118      	bne.n	8103354 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8103322:	68fb      	ldr	r3, [r7, #12]
 8103324:	681b      	ldr	r3, [r3, #0]
 8103326:	685a      	ldr	r2, [r3, #4]
 8103328:	68fb      	ldr	r3, [r7, #12]
 810332a:	681b      	ldr	r3, [r3, #0]
 810332c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8103330:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8103332:	69bb      	ldr	r3, [r7, #24]
 8103334:	9300      	str	r3, [sp, #0]
 8103336:	683b      	ldr	r3, [r7, #0]
 8103338:	2200      	movs	r2, #0
 810333a:	2120      	movs	r1, #32
 810333c:	68f8      	ldr	r0, [r7, #12]
 810333e:	f000 f864 	bl	810340a <I2C_WaitOnFlagUntilTimeout>
 8103342:	4603      	mov	r3, r0
 8103344:	2b00      	cmp	r3, #0
 8103346:	d001      	beq.n	810334c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8103348:	2301      	movs	r3, #1
 810334a:	e01c      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810334c:	68fb      	ldr	r3, [r7, #12]
 810334e:	681b      	ldr	r3, [r3, #0]
 8103350:	2220      	movs	r2, #32
 8103352:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8103354:	697b      	ldr	r3, [r7, #20]
 8103356:	3301      	adds	r3, #1
 8103358:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 810335a:	697b      	ldr	r3, [r7, #20]
 810335c:	687a      	ldr	r2, [r7, #4]
 810335e:	429a      	cmp	r2, r3
 8103360:	f63f af3b 	bhi.w	81031da <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8103364:	68fb      	ldr	r3, [r7, #12]
 8103366:	2220      	movs	r2, #32
 8103368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810336c:	68fb      	ldr	r3, [r7, #12]
 810336e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103370:	f043 0220 	orr.w	r2, r3, #32
 8103374:	68fb      	ldr	r3, [r7, #12]
 8103376:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103378:	68fb      	ldr	r3, [r7, #12]
 810337a:	2200      	movs	r2, #0
 810337c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8103380:	2301      	movs	r3, #1
 8103382:	e000      	b.n	8103386 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8103384:	2302      	movs	r3, #2
  }
}
 8103386:	4618      	mov	r0, r3
 8103388:	3720      	adds	r7, #32
 810338a:	46bd      	mov	sp, r7
 810338c:	bd80      	pop	{r7, pc}

0810338e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 810338e:	b480      	push	{r7}
 8103390:	b083      	sub	sp, #12
 8103392:	af00      	add	r7, sp, #0
 8103394:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8103396:	687b      	ldr	r3, [r7, #4]
 8103398:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810339c:	b2db      	uxtb	r3, r3
}
 810339e:	4618      	mov	r0, r3
 81033a0:	370c      	adds	r7, #12
 81033a2:	46bd      	mov	sp, r7
 81033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033a8:	4770      	bx	lr

081033aa <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 81033aa:	b480      	push	{r7}
 81033ac:	b083      	sub	sp, #12
 81033ae:	af00      	add	r7, sp, #0
 81033b0:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 81033b2:	687b      	ldr	r3, [r7, #4]
 81033b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 81033b6:	4618      	mov	r0, r3
 81033b8:	370c      	adds	r7, #12
 81033ba:	46bd      	mov	sp, r7
 81033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033c0:	4770      	bx	lr

081033c2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 81033c2:	b480      	push	{r7}
 81033c4:	b083      	sub	sp, #12
 81033c6:	af00      	add	r7, sp, #0
 81033c8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 81033ca:	687b      	ldr	r3, [r7, #4]
 81033cc:	681b      	ldr	r3, [r3, #0]
 81033ce:	699b      	ldr	r3, [r3, #24]
 81033d0:	f003 0302 	and.w	r3, r3, #2
 81033d4:	2b02      	cmp	r3, #2
 81033d6:	d103      	bne.n	81033e0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	681b      	ldr	r3, [r3, #0]
 81033dc:	2200      	movs	r2, #0
 81033de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	681b      	ldr	r3, [r3, #0]
 81033e4:	699b      	ldr	r3, [r3, #24]
 81033e6:	f003 0301 	and.w	r3, r3, #1
 81033ea:	2b01      	cmp	r3, #1
 81033ec:	d007      	beq.n	81033fe <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 81033ee:	687b      	ldr	r3, [r7, #4]
 81033f0:	681b      	ldr	r3, [r3, #0]
 81033f2:	699a      	ldr	r2, [r3, #24]
 81033f4:	687b      	ldr	r3, [r7, #4]
 81033f6:	681b      	ldr	r3, [r3, #0]
 81033f8:	f042 0201 	orr.w	r2, r2, #1
 81033fc:	619a      	str	r2, [r3, #24]
  }
}
 81033fe:	bf00      	nop
 8103400:	370c      	adds	r7, #12
 8103402:	46bd      	mov	sp, r7
 8103404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103408:	4770      	bx	lr

0810340a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 810340a:	b580      	push	{r7, lr}
 810340c:	b084      	sub	sp, #16
 810340e:	af00      	add	r7, sp, #0
 8103410:	60f8      	str	r0, [r7, #12]
 8103412:	60b9      	str	r1, [r7, #8]
 8103414:	603b      	str	r3, [r7, #0]
 8103416:	4613      	mov	r3, r2
 8103418:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810341a:	e022      	b.n	8103462 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810341c:	683b      	ldr	r3, [r7, #0]
 810341e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103422:	d01e      	beq.n	8103462 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103424:	f7ff f8ea 	bl	81025fc <HAL_GetTick>
 8103428:	4602      	mov	r2, r0
 810342a:	69bb      	ldr	r3, [r7, #24]
 810342c:	1ad3      	subs	r3, r2, r3
 810342e:	683a      	ldr	r2, [r7, #0]
 8103430:	429a      	cmp	r2, r3
 8103432:	d302      	bcc.n	810343a <I2C_WaitOnFlagUntilTimeout+0x30>
 8103434:	683b      	ldr	r3, [r7, #0]
 8103436:	2b00      	cmp	r3, #0
 8103438:	d113      	bne.n	8103462 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810343a:	68fb      	ldr	r3, [r7, #12]
 810343c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810343e:	f043 0220 	orr.w	r2, r3, #32
 8103442:	68fb      	ldr	r3, [r7, #12]
 8103444:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8103446:	68fb      	ldr	r3, [r7, #12]
 8103448:	2220      	movs	r2, #32
 810344a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810344e:	68fb      	ldr	r3, [r7, #12]
 8103450:	2200      	movs	r2, #0
 8103452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103456:	68fb      	ldr	r3, [r7, #12]
 8103458:	2200      	movs	r2, #0
 810345a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 810345e:	2301      	movs	r3, #1
 8103460:	e00f      	b.n	8103482 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8103462:	68fb      	ldr	r3, [r7, #12]
 8103464:	681b      	ldr	r3, [r3, #0]
 8103466:	699a      	ldr	r2, [r3, #24]
 8103468:	68bb      	ldr	r3, [r7, #8]
 810346a:	4013      	ands	r3, r2
 810346c:	68ba      	ldr	r2, [r7, #8]
 810346e:	429a      	cmp	r2, r3
 8103470:	bf0c      	ite	eq
 8103472:	2301      	moveq	r3, #1
 8103474:	2300      	movne	r3, #0
 8103476:	b2db      	uxtb	r3, r3
 8103478:	461a      	mov	r2, r3
 810347a:	79fb      	ldrb	r3, [r7, #7]
 810347c:	429a      	cmp	r2, r3
 810347e:	d0cd      	beq.n	810341c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8103480:	2300      	movs	r3, #0
}
 8103482:	4618      	mov	r0, r3
 8103484:	3710      	adds	r7, #16
 8103486:	46bd      	mov	sp, r7
 8103488:	bd80      	pop	{r7, pc}

0810348a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 810348a:	b580      	push	{r7, lr}
 810348c:	b084      	sub	sp, #16
 810348e:	af00      	add	r7, sp, #0
 8103490:	60f8      	str	r0, [r7, #12]
 8103492:	60b9      	str	r1, [r7, #8]
 8103494:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8103496:	e02c      	b.n	81034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103498:	687a      	ldr	r2, [r7, #4]
 810349a:	68b9      	ldr	r1, [r7, #8]
 810349c:	68f8      	ldr	r0, [r7, #12]
 810349e:	f000 f8eb 	bl	8103678 <I2C_IsErrorOccurred>
 81034a2:	4603      	mov	r3, r0
 81034a4:	2b00      	cmp	r3, #0
 81034a6:	d001      	beq.n	81034ac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81034a8:	2301      	movs	r3, #1
 81034aa:	e02a      	b.n	8103502 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81034ac:	68bb      	ldr	r3, [r7, #8]
 81034ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 81034b2:	d01e      	beq.n	81034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81034b4:	f7ff f8a2 	bl	81025fc <HAL_GetTick>
 81034b8:	4602      	mov	r2, r0
 81034ba:	687b      	ldr	r3, [r7, #4]
 81034bc:	1ad3      	subs	r3, r2, r3
 81034be:	68ba      	ldr	r2, [r7, #8]
 81034c0:	429a      	cmp	r2, r3
 81034c2:	d302      	bcc.n	81034ca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 81034c4:	68bb      	ldr	r3, [r7, #8]
 81034c6:	2b00      	cmp	r3, #0
 81034c8:	d113      	bne.n	81034f2 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81034ca:	68fb      	ldr	r3, [r7, #12]
 81034cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81034ce:	f043 0220 	orr.w	r2, r3, #32
 81034d2:	68fb      	ldr	r3, [r7, #12]
 81034d4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81034d6:	68fb      	ldr	r3, [r7, #12]
 81034d8:	2220      	movs	r2, #32
 81034da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81034de:	68fb      	ldr	r3, [r7, #12]
 81034e0:	2200      	movs	r2, #0
 81034e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81034e6:	68fb      	ldr	r3, [r7, #12]
 81034e8:	2200      	movs	r2, #0
 81034ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81034ee:	2301      	movs	r3, #1
 81034f0:	e007      	b.n	8103502 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81034f2:	68fb      	ldr	r3, [r7, #12]
 81034f4:	681b      	ldr	r3, [r3, #0]
 81034f6:	699b      	ldr	r3, [r3, #24]
 81034f8:	f003 0302 	and.w	r3, r3, #2
 81034fc:	2b02      	cmp	r3, #2
 81034fe:	d1cb      	bne.n	8103498 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8103500:	2300      	movs	r3, #0
}
 8103502:	4618      	mov	r0, r3
 8103504:	3710      	adds	r7, #16
 8103506:	46bd      	mov	sp, r7
 8103508:	bd80      	pop	{r7, pc}

0810350a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 810350a:	b580      	push	{r7, lr}
 810350c:	b084      	sub	sp, #16
 810350e:	af00      	add	r7, sp, #0
 8103510:	60f8      	str	r0, [r7, #12]
 8103512:	60b9      	str	r1, [r7, #8]
 8103514:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103516:	e028      	b.n	810356a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103518:	687a      	ldr	r2, [r7, #4]
 810351a:	68b9      	ldr	r1, [r7, #8]
 810351c:	68f8      	ldr	r0, [r7, #12]
 810351e:	f000 f8ab 	bl	8103678 <I2C_IsErrorOccurred>
 8103522:	4603      	mov	r3, r0
 8103524:	2b00      	cmp	r3, #0
 8103526:	d001      	beq.n	810352c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8103528:	2301      	movs	r3, #1
 810352a:	e026      	b.n	810357a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810352c:	f7ff f866 	bl	81025fc <HAL_GetTick>
 8103530:	4602      	mov	r2, r0
 8103532:	687b      	ldr	r3, [r7, #4]
 8103534:	1ad3      	subs	r3, r2, r3
 8103536:	68ba      	ldr	r2, [r7, #8]
 8103538:	429a      	cmp	r2, r3
 810353a:	d302      	bcc.n	8103542 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 810353c:	68bb      	ldr	r3, [r7, #8]
 810353e:	2b00      	cmp	r3, #0
 8103540:	d113      	bne.n	810356a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103542:	68fb      	ldr	r3, [r7, #12]
 8103544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103546:	f043 0220 	orr.w	r2, r3, #32
 810354a:	68fb      	ldr	r3, [r7, #12]
 810354c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 810354e:	68fb      	ldr	r3, [r7, #12]
 8103550:	2220      	movs	r2, #32
 8103552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8103556:	68fb      	ldr	r3, [r7, #12]
 8103558:	2200      	movs	r2, #0
 810355a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 810355e:	68fb      	ldr	r3, [r7, #12]
 8103560:	2200      	movs	r2, #0
 8103562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8103566:	2301      	movs	r3, #1
 8103568:	e007      	b.n	810357a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810356a:	68fb      	ldr	r3, [r7, #12]
 810356c:	681b      	ldr	r3, [r3, #0]
 810356e:	699b      	ldr	r3, [r3, #24]
 8103570:	f003 0320 	and.w	r3, r3, #32
 8103574:	2b20      	cmp	r3, #32
 8103576:	d1cf      	bne.n	8103518 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8103578:	2300      	movs	r3, #0
}
 810357a:	4618      	mov	r0, r3
 810357c:	3710      	adds	r7, #16
 810357e:	46bd      	mov	sp, r7
 8103580:	bd80      	pop	{r7, pc}
	...

08103584 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103584:	b580      	push	{r7, lr}
 8103586:	b084      	sub	sp, #16
 8103588:	af00      	add	r7, sp, #0
 810358a:	60f8      	str	r0, [r7, #12]
 810358c:	60b9      	str	r1, [r7, #8]
 810358e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8103590:	e064      	b.n	810365c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103592:	687a      	ldr	r2, [r7, #4]
 8103594:	68b9      	ldr	r1, [r7, #8]
 8103596:	68f8      	ldr	r0, [r7, #12]
 8103598:	f000 f86e 	bl	8103678 <I2C_IsErrorOccurred>
 810359c:	4603      	mov	r3, r0
 810359e:	2b00      	cmp	r3, #0
 81035a0:	d001      	beq.n	81035a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81035a2:	2301      	movs	r3, #1
 81035a4:	e062      	b.n	810366c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 81035a6:	68fb      	ldr	r3, [r7, #12]
 81035a8:	681b      	ldr	r3, [r3, #0]
 81035aa:	699b      	ldr	r3, [r3, #24]
 81035ac:	f003 0320 	and.w	r3, r3, #32
 81035b0:	2b20      	cmp	r3, #32
 81035b2:	d138      	bne.n	8103626 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 81035b4:	68fb      	ldr	r3, [r7, #12]
 81035b6:	681b      	ldr	r3, [r3, #0]
 81035b8:	699b      	ldr	r3, [r3, #24]
 81035ba:	f003 0304 	and.w	r3, r3, #4
 81035be:	2b04      	cmp	r3, #4
 81035c0:	d105      	bne.n	81035ce <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 81035c2:	68fb      	ldr	r3, [r7, #12]
 81035c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81035c6:	2b00      	cmp	r3, #0
 81035c8:	d001      	beq.n	81035ce <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 81035ca:	2300      	movs	r3, #0
 81035cc:	e04e      	b.n	810366c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 81035ce:	68fb      	ldr	r3, [r7, #12]
 81035d0:	681b      	ldr	r3, [r3, #0]
 81035d2:	699b      	ldr	r3, [r3, #24]
 81035d4:	f003 0310 	and.w	r3, r3, #16
 81035d8:	2b10      	cmp	r3, #16
 81035da:	d107      	bne.n	81035ec <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81035dc:	68fb      	ldr	r3, [r7, #12]
 81035de:	681b      	ldr	r3, [r3, #0]
 81035e0:	2210      	movs	r2, #16
 81035e2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 81035e4:	68fb      	ldr	r3, [r7, #12]
 81035e6:	2204      	movs	r2, #4
 81035e8:	645a      	str	r2, [r3, #68]	; 0x44
 81035ea:	e002      	b.n	81035f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81035ec:	68fb      	ldr	r3, [r7, #12]
 81035ee:	2200      	movs	r2, #0
 81035f0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81035f2:	68fb      	ldr	r3, [r7, #12]
 81035f4:	681b      	ldr	r3, [r3, #0]
 81035f6:	2220      	movs	r2, #32
 81035f8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 81035fa:	68fb      	ldr	r3, [r7, #12]
 81035fc:	681b      	ldr	r3, [r3, #0]
 81035fe:	6859      	ldr	r1, [r3, #4]
 8103600:	68fb      	ldr	r3, [r7, #12]
 8103602:	681a      	ldr	r2, [r3, #0]
 8103604:	4b1b      	ldr	r3, [pc, #108]	; (8103674 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8103606:	400b      	ands	r3, r1
 8103608:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 810360a:	68fb      	ldr	r3, [r7, #12]
 810360c:	2220      	movs	r2, #32
 810360e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8103612:	68fb      	ldr	r3, [r7, #12]
 8103614:	2200      	movs	r2, #0
 8103616:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 810361a:	68fb      	ldr	r3, [r7, #12]
 810361c:	2200      	movs	r2, #0
 810361e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8103622:	2301      	movs	r3, #1
 8103624:	e022      	b.n	810366c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103626:	f7fe ffe9 	bl	81025fc <HAL_GetTick>
 810362a:	4602      	mov	r2, r0
 810362c:	687b      	ldr	r3, [r7, #4]
 810362e:	1ad3      	subs	r3, r2, r3
 8103630:	68ba      	ldr	r2, [r7, #8]
 8103632:	429a      	cmp	r2, r3
 8103634:	d302      	bcc.n	810363c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8103636:	68bb      	ldr	r3, [r7, #8]
 8103638:	2b00      	cmp	r3, #0
 810363a:	d10f      	bne.n	810365c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810363c:	68fb      	ldr	r3, [r7, #12]
 810363e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103640:	f043 0220 	orr.w	r2, r3, #32
 8103644:	68fb      	ldr	r3, [r7, #12]
 8103646:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8103648:	68fb      	ldr	r3, [r7, #12]
 810364a:	2220      	movs	r2, #32
 810364c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8103650:	68fb      	ldr	r3, [r7, #12]
 8103652:	2200      	movs	r2, #0
 8103654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8103658:	2301      	movs	r3, #1
 810365a:	e007      	b.n	810366c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 810365c:	68fb      	ldr	r3, [r7, #12]
 810365e:	681b      	ldr	r3, [r3, #0]
 8103660:	699b      	ldr	r3, [r3, #24]
 8103662:	f003 0304 	and.w	r3, r3, #4
 8103666:	2b04      	cmp	r3, #4
 8103668:	d193      	bne.n	8103592 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 810366a:	2300      	movs	r3, #0
}
 810366c:	4618      	mov	r0, r3
 810366e:	3710      	adds	r7, #16
 8103670:	46bd      	mov	sp, r7
 8103672:	bd80      	pop	{r7, pc}
 8103674:	fe00e800 	.word	0xfe00e800

08103678 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8103678:	b580      	push	{r7, lr}
 810367a:	b08a      	sub	sp, #40	; 0x28
 810367c:	af00      	add	r7, sp, #0
 810367e:	60f8      	str	r0, [r7, #12]
 8103680:	60b9      	str	r1, [r7, #8]
 8103682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103684:	2300      	movs	r3, #0
 8103686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 810368a:	68fb      	ldr	r3, [r7, #12]
 810368c:	681b      	ldr	r3, [r3, #0]
 810368e:	699b      	ldr	r3, [r3, #24]
 8103690:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8103692:	2300      	movs	r3, #0
 8103694:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8103696:	687b      	ldr	r3, [r7, #4]
 8103698:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 810369a:	69bb      	ldr	r3, [r7, #24]
 810369c:	f003 0310 	and.w	r3, r3, #16
 81036a0:	2b00      	cmp	r3, #0
 81036a2:	d075      	beq.n	8103790 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81036a4:	68fb      	ldr	r3, [r7, #12]
 81036a6:	681b      	ldr	r3, [r3, #0]
 81036a8:	2210      	movs	r2, #16
 81036aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 81036ac:	e056      	b.n	810375c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 81036ae:	68bb      	ldr	r3, [r7, #8]
 81036b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81036b4:	d052      	beq.n	810375c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 81036b6:	f7fe ffa1 	bl	81025fc <HAL_GetTick>
 81036ba:	4602      	mov	r2, r0
 81036bc:	69fb      	ldr	r3, [r7, #28]
 81036be:	1ad3      	subs	r3, r2, r3
 81036c0:	68ba      	ldr	r2, [r7, #8]
 81036c2:	429a      	cmp	r2, r3
 81036c4:	d302      	bcc.n	81036cc <I2C_IsErrorOccurred+0x54>
 81036c6:	68bb      	ldr	r3, [r7, #8]
 81036c8:	2b00      	cmp	r3, #0
 81036ca:	d147      	bne.n	810375c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81036cc:	68fb      	ldr	r3, [r7, #12]
 81036ce:	681b      	ldr	r3, [r3, #0]
 81036d0:	685b      	ldr	r3, [r3, #4]
 81036d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81036d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81036d8:	68fb      	ldr	r3, [r7, #12]
 81036da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 81036de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81036e0:	68fb      	ldr	r3, [r7, #12]
 81036e2:	681b      	ldr	r3, [r3, #0]
 81036e4:	699b      	ldr	r3, [r3, #24]
 81036e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81036ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81036ee:	d12e      	bne.n	810374e <I2C_IsErrorOccurred+0xd6>
 81036f0:	697b      	ldr	r3, [r7, #20]
 81036f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81036f6:	d02a      	beq.n	810374e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 81036f8:	7cfb      	ldrb	r3, [r7, #19]
 81036fa:	2b20      	cmp	r3, #32
 81036fc:	d027      	beq.n	810374e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 81036fe:	68fb      	ldr	r3, [r7, #12]
 8103700:	681b      	ldr	r3, [r3, #0]
 8103702:	685a      	ldr	r2, [r3, #4]
 8103704:	68fb      	ldr	r3, [r7, #12]
 8103706:	681b      	ldr	r3, [r3, #0]
 8103708:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 810370c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 810370e:	f7fe ff75 	bl	81025fc <HAL_GetTick>
 8103712:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103714:	e01b      	b.n	810374e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8103716:	f7fe ff71 	bl	81025fc <HAL_GetTick>
 810371a:	4602      	mov	r2, r0
 810371c:	69fb      	ldr	r3, [r7, #28]
 810371e:	1ad3      	subs	r3, r2, r3
 8103720:	2b19      	cmp	r3, #25
 8103722:	d914      	bls.n	810374e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103724:	68fb      	ldr	r3, [r7, #12]
 8103726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103728:	f043 0220 	orr.w	r2, r3, #32
 810372c:	68fb      	ldr	r3, [r7, #12]
 810372e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8103730:	68fb      	ldr	r3, [r7, #12]
 8103732:	2220      	movs	r2, #32
 8103734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8103738:	68fb      	ldr	r3, [r7, #12]
 810373a:	2200      	movs	r2, #0
 810373c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8103740:	68fb      	ldr	r3, [r7, #12]
 8103742:	2200      	movs	r2, #0
 8103744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8103748:	2301      	movs	r3, #1
 810374a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810374e:	68fb      	ldr	r3, [r7, #12]
 8103750:	681b      	ldr	r3, [r3, #0]
 8103752:	699b      	ldr	r3, [r3, #24]
 8103754:	f003 0320 	and.w	r3, r3, #32
 8103758:	2b20      	cmp	r3, #32
 810375a:	d1dc      	bne.n	8103716 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 810375c:	68fb      	ldr	r3, [r7, #12]
 810375e:	681b      	ldr	r3, [r3, #0]
 8103760:	699b      	ldr	r3, [r3, #24]
 8103762:	f003 0320 	and.w	r3, r3, #32
 8103766:	2b20      	cmp	r3, #32
 8103768:	d003      	beq.n	8103772 <I2C_IsErrorOccurred+0xfa>
 810376a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810376e:	2b00      	cmp	r3, #0
 8103770:	d09d      	beq.n	81036ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8103772:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8103776:	2b00      	cmp	r3, #0
 8103778:	d103      	bne.n	8103782 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810377a:	68fb      	ldr	r3, [r7, #12]
 810377c:	681b      	ldr	r3, [r3, #0]
 810377e:	2220      	movs	r2, #32
 8103780:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8103782:	6a3b      	ldr	r3, [r7, #32]
 8103784:	f043 0304 	orr.w	r3, r3, #4
 8103788:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 810378a:	2301      	movs	r3, #1
 810378c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8103790:	68fb      	ldr	r3, [r7, #12]
 8103792:	681b      	ldr	r3, [r3, #0]
 8103794:	699b      	ldr	r3, [r3, #24]
 8103796:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8103798:	69bb      	ldr	r3, [r7, #24]
 810379a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810379e:	2b00      	cmp	r3, #0
 81037a0:	d00b      	beq.n	81037ba <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 81037a2:	6a3b      	ldr	r3, [r7, #32]
 81037a4:	f043 0301 	orr.w	r3, r3, #1
 81037a8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 81037aa:	68fb      	ldr	r3, [r7, #12]
 81037ac:	681b      	ldr	r3, [r3, #0]
 81037ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 81037b2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81037b4:	2301      	movs	r3, #1
 81037b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 81037ba:	69bb      	ldr	r3, [r7, #24]
 81037bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81037c0:	2b00      	cmp	r3, #0
 81037c2:	d00b      	beq.n	81037dc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 81037c4:	6a3b      	ldr	r3, [r7, #32]
 81037c6:	f043 0308 	orr.w	r3, r3, #8
 81037ca:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 81037cc:	68fb      	ldr	r3, [r7, #12]
 81037ce:	681b      	ldr	r3, [r3, #0]
 81037d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81037d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81037d6:	2301      	movs	r3, #1
 81037d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81037dc:	69bb      	ldr	r3, [r7, #24]
 81037de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81037e2:	2b00      	cmp	r3, #0
 81037e4:	d00b      	beq.n	81037fe <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81037e6:	6a3b      	ldr	r3, [r7, #32]
 81037e8:	f043 0302 	orr.w	r3, r3, #2
 81037ec:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81037ee:	68fb      	ldr	r3, [r7, #12]
 81037f0:	681b      	ldr	r3, [r3, #0]
 81037f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 81037f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81037f8:	2301      	movs	r3, #1
 81037fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 81037fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8103802:	2b00      	cmp	r3, #0
 8103804:	d01c      	beq.n	8103840 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8103806:	68f8      	ldr	r0, [r7, #12]
 8103808:	f7ff fddb 	bl	81033c2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810380c:	68fb      	ldr	r3, [r7, #12]
 810380e:	681b      	ldr	r3, [r3, #0]
 8103810:	6859      	ldr	r1, [r3, #4]
 8103812:	68fb      	ldr	r3, [r7, #12]
 8103814:	681a      	ldr	r2, [r3, #0]
 8103816:	4b0d      	ldr	r3, [pc, #52]	; (810384c <I2C_IsErrorOccurred+0x1d4>)
 8103818:	400b      	ands	r3, r1
 810381a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 810381c:	68fb      	ldr	r3, [r7, #12]
 810381e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8103820:	6a3b      	ldr	r3, [r7, #32]
 8103822:	431a      	orrs	r2, r3
 8103824:	68fb      	ldr	r3, [r7, #12]
 8103826:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8103828:	68fb      	ldr	r3, [r7, #12]
 810382a:	2220      	movs	r2, #32
 810382c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8103830:	68fb      	ldr	r3, [r7, #12]
 8103832:	2200      	movs	r2, #0
 8103834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103838:	68fb      	ldr	r3, [r7, #12]
 810383a:	2200      	movs	r2, #0
 810383c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8103840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8103844:	4618      	mov	r0, r3
 8103846:	3728      	adds	r7, #40	; 0x28
 8103848:	46bd      	mov	sp, r7
 810384a:	bd80      	pop	{r7, pc}
 810384c:	fe00e800 	.word	0xfe00e800

08103850 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8103850:	b480      	push	{r7}
 8103852:	b087      	sub	sp, #28
 8103854:	af00      	add	r7, sp, #0
 8103856:	60f8      	str	r0, [r7, #12]
 8103858:	607b      	str	r3, [r7, #4]
 810385a:	460b      	mov	r3, r1
 810385c:	817b      	strh	r3, [r7, #10]
 810385e:	4613      	mov	r3, r2
 8103860:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103862:	897b      	ldrh	r3, [r7, #10]
 8103864:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103868:	7a7b      	ldrb	r3, [r7, #9]
 810386a:	041b      	lsls	r3, r3, #16
 810386c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103870:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103876:	6a3b      	ldr	r3, [r7, #32]
 8103878:	4313      	orrs	r3, r2
 810387a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810387e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8103880:	68fb      	ldr	r3, [r7, #12]
 8103882:	681b      	ldr	r3, [r3, #0]
 8103884:	685a      	ldr	r2, [r3, #4]
 8103886:	6a3b      	ldr	r3, [r7, #32]
 8103888:	0d5b      	lsrs	r3, r3, #21
 810388a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 810388e:	4b08      	ldr	r3, [pc, #32]	; (81038b0 <I2C_TransferConfig+0x60>)
 8103890:	430b      	orrs	r3, r1
 8103892:	43db      	mvns	r3, r3
 8103894:	ea02 0103 	and.w	r1, r2, r3
 8103898:	68fb      	ldr	r3, [r7, #12]
 810389a:	681b      	ldr	r3, [r3, #0]
 810389c:	697a      	ldr	r2, [r7, #20]
 810389e:	430a      	orrs	r2, r1
 81038a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 81038a2:	bf00      	nop
 81038a4:	371c      	adds	r7, #28
 81038a6:	46bd      	mov	sp, r7
 81038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038ac:	4770      	bx	lr
 81038ae:	bf00      	nop
 81038b0:	03ff63ff 	.word	0x03ff63ff

081038b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 81038b4:	b480      	push	{r7}
 81038b6:	b083      	sub	sp, #12
 81038b8:	af00      	add	r7, sp, #0
 81038ba:	6078      	str	r0, [r7, #4]
 81038bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81038be:	687b      	ldr	r3, [r7, #4]
 81038c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81038c4:	b2db      	uxtb	r3, r3
 81038c6:	2b20      	cmp	r3, #32
 81038c8:	d138      	bne.n	810393c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81038ca:	687b      	ldr	r3, [r7, #4]
 81038cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81038d0:	2b01      	cmp	r3, #1
 81038d2:	d101      	bne.n	81038d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 81038d4:	2302      	movs	r3, #2
 81038d6:	e032      	b.n	810393e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 81038d8:	687b      	ldr	r3, [r7, #4]
 81038da:	2201      	movs	r2, #1
 81038dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81038e0:	687b      	ldr	r3, [r7, #4]
 81038e2:	2224      	movs	r2, #36	; 0x24
 81038e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81038e8:	687b      	ldr	r3, [r7, #4]
 81038ea:	681b      	ldr	r3, [r3, #0]
 81038ec:	681a      	ldr	r2, [r3, #0]
 81038ee:	687b      	ldr	r3, [r7, #4]
 81038f0:	681b      	ldr	r3, [r3, #0]
 81038f2:	f022 0201 	bic.w	r2, r2, #1
 81038f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81038f8:	687b      	ldr	r3, [r7, #4]
 81038fa:	681b      	ldr	r3, [r3, #0]
 81038fc:	681a      	ldr	r2, [r3, #0]
 81038fe:	687b      	ldr	r3, [r7, #4]
 8103900:	681b      	ldr	r3, [r3, #0]
 8103902:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8103906:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8103908:	687b      	ldr	r3, [r7, #4]
 810390a:	681b      	ldr	r3, [r3, #0]
 810390c:	6819      	ldr	r1, [r3, #0]
 810390e:	687b      	ldr	r3, [r7, #4]
 8103910:	681b      	ldr	r3, [r3, #0]
 8103912:	683a      	ldr	r2, [r7, #0]
 8103914:	430a      	orrs	r2, r1
 8103916:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8103918:	687b      	ldr	r3, [r7, #4]
 810391a:	681b      	ldr	r3, [r3, #0]
 810391c:	681a      	ldr	r2, [r3, #0]
 810391e:	687b      	ldr	r3, [r7, #4]
 8103920:	681b      	ldr	r3, [r3, #0]
 8103922:	f042 0201 	orr.w	r2, r2, #1
 8103926:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8103928:	687b      	ldr	r3, [r7, #4]
 810392a:	2220      	movs	r2, #32
 810392c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103930:	687b      	ldr	r3, [r7, #4]
 8103932:	2200      	movs	r2, #0
 8103934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103938:	2300      	movs	r3, #0
 810393a:	e000      	b.n	810393e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 810393c:	2302      	movs	r3, #2
  }
}
 810393e:	4618      	mov	r0, r3
 8103940:	370c      	adds	r7, #12
 8103942:	46bd      	mov	sp, r7
 8103944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103948:	4770      	bx	lr

0810394a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 810394a:	b480      	push	{r7}
 810394c:	b085      	sub	sp, #20
 810394e:	af00      	add	r7, sp, #0
 8103950:	6078      	str	r0, [r7, #4]
 8103952:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103954:	687b      	ldr	r3, [r7, #4]
 8103956:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810395a:	b2db      	uxtb	r3, r3
 810395c:	2b20      	cmp	r3, #32
 810395e:	d139      	bne.n	81039d4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103960:	687b      	ldr	r3, [r7, #4]
 8103962:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103966:	2b01      	cmp	r3, #1
 8103968:	d101      	bne.n	810396e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 810396a:	2302      	movs	r3, #2
 810396c:	e033      	b.n	81039d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 810396e:	687b      	ldr	r3, [r7, #4]
 8103970:	2201      	movs	r2, #1
 8103972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8103976:	687b      	ldr	r3, [r7, #4]
 8103978:	2224      	movs	r2, #36	; 0x24
 810397a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810397e:	687b      	ldr	r3, [r7, #4]
 8103980:	681b      	ldr	r3, [r3, #0]
 8103982:	681a      	ldr	r2, [r3, #0]
 8103984:	687b      	ldr	r3, [r7, #4]
 8103986:	681b      	ldr	r3, [r3, #0]
 8103988:	f022 0201 	bic.w	r2, r2, #1
 810398c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 810398e:	687b      	ldr	r3, [r7, #4]
 8103990:	681b      	ldr	r3, [r3, #0]
 8103992:	681b      	ldr	r3, [r3, #0]
 8103994:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8103996:	68fb      	ldr	r3, [r7, #12]
 8103998:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 810399c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 810399e:	683b      	ldr	r3, [r7, #0]
 81039a0:	021b      	lsls	r3, r3, #8
 81039a2:	68fa      	ldr	r2, [r7, #12]
 81039a4:	4313      	orrs	r3, r2
 81039a6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 81039a8:	687b      	ldr	r3, [r7, #4]
 81039aa:	681b      	ldr	r3, [r3, #0]
 81039ac:	68fa      	ldr	r2, [r7, #12]
 81039ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81039b0:	687b      	ldr	r3, [r7, #4]
 81039b2:	681b      	ldr	r3, [r3, #0]
 81039b4:	681a      	ldr	r2, [r3, #0]
 81039b6:	687b      	ldr	r3, [r7, #4]
 81039b8:	681b      	ldr	r3, [r3, #0]
 81039ba:	f042 0201 	orr.w	r2, r2, #1
 81039be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81039c0:	687b      	ldr	r3, [r7, #4]
 81039c2:	2220      	movs	r2, #32
 81039c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81039c8:	687b      	ldr	r3, [r7, #4]
 81039ca:	2200      	movs	r2, #0
 81039cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81039d0:	2300      	movs	r3, #0
 81039d2:	e000      	b.n	81039d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 81039d4:	2302      	movs	r3, #2
  }
}
 81039d6:	4618      	mov	r0, r3
 81039d8:	3714      	adds	r7, #20
 81039da:	46bd      	mov	sp, r7
 81039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039e0:	4770      	bx	lr
	...

081039e4 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81039e4:	b580      	push	{r7, lr}
 81039e6:	b084      	sub	sp, #16
 81039e8:	af00      	add	r7, sp, #0
 81039ea:	60f8      	str	r0, [r7, #12]
 81039ec:	460b      	mov	r3, r1
 81039ee:	607a      	str	r2, [r7, #4]
 81039f0:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81039f2:	4b37      	ldr	r3, [pc, #220]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039f4:	681b      	ldr	r3, [r3, #0]
 81039f6:	f023 0201 	bic.w	r2, r3, #1
 81039fa:	4935      	ldr	r1, [pc, #212]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039fc:	68fb      	ldr	r3, [r7, #12]
 81039fe:	4313      	orrs	r3, r2
 8103a00:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103a02:	687b      	ldr	r3, [r7, #4]
 8103a04:	2b00      	cmp	r3, #0
 8103a06:	d123      	bne.n	8103a50 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103a08:	f7fe ff44 	bl	8102894 <HAL_GetCurrentCPUID>
 8103a0c:	4603      	mov	r3, r0
 8103a0e:	2b03      	cmp	r3, #3
 8103a10:	d158      	bne.n	8103ac4 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103a12:	4b2f      	ldr	r3, [pc, #188]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a14:	691b      	ldr	r3, [r3, #16]
 8103a16:	4a2e      	ldr	r2, [pc, #184]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a18:	f023 0301 	bic.w	r3, r3, #1
 8103a1c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103a1e:	4b2d      	ldr	r3, [pc, #180]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a20:	691b      	ldr	r3, [r3, #16]
 8103a22:	4a2c      	ldr	r2, [pc, #176]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a24:	f043 0304 	orr.w	r3, r3, #4
 8103a28:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8103a2a:	f3bf 8f4f 	dsb	sy
}
 8103a2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103a30:	f3bf 8f6f 	isb	sy
}
 8103a34:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103a36:	7afb      	ldrb	r3, [r7, #11]
 8103a38:	2b01      	cmp	r3, #1
 8103a3a:	d101      	bne.n	8103a40 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103a3c:	bf30      	wfi
 8103a3e:	e000      	b.n	8103a42 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103a40:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103a42:	4b24      	ldr	r3, [pc, #144]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a44:	691b      	ldr	r3, [r3, #16]
 8103a46:	4a23      	ldr	r2, [pc, #140]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a48:	f023 0304 	bic.w	r3, r3, #4
 8103a4c:	6113      	str	r3, [r2, #16]
 8103a4e:	e03c      	b.n	8103aca <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103a50:	687b      	ldr	r3, [r7, #4]
 8103a52:	2b01      	cmp	r3, #1
 8103a54:	d123      	bne.n	8103a9e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103a56:	f7fe ff1d 	bl	8102894 <HAL_GetCurrentCPUID>
 8103a5a:	4603      	mov	r3, r0
 8103a5c:	2b01      	cmp	r3, #1
 8103a5e:	d133      	bne.n	8103ac8 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103a60:	4b1b      	ldr	r3, [pc, #108]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a62:	695b      	ldr	r3, [r3, #20]
 8103a64:	4a1a      	ldr	r2, [pc, #104]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a66:	f023 0302 	bic.w	r3, r3, #2
 8103a6a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103a6c:	4b19      	ldr	r3, [pc, #100]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a6e:	691b      	ldr	r3, [r3, #16]
 8103a70:	4a18      	ldr	r2, [pc, #96]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a72:	f043 0304 	orr.w	r3, r3, #4
 8103a76:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103a78:	f3bf 8f4f 	dsb	sy
}
 8103a7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103a7e:	f3bf 8f6f 	isb	sy
}
 8103a82:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103a84:	7afb      	ldrb	r3, [r7, #11]
 8103a86:	2b01      	cmp	r3, #1
 8103a88:	d101      	bne.n	8103a8e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103a8a:	bf30      	wfi
 8103a8c:	e000      	b.n	8103a90 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103a8e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103a90:	4b10      	ldr	r3, [pc, #64]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a92:	691b      	ldr	r3, [r3, #16]
 8103a94:	4a0f      	ldr	r2, [pc, #60]	; (8103ad4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a96:	f023 0304 	bic.w	r3, r3, #4
 8103a9a:	6113      	str	r3, [r2, #16]
 8103a9c:	e015      	b.n	8103aca <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103a9e:	f7fe fef9 	bl	8102894 <HAL_GetCurrentCPUID>
 8103aa2:	4603      	mov	r3, r0
 8103aa4:	2b03      	cmp	r3, #3
 8103aa6:	d106      	bne.n	8103ab6 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103aa8:	4b09      	ldr	r3, [pc, #36]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103aaa:	691b      	ldr	r3, [r3, #16]
 8103aac:	4a08      	ldr	r2, [pc, #32]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103aae:	f023 0304 	bic.w	r3, r3, #4
 8103ab2:	6113      	str	r3, [r2, #16]
 8103ab4:	e009      	b.n	8103aca <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8103ab6:	4b06      	ldr	r3, [pc, #24]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103ab8:	695b      	ldr	r3, [r3, #20]
 8103aba:	4a05      	ldr	r2, [pc, #20]	; (8103ad0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103abc:	f023 0304 	bic.w	r3, r3, #4
 8103ac0:	6153      	str	r3, [r2, #20]
 8103ac2:	e002      	b.n	8103aca <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103ac4:	bf00      	nop
 8103ac6:	e000      	b.n	8103aca <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103ac8:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103aca:	3710      	adds	r7, #16
 8103acc:	46bd      	mov	sp, r7
 8103ace:	bd80      	pop	{r7, pc}
 8103ad0:	58024800 	.word	0x58024800
 8103ad4:	e000ed00 	.word	0xe000ed00

08103ad8 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103ad8:	b580      	push	{r7, lr}
 8103ada:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103adc:	f7fe feda 	bl	8102894 <HAL_GetCurrentCPUID>
 8103ae0:	4603      	mov	r3, r0
 8103ae2:	2b03      	cmp	r3, #3
 8103ae4:	d101      	bne.n	8103aea <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103ae6:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103ae8:	e001      	b.n	8103aee <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103aea:	bf40      	sev
    __WFE ();
 8103aec:	bf20      	wfe
}
 8103aee:	bf00      	nop
 8103af0:	bd80      	pop	{r7, pc}
	...

08103af4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8103af4:	b580      	push	{r7, lr}
 8103af6:	b08c      	sub	sp, #48	; 0x30
 8103af8:	af00      	add	r7, sp, #0
 8103afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8103afc:	687b      	ldr	r3, [r7, #4]
 8103afe:	2b00      	cmp	r3, #0
 8103b00:	d102      	bne.n	8103b08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8103b02:	2301      	movs	r3, #1
 8103b04:	f000 bc1d 	b.w	8104342 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	681b      	ldr	r3, [r3, #0]
 8103b0c:	f003 0301 	and.w	r3, r3, #1
 8103b10:	2b00      	cmp	r3, #0
 8103b12:	f000 8087 	beq.w	8103c24 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8103b16:	4b99      	ldr	r3, [pc, #612]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b18:	691b      	ldr	r3, [r3, #16]
 8103b1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8103b20:	4b96      	ldr	r3, [pc, #600]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103b24:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8103b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103b28:	2b10      	cmp	r3, #16
 8103b2a:	d007      	beq.n	8103b3c <HAL_RCC_OscConfig+0x48>
 8103b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103b2e:	2b18      	cmp	r3, #24
 8103b30:	d110      	bne.n	8103b54 <HAL_RCC_OscConfig+0x60>
 8103b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103b34:	f003 0303 	and.w	r3, r3, #3
 8103b38:	2b02      	cmp	r3, #2
 8103b3a:	d10b      	bne.n	8103b54 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8103b3c:	4b8f      	ldr	r3, [pc, #572]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b3e:	681b      	ldr	r3, [r3, #0]
 8103b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103b44:	2b00      	cmp	r3, #0
 8103b46:	d06c      	beq.n	8103c22 <HAL_RCC_OscConfig+0x12e>
 8103b48:	687b      	ldr	r3, [r7, #4]
 8103b4a:	685b      	ldr	r3, [r3, #4]
 8103b4c:	2b00      	cmp	r3, #0
 8103b4e:	d168      	bne.n	8103c22 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8103b50:	2301      	movs	r3, #1
 8103b52:	e3f6      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	685b      	ldr	r3, [r3, #4]
 8103b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103b5c:	d106      	bne.n	8103b6c <HAL_RCC_OscConfig+0x78>
 8103b5e:	4b87      	ldr	r3, [pc, #540]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b60:	681b      	ldr	r3, [r3, #0]
 8103b62:	4a86      	ldr	r2, [pc, #536]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8103b68:	6013      	str	r3, [r2, #0]
 8103b6a:	e02e      	b.n	8103bca <HAL_RCC_OscConfig+0xd6>
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	685b      	ldr	r3, [r3, #4]
 8103b70:	2b00      	cmp	r3, #0
 8103b72:	d10c      	bne.n	8103b8e <HAL_RCC_OscConfig+0x9a>
 8103b74:	4b81      	ldr	r3, [pc, #516]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b76:	681b      	ldr	r3, [r3, #0]
 8103b78:	4a80      	ldr	r2, [pc, #512]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8103b7e:	6013      	str	r3, [r2, #0]
 8103b80:	4b7e      	ldr	r3, [pc, #504]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b82:	681b      	ldr	r3, [r3, #0]
 8103b84:	4a7d      	ldr	r2, [pc, #500]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8103b8a:	6013      	str	r3, [r2, #0]
 8103b8c:	e01d      	b.n	8103bca <HAL_RCC_OscConfig+0xd6>
 8103b8e:	687b      	ldr	r3, [r7, #4]
 8103b90:	685b      	ldr	r3, [r3, #4]
 8103b92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8103b96:	d10c      	bne.n	8103bb2 <HAL_RCC_OscConfig+0xbe>
 8103b98:	4b78      	ldr	r3, [pc, #480]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b9a:	681b      	ldr	r3, [r3, #0]
 8103b9c:	4a77      	ldr	r2, [pc, #476]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103b9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8103ba2:	6013      	str	r3, [r2, #0]
 8103ba4:	4b75      	ldr	r3, [pc, #468]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103ba6:	681b      	ldr	r3, [r3, #0]
 8103ba8:	4a74      	ldr	r2, [pc, #464]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8103bae:	6013      	str	r3, [r2, #0]
 8103bb0:	e00b      	b.n	8103bca <HAL_RCC_OscConfig+0xd6>
 8103bb2:	4b72      	ldr	r3, [pc, #456]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103bb4:	681b      	ldr	r3, [r3, #0]
 8103bb6:	4a71      	ldr	r2, [pc, #452]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8103bbc:	6013      	str	r3, [r2, #0]
 8103bbe:	4b6f      	ldr	r3, [pc, #444]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103bc0:	681b      	ldr	r3, [r3, #0]
 8103bc2:	4a6e      	ldr	r2, [pc, #440]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103bc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8103bc8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8103bca:	687b      	ldr	r3, [r7, #4]
 8103bcc:	685b      	ldr	r3, [r3, #4]
 8103bce:	2b00      	cmp	r3, #0
 8103bd0:	d013      	beq.n	8103bfa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103bd2:	f7fe fd13 	bl	81025fc <HAL_GetTick>
 8103bd6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8103bd8:	e008      	b.n	8103bec <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8103bda:	f7fe fd0f 	bl	81025fc <HAL_GetTick>
 8103bde:	4602      	mov	r2, r0
 8103be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103be2:	1ad3      	subs	r3, r2, r3
 8103be4:	2b64      	cmp	r3, #100	; 0x64
 8103be6:	d901      	bls.n	8103bec <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8103be8:	2303      	movs	r3, #3
 8103bea:	e3aa      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8103bec:	4b63      	ldr	r3, [pc, #396]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103bee:	681b      	ldr	r3, [r3, #0]
 8103bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103bf4:	2b00      	cmp	r3, #0
 8103bf6:	d0f0      	beq.n	8103bda <HAL_RCC_OscConfig+0xe6>
 8103bf8:	e014      	b.n	8103c24 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103bfa:	f7fe fcff 	bl	81025fc <HAL_GetTick>
 8103bfe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8103c00:	e008      	b.n	8103c14 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8103c02:	f7fe fcfb 	bl	81025fc <HAL_GetTick>
 8103c06:	4602      	mov	r2, r0
 8103c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103c0a:	1ad3      	subs	r3, r2, r3
 8103c0c:	2b64      	cmp	r3, #100	; 0x64
 8103c0e:	d901      	bls.n	8103c14 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8103c10:	2303      	movs	r3, #3
 8103c12:	e396      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8103c14:	4b59      	ldr	r3, [pc, #356]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c16:	681b      	ldr	r3, [r3, #0]
 8103c18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103c1c:	2b00      	cmp	r3, #0
 8103c1e:	d1f0      	bne.n	8103c02 <HAL_RCC_OscConfig+0x10e>
 8103c20:	e000      	b.n	8103c24 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8103c22:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8103c24:	687b      	ldr	r3, [r7, #4]
 8103c26:	681b      	ldr	r3, [r3, #0]
 8103c28:	f003 0302 	and.w	r3, r3, #2
 8103c2c:	2b00      	cmp	r3, #0
 8103c2e:	f000 80cb 	beq.w	8103dc8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8103c32:	4b52      	ldr	r3, [pc, #328]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c34:	691b      	ldr	r3, [r3, #16]
 8103c36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103c3a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8103c3c:	4b4f      	ldr	r3, [pc, #316]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103c40:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8103c42:	6a3b      	ldr	r3, [r7, #32]
 8103c44:	2b00      	cmp	r3, #0
 8103c46:	d007      	beq.n	8103c58 <HAL_RCC_OscConfig+0x164>
 8103c48:	6a3b      	ldr	r3, [r7, #32]
 8103c4a:	2b18      	cmp	r3, #24
 8103c4c:	d156      	bne.n	8103cfc <HAL_RCC_OscConfig+0x208>
 8103c4e:	69fb      	ldr	r3, [r7, #28]
 8103c50:	f003 0303 	and.w	r3, r3, #3
 8103c54:	2b00      	cmp	r3, #0
 8103c56:	d151      	bne.n	8103cfc <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8103c58:	4b48      	ldr	r3, [pc, #288]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c5a:	681b      	ldr	r3, [r3, #0]
 8103c5c:	f003 0304 	and.w	r3, r3, #4
 8103c60:	2b00      	cmp	r3, #0
 8103c62:	d005      	beq.n	8103c70 <HAL_RCC_OscConfig+0x17c>
 8103c64:	687b      	ldr	r3, [r7, #4]
 8103c66:	68db      	ldr	r3, [r3, #12]
 8103c68:	2b00      	cmp	r3, #0
 8103c6a:	d101      	bne.n	8103c70 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8103c6c:	2301      	movs	r3, #1
 8103c6e:	e368      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8103c70:	4b42      	ldr	r3, [pc, #264]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c72:	681b      	ldr	r3, [r3, #0]
 8103c74:	f023 0219 	bic.w	r2, r3, #25
 8103c78:	687b      	ldr	r3, [r7, #4]
 8103c7a:	68db      	ldr	r3, [r3, #12]
 8103c7c:	493f      	ldr	r1, [pc, #252]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c7e:	4313      	orrs	r3, r2
 8103c80:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8103c82:	f7fe fcbb 	bl	81025fc <HAL_GetTick>
 8103c86:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8103c88:	e008      	b.n	8103c9c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8103c8a:	f7fe fcb7 	bl	81025fc <HAL_GetTick>
 8103c8e:	4602      	mov	r2, r0
 8103c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103c92:	1ad3      	subs	r3, r2, r3
 8103c94:	2b02      	cmp	r3, #2
 8103c96:	d901      	bls.n	8103c9c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8103c98:	2303      	movs	r3, #3
 8103c9a:	e352      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8103c9c:	4b37      	ldr	r3, [pc, #220]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103c9e:	681b      	ldr	r3, [r3, #0]
 8103ca0:	f003 0304 	and.w	r3, r3, #4
 8103ca4:	2b00      	cmp	r3, #0
 8103ca6:	d0f0      	beq.n	8103c8a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8103ca8:	f7fe fcd8 	bl	810265c <HAL_GetREVID>
 8103cac:	4603      	mov	r3, r0
 8103cae:	f241 0203 	movw	r2, #4099	; 0x1003
 8103cb2:	4293      	cmp	r3, r2
 8103cb4:	d817      	bhi.n	8103ce6 <HAL_RCC_OscConfig+0x1f2>
 8103cb6:	687b      	ldr	r3, [r7, #4]
 8103cb8:	691b      	ldr	r3, [r3, #16]
 8103cba:	2b40      	cmp	r3, #64	; 0x40
 8103cbc:	d108      	bne.n	8103cd0 <HAL_RCC_OscConfig+0x1dc>
 8103cbe:	4b2f      	ldr	r3, [pc, #188]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103cc0:	685b      	ldr	r3, [r3, #4]
 8103cc2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8103cc6:	4a2d      	ldr	r2, [pc, #180]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103ccc:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8103cce:	e07b      	b.n	8103dc8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8103cd0:	4b2a      	ldr	r3, [pc, #168]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103cd2:	685b      	ldr	r3, [r3, #4]
 8103cd4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8103cd8:	687b      	ldr	r3, [r7, #4]
 8103cda:	691b      	ldr	r3, [r3, #16]
 8103cdc:	031b      	lsls	r3, r3, #12
 8103cde:	4927      	ldr	r1, [pc, #156]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103ce0:	4313      	orrs	r3, r2
 8103ce2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8103ce4:	e070      	b.n	8103dc8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8103ce6:	4b25      	ldr	r3, [pc, #148]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103ce8:	685b      	ldr	r3, [r3, #4]
 8103cea:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8103cee:	687b      	ldr	r3, [r7, #4]
 8103cf0:	691b      	ldr	r3, [r3, #16]
 8103cf2:	061b      	lsls	r3, r3, #24
 8103cf4:	4921      	ldr	r1, [pc, #132]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103cf6:	4313      	orrs	r3, r2
 8103cf8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8103cfa:	e065      	b.n	8103dc8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8103cfc:	687b      	ldr	r3, [r7, #4]
 8103cfe:	68db      	ldr	r3, [r3, #12]
 8103d00:	2b00      	cmp	r3, #0
 8103d02:	d048      	beq.n	8103d96 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8103d04:	4b1d      	ldr	r3, [pc, #116]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d06:	681b      	ldr	r3, [r3, #0]
 8103d08:	f023 0219 	bic.w	r2, r3, #25
 8103d0c:	687b      	ldr	r3, [r7, #4]
 8103d0e:	68db      	ldr	r3, [r3, #12]
 8103d10:	491a      	ldr	r1, [pc, #104]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d12:	4313      	orrs	r3, r2
 8103d14:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103d16:	f7fe fc71 	bl	81025fc <HAL_GetTick>
 8103d1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8103d1c:	e008      	b.n	8103d30 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8103d1e:	f7fe fc6d 	bl	81025fc <HAL_GetTick>
 8103d22:	4602      	mov	r2, r0
 8103d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103d26:	1ad3      	subs	r3, r2, r3
 8103d28:	2b02      	cmp	r3, #2
 8103d2a:	d901      	bls.n	8103d30 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8103d2c:	2303      	movs	r3, #3
 8103d2e:	e308      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8103d30:	4b12      	ldr	r3, [pc, #72]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d32:	681b      	ldr	r3, [r3, #0]
 8103d34:	f003 0304 	and.w	r3, r3, #4
 8103d38:	2b00      	cmp	r3, #0
 8103d3a:	d0f0      	beq.n	8103d1e <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8103d3c:	f7fe fc8e 	bl	810265c <HAL_GetREVID>
 8103d40:	4603      	mov	r3, r0
 8103d42:	f241 0203 	movw	r2, #4099	; 0x1003
 8103d46:	4293      	cmp	r3, r2
 8103d48:	d81a      	bhi.n	8103d80 <HAL_RCC_OscConfig+0x28c>
 8103d4a:	687b      	ldr	r3, [r7, #4]
 8103d4c:	691b      	ldr	r3, [r3, #16]
 8103d4e:	2b40      	cmp	r3, #64	; 0x40
 8103d50:	d108      	bne.n	8103d64 <HAL_RCC_OscConfig+0x270>
 8103d52:	4b0a      	ldr	r3, [pc, #40]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d54:	685b      	ldr	r3, [r3, #4]
 8103d56:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8103d5a:	4a08      	ldr	r2, [pc, #32]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d60:	6053      	str	r3, [r2, #4]
 8103d62:	e031      	b.n	8103dc8 <HAL_RCC_OscConfig+0x2d4>
 8103d64:	4b05      	ldr	r3, [pc, #20]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d66:	685b      	ldr	r3, [r3, #4]
 8103d68:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	691b      	ldr	r3, [r3, #16]
 8103d70:	031b      	lsls	r3, r3, #12
 8103d72:	4902      	ldr	r1, [pc, #8]	; (8103d7c <HAL_RCC_OscConfig+0x288>)
 8103d74:	4313      	orrs	r3, r2
 8103d76:	604b      	str	r3, [r1, #4]
 8103d78:	e026      	b.n	8103dc8 <HAL_RCC_OscConfig+0x2d4>
 8103d7a:	bf00      	nop
 8103d7c:	58024400 	.word	0x58024400
 8103d80:	4b9a      	ldr	r3, [pc, #616]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103d82:	685b      	ldr	r3, [r3, #4]
 8103d84:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8103d88:	687b      	ldr	r3, [r7, #4]
 8103d8a:	691b      	ldr	r3, [r3, #16]
 8103d8c:	061b      	lsls	r3, r3, #24
 8103d8e:	4997      	ldr	r1, [pc, #604]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103d90:	4313      	orrs	r3, r2
 8103d92:	604b      	str	r3, [r1, #4]
 8103d94:	e018      	b.n	8103dc8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8103d96:	4b95      	ldr	r3, [pc, #596]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103d98:	681b      	ldr	r3, [r3, #0]
 8103d9a:	4a94      	ldr	r2, [pc, #592]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103d9c:	f023 0301 	bic.w	r3, r3, #1
 8103da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103da2:	f7fe fc2b 	bl	81025fc <HAL_GetTick>
 8103da6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8103da8:	e008      	b.n	8103dbc <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8103daa:	f7fe fc27 	bl	81025fc <HAL_GetTick>
 8103dae:	4602      	mov	r2, r0
 8103db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103db2:	1ad3      	subs	r3, r2, r3
 8103db4:	2b02      	cmp	r3, #2
 8103db6:	d901      	bls.n	8103dbc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8103db8:	2303      	movs	r3, #3
 8103dba:	e2c2      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8103dbc:	4b8b      	ldr	r3, [pc, #556]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103dbe:	681b      	ldr	r3, [r3, #0]
 8103dc0:	f003 0304 	and.w	r3, r3, #4
 8103dc4:	2b00      	cmp	r3, #0
 8103dc6:	d1f0      	bne.n	8103daa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8103dc8:	687b      	ldr	r3, [r7, #4]
 8103dca:	681b      	ldr	r3, [r3, #0]
 8103dcc:	f003 0310 	and.w	r3, r3, #16
 8103dd0:	2b00      	cmp	r3, #0
 8103dd2:	f000 80a9 	beq.w	8103f28 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8103dd6:	4b85      	ldr	r3, [pc, #532]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103dd8:	691b      	ldr	r3, [r3, #16]
 8103dda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103dde:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8103de0:	4b82      	ldr	r3, [pc, #520]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103de4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8103de6:	69bb      	ldr	r3, [r7, #24]
 8103de8:	2b08      	cmp	r3, #8
 8103dea:	d007      	beq.n	8103dfc <HAL_RCC_OscConfig+0x308>
 8103dec:	69bb      	ldr	r3, [r7, #24]
 8103dee:	2b18      	cmp	r3, #24
 8103df0:	d13a      	bne.n	8103e68 <HAL_RCC_OscConfig+0x374>
 8103df2:	697b      	ldr	r3, [r7, #20]
 8103df4:	f003 0303 	and.w	r3, r3, #3
 8103df8:	2b01      	cmp	r3, #1
 8103dfa:	d135      	bne.n	8103e68 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8103dfc:	4b7b      	ldr	r3, [pc, #492]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103dfe:	681b      	ldr	r3, [r3, #0]
 8103e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103e04:	2b00      	cmp	r3, #0
 8103e06:	d005      	beq.n	8103e14 <HAL_RCC_OscConfig+0x320>
 8103e08:	687b      	ldr	r3, [r7, #4]
 8103e0a:	69db      	ldr	r3, [r3, #28]
 8103e0c:	2b80      	cmp	r3, #128	; 0x80
 8103e0e:	d001      	beq.n	8103e14 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8103e10:	2301      	movs	r3, #1
 8103e12:	e296      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8103e14:	f7fe fc22 	bl	810265c <HAL_GetREVID>
 8103e18:	4603      	mov	r3, r0
 8103e1a:	f241 0203 	movw	r2, #4099	; 0x1003
 8103e1e:	4293      	cmp	r3, r2
 8103e20:	d817      	bhi.n	8103e52 <HAL_RCC_OscConfig+0x35e>
 8103e22:	687b      	ldr	r3, [r7, #4]
 8103e24:	6a1b      	ldr	r3, [r3, #32]
 8103e26:	2b20      	cmp	r3, #32
 8103e28:	d108      	bne.n	8103e3c <HAL_RCC_OscConfig+0x348>
 8103e2a:	4b70      	ldr	r3, [pc, #448]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e2c:	685b      	ldr	r3, [r3, #4]
 8103e2e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8103e32:	4a6e      	ldr	r2, [pc, #440]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e34:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8103e38:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8103e3a:	e075      	b.n	8103f28 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8103e3c:	4b6b      	ldr	r3, [pc, #428]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e3e:	685b      	ldr	r3, [r3, #4]
 8103e40:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8103e44:	687b      	ldr	r3, [r7, #4]
 8103e46:	6a1b      	ldr	r3, [r3, #32]
 8103e48:	069b      	lsls	r3, r3, #26
 8103e4a:	4968      	ldr	r1, [pc, #416]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e4c:	4313      	orrs	r3, r2
 8103e4e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8103e50:	e06a      	b.n	8103f28 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8103e52:	4b66      	ldr	r3, [pc, #408]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e54:	68db      	ldr	r3, [r3, #12]
 8103e56:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8103e5a:	687b      	ldr	r3, [r7, #4]
 8103e5c:	6a1b      	ldr	r3, [r3, #32]
 8103e5e:	061b      	lsls	r3, r3, #24
 8103e60:	4962      	ldr	r1, [pc, #392]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e62:	4313      	orrs	r3, r2
 8103e64:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8103e66:	e05f      	b.n	8103f28 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8103e68:	687b      	ldr	r3, [r7, #4]
 8103e6a:	69db      	ldr	r3, [r3, #28]
 8103e6c:	2b00      	cmp	r3, #0
 8103e6e:	d042      	beq.n	8103ef6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8103e70:	4b5e      	ldr	r3, [pc, #376]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e72:	681b      	ldr	r3, [r3, #0]
 8103e74:	4a5d      	ldr	r2, [pc, #372]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8103e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103e7c:	f7fe fbbe 	bl	81025fc <HAL_GetTick>
 8103e80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8103e82:	e008      	b.n	8103e96 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8103e84:	f7fe fbba 	bl	81025fc <HAL_GetTick>
 8103e88:	4602      	mov	r2, r0
 8103e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103e8c:	1ad3      	subs	r3, r2, r3
 8103e8e:	2b02      	cmp	r3, #2
 8103e90:	d901      	bls.n	8103e96 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8103e92:	2303      	movs	r3, #3
 8103e94:	e255      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8103e96:	4b55      	ldr	r3, [pc, #340]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103e98:	681b      	ldr	r3, [r3, #0]
 8103e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103e9e:	2b00      	cmp	r3, #0
 8103ea0:	d0f0      	beq.n	8103e84 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8103ea2:	f7fe fbdb 	bl	810265c <HAL_GetREVID>
 8103ea6:	4603      	mov	r3, r0
 8103ea8:	f241 0203 	movw	r2, #4099	; 0x1003
 8103eac:	4293      	cmp	r3, r2
 8103eae:	d817      	bhi.n	8103ee0 <HAL_RCC_OscConfig+0x3ec>
 8103eb0:	687b      	ldr	r3, [r7, #4]
 8103eb2:	6a1b      	ldr	r3, [r3, #32]
 8103eb4:	2b20      	cmp	r3, #32
 8103eb6:	d108      	bne.n	8103eca <HAL_RCC_OscConfig+0x3d6>
 8103eb8:	4b4c      	ldr	r3, [pc, #304]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103eba:	685b      	ldr	r3, [r3, #4]
 8103ebc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8103ec0:	4a4a      	ldr	r2, [pc, #296]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103ec2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8103ec6:	6053      	str	r3, [r2, #4]
 8103ec8:	e02e      	b.n	8103f28 <HAL_RCC_OscConfig+0x434>
 8103eca:	4b48      	ldr	r3, [pc, #288]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103ecc:	685b      	ldr	r3, [r3, #4]
 8103ece:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8103ed2:	687b      	ldr	r3, [r7, #4]
 8103ed4:	6a1b      	ldr	r3, [r3, #32]
 8103ed6:	069b      	lsls	r3, r3, #26
 8103ed8:	4944      	ldr	r1, [pc, #272]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103eda:	4313      	orrs	r3, r2
 8103edc:	604b      	str	r3, [r1, #4]
 8103ede:	e023      	b.n	8103f28 <HAL_RCC_OscConfig+0x434>
 8103ee0:	4b42      	ldr	r3, [pc, #264]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103ee2:	68db      	ldr	r3, [r3, #12]
 8103ee4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8103ee8:	687b      	ldr	r3, [r7, #4]
 8103eea:	6a1b      	ldr	r3, [r3, #32]
 8103eec:	061b      	lsls	r3, r3, #24
 8103eee:	493f      	ldr	r1, [pc, #252]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103ef0:	4313      	orrs	r3, r2
 8103ef2:	60cb      	str	r3, [r1, #12]
 8103ef4:	e018      	b.n	8103f28 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8103ef6:	4b3d      	ldr	r3, [pc, #244]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103ef8:	681b      	ldr	r3, [r3, #0]
 8103efa:	4a3c      	ldr	r2, [pc, #240]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103efc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8103f00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103f02:	f7fe fb7b 	bl	81025fc <HAL_GetTick>
 8103f06:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8103f08:	e008      	b.n	8103f1c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8103f0a:	f7fe fb77 	bl	81025fc <HAL_GetTick>
 8103f0e:	4602      	mov	r2, r0
 8103f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103f12:	1ad3      	subs	r3, r2, r3
 8103f14:	2b02      	cmp	r3, #2
 8103f16:	d901      	bls.n	8103f1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8103f18:	2303      	movs	r3, #3
 8103f1a:	e212      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8103f1c:	4b33      	ldr	r3, [pc, #204]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f1e:	681b      	ldr	r3, [r3, #0]
 8103f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103f24:	2b00      	cmp	r3, #0
 8103f26:	d1f0      	bne.n	8103f0a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8103f28:	687b      	ldr	r3, [r7, #4]
 8103f2a:	681b      	ldr	r3, [r3, #0]
 8103f2c:	f003 0308 	and.w	r3, r3, #8
 8103f30:	2b00      	cmp	r3, #0
 8103f32:	d036      	beq.n	8103fa2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8103f34:	687b      	ldr	r3, [r7, #4]
 8103f36:	695b      	ldr	r3, [r3, #20]
 8103f38:	2b00      	cmp	r3, #0
 8103f3a:	d019      	beq.n	8103f70 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8103f3c:	4b2b      	ldr	r3, [pc, #172]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103f40:	4a2a      	ldr	r2, [pc, #168]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f42:	f043 0301 	orr.w	r3, r3, #1
 8103f46:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8103f48:	f7fe fb58 	bl	81025fc <HAL_GetTick>
 8103f4c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8103f4e:	e008      	b.n	8103f62 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8103f50:	f7fe fb54 	bl	81025fc <HAL_GetTick>
 8103f54:	4602      	mov	r2, r0
 8103f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103f58:	1ad3      	subs	r3, r2, r3
 8103f5a:	2b02      	cmp	r3, #2
 8103f5c:	d901      	bls.n	8103f62 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8103f5e:	2303      	movs	r3, #3
 8103f60:	e1ef      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8103f62:	4b22      	ldr	r3, [pc, #136]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103f66:	f003 0302 	and.w	r3, r3, #2
 8103f6a:	2b00      	cmp	r3, #0
 8103f6c:	d0f0      	beq.n	8103f50 <HAL_RCC_OscConfig+0x45c>
 8103f6e:	e018      	b.n	8103fa2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8103f70:	4b1e      	ldr	r3, [pc, #120]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103f74:	4a1d      	ldr	r2, [pc, #116]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f76:	f023 0301 	bic.w	r3, r3, #1
 8103f7a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8103f7c:	f7fe fb3e 	bl	81025fc <HAL_GetTick>
 8103f80:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8103f82:	e008      	b.n	8103f96 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8103f84:	f7fe fb3a 	bl	81025fc <HAL_GetTick>
 8103f88:	4602      	mov	r2, r0
 8103f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103f8c:	1ad3      	subs	r3, r2, r3
 8103f8e:	2b02      	cmp	r3, #2
 8103f90:	d901      	bls.n	8103f96 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8103f92:	2303      	movs	r3, #3
 8103f94:	e1d5      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8103f96:	4b15      	ldr	r3, [pc, #84]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103f9a:	f003 0302 	and.w	r3, r3, #2
 8103f9e:	2b00      	cmp	r3, #0
 8103fa0:	d1f0      	bne.n	8103f84 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8103fa2:	687b      	ldr	r3, [r7, #4]
 8103fa4:	681b      	ldr	r3, [r3, #0]
 8103fa6:	f003 0320 	and.w	r3, r3, #32
 8103faa:	2b00      	cmp	r3, #0
 8103fac:	d039      	beq.n	8104022 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8103fae:	687b      	ldr	r3, [r7, #4]
 8103fb0:	699b      	ldr	r3, [r3, #24]
 8103fb2:	2b00      	cmp	r3, #0
 8103fb4:	d01c      	beq.n	8103ff0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8103fb6:	4b0d      	ldr	r3, [pc, #52]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103fb8:	681b      	ldr	r3, [r3, #0]
 8103fba:	4a0c      	ldr	r2, [pc, #48]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103fbc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8103fc0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8103fc2:	f7fe fb1b 	bl	81025fc <HAL_GetTick>
 8103fc6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8103fc8:	e008      	b.n	8103fdc <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8103fca:	f7fe fb17 	bl	81025fc <HAL_GetTick>
 8103fce:	4602      	mov	r2, r0
 8103fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103fd2:	1ad3      	subs	r3, r2, r3
 8103fd4:	2b02      	cmp	r3, #2
 8103fd6:	d901      	bls.n	8103fdc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8103fd8:	2303      	movs	r3, #3
 8103fda:	e1b2      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8103fdc:	4b03      	ldr	r3, [pc, #12]	; (8103fec <HAL_RCC_OscConfig+0x4f8>)
 8103fde:	681b      	ldr	r3, [r3, #0]
 8103fe0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8103fe4:	2b00      	cmp	r3, #0
 8103fe6:	d0f0      	beq.n	8103fca <HAL_RCC_OscConfig+0x4d6>
 8103fe8:	e01b      	b.n	8104022 <HAL_RCC_OscConfig+0x52e>
 8103fea:	bf00      	nop
 8103fec:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8103ff0:	4b9d      	ldr	r3, [pc, #628]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8103ff2:	681b      	ldr	r3, [r3, #0]
 8103ff4:	4a9c      	ldr	r2, [pc, #624]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8103ff6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8103ffa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8103ffc:	f7fe fafe 	bl	81025fc <HAL_GetTick>
 8104000:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8104002:	e008      	b.n	8104016 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8104004:	f7fe fafa 	bl	81025fc <HAL_GetTick>
 8104008:	4602      	mov	r2, r0
 810400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810400c:	1ad3      	subs	r3, r2, r3
 810400e:	2b02      	cmp	r3, #2
 8104010:	d901      	bls.n	8104016 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8104012:	2303      	movs	r3, #3
 8104014:	e195      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8104016:	4b94      	ldr	r3, [pc, #592]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104018:	681b      	ldr	r3, [r3, #0]
 810401a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810401e:	2b00      	cmp	r3, #0
 8104020:	d1f0      	bne.n	8104004 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8104022:	687b      	ldr	r3, [r7, #4]
 8104024:	681b      	ldr	r3, [r3, #0]
 8104026:	f003 0304 	and.w	r3, r3, #4
 810402a:	2b00      	cmp	r3, #0
 810402c:	f000 8081 	beq.w	8104132 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8104030:	4b8e      	ldr	r3, [pc, #568]	; (810426c <HAL_RCC_OscConfig+0x778>)
 8104032:	681b      	ldr	r3, [r3, #0]
 8104034:	4a8d      	ldr	r2, [pc, #564]	; (810426c <HAL_RCC_OscConfig+0x778>)
 8104036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810403a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810403c:	f7fe fade 	bl	81025fc <HAL_GetTick>
 8104040:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104042:	e008      	b.n	8104056 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8104044:	f7fe fada 	bl	81025fc <HAL_GetTick>
 8104048:	4602      	mov	r2, r0
 810404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810404c:	1ad3      	subs	r3, r2, r3
 810404e:	2b64      	cmp	r3, #100	; 0x64
 8104050:	d901      	bls.n	8104056 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8104052:	2303      	movs	r3, #3
 8104054:	e175      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104056:	4b85      	ldr	r3, [pc, #532]	; (810426c <HAL_RCC_OscConfig+0x778>)
 8104058:	681b      	ldr	r3, [r3, #0]
 810405a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810405e:	2b00      	cmp	r3, #0
 8104060:	d0f0      	beq.n	8104044 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8104062:	687b      	ldr	r3, [r7, #4]
 8104064:	689b      	ldr	r3, [r3, #8]
 8104066:	2b01      	cmp	r3, #1
 8104068:	d106      	bne.n	8104078 <HAL_RCC_OscConfig+0x584>
 810406a:	4b7f      	ldr	r3, [pc, #508]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810406c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810406e:	4a7e      	ldr	r2, [pc, #504]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104070:	f043 0301 	orr.w	r3, r3, #1
 8104074:	6713      	str	r3, [r2, #112]	; 0x70
 8104076:	e02d      	b.n	81040d4 <HAL_RCC_OscConfig+0x5e0>
 8104078:	687b      	ldr	r3, [r7, #4]
 810407a:	689b      	ldr	r3, [r3, #8]
 810407c:	2b00      	cmp	r3, #0
 810407e:	d10c      	bne.n	810409a <HAL_RCC_OscConfig+0x5a6>
 8104080:	4b79      	ldr	r3, [pc, #484]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104084:	4a78      	ldr	r2, [pc, #480]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104086:	f023 0301 	bic.w	r3, r3, #1
 810408a:	6713      	str	r3, [r2, #112]	; 0x70
 810408c:	4b76      	ldr	r3, [pc, #472]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810408e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104090:	4a75      	ldr	r2, [pc, #468]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104092:	f023 0304 	bic.w	r3, r3, #4
 8104096:	6713      	str	r3, [r2, #112]	; 0x70
 8104098:	e01c      	b.n	81040d4 <HAL_RCC_OscConfig+0x5e0>
 810409a:	687b      	ldr	r3, [r7, #4]
 810409c:	689b      	ldr	r3, [r3, #8]
 810409e:	2b05      	cmp	r3, #5
 81040a0:	d10c      	bne.n	81040bc <HAL_RCC_OscConfig+0x5c8>
 81040a2:	4b71      	ldr	r3, [pc, #452]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81040a6:	4a70      	ldr	r2, [pc, #448]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040a8:	f043 0304 	orr.w	r3, r3, #4
 81040ac:	6713      	str	r3, [r2, #112]	; 0x70
 81040ae:	4b6e      	ldr	r3, [pc, #440]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81040b2:	4a6d      	ldr	r2, [pc, #436]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040b4:	f043 0301 	orr.w	r3, r3, #1
 81040b8:	6713      	str	r3, [r2, #112]	; 0x70
 81040ba:	e00b      	b.n	81040d4 <HAL_RCC_OscConfig+0x5e0>
 81040bc:	4b6a      	ldr	r3, [pc, #424]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81040c0:	4a69      	ldr	r2, [pc, #420]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040c2:	f023 0301 	bic.w	r3, r3, #1
 81040c6:	6713      	str	r3, [r2, #112]	; 0x70
 81040c8:	4b67      	ldr	r3, [pc, #412]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81040cc:	4a66      	ldr	r2, [pc, #408]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040ce:	f023 0304 	bic.w	r3, r3, #4
 81040d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	689b      	ldr	r3, [r3, #8]
 81040d8:	2b00      	cmp	r3, #0
 81040da:	d015      	beq.n	8104108 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 81040dc:	f7fe fa8e 	bl	81025fc <HAL_GetTick>
 81040e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81040e2:	e00a      	b.n	81040fa <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 81040e4:	f7fe fa8a 	bl	81025fc <HAL_GetTick>
 81040e8:	4602      	mov	r2, r0
 81040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81040ec:	1ad3      	subs	r3, r2, r3
 81040ee:	f241 3288 	movw	r2, #5000	; 0x1388
 81040f2:	4293      	cmp	r3, r2
 81040f4:	d901      	bls.n	81040fa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 81040f6:	2303      	movs	r3, #3
 81040f8:	e123      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81040fa:	4b5b      	ldr	r3, [pc, #364]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81040fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81040fe:	f003 0302 	and.w	r3, r3, #2
 8104102:	2b00      	cmp	r3, #0
 8104104:	d0ee      	beq.n	81040e4 <HAL_RCC_OscConfig+0x5f0>
 8104106:	e014      	b.n	8104132 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8104108:	f7fe fa78 	bl	81025fc <HAL_GetTick>
 810410c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 810410e:	e00a      	b.n	8104126 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8104110:	f7fe fa74 	bl	81025fc <HAL_GetTick>
 8104114:	4602      	mov	r2, r0
 8104116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104118:	1ad3      	subs	r3, r2, r3
 810411a:	f241 3288 	movw	r2, #5000	; 0x1388
 810411e:	4293      	cmp	r3, r2
 8104120:	d901      	bls.n	8104126 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8104122:	2303      	movs	r3, #3
 8104124:	e10d      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8104126:	4b50      	ldr	r3, [pc, #320]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810412a:	f003 0302 	and.w	r3, r3, #2
 810412e:	2b00      	cmp	r3, #0
 8104130:	d1ee      	bne.n	8104110 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104136:	2b00      	cmp	r3, #0
 8104138:	f000 8102 	beq.w	8104340 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 810413c:	4b4a      	ldr	r3, [pc, #296]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810413e:	691b      	ldr	r3, [r3, #16]
 8104140:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104144:	2b18      	cmp	r3, #24
 8104146:	f000 80bd 	beq.w	81042c4 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 810414a:	687b      	ldr	r3, [r7, #4]
 810414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810414e:	2b02      	cmp	r3, #2
 8104150:	f040 809e 	bne.w	8104290 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8104154:	4b44      	ldr	r3, [pc, #272]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104156:	681b      	ldr	r3, [r3, #0]
 8104158:	4a43      	ldr	r2, [pc, #268]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810415a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810415e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8104160:	f7fe fa4c 	bl	81025fc <HAL_GetTick>
 8104164:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8104166:	e008      	b.n	810417a <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8104168:	f7fe fa48 	bl	81025fc <HAL_GetTick>
 810416c:	4602      	mov	r2, r0
 810416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104170:	1ad3      	subs	r3, r2, r3
 8104172:	2b02      	cmp	r3, #2
 8104174:	d901      	bls.n	810417a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8104176:	2303      	movs	r3, #3
 8104178:	e0e3      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 810417a:	4b3b      	ldr	r3, [pc, #236]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810417c:	681b      	ldr	r3, [r3, #0]
 810417e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104182:	2b00      	cmp	r3, #0
 8104184:	d1f0      	bne.n	8104168 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8104186:	4b38      	ldr	r3, [pc, #224]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810418a:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 810418e:	f023 0303 	bic.w	r3, r3, #3
 8104192:	687a      	ldr	r2, [r7, #4]
 8104194:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8104196:	687a      	ldr	r2, [r7, #4]
 8104198:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 810419a:	0112      	lsls	r2, r2, #4
 810419c:	430a      	orrs	r2, r1
 810419e:	4932      	ldr	r1, [pc, #200]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81041a0:	4313      	orrs	r3, r2
 81041a2:	628b      	str	r3, [r1, #40]	; 0x28
 81041a4:	687b      	ldr	r3, [r7, #4]
 81041a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81041a8:	3b01      	subs	r3, #1
 81041aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81041ae:	687b      	ldr	r3, [r7, #4]
 81041b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81041b2:	3b01      	subs	r3, #1
 81041b4:	025b      	lsls	r3, r3, #9
 81041b6:	b29b      	uxth	r3, r3
 81041b8:	431a      	orrs	r2, r3
 81041ba:	687b      	ldr	r3, [r7, #4]
 81041bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81041be:	3b01      	subs	r3, #1
 81041c0:	041b      	lsls	r3, r3, #16
 81041c2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81041c6:	431a      	orrs	r2, r3
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81041cc:	3b01      	subs	r3, #1
 81041ce:	061b      	lsls	r3, r3, #24
 81041d0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81041d4:	4924      	ldr	r1, [pc, #144]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81041d6:	4313      	orrs	r3, r2
 81041d8:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 81041da:	4b23      	ldr	r3, [pc, #140]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81041dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041de:	4a22      	ldr	r2, [pc, #136]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81041e0:	f023 0301 	bic.w	r3, r3, #1
 81041e4:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 81041e6:	4b20      	ldr	r3, [pc, #128]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81041e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81041ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81041ee:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81041f2:	687a      	ldr	r2, [r7, #4]
 81041f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 81041f6:	00d2      	lsls	r2, r2, #3
 81041f8:	491b      	ldr	r1, [pc, #108]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 81041fa:	4313      	orrs	r3, r2
 81041fc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 81041fe:	4b1a      	ldr	r3, [pc, #104]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104202:	f023 020c 	bic.w	r2, r3, #12
 8104206:	687b      	ldr	r3, [r7, #4]
 8104208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810420a:	4917      	ldr	r1, [pc, #92]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810420c:	4313      	orrs	r3, r2
 810420e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8104210:	4b15      	ldr	r3, [pc, #84]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104214:	f023 0202 	bic.w	r2, r3, #2
 8104218:	687b      	ldr	r3, [r7, #4]
 810421a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810421c:	4912      	ldr	r1, [pc, #72]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810421e:	4313      	orrs	r3, r2
 8104220:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8104222:	4b11      	ldr	r3, [pc, #68]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104226:	4a10      	ldr	r2, [pc, #64]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810422c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810422e:	4b0e      	ldr	r3, [pc, #56]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104232:	4a0d      	ldr	r2, [pc, #52]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104238:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 810423a:	4b0b      	ldr	r3, [pc, #44]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810423e:	4a0a      	ldr	r2, [pc, #40]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8104244:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8104246:	4b08      	ldr	r3, [pc, #32]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810424a:	4a07      	ldr	r2, [pc, #28]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 810424c:	f043 0301 	orr.w	r3, r3, #1
 8104250:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8104252:	4b05      	ldr	r3, [pc, #20]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104254:	681b      	ldr	r3, [r3, #0]
 8104256:	4a04      	ldr	r2, [pc, #16]	; (8104268 <HAL_RCC_OscConfig+0x774>)
 8104258:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810425c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810425e:	f7fe f9cd 	bl	81025fc <HAL_GetTick>
 8104262:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8104264:	e00d      	b.n	8104282 <HAL_RCC_OscConfig+0x78e>
 8104266:	bf00      	nop
 8104268:	58024400 	.word	0x58024400
 810426c:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8104270:	f7fe f9c4 	bl	81025fc <HAL_GetTick>
 8104274:	4602      	mov	r2, r0
 8104276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104278:	1ad3      	subs	r3, r2, r3
 810427a:	2b02      	cmp	r3, #2
 810427c:	d901      	bls.n	8104282 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 810427e:	2303      	movs	r3, #3
 8104280:	e05f      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8104282:	4b32      	ldr	r3, [pc, #200]	; (810434c <HAL_RCC_OscConfig+0x858>)
 8104284:	681b      	ldr	r3, [r3, #0]
 8104286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810428a:	2b00      	cmp	r3, #0
 810428c:	d0f0      	beq.n	8104270 <HAL_RCC_OscConfig+0x77c>
 810428e:	e057      	b.n	8104340 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8104290:	4b2e      	ldr	r3, [pc, #184]	; (810434c <HAL_RCC_OscConfig+0x858>)
 8104292:	681b      	ldr	r3, [r3, #0]
 8104294:	4a2d      	ldr	r2, [pc, #180]	; (810434c <HAL_RCC_OscConfig+0x858>)
 8104296:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810429a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810429c:	f7fe f9ae 	bl	81025fc <HAL_GetTick>
 81042a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 81042a2:	e008      	b.n	81042b6 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 81042a4:	f7fe f9aa 	bl	81025fc <HAL_GetTick>
 81042a8:	4602      	mov	r2, r0
 81042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81042ac:	1ad3      	subs	r3, r2, r3
 81042ae:	2b02      	cmp	r3, #2
 81042b0:	d901      	bls.n	81042b6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 81042b2:	2303      	movs	r3, #3
 81042b4:	e045      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 81042b6:	4b25      	ldr	r3, [pc, #148]	; (810434c <HAL_RCC_OscConfig+0x858>)
 81042b8:	681b      	ldr	r3, [r3, #0]
 81042ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81042be:	2b00      	cmp	r3, #0
 81042c0:	d1f0      	bne.n	81042a4 <HAL_RCC_OscConfig+0x7b0>
 81042c2:	e03d      	b.n	8104340 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 81042c4:	4b21      	ldr	r3, [pc, #132]	; (810434c <HAL_RCC_OscConfig+0x858>)
 81042c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81042c8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 81042ca:	4b20      	ldr	r3, [pc, #128]	; (810434c <HAL_RCC_OscConfig+0x858>)
 81042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81042ce:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 81042d0:	687b      	ldr	r3, [r7, #4]
 81042d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81042d4:	2b01      	cmp	r3, #1
 81042d6:	d031      	beq.n	810433c <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 81042d8:	693b      	ldr	r3, [r7, #16]
 81042da:	f003 0203 	and.w	r2, r3, #3
 81042de:	687b      	ldr	r3, [r7, #4]
 81042e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 81042e2:	429a      	cmp	r2, r3
 81042e4:	d12a      	bne.n	810433c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 81042e6:	693b      	ldr	r3, [r7, #16]
 81042e8:	091b      	lsrs	r3, r3, #4
 81042ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 81042ee:	687b      	ldr	r3, [r7, #4]
 81042f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 81042f2:	429a      	cmp	r2, r3
 81042f4:	d122      	bne.n	810433c <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 81042f6:	68fb      	ldr	r3, [r7, #12]
 81042f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81042fc:	687b      	ldr	r3, [r7, #4]
 81042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104300:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8104302:	429a      	cmp	r2, r3
 8104304:	d11a      	bne.n	810433c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8104306:	68fb      	ldr	r3, [r7, #12]
 8104308:	0a5b      	lsrs	r3, r3, #9
 810430a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 810430e:	687b      	ldr	r3, [r7, #4]
 8104310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8104312:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8104314:	429a      	cmp	r2, r3
 8104316:	d111      	bne.n	810433c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8104318:	68fb      	ldr	r3, [r7, #12]
 810431a:	0c1b      	lsrs	r3, r3, #16
 810431c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8104320:	687b      	ldr	r3, [r7, #4]
 8104322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104324:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8104326:	429a      	cmp	r2, r3
 8104328:	d108      	bne.n	810433c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 810432a:	68fb      	ldr	r3, [r7, #12]
 810432c:	0e1b      	lsrs	r3, r3, #24
 810432e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8104332:	687b      	ldr	r3, [r7, #4]
 8104334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104336:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8104338:	429a      	cmp	r2, r3
 810433a:	d001      	beq.n	8104340 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 810433c:	2301      	movs	r3, #1
 810433e:	e000      	b.n	8104342 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8104340:	2300      	movs	r3, #0
}
 8104342:	4618      	mov	r0, r3
 8104344:	3730      	adds	r7, #48	; 0x30
 8104346:	46bd      	mov	sp, r7
 8104348:	bd80      	pop	{r7, pc}
 810434a:	bf00      	nop
 810434c:	58024400 	.word	0x58024400

08104350 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8104350:	b580      	push	{r7, lr}
 8104352:	b086      	sub	sp, #24
 8104354:	af00      	add	r7, sp, #0
 8104356:	6078      	str	r0, [r7, #4]
 8104358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 810435a:	687b      	ldr	r3, [r7, #4]
 810435c:	2b00      	cmp	r3, #0
 810435e:	d101      	bne.n	8104364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8104360:	2301      	movs	r3, #1
 8104362:	e19d      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8104364:	4b8a      	ldr	r3, [pc, #552]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104366:	681b      	ldr	r3, [r3, #0]
 8104368:	f003 030f 	and.w	r3, r3, #15
 810436c:	683a      	ldr	r2, [r7, #0]
 810436e:	429a      	cmp	r2, r3
 8104370:	d910      	bls.n	8104394 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8104372:	4b87      	ldr	r3, [pc, #540]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104374:	681b      	ldr	r3, [r3, #0]
 8104376:	f023 020f 	bic.w	r2, r3, #15
 810437a:	4985      	ldr	r1, [pc, #532]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 810437c:	683b      	ldr	r3, [r7, #0]
 810437e:	4313      	orrs	r3, r2
 8104380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8104382:	4b83      	ldr	r3, [pc, #524]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104384:	681b      	ldr	r3, [r3, #0]
 8104386:	f003 030f 	and.w	r3, r3, #15
 810438a:	683a      	ldr	r2, [r7, #0]
 810438c:	429a      	cmp	r2, r3
 810438e:	d001      	beq.n	8104394 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8104390:	2301      	movs	r3, #1
 8104392:	e185      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	681b      	ldr	r3, [r3, #0]
 8104398:	f003 0304 	and.w	r3, r3, #4
 810439c:	2b00      	cmp	r3, #0
 810439e:	d010      	beq.n	81043c2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 81043a0:	687b      	ldr	r3, [r7, #4]
 81043a2:	691a      	ldr	r2, [r3, #16]
 81043a4:	4b7b      	ldr	r3, [pc, #492]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81043a6:	699b      	ldr	r3, [r3, #24]
 81043a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 81043ac:	429a      	cmp	r2, r3
 81043ae:	d908      	bls.n	81043c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 81043b0:	4b78      	ldr	r3, [pc, #480]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81043b2:	699b      	ldr	r3, [r3, #24]
 81043b4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 81043b8:	687b      	ldr	r3, [r7, #4]
 81043ba:	691b      	ldr	r3, [r3, #16]
 81043bc:	4975      	ldr	r1, [pc, #468]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81043be:	4313      	orrs	r3, r2
 81043c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 81043c2:	687b      	ldr	r3, [r7, #4]
 81043c4:	681b      	ldr	r3, [r3, #0]
 81043c6:	f003 0308 	and.w	r3, r3, #8
 81043ca:	2b00      	cmp	r3, #0
 81043cc:	d010      	beq.n	81043f0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 81043ce:	687b      	ldr	r3, [r7, #4]
 81043d0:	695a      	ldr	r2, [r3, #20]
 81043d2:	4b70      	ldr	r3, [pc, #448]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81043d4:	69db      	ldr	r3, [r3, #28]
 81043d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 81043da:	429a      	cmp	r2, r3
 81043dc:	d908      	bls.n	81043f0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 81043de:	4b6d      	ldr	r3, [pc, #436]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81043e0:	69db      	ldr	r3, [r3, #28]
 81043e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 81043e6:	687b      	ldr	r3, [r7, #4]
 81043e8:	695b      	ldr	r3, [r3, #20]
 81043ea:	496a      	ldr	r1, [pc, #424]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81043ec:	4313      	orrs	r3, r2
 81043ee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 81043f0:	687b      	ldr	r3, [r7, #4]
 81043f2:	681b      	ldr	r3, [r3, #0]
 81043f4:	f003 0310 	and.w	r3, r3, #16
 81043f8:	2b00      	cmp	r3, #0
 81043fa:	d010      	beq.n	810441e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 81043fc:	687b      	ldr	r3, [r7, #4]
 81043fe:	699a      	ldr	r2, [r3, #24]
 8104400:	4b64      	ldr	r3, [pc, #400]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104402:	69db      	ldr	r3, [r3, #28]
 8104404:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8104408:	429a      	cmp	r2, r3
 810440a:	d908      	bls.n	810441e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 810440c:	4b61      	ldr	r3, [pc, #388]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 810440e:	69db      	ldr	r3, [r3, #28]
 8104410:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8104414:	687b      	ldr	r3, [r7, #4]
 8104416:	699b      	ldr	r3, [r3, #24]
 8104418:	495e      	ldr	r1, [pc, #376]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 810441a:	4313      	orrs	r3, r2
 810441c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 810441e:	687b      	ldr	r3, [r7, #4]
 8104420:	681b      	ldr	r3, [r3, #0]
 8104422:	f003 0320 	and.w	r3, r3, #32
 8104426:	2b00      	cmp	r3, #0
 8104428:	d010      	beq.n	810444c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 810442a:	687b      	ldr	r3, [r7, #4]
 810442c:	69da      	ldr	r2, [r3, #28]
 810442e:	4b59      	ldr	r3, [pc, #356]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104430:	6a1b      	ldr	r3, [r3, #32]
 8104432:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8104436:	429a      	cmp	r2, r3
 8104438:	d908      	bls.n	810444c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 810443a:	4b56      	ldr	r3, [pc, #344]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 810443c:	6a1b      	ldr	r3, [r3, #32]
 810443e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8104442:	687b      	ldr	r3, [r7, #4]
 8104444:	69db      	ldr	r3, [r3, #28]
 8104446:	4953      	ldr	r1, [pc, #332]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104448:	4313      	orrs	r3, r2
 810444a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 810444c:	687b      	ldr	r3, [r7, #4]
 810444e:	681b      	ldr	r3, [r3, #0]
 8104450:	f003 0302 	and.w	r3, r3, #2
 8104454:	2b00      	cmp	r3, #0
 8104456:	d010      	beq.n	810447a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8104458:	687b      	ldr	r3, [r7, #4]
 810445a:	68da      	ldr	r2, [r3, #12]
 810445c:	4b4d      	ldr	r3, [pc, #308]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 810445e:	699b      	ldr	r3, [r3, #24]
 8104460:	f003 030f 	and.w	r3, r3, #15
 8104464:	429a      	cmp	r2, r3
 8104466:	d908      	bls.n	810447a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8104468:	4b4a      	ldr	r3, [pc, #296]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 810446a:	699b      	ldr	r3, [r3, #24]
 810446c:	f023 020f 	bic.w	r2, r3, #15
 8104470:	687b      	ldr	r3, [r7, #4]
 8104472:	68db      	ldr	r3, [r3, #12]
 8104474:	4947      	ldr	r1, [pc, #284]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104476:	4313      	orrs	r3, r2
 8104478:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 810447a:	687b      	ldr	r3, [r7, #4]
 810447c:	681b      	ldr	r3, [r3, #0]
 810447e:	f003 0301 	and.w	r3, r3, #1
 8104482:	2b00      	cmp	r3, #0
 8104484:	d055      	beq.n	8104532 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8104486:	4b43      	ldr	r3, [pc, #268]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104488:	699b      	ldr	r3, [r3, #24]
 810448a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 810448e:	687b      	ldr	r3, [r7, #4]
 8104490:	689b      	ldr	r3, [r3, #8]
 8104492:	4940      	ldr	r1, [pc, #256]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104494:	4313      	orrs	r3, r2
 8104496:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8104498:	687b      	ldr	r3, [r7, #4]
 810449a:	685b      	ldr	r3, [r3, #4]
 810449c:	2b02      	cmp	r3, #2
 810449e:	d107      	bne.n	81044b0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 81044a0:	4b3c      	ldr	r3, [pc, #240]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81044a2:	681b      	ldr	r3, [r3, #0]
 81044a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81044a8:	2b00      	cmp	r3, #0
 81044aa:	d121      	bne.n	81044f0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 81044ac:	2301      	movs	r3, #1
 81044ae:	e0f7      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 81044b0:	687b      	ldr	r3, [r7, #4]
 81044b2:	685b      	ldr	r3, [r3, #4]
 81044b4:	2b03      	cmp	r3, #3
 81044b6:	d107      	bne.n	81044c8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 81044b8:	4b36      	ldr	r3, [pc, #216]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81044ba:	681b      	ldr	r3, [r3, #0]
 81044bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81044c0:	2b00      	cmp	r3, #0
 81044c2:	d115      	bne.n	81044f0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 81044c4:	2301      	movs	r3, #1
 81044c6:	e0eb      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 81044c8:	687b      	ldr	r3, [r7, #4]
 81044ca:	685b      	ldr	r3, [r3, #4]
 81044cc:	2b01      	cmp	r3, #1
 81044ce:	d107      	bne.n	81044e0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 81044d0:	4b30      	ldr	r3, [pc, #192]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81044d2:	681b      	ldr	r3, [r3, #0]
 81044d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81044d8:	2b00      	cmp	r3, #0
 81044da:	d109      	bne.n	81044f0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 81044dc:	2301      	movs	r3, #1
 81044de:	e0df      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 81044e0:	4b2c      	ldr	r3, [pc, #176]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81044e2:	681b      	ldr	r3, [r3, #0]
 81044e4:	f003 0304 	and.w	r3, r3, #4
 81044e8:	2b00      	cmp	r3, #0
 81044ea:	d101      	bne.n	81044f0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 81044ec:	2301      	movs	r3, #1
 81044ee:	e0d7      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 81044f0:	4b28      	ldr	r3, [pc, #160]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81044f2:	691b      	ldr	r3, [r3, #16]
 81044f4:	f023 0207 	bic.w	r2, r3, #7
 81044f8:	687b      	ldr	r3, [r7, #4]
 81044fa:	685b      	ldr	r3, [r3, #4]
 81044fc:	4925      	ldr	r1, [pc, #148]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 81044fe:	4313      	orrs	r3, r2
 8104500:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8104502:	f7fe f87b 	bl	81025fc <HAL_GetTick>
 8104506:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8104508:	e00a      	b.n	8104520 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 810450a:	f7fe f877 	bl	81025fc <HAL_GetTick>
 810450e:	4602      	mov	r2, r0
 8104510:	697b      	ldr	r3, [r7, #20]
 8104512:	1ad3      	subs	r3, r2, r3
 8104514:	f241 3288 	movw	r2, #5000	; 0x1388
 8104518:	4293      	cmp	r3, r2
 810451a:	d901      	bls.n	8104520 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 810451c:	2303      	movs	r3, #3
 810451e:	e0bf      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8104520:	4b1c      	ldr	r3, [pc, #112]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104522:	691b      	ldr	r3, [r3, #16]
 8104524:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8104528:	687b      	ldr	r3, [r7, #4]
 810452a:	685b      	ldr	r3, [r3, #4]
 810452c:	00db      	lsls	r3, r3, #3
 810452e:	429a      	cmp	r2, r3
 8104530:	d1eb      	bne.n	810450a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8104532:	687b      	ldr	r3, [r7, #4]
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	f003 0302 	and.w	r3, r3, #2
 810453a:	2b00      	cmp	r3, #0
 810453c:	d010      	beq.n	8104560 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 810453e:	687b      	ldr	r3, [r7, #4]
 8104540:	68da      	ldr	r2, [r3, #12]
 8104542:	4b14      	ldr	r3, [pc, #80]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104544:	699b      	ldr	r3, [r3, #24]
 8104546:	f003 030f 	and.w	r3, r3, #15
 810454a:	429a      	cmp	r2, r3
 810454c:	d208      	bcs.n	8104560 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 810454e:	4b11      	ldr	r3, [pc, #68]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 8104550:	699b      	ldr	r3, [r3, #24]
 8104552:	f023 020f 	bic.w	r2, r3, #15
 8104556:	687b      	ldr	r3, [r7, #4]
 8104558:	68db      	ldr	r3, [r3, #12]
 810455a:	490e      	ldr	r1, [pc, #56]	; (8104594 <HAL_RCC_ClockConfig+0x244>)
 810455c:	4313      	orrs	r3, r2
 810455e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8104560:	4b0b      	ldr	r3, [pc, #44]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104562:	681b      	ldr	r3, [r3, #0]
 8104564:	f003 030f 	and.w	r3, r3, #15
 8104568:	683a      	ldr	r2, [r7, #0]
 810456a:	429a      	cmp	r2, r3
 810456c:	d214      	bcs.n	8104598 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 810456e:	4b08      	ldr	r3, [pc, #32]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104570:	681b      	ldr	r3, [r3, #0]
 8104572:	f023 020f 	bic.w	r2, r3, #15
 8104576:	4906      	ldr	r1, [pc, #24]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104578:	683b      	ldr	r3, [r7, #0]
 810457a:	4313      	orrs	r3, r2
 810457c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 810457e:	4b04      	ldr	r3, [pc, #16]	; (8104590 <HAL_RCC_ClockConfig+0x240>)
 8104580:	681b      	ldr	r3, [r3, #0]
 8104582:	f003 030f 	and.w	r3, r3, #15
 8104586:	683a      	ldr	r2, [r7, #0]
 8104588:	429a      	cmp	r2, r3
 810458a:	d005      	beq.n	8104598 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 810458c:	2301      	movs	r3, #1
 810458e:	e087      	b.n	81046a0 <HAL_RCC_ClockConfig+0x350>
 8104590:	52002000 	.word	0x52002000
 8104594:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8104598:	687b      	ldr	r3, [r7, #4]
 810459a:	681b      	ldr	r3, [r3, #0]
 810459c:	f003 0304 	and.w	r3, r3, #4
 81045a0:	2b00      	cmp	r3, #0
 81045a2:	d010      	beq.n	81045c6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 81045a4:	687b      	ldr	r3, [r7, #4]
 81045a6:	691a      	ldr	r2, [r3, #16]
 81045a8:	4b3f      	ldr	r3, [pc, #252]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 81045aa:	699b      	ldr	r3, [r3, #24]
 81045ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 81045b0:	429a      	cmp	r2, r3
 81045b2:	d208      	bcs.n	81045c6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 81045b4:	4b3c      	ldr	r3, [pc, #240]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 81045b6:	699b      	ldr	r3, [r3, #24]
 81045b8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 81045bc:	687b      	ldr	r3, [r7, #4]
 81045be:	691b      	ldr	r3, [r3, #16]
 81045c0:	4939      	ldr	r1, [pc, #228]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 81045c2:	4313      	orrs	r3, r2
 81045c4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 81045c6:	687b      	ldr	r3, [r7, #4]
 81045c8:	681b      	ldr	r3, [r3, #0]
 81045ca:	f003 0308 	and.w	r3, r3, #8
 81045ce:	2b00      	cmp	r3, #0
 81045d0:	d010      	beq.n	81045f4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 81045d2:	687b      	ldr	r3, [r7, #4]
 81045d4:	695a      	ldr	r2, [r3, #20]
 81045d6:	4b34      	ldr	r3, [pc, #208]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 81045d8:	69db      	ldr	r3, [r3, #28]
 81045da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 81045de:	429a      	cmp	r2, r3
 81045e0:	d208      	bcs.n	81045f4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 81045e2:	4b31      	ldr	r3, [pc, #196]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 81045e4:	69db      	ldr	r3, [r3, #28]
 81045e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	695b      	ldr	r3, [r3, #20]
 81045ee:	492e      	ldr	r1, [pc, #184]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 81045f0:	4313      	orrs	r3, r2
 81045f2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 81045f4:	687b      	ldr	r3, [r7, #4]
 81045f6:	681b      	ldr	r3, [r3, #0]
 81045f8:	f003 0310 	and.w	r3, r3, #16
 81045fc:	2b00      	cmp	r3, #0
 81045fe:	d010      	beq.n	8104622 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8104600:	687b      	ldr	r3, [r7, #4]
 8104602:	699a      	ldr	r2, [r3, #24]
 8104604:	4b28      	ldr	r3, [pc, #160]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 8104606:	69db      	ldr	r3, [r3, #28]
 8104608:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 810460c:	429a      	cmp	r2, r3
 810460e:	d208      	bcs.n	8104622 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8104610:	4b25      	ldr	r3, [pc, #148]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 8104612:	69db      	ldr	r3, [r3, #28]
 8104614:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8104618:	687b      	ldr	r3, [r7, #4]
 810461a:	699b      	ldr	r3, [r3, #24]
 810461c:	4922      	ldr	r1, [pc, #136]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 810461e:	4313      	orrs	r3, r2
 8104620:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8104622:	687b      	ldr	r3, [r7, #4]
 8104624:	681b      	ldr	r3, [r3, #0]
 8104626:	f003 0320 	and.w	r3, r3, #32
 810462a:	2b00      	cmp	r3, #0
 810462c:	d010      	beq.n	8104650 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 810462e:	687b      	ldr	r3, [r7, #4]
 8104630:	69da      	ldr	r2, [r3, #28]
 8104632:	4b1d      	ldr	r3, [pc, #116]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 8104634:	6a1b      	ldr	r3, [r3, #32]
 8104636:	f003 0370 	and.w	r3, r3, #112	; 0x70
 810463a:	429a      	cmp	r2, r3
 810463c:	d208      	bcs.n	8104650 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 810463e:	4b1a      	ldr	r3, [pc, #104]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 8104640:	6a1b      	ldr	r3, [r3, #32]
 8104642:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8104646:	687b      	ldr	r3, [r7, #4]
 8104648:	69db      	ldr	r3, [r3, #28]
 810464a:	4917      	ldr	r1, [pc, #92]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 810464c:	4313      	orrs	r3, r2
 810464e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8104650:	f000 f834 	bl	81046bc <HAL_RCC_GetSysClockFreq>
 8104654:	4602      	mov	r2, r0
 8104656:	4b14      	ldr	r3, [pc, #80]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 8104658:	699b      	ldr	r3, [r3, #24]
 810465a:	0a1b      	lsrs	r3, r3, #8
 810465c:	f003 030f 	and.w	r3, r3, #15
 8104660:	4912      	ldr	r1, [pc, #72]	; (81046ac <HAL_RCC_ClockConfig+0x35c>)
 8104662:	5ccb      	ldrb	r3, [r1, r3]
 8104664:	f003 031f 	and.w	r3, r3, #31
 8104668:	fa22 f303 	lsr.w	r3, r2, r3
 810466c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810466e:	4b0e      	ldr	r3, [pc, #56]	; (81046a8 <HAL_RCC_ClockConfig+0x358>)
 8104670:	699b      	ldr	r3, [r3, #24]
 8104672:	f003 030f 	and.w	r3, r3, #15
 8104676:	4a0d      	ldr	r2, [pc, #52]	; (81046ac <HAL_RCC_ClockConfig+0x35c>)
 8104678:	5cd3      	ldrb	r3, [r2, r3]
 810467a:	f003 031f 	and.w	r3, r3, #31
 810467e:	693a      	ldr	r2, [r7, #16]
 8104680:	fa22 f303 	lsr.w	r3, r2, r3
 8104684:	4a0a      	ldr	r2, [pc, #40]	; (81046b0 <HAL_RCC_ClockConfig+0x360>)
 8104686:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104688:	4b09      	ldr	r3, [pc, #36]	; (81046b0 <HAL_RCC_ClockConfig+0x360>)
 810468a:	681b      	ldr	r3, [r3, #0]
 810468c:	4a09      	ldr	r2, [pc, #36]	; (81046b4 <HAL_RCC_ClockConfig+0x364>)
 810468e:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8104690:	4b09      	ldr	r3, [pc, #36]	; (81046b8 <HAL_RCC_ClockConfig+0x368>)
 8104692:	681b      	ldr	r3, [r3, #0]
 8104694:	4618      	mov	r0, r3
 8104696:	f7fd ff67 	bl	8102568 <HAL_InitTick>
 810469a:	4603      	mov	r3, r0
 810469c:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 810469e:	7bfb      	ldrb	r3, [r7, #15]
}
 81046a0:	4618      	mov	r0, r3
 81046a2:	3718      	adds	r7, #24
 81046a4:	46bd      	mov	sp, r7
 81046a6:	bd80      	pop	{r7, pc}
 81046a8:	58024400 	.word	0x58024400
 81046ac:	0810c0f4 	.word	0x0810c0f4
 81046b0:	10000004 	.word	0x10000004
 81046b4:	10000000 	.word	0x10000000
 81046b8:	10000014 	.word	0x10000014

081046bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81046bc:	b480      	push	{r7}
 81046be:	b089      	sub	sp, #36	; 0x24
 81046c0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81046c2:	4bb3      	ldr	r3, [pc, #716]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81046c4:	691b      	ldr	r3, [r3, #16]
 81046c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81046ca:	2b18      	cmp	r3, #24
 81046cc:	f200 8155 	bhi.w	810497a <HAL_RCC_GetSysClockFreq+0x2be>
 81046d0:	a201      	add	r2, pc, #4	; (adr r2, 81046d8 <HAL_RCC_GetSysClockFreq+0x1c>)
 81046d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81046d6:	bf00      	nop
 81046d8:	0810473d 	.word	0x0810473d
 81046dc:	0810497b 	.word	0x0810497b
 81046e0:	0810497b 	.word	0x0810497b
 81046e4:	0810497b 	.word	0x0810497b
 81046e8:	0810497b 	.word	0x0810497b
 81046ec:	0810497b 	.word	0x0810497b
 81046f0:	0810497b 	.word	0x0810497b
 81046f4:	0810497b 	.word	0x0810497b
 81046f8:	08104763 	.word	0x08104763
 81046fc:	0810497b 	.word	0x0810497b
 8104700:	0810497b 	.word	0x0810497b
 8104704:	0810497b 	.word	0x0810497b
 8104708:	0810497b 	.word	0x0810497b
 810470c:	0810497b 	.word	0x0810497b
 8104710:	0810497b 	.word	0x0810497b
 8104714:	0810497b 	.word	0x0810497b
 8104718:	08104769 	.word	0x08104769
 810471c:	0810497b 	.word	0x0810497b
 8104720:	0810497b 	.word	0x0810497b
 8104724:	0810497b 	.word	0x0810497b
 8104728:	0810497b 	.word	0x0810497b
 810472c:	0810497b 	.word	0x0810497b
 8104730:	0810497b 	.word	0x0810497b
 8104734:	0810497b 	.word	0x0810497b
 8104738:	0810476f 	.word	0x0810476f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810473c:	4b94      	ldr	r3, [pc, #592]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810473e:	681b      	ldr	r3, [r3, #0]
 8104740:	f003 0320 	and.w	r3, r3, #32
 8104744:	2b00      	cmp	r3, #0
 8104746:	d009      	beq.n	810475c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104748:	4b91      	ldr	r3, [pc, #580]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810474a:	681b      	ldr	r3, [r3, #0]
 810474c:	08db      	lsrs	r3, r3, #3
 810474e:	f003 0303 	and.w	r3, r3, #3
 8104752:	4a90      	ldr	r2, [pc, #576]	; (8104994 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104754:	fa22 f303 	lsr.w	r3, r2, r3
 8104758:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 810475a:	e111      	b.n	8104980 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810475c:	4b8d      	ldr	r3, [pc, #564]	; (8104994 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810475e:	61bb      	str	r3, [r7, #24]
    break;
 8104760:	e10e      	b.n	8104980 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8104762:	4b8d      	ldr	r3, [pc, #564]	; (8104998 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104764:	61bb      	str	r3, [r7, #24]
    break;
 8104766:	e10b      	b.n	8104980 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8104768:	4b8c      	ldr	r3, [pc, #560]	; (810499c <HAL_RCC_GetSysClockFreq+0x2e0>)
 810476a:	61bb      	str	r3, [r7, #24]
    break;
 810476c:	e108      	b.n	8104980 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810476e:	4b88      	ldr	r3, [pc, #544]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104772:	f003 0303 	and.w	r3, r3, #3
 8104776:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8104778:	4b85      	ldr	r3, [pc, #532]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810477a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810477c:	091b      	lsrs	r3, r3, #4
 810477e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104782:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104784:	4b82      	ldr	r3, [pc, #520]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104788:	f003 0301 	and.w	r3, r3, #1
 810478c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810478e:	4b80      	ldr	r3, [pc, #512]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8104792:	08db      	lsrs	r3, r3, #3
 8104794:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104798:	68fa      	ldr	r2, [r7, #12]
 810479a:	fb02 f303 	mul.w	r3, r2, r3
 810479e:	ee07 3a90 	vmov	s15, r3
 81047a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81047a6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 81047aa:	693b      	ldr	r3, [r7, #16]
 81047ac:	2b00      	cmp	r3, #0
 81047ae:	f000 80e1 	beq.w	8104974 <HAL_RCC_GetSysClockFreq+0x2b8>
 81047b2:	697b      	ldr	r3, [r7, #20]
 81047b4:	2b02      	cmp	r3, #2
 81047b6:	f000 8083 	beq.w	81048c0 <HAL_RCC_GetSysClockFreq+0x204>
 81047ba:	697b      	ldr	r3, [r7, #20]
 81047bc:	2b02      	cmp	r3, #2
 81047be:	f200 80a1 	bhi.w	8104904 <HAL_RCC_GetSysClockFreq+0x248>
 81047c2:	697b      	ldr	r3, [r7, #20]
 81047c4:	2b00      	cmp	r3, #0
 81047c6:	d003      	beq.n	81047d0 <HAL_RCC_GetSysClockFreq+0x114>
 81047c8:	697b      	ldr	r3, [r7, #20]
 81047ca:	2b01      	cmp	r3, #1
 81047cc:	d056      	beq.n	810487c <HAL_RCC_GetSysClockFreq+0x1c0>
 81047ce:	e099      	b.n	8104904 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81047d0:	4b6f      	ldr	r3, [pc, #444]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047d2:	681b      	ldr	r3, [r3, #0]
 81047d4:	f003 0320 	and.w	r3, r3, #32
 81047d8:	2b00      	cmp	r3, #0
 81047da:	d02d      	beq.n	8104838 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81047dc:	4b6c      	ldr	r3, [pc, #432]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047de:	681b      	ldr	r3, [r3, #0]
 81047e0:	08db      	lsrs	r3, r3, #3
 81047e2:	f003 0303 	and.w	r3, r3, #3
 81047e6:	4a6b      	ldr	r2, [pc, #428]	; (8104994 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81047e8:	fa22 f303 	lsr.w	r3, r2, r3
 81047ec:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81047ee:	687b      	ldr	r3, [r7, #4]
 81047f0:	ee07 3a90 	vmov	s15, r3
 81047f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81047f8:	693b      	ldr	r3, [r7, #16]
 81047fa:	ee07 3a90 	vmov	s15, r3
 81047fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104806:	4b62      	ldr	r3, [pc, #392]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810480a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810480e:	ee07 3a90 	vmov	s15, r3
 8104812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104816:	ed97 6a02 	vldr	s12, [r7, #8]
 810481a:	eddf 5a61 	vldr	s11, [pc, #388]	; 81049a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810481e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104826:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810482a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810482e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104832:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8104836:	e087      	b.n	8104948 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104838:	693b      	ldr	r3, [r7, #16]
 810483a:	ee07 3a90 	vmov	s15, r3
 810483e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104842:	eddf 6a58 	vldr	s13, [pc, #352]	; 81049a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8104846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810484a:	4b51      	ldr	r3, [pc, #324]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810484c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810484e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104852:	ee07 3a90 	vmov	s15, r3
 8104856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810485a:	ed97 6a02 	vldr	s12, [r7, #8]
 810485e:	eddf 5a50 	vldr	s11, [pc, #320]	; 81049a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810486a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810486e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104876:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810487a:	e065      	b.n	8104948 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810487c:	693b      	ldr	r3, [r7, #16]
 810487e:	ee07 3a90 	vmov	s15, r3
 8104882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104886:	eddf 6a48 	vldr	s13, [pc, #288]	; 81049a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 810488a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810488e:	4b40      	ldr	r3, [pc, #256]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104896:	ee07 3a90 	vmov	s15, r3
 810489a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810489e:	ed97 6a02 	vldr	s12, [r7, #8]
 81048a2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 81049a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81048a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81048aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81048ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81048b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81048b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81048ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81048be:	e043      	b.n	8104948 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81048c0:	693b      	ldr	r3, [r7, #16]
 81048c2:	ee07 3a90 	vmov	s15, r3
 81048c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81048ca:	eddf 6a38 	vldr	s13, [pc, #224]	; 81049ac <HAL_RCC_GetSysClockFreq+0x2f0>
 81048ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81048d2:	4b2f      	ldr	r3, [pc, #188]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81048d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81048da:	ee07 3a90 	vmov	s15, r3
 81048de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81048e2:	ed97 6a02 	vldr	s12, [r7, #8]
 81048e6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 81049a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81048ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81048ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81048f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81048f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81048fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81048fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104902:	e021      	b.n	8104948 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104904:	693b      	ldr	r3, [r7, #16]
 8104906:	ee07 3a90 	vmov	s15, r3
 810490a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810490e:	eddf 6a26 	vldr	s13, [pc, #152]	; 81049a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104916:	4b1e      	ldr	r3, [pc, #120]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810491a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810491e:	ee07 3a90 	vmov	s15, r3
 8104922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104926:	ed97 6a02 	vldr	s12, [r7, #8]
 810492a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 81049a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810492e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104936:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810493a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810493e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104942:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104946:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8104948:	4b11      	ldr	r3, [pc, #68]	; (8104990 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810494c:	0a5b      	lsrs	r3, r3, #9
 810494e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104952:	3301      	adds	r3, #1
 8104954:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8104956:	683b      	ldr	r3, [r7, #0]
 8104958:	ee07 3a90 	vmov	s15, r3
 810495c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104960:	edd7 6a07 	vldr	s13, [r7, #28]
 8104964:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810496c:	ee17 3a90 	vmov	r3, s15
 8104970:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8104972:	e005      	b.n	8104980 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8104974:	2300      	movs	r3, #0
 8104976:	61bb      	str	r3, [r7, #24]
    break;
 8104978:	e002      	b.n	8104980 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 810497a:	4b07      	ldr	r3, [pc, #28]	; (8104998 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810497c:	61bb      	str	r3, [r7, #24]
    break;
 810497e:	bf00      	nop
  }

  return sysclockfreq;
 8104980:	69bb      	ldr	r3, [r7, #24]
}
 8104982:	4618      	mov	r0, r3
 8104984:	3724      	adds	r7, #36	; 0x24
 8104986:	46bd      	mov	sp, r7
 8104988:	f85d 7b04 	ldr.w	r7, [sp], #4
 810498c:	4770      	bx	lr
 810498e:	bf00      	nop
 8104990:	58024400 	.word	0x58024400
 8104994:	03d09000 	.word	0x03d09000
 8104998:	003d0900 	.word	0x003d0900
 810499c:	007a1200 	.word	0x007a1200
 81049a0:	46000000 	.word	0x46000000
 81049a4:	4c742400 	.word	0x4c742400
 81049a8:	4a742400 	.word	0x4a742400
 81049ac:	4af42400 	.word	0x4af42400

081049b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81049b0:	b580      	push	{r7, lr}
 81049b2:	b082      	sub	sp, #8
 81049b4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81049b6:	f7ff fe81 	bl	81046bc <HAL_RCC_GetSysClockFreq>
 81049ba:	4602      	mov	r2, r0
 81049bc:	4b11      	ldr	r3, [pc, #68]	; (8104a04 <HAL_RCC_GetHCLKFreq+0x54>)
 81049be:	699b      	ldr	r3, [r3, #24]
 81049c0:	0a1b      	lsrs	r3, r3, #8
 81049c2:	f003 030f 	and.w	r3, r3, #15
 81049c6:	4910      	ldr	r1, [pc, #64]	; (8104a08 <HAL_RCC_GetHCLKFreq+0x58>)
 81049c8:	5ccb      	ldrb	r3, [r1, r3]
 81049ca:	f003 031f 	and.w	r3, r3, #31
 81049ce:	fa22 f303 	lsr.w	r3, r2, r3
 81049d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81049d4:	4b0b      	ldr	r3, [pc, #44]	; (8104a04 <HAL_RCC_GetHCLKFreq+0x54>)
 81049d6:	699b      	ldr	r3, [r3, #24]
 81049d8:	f003 030f 	and.w	r3, r3, #15
 81049dc:	4a0a      	ldr	r2, [pc, #40]	; (8104a08 <HAL_RCC_GetHCLKFreq+0x58>)
 81049de:	5cd3      	ldrb	r3, [r2, r3]
 81049e0:	f003 031f 	and.w	r3, r3, #31
 81049e4:	687a      	ldr	r2, [r7, #4]
 81049e6:	fa22 f303 	lsr.w	r3, r2, r3
 81049ea:	4a08      	ldr	r2, [pc, #32]	; (8104a0c <HAL_RCC_GetHCLKFreq+0x5c>)
 81049ec:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81049ee:	4b07      	ldr	r3, [pc, #28]	; (8104a0c <HAL_RCC_GetHCLKFreq+0x5c>)
 81049f0:	681b      	ldr	r3, [r3, #0]
 81049f2:	4a07      	ldr	r2, [pc, #28]	; (8104a10 <HAL_RCC_GetHCLKFreq+0x60>)
 81049f4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81049f6:	4b05      	ldr	r3, [pc, #20]	; (8104a0c <HAL_RCC_GetHCLKFreq+0x5c>)
 81049f8:	681b      	ldr	r3, [r3, #0]
}
 81049fa:	4618      	mov	r0, r3
 81049fc:	3708      	adds	r7, #8
 81049fe:	46bd      	mov	sp, r7
 8104a00:	bd80      	pop	{r7, pc}
 8104a02:	bf00      	nop
 8104a04:	58024400 	.word	0x58024400
 8104a08:	0810c0f4 	.word	0x0810c0f4
 8104a0c:	10000004 	.word	0x10000004
 8104a10:	10000000 	.word	0x10000000

08104a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104a14:	b580      	push	{r7, lr}
 8104a16:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104a18:	f7ff ffca 	bl	81049b0 <HAL_RCC_GetHCLKFreq>
 8104a1c:	4602      	mov	r2, r0
 8104a1e:	4b06      	ldr	r3, [pc, #24]	; (8104a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104a20:	69db      	ldr	r3, [r3, #28]
 8104a22:	091b      	lsrs	r3, r3, #4
 8104a24:	f003 0307 	and.w	r3, r3, #7
 8104a28:	4904      	ldr	r1, [pc, #16]	; (8104a3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8104a2a:	5ccb      	ldrb	r3, [r1, r3]
 8104a2c:	f003 031f 	and.w	r3, r3, #31
 8104a30:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104a34:	4618      	mov	r0, r3
 8104a36:	bd80      	pop	{r7, pc}
 8104a38:	58024400 	.word	0x58024400
 8104a3c:	0810c0f4 	.word	0x0810c0f4

08104a40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104a40:	b580      	push	{r7, lr}
 8104a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104a44:	f7ff ffb4 	bl	81049b0 <HAL_RCC_GetHCLKFreq>
 8104a48:	4602      	mov	r2, r0
 8104a4a:	4b06      	ldr	r3, [pc, #24]	; (8104a64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104a4c:	69db      	ldr	r3, [r3, #28]
 8104a4e:	0a1b      	lsrs	r3, r3, #8
 8104a50:	f003 0307 	and.w	r3, r3, #7
 8104a54:	4904      	ldr	r1, [pc, #16]	; (8104a68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8104a56:	5ccb      	ldrb	r3, [r1, r3]
 8104a58:	f003 031f 	and.w	r3, r3, #31
 8104a5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104a60:	4618      	mov	r0, r3
 8104a62:	bd80      	pop	{r7, pc}
 8104a64:	58024400 	.word	0x58024400
 8104a68:	0810c0f4 	.word	0x0810c0f4

08104a6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104a6c:	b580      	push	{r7, lr}
 8104a6e:	b086      	sub	sp, #24
 8104a70:	af00      	add	r7, sp, #0
 8104a72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104a74:	2300      	movs	r3, #0
 8104a76:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104a78:	2300      	movs	r3, #0
 8104a7a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104a7c:	687b      	ldr	r3, [r7, #4]
 8104a7e:	681b      	ldr	r3, [r3, #0]
 8104a80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104a84:	2b00      	cmp	r3, #0
 8104a86:	d03f      	beq.n	8104b08 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8104a88:	687b      	ldr	r3, [r7, #4]
 8104a8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104a8c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104a90:	d02a      	beq.n	8104ae8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8104a92:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104a96:	d824      	bhi.n	8104ae2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104a98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104a9c:	d018      	beq.n	8104ad0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104a9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104aa2:	d81e      	bhi.n	8104ae2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104aa4:	2b00      	cmp	r3, #0
 8104aa6:	d003      	beq.n	8104ab0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8104aa8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104aac:	d007      	beq.n	8104abe <HAL_RCCEx_PeriphCLKConfig+0x52>
 8104aae:	e018      	b.n	8104ae2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104ab0:	4ba3      	ldr	r3, [pc, #652]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104ab4:	4aa2      	ldr	r2, [pc, #648]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104ab6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104aba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104abc:	e015      	b.n	8104aea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104abe:	687b      	ldr	r3, [r7, #4]
 8104ac0:	3304      	adds	r3, #4
 8104ac2:	2102      	movs	r1, #2
 8104ac4:	4618      	mov	r0, r3
 8104ac6:	f001 f9d5 	bl	8105e74 <RCCEx_PLL2_Config>
 8104aca:	4603      	mov	r3, r0
 8104acc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104ace:	e00c      	b.n	8104aea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104ad0:	687b      	ldr	r3, [r7, #4]
 8104ad2:	3324      	adds	r3, #36	; 0x24
 8104ad4:	2102      	movs	r1, #2
 8104ad6:	4618      	mov	r0, r3
 8104ad8:	f001 fa7e 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104adc:	4603      	mov	r3, r0
 8104ade:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104ae0:	e003      	b.n	8104aea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104ae2:	2301      	movs	r3, #1
 8104ae4:	75fb      	strb	r3, [r7, #23]
      break;
 8104ae6:	e000      	b.n	8104aea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8104ae8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104aea:	7dfb      	ldrb	r3, [r7, #23]
 8104aec:	2b00      	cmp	r3, #0
 8104aee:	d109      	bne.n	8104b04 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104af0:	4b93      	ldr	r3, [pc, #588]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104af4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104af8:	687b      	ldr	r3, [r7, #4]
 8104afa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104afc:	4990      	ldr	r1, [pc, #576]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104afe:	4313      	orrs	r3, r2
 8104b00:	650b      	str	r3, [r1, #80]	; 0x50
 8104b02:	e001      	b.n	8104b08 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b04:	7dfb      	ldrb	r3, [r7, #23]
 8104b06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104b08:	687b      	ldr	r3, [r7, #4]
 8104b0a:	681b      	ldr	r3, [r3, #0]
 8104b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104b10:	2b00      	cmp	r3, #0
 8104b12:	d03d      	beq.n	8104b90 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8104b14:	687b      	ldr	r3, [r7, #4]
 8104b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b18:	2b04      	cmp	r3, #4
 8104b1a:	d826      	bhi.n	8104b6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8104b1c:	a201      	add	r2, pc, #4	; (adr r2, 8104b24 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8104b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104b22:	bf00      	nop
 8104b24:	08104b39 	.word	0x08104b39
 8104b28:	08104b47 	.word	0x08104b47
 8104b2c:	08104b59 	.word	0x08104b59
 8104b30:	08104b71 	.word	0x08104b71
 8104b34:	08104b71 	.word	0x08104b71
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b38:	4b81      	ldr	r3, [pc, #516]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b3c:	4a80      	ldr	r2, [pc, #512]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104b42:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104b44:	e015      	b.n	8104b72 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104b46:	687b      	ldr	r3, [r7, #4]
 8104b48:	3304      	adds	r3, #4
 8104b4a:	2100      	movs	r1, #0
 8104b4c:	4618      	mov	r0, r3
 8104b4e:	f001 f991 	bl	8105e74 <RCCEx_PLL2_Config>
 8104b52:	4603      	mov	r3, r0
 8104b54:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104b56:	e00c      	b.n	8104b72 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104b58:	687b      	ldr	r3, [r7, #4]
 8104b5a:	3324      	adds	r3, #36	; 0x24
 8104b5c:	2100      	movs	r1, #0
 8104b5e:	4618      	mov	r0, r3
 8104b60:	f001 fa3a 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104b64:	4603      	mov	r3, r0
 8104b66:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104b68:	e003      	b.n	8104b72 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104b6a:	2301      	movs	r3, #1
 8104b6c:	75fb      	strb	r3, [r7, #23]
      break;
 8104b6e:	e000      	b.n	8104b72 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8104b70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104b72:	7dfb      	ldrb	r3, [r7, #23]
 8104b74:	2b00      	cmp	r3, #0
 8104b76:	d109      	bne.n	8104b8c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104b78:	4b71      	ldr	r3, [pc, #452]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104b7c:	f023 0207 	bic.w	r2, r3, #7
 8104b80:	687b      	ldr	r3, [r7, #4]
 8104b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b84:	496e      	ldr	r1, [pc, #440]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b86:	4313      	orrs	r3, r2
 8104b88:	650b      	str	r3, [r1, #80]	; 0x50
 8104b8a:	e001      	b.n	8104b90 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b8c:	7dfb      	ldrb	r3, [r7, #23]
 8104b8e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104b90:	687b      	ldr	r3, [r7, #4]
 8104b92:	681b      	ldr	r3, [r3, #0]
 8104b94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104b98:	2b00      	cmp	r3, #0
 8104b9a:	d042      	beq.n	8104c22 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8104b9c:	687b      	ldr	r3, [r7, #4]
 8104b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104ba0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104ba4:	d02b      	beq.n	8104bfe <HAL_RCCEx_PeriphCLKConfig+0x192>
 8104ba6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104baa:	d825      	bhi.n	8104bf8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104bac:	2bc0      	cmp	r3, #192	; 0xc0
 8104bae:	d028      	beq.n	8104c02 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8104bb0:	2bc0      	cmp	r3, #192	; 0xc0
 8104bb2:	d821      	bhi.n	8104bf8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104bb4:	2b80      	cmp	r3, #128	; 0x80
 8104bb6:	d016      	beq.n	8104be6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8104bb8:	2b80      	cmp	r3, #128	; 0x80
 8104bba:	d81d      	bhi.n	8104bf8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104bbc:	2b00      	cmp	r3, #0
 8104bbe:	d002      	beq.n	8104bc6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8104bc0:	2b40      	cmp	r3, #64	; 0x40
 8104bc2:	d007      	beq.n	8104bd4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8104bc4:	e018      	b.n	8104bf8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104bc6:	4b5e      	ldr	r3, [pc, #376]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104bca:	4a5d      	ldr	r2, [pc, #372]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104bd0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104bd2:	e017      	b.n	8104c04 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104bd4:	687b      	ldr	r3, [r7, #4]
 8104bd6:	3304      	adds	r3, #4
 8104bd8:	2100      	movs	r1, #0
 8104bda:	4618      	mov	r0, r3
 8104bdc:	f001 f94a 	bl	8105e74 <RCCEx_PLL2_Config>
 8104be0:	4603      	mov	r3, r0
 8104be2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104be4:	e00e      	b.n	8104c04 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104be6:	687b      	ldr	r3, [r7, #4]
 8104be8:	3324      	adds	r3, #36	; 0x24
 8104bea:	2100      	movs	r1, #0
 8104bec:	4618      	mov	r0, r3
 8104bee:	f001 f9f3 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104bf2:	4603      	mov	r3, r0
 8104bf4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104bf6:	e005      	b.n	8104c04 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104bf8:	2301      	movs	r3, #1
 8104bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8104bfc:	e002      	b.n	8104c04 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104bfe:	bf00      	nop
 8104c00:	e000      	b.n	8104c04 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104c02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104c04:	7dfb      	ldrb	r3, [r7, #23]
 8104c06:	2b00      	cmp	r3, #0
 8104c08:	d109      	bne.n	8104c1e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104c0a:	4b4d      	ldr	r3, [pc, #308]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104c0e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8104c12:	687b      	ldr	r3, [r7, #4]
 8104c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104c16:	494a      	ldr	r1, [pc, #296]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c18:	4313      	orrs	r3, r2
 8104c1a:	650b      	str	r3, [r1, #80]	; 0x50
 8104c1c:	e001      	b.n	8104c22 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c1e:	7dfb      	ldrb	r3, [r7, #23]
 8104c20:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104c22:	687b      	ldr	r3, [r7, #4]
 8104c24:	681b      	ldr	r3, [r3, #0]
 8104c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8104c2a:	2b00      	cmp	r3, #0
 8104c2c:	d049      	beq.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8104c2e:	687b      	ldr	r3, [r7, #4]
 8104c30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104c34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104c38:	d030      	beq.n	8104c9c <HAL_RCCEx_PeriphCLKConfig+0x230>
 8104c3a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104c3e:	d82a      	bhi.n	8104c96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104c40:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104c44:	d02c      	beq.n	8104ca0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8104c46:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104c4a:	d824      	bhi.n	8104c96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104c4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104c50:	d018      	beq.n	8104c84 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8104c52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104c56:	d81e      	bhi.n	8104c96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104c58:	2b00      	cmp	r3, #0
 8104c5a:	d003      	beq.n	8104c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8104c5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104c60:	d007      	beq.n	8104c72 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104c62:	e018      	b.n	8104c96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c64:	4b36      	ldr	r3, [pc, #216]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104c68:	4a35      	ldr	r2, [pc, #212]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104c6e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104c70:	e017      	b.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104c72:	687b      	ldr	r3, [r7, #4]
 8104c74:	3304      	adds	r3, #4
 8104c76:	2100      	movs	r1, #0
 8104c78:	4618      	mov	r0, r3
 8104c7a:	f001 f8fb 	bl	8105e74 <RCCEx_PLL2_Config>
 8104c7e:	4603      	mov	r3, r0
 8104c80:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104c82:	e00e      	b.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104c84:	687b      	ldr	r3, [r7, #4]
 8104c86:	3324      	adds	r3, #36	; 0x24
 8104c88:	2100      	movs	r1, #0
 8104c8a:	4618      	mov	r0, r3
 8104c8c:	f001 f9a4 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104c90:	4603      	mov	r3, r0
 8104c92:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104c94:	e005      	b.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104c96:	2301      	movs	r3, #1
 8104c98:	75fb      	strb	r3, [r7, #23]
      break;
 8104c9a:	e002      	b.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104c9c:	bf00      	nop
 8104c9e:	e000      	b.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104ca0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104ca2:	7dfb      	ldrb	r3, [r7, #23]
 8104ca4:	2b00      	cmp	r3, #0
 8104ca6:	d10a      	bne.n	8104cbe <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104ca8:	4b25      	ldr	r3, [pc, #148]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104cac:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8104cb0:	687b      	ldr	r3, [r7, #4]
 8104cb2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104cb6:	4922      	ldr	r1, [pc, #136]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104cb8:	4313      	orrs	r3, r2
 8104cba:	658b      	str	r3, [r1, #88]	; 0x58
 8104cbc:	e001      	b.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104cbe:	7dfb      	ldrb	r3, [r7, #23]
 8104cc0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104cc2:	687b      	ldr	r3, [r7, #4]
 8104cc4:	681b      	ldr	r3, [r3, #0]
 8104cc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8104cca:	2b00      	cmp	r3, #0
 8104ccc:	d04b      	beq.n	8104d66 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8104cce:	687b      	ldr	r3, [r7, #4]
 8104cd0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104cd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104cd8:	d030      	beq.n	8104d3c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8104cda:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104cde:	d82a      	bhi.n	8104d36 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104ce0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104ce4:	d02e      	beq.n	8104d44 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8104ce6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104cea:	d824      	bhi.n	8104d36 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104cec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104cf0:	d018      	beq.n	8104d24 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8104cf2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104cf6:	d81e      	bhi.n	8104d36 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104cf8:	2b00      	cmp	r3, #0
 8104cfa:	d003      	beq.n	8104d04 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8104cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8104d00:	d007      	beq.n	8104d12 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8104d02:	e018      	b.n	8104d36 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d04:	4b0e      	ldr	r3, [pc, #56]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d08:	4a0d      	ldr	r2, [pc, #52]	; (8104d40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104d0e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104d10:	e019      	b.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104d12:	687b      	ldr	r3, [r7, #4]
 8104d14:	3304      	adds	r3, #4
 8104d16:	2100      	movs	r1, #0
 8104d18:	4618      	mov	r0, r3
 8104d1a:	f001 f8ab 	bl	8105e74 <RCCEx_PLL2_Config>
 8104d1e:	4603      	mov	r3, r0
 8104d20:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104d22:	e010      	b.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104d24:	687b      	ldr	r3, [r7, #4]
 8104d26:	3324      	adds	r3, #36	; 0x24
 8104d28:	2100      	movs	r1, #0
 8104d2a:	4618      	mov	r0, r3
 8104d2c:	f001 f954 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104d30:	4603      	mov	r3, r0
 8104d32:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104d34:	e007      	b.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104d36:	2301      	movs	r3, #1
 8104d38:	75fb      	strb	r3, [r7, #23]
      break;
 8104d3a:	e004      	b.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8104d3c:	bf00      	nop
 8104d3e:	e002      	b.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8104d40:	58024400 	.word	0x58024400
      break;
 8104d44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104d46:	7dfb      	ldrb	r3, [r7, #23]
 8104d48:	2b00      	cmp	r3, #0
 8104d4a:	d10a      	bne.n	8104d62 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104d4c:	4b99      	ldr	r3, [pc, #612]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104d50:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8104d54:	687b      	ldr	r3, [r7, #4]
 8104d56:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104d5a:	4996      	ldr	r1, [pc, #600]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104d5c:	4313      	orrs	r3, r2
 8104d5e:	658b      	str	r3, [r1, #88]	; 0x58
 8104d60:	e001      	b.n	8104d66 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d62:	7dfb      	ldrb	r3, [r7, #23]
 8104d64:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104d66:	687b      	ldr	r3, [r7, #4]
 8104d68:	681b      	ldr	r3, [r3, #0]
 8104d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104d6e:	2b00      	cmp	r3, #0
 8104d70:	d032      	beq.n	8104dd8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8104d72:	687b      	ldr	r3, [r7, #4]
 8104d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104d76:	2b30      	cmp	r3, #48	; 0x30
 8104d78:	d01c      	beq.n	8104db4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8104d7a:	2b30      	cmp	r3, #48	; 0x30
 8104d7c:	d817      	bhi.n	8104dae <HAL_RCCEx_PeriphCLKConfig+0x342>
 8104d7e:	2b20      	cmp	r3, #32
 8104d80:	d00c      	beq.n	8104d9c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8104d82:	2b20      	cmp	r3, #32
 8104d84:	d813      	bhi.n	8104dae <HAL_RCCEx_PeriphCLKConfig+0x342>
 8104d86:	2b00      	cmp	r3, #0
 8104d88:	d016      	beq.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8104d8a:	2b10      	cmp	r3, #16
 8104d8c:	d10f      	bne.n	8104dae <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d8e:	4b89      	ldr	r3, [pc, #548]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d92:	4a88      	ldr	r2, [pc, #544]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104d94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104d98:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8104d9a:	e00e      	b.n	8104dba <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104d9c:	687b      	ldr	r3, [r7, #4]
 8104d9e:	3304      	adds	r3, #4
 8104da0:	2102      	movs	r1, #2
 8104da2:	4618      	mov	r0, r3
 8104da4:	f001 f866 	bl	8105e74 <RCCEx_PLL2_Config>
 8104da8:	4603      	mov	r3, r0
 8104daa:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8104dac:	e005      	b.n	8104dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8104dae:	2301      	movs	r3, #1
 8104db0:	75fb      	strb	r3, [r7, #23]
      break;
 8104db2:	e002      	b.n	8104dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104db4:	bf00      	nop
 8104db6:	e000      	b.n	8104dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104db8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104dba:	7dfb      	ldrb	r3, [r7, #23]
 8104dbc:	2b00      	cmp	r3, #0
 8104dbe:	d109      	bne.n	8104dd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104dc0:	4b7c      	ldr	r3, [pc, #496]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104dc4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8104dc8:	687b      	ldr	r3, [r7, #4]
 8104dca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104dcc:	4979      	ldr	r1, [pc, #484]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104dce:	4313      	orrs	r3, r2
 8104dd0:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104dd2:	e001      	b.n	8104dd8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104dd4:	7dfb      	ldrb	r3, [r7, #23]
 8104dd6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104dd8:	687b      	ldr	r3, [r7, #4]
 8104dda:	681b      	ldr	r3, [r3, #0]
 8104ddc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8104de0:	2b00      	cmp	r3, #0
 8104de2:	d047      	beq.n	8104e74 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8104de4:	687b      	ldr	r3, [r7, #4]
 8104de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104de8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104dec:	d030      	beq.n	8104e50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8104dee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104df2:	d82a      	bhi.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104df4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104df8:	d02c      	beq.n	8104e54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8104dfa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104dfe:	d824      	bhi.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104e00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104e04:	d018      	beq.n	8104e38 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8104e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104e0a:	d81e      	bhi.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104e0c:	2b00      	cmp	r3, #0
 8104e0e:	d003      	beq.n	8104e18 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8104e10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104e14:	d007      	beq.n	8104e26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8104e16:	e018      	b.n	8104e4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104e18:	4b66      	ldr	r3, [pc, #408]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e1c:	4a65      	ldr	r2, [pc, #404]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104e22:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104e24:	e017      	b.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104e26:	687b      	ldr	r3, [r7, #4]
 8104e28:	3304      	adds	r3, #4
 8104e2a:	2100      	movs	r1, #0
 8104e2c:	4618      	mov	r0, r3
 8104e2e:	f001 f821 	bl	8105e74 <RCCEx_PLL2_Config>
 8104e32:	4603      	mov	r3, r0
 8104e34:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104e36:	e00e      	b.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104e38:	687b      	ldr	r3, [r7, #4]
 8104e3a:	3324      	adds	r3, #36	; 0x24
 8104e3c:	2100      	movs	r1, #0
 8104e3e:	4618      	mov	r0, r3
 8104e40:	f001 f8ca 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104e44:	4603      	mov	r3, r0
 8104e46:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104e48:	e005      	b.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104e4a:	2301      	movs	r3, #1
 8104e4c:	75fb      	strb	r3, [r7, #23]
      break;
 8104e4e:	e002      	b.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8104e50:	bf00      	nop
 8104e52:	e000      	b.n	8104e56 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8104e54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104e56:	7dfb      	ldrb	r3, [r7, #23]
 8104e58:	2b00      	cmp	r3, #0
 8104e5a:	d109      	bne.n	8104e70 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104e5c:	4b55      	ldr	r3, [pc, #340]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104e60:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8104e64:	687b      	ldr	r3, [r7, #4]
 8104e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104e68:	4952      	ldr	r1, [pc, #328]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e6a:	4313      	orrs	r3, r2
 8104e6c:	650b      	str	r3, [r1, #80]	; 0x50
 8104e6e:	e001      	b.n	8104e74 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e70:	7dfb      	ldrb	r3, [r7, #23]
 8104e72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104e74:	687b      	ldr	r3, [r7, #4]
 8104e76:	681b      	ldr	r3, [r3, #0]
 8104e78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8104e7c:	2b00      	cmp	r3, #0
 8104e7e:	d049      	beq.n	8104f14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8104e80:	687b      	ldr	r3, [r7, #4]
 8104e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104e84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104e88:	d02e      	beq.n	8104ee8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8104e8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104e8e:	d828      	bhi.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104e90:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104e94:	d02a      	beq.n	8104eec <HAL_RCCEx_PeriphCLKConfig+0x480>
 8104e96:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104e9a:	d822      	bhi.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104e9c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104ea0:	d026      	beq.n	8104ef0 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8104ea2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104ea6:	d81c      	bhi.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104ea8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104eac:	d010      	beq.n	8104ed0 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8104eae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104eb2:	d816      	bhi.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104eb4:	2b00      	cmp	r3, #0
 8104eb6:	d01d      	beq.n	8104ef4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8104eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104ebc:	d111      	bne.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104ebe:	687b      	ldr	r3, [r7, #4]
 8104ec0:	3304      	adds	r3, #4
 8104ec2:	2101      	movs	r1, #1
 8104ec4:	4618      	mov	r0, r3
 8104ec6:	f000 ffd5 	bl	8105e74 <RCCEx_PLL2_Config>
 8104eca:	4603      	mov	r3, r0
 8104ecc:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104ece:	e012      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104ed0:	687b      	ldr	r3, [r7, #4]
 8104ed2:	3324      	adds	r3, #36	; 0x24
 8104ed4:	2101      	movs	r1, #1
 8104ed6:	4618      	mov	r0, r3
 8104ed8:	f001 f87e 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104edc:	4603      	mov	r3, r0
 8104ede:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104ee0:	e009      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104ee2:	2301      	movs	r3, #1
 8104ee4:	75fb      	strb	r3, [r7, #23]
      break;
 8104ee6:	e006      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104ee8:	bf00      	nop
 8104eea:	e004      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104eec:	bf00      	nop
 8104eee:	e002      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104ef0:	bf00      	nop
 8104ef2:	e000      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104ef4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104ef6:	7dfb      	ldrb	r3, [r7, #23]
 8104ef8:	2b00      	cmp	r3, #0
 8104efa:	d109      	bne.n	8104f10 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104efc:	4b2d      	ldr	r3, [pc, #180]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104f00:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8104f04:	687b      	ldr	r3, [r7, #4]
 8104f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104f08:	492a      	ldr	r1, [pc, #168]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104f0a:	4313      	orrs	r3, r2
 8104f0c:	650b      	str	r3, [r1, #80]	; 0x50
 8104f0e:	e001      	b.n	8104f14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f10:	7dfb      	ldrb	r3, [r7, #23]
 8104f12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104f14:	687b      	ldr	r3, [r7, #4]
 8104f16:	681b      	ldr	r3, [r3, #0]
 8104f18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8104f1c:	2b00      	cmp	r3, #0
 8104f1e:	d04d      	beq.n	8104fbc <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8104f20:	687b      	ldr	r3, [r7, #4]
 8104f22:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104f26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104f2a:	d02e      	beq.n	8104f8a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8104f2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104f30:	d828      	bhi.n	8104f84 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104f36:	d02a      	beq.n	8104f8e <HAL_RCCEx_PeriphCLKConfig+0x522>
 8104f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104f3c:	d822      	bhi.n	8104f84 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104f42:	d026      	beq.n	8104f92 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8104f44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104f48:	d81c      	bhi.n	8104f84 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104f4e:	d010      	beq.n	8104f72 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8104f50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104f54:	d816      	bhi.n	8104f84 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f56:	2b00      	cmp	r3, #0
 8104f58:	d01d      	beq.n	8104f96 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8104f5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104f5e:	d111      	bne.n	8104f84 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104f60:	687b      	ldr	r3, [r7, #4]
 8104f62:	3304      	adds	r3, #4
 8104f64:	2101      	movs	r1, #1
 8104f66:	4618      	mov	r0, r3
 8104f68:	f000 ff84 	bl	8105e74 <RCCEx_PLL2_Config>
 8104f6c:	4603      	mov	r3, r0
 8104f6e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104f70:	e012      	b.n	8104f98 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104f72:	687b      	ldr	r3, [r7, #4]
 8104f74:	3324      	adds	r3, #36	; 0x24
 8104f76:	2101      	movs	r1, #1
 8104f78:	4618      	mov	r0, r3
 8104f7a:	f001 f82d 	bl	8105fd8 <RCCEx_PLL3_Config>
 8104f7e:	4603      	mov	r3, r0
 8104f80:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104f82:	e009      	b.n	8104f98 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8104f84:	2301      	movs	r3, #1
 8104f86:	75fb      	strb	r3, [r7, #23]
      break;
 8104f88:	e006      	b.n	8104f98 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104f8a:	bf00      	nop
 8104f8c:	e004      	b.n	8104f98 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104f8e:	bf00      	nop
 8104f90:	e002      	b.n	8104f98 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104f92:	bf00      	nop
 8104f94:	e000      	b.n	8104f98 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104f96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104f98:	7dfb      	ldrb	r3, [r7, #23]
 8104f9a:	2b00      	cmp	r3, #0
 8104f9c:	d10c      	bne.n	8104fb8 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104f9e:	4b05      	ldr	r3, [pc, #20]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104fa2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8104fa6:	687b      	ldr	r3, [r7, #4]
 8104fa8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104fac:	4901      	ldr	r1, [pc, #4]	; (8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104fae:	4313      	orrs	r3, r2
 8104fb0:	658b      	str	r3, [r1, #88]	; 0x58
 8104fb2:	e003      	b.n	8104fbc <HAL_RCCEx_PeriphCLKConfig+0x550>
 8104fb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104fb8:	7dfb      	ldrb	r3, [r7, #23]
 8104fba:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104fbc:	687b      	ldr	r3, [r7, #4]
 8104fbe:	681b      	ldr	r3, [r3, #0]
 8104fc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104fc4:	2b00      	cmp	r3, #0
 8104fc6:	d02f      	beq.n	8105028 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8104fc8:	687b      	ldr	r3, [r7, #4]
 8104fca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104fcc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fd0:	d00e      	beq.n	8104ff0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8104fd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fd6:	d814      	bhi.n	8105002 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8104fd8:	2b00      	cmp	r3, #0
 8104fda:	d015      	beq.n	8105008 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8104fdc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104fe0:	d10f      	bne.n	8105002 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104fe2:	4bb0      	ldr	r3, [pc, #704]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fe6:	4aaf      	ldr	r2, [pc, #700]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104fe8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104fec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8104fee:	e00c      	b.n	810500a <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104ff0:	687b      	ldr	r3, [r7, #4]
 8104ff2:	3304      	adds	r3, #4
 8104ff4:	2101      	movs	r1, #1
 8104ff6:	4618      	mov	r0, r3
 8104ff8:	f000 ff3c 	bl	8105e74 <RCCEx_PLL2_Config>
 8104ffc:	4603      	mov	r3, r0
 8104ffe:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8105000:	e003      	b.n	810500a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105002:	2301      	movs	r3, #1
 8105004:	75fb      	strb	r3, [r7, #23]
      break;
 8105006:	e000      	b.n	810500a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8105008:	bf00      	nop
    }

    if(ret == HAL_OK)
 810500a:	7dfb      	ldrb	r3, [r7, #23]
 810500c:	2b00      	cmp	r3, #0
 810500e:	d109      	bne.n	8105024 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8105010:	4ba4      	ldr	r3, [pc, #656]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105014:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8105018:	687b      	ldr	r3, [r7, #4]
 810501a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810501c:	49a1      	ldr	r1, [pc, #644]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810501e:	4313      	orrs	r3, r2
 8105020:	650b      	str	r3, [r1, #80]	; 0x50
 8105022:	e001      	b.n	8105028 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105024:	7dfb      	ldrb	r3, [r7, #23]
 8105026:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8105028:	687b      	ldr	r3, [r7, #4]
 810502a:	681b      	ldr	r3, [r3, #0]
 810502c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8105030:	2b00      	cmp	r3, #0
 8105032:	d032      	beq.n	810509a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8105034:	687b      	ldr	r3, [r7, #4]
 8105036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105038:	2b03      	cmp	r3, #3
 810503a:	d81b      	bhi.n	8105074 <HAL_RCCEx_PeriphCLKConfig+0x608>
 810503c:	a201      	add	r2, pc, #4	; (adr r2, 8105044 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 810503e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105042:	bf00      	nop
 8105044:	0810507b 	.word	0x0810507b
 8105048:	08105055 	.word	0x08105055
 810504c:	08105063 	.word	0x08105063
 8105050:	0810507b 	.word	0x0810507b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105054:	4b93      	ldr	r3, [pc, #588]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105058:	4a92      	ldr	r2, [pc, #584]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810505a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810505e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8105060:	e00c      	b.n	810507c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105062:	687b      	ldr	r3, [r7, #4]
 8105064:	3304      	adds	r3, #4
 8105066:	2102      	movs	r1, #2
 8105068:	4618      	mov	r0, r3
 810506a:	f000 ff03 	bl	8105e74 <RCCEx_PLL2_Config>
 810506e:	4603      	mov	r3, r0
 8105070:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8105072:	e003      	b.n	810507c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8105074:	2301      	movs	r3, #1
 8105076:	75fb      	strb	r3, [r7, #23]
      break;
 8105078:	e000      	b.n	810507c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 810507a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810507c:	7dfb      	ldrb	r3, [r7, #23]
 810507e:	2b00      	cmp	r3, #0
 8105080:	d109      	bne.n	8105096 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8105082:	4b88      	ldr	r3, [pc, #544]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105086:	f023 0203 	bic.w	r2, r3, #3
 810508a:	687b      	ldr	r3, [r7, #4]
 810508c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810508e:	4985      	ldr	r1, [pc, #532]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105090:	4313      	orrs	r3, r2
 8105092:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105094:	e001      	b.n	810509a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105096:	7dfb      	ldrb	r3, [r7, #23]
 8105098:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810509a:	687b      	ldr	r3, [r7, #4]
 810509c:	681b      	ldr	r3, [r3, #0]
 810509e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81050a2:	2b00      	cmp	r3, #0
 81050a4:	f000 8088 	beq.w	81051b8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81050a8:	4b7f      	ldr	r3, [pc, #508]	; (81052a8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 81050aa:	681b      	ldr	r3, [r3, #0]
 81050ac:	4a7e      	ldr	r2, [pc, #504]	; (81052a8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 81050ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81050b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81050b4:	f7fd faa2 	bl	81025fc <HAL_GetTick>
 81050b8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81050ba:	e009      	b.n	81050d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81050bc:	f7fd fa9e 	bl	81025fc <HAL_GetTick>
 81050c0:	4602      	mov	r2, r0
 81050c2:	693b      	ldr	r3, [r7, #16]
 81050c4:	1ad3      	subs	r3, r2, r3
 81050c6:	2b64      	cmp	r3, #100	; 0x64
 81050c8:	d902      	bls.n	81050d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 81050ca:	2303      	movs	r3, #3
 81050cc:	75fb      	strb	r3, [r7, #23]
        break;
 81050ce:	e005      	b.n	81050dc <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81050d0:	4b75      	ldr	r3, [pc, #468]	; (81052a8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 81050d2:	681b      	ldr	r3, [r3, #0]
 81050d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81050d8:	2b00      	cmp	r3, #0
 81050da:	d0ef      	beq.n	81050bc <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 81050dc:	7dfb      	ldrb	r3, [r7, #23]
 81050de:	2b00      	cmp	r3, #0
 81050e0:	d168      	bne.n	81051b4 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81050e2:	4b70      	ldr	r3, [pc, #448]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81050e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81050e6:	687b      	ldr	r3, [r7, #4]
 81050e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81050ec:	4053      	eors	r3, r2
 81050ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81050f2:	2b00      	cmp	r3, #0
 81050f4:	d013      	beq.n	810511e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81050f6:	4b6b      	ldr	r3, [pc, #428]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81050f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81050fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81050fe:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8105100:	4b68      	ldr	r3, [pc, #416]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105104:	4a67      	ldr	r2, [pc, #412]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105106:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810510a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 810510c:	4b65      	ldr	r3, [pc, #404]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810510e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105110:	4a64      	ldr	r2, [pc, #400]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8105116:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8105118:	4a62      	ldr	r2, [pc, #392]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810511a:	68fb      	ldr	r3, [r7, #12]
 810511c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810511e:	687b      	ldr	r3, [r7, #4]
 8105120:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105128:	d115      	bne.n	8105156 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810512a:	f7fd fa67 	bl	81025fc <HAL_GetTick>
 810512e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105130:	e00b      	b.n	810514a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8105132:	f7fd fa63 	bl	81025fc <HAL_GetTick>
 8105136:	4602      	mov	r2, r0
 8105138:	693b      	ldr	r3, [r7, #16]
 810513a:	1ad3      	subs	r3, r2, r3
 810513c:	f241 3288 	movw	r2, #5000	; 0x1388
 8105140:	4293      	cmp	r3, r2
 8105142:	d902      	bls.n	810514a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8105144:	2303      	movs	r3, #3
 8105146:	75fb      	strb	r3, [r7, #23]
            break;
 8105148:	e005      	b.n	8105156 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810514a:	4b56      	ldr	r3, [pc, #344]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810514c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810514e:	f003 0302 	and.w	r3, r3, #2
 8105152:	2b00      	cmp	r3, #0
 8105154:	d0ed      	beq.n	8105132 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8105156:	7dfb      	ldrb	r3, [r7, #23]
 8105158:	2b00      	cmp	r3, #0
 810515a:	d128      	bne.n	81051ae <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810515c:	687b      	ldr	r3, [r7, #4]
 810515e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105166:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810516a:	d10f      	bne.n	810518c <HAL_RCCEx_PeriphCLKConfig+0x720>
 810516c:	4b4d      	ldr	r3, [pc, #308]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810516e:	691b      	ldr	r3, [r3, #16]
 8105170:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8105174:	687b      	ldr	r3, [r7, #4]
 8105176:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810517a:	091b      	lsrs	r3, r3, #4
 810517c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8105180:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8105184:	4947      	ldr	r1, [pc, #284]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105186:	4313      	orrs	r3, r2
 8105188:	610b      	str	r3, [r1, #16]
 810518a:	e005      	b.n	8105198 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 810518c:	4b45      	ldr	r3, [pc, #276]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810518e:	691b      	ldr	r3, [r3, #16]
 8105190:	4a44      	ldr	r2, [pc, #272]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105192:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8105196:	6113      	str	r3, [r2, #16]
 8105198:	4b42      	ldr	r3, [pc, #264]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810519a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810519c:	687b      	ldr	r3, [r7, #4]
 810519e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81051a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81051a6:	493f      	ldr	r1, [pc, #252]	; (81052a4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051a8:	4313      	orrs	r3, r2
 81051aa:	670b      	str	r3, [r1, #112]	; 0x70
 81051ac:	e004      	b.n	81051b8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81051ae:	7dfb      	ldrb	r3, [r7, #23]
 81051b0:	75bb      	strb	r3, [r7, #22]
 81051b2:	e001      	b.n	81051b8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81051b4:	7dfb      	ldrb	r3, [r7, #23]
 81051b6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81051b8:	687b      	ldr	r3, [r7, #4]
 81051ba:	681b      	ldr	r3, [r3, #0]
 81051bc:	f003 0301 	and.w	r3, r3, #1
 81051c0:	2b00      	cmp	r3, #0
 81051c2:	f000 8083 	beq.w	81052cc <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 81051c6:	687b      	ldr	r3, [r7, #4]
 81051c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81051ca:	2b28      	cmp	r3, #40	; 0x28
 81051cc:	d866      	bhi.n	810529c <HAL_RCCEx_PeriphCLKConfig+0x830>
 81051ce:	a201      	add	r2, pc, #4	; (adr r2, 81051d4 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 81051d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81051d4:	081052ad 	.word	0x081052ad
 81051d8:	0810529d 	.word	0x0810529d
 81051dc:	0810529d 	.word	0x0810529d
 81051e0:	0810529d 	.word	0x0810529d
 81051e4:	0810529d 	.word	0x0810529d
 81051e8:	0810529d 	.word	0x0810529d
 81051ec:	0810529d 	.word	0x0810529d
 81051f0:	0810529d 	.word	0x0810529d
 81051f4:	08105279 	.word	0x08105279
 81051f8:	0810529d 	.word	0x0810529d
 81051fc:	0810529d 	.word	0x0810529d
 8105200:	0810529d 	.word	0x0810529d
 8105204:	0810529d 	.word	0x0810529d
 8105208:	0810529d 	.word	0x0810529d
 810520c:	0810529d 	.word	0x0810529d
 8105210:	0810529d 	.word	0x0810529d
 8105214:	0810528b 	.word	0x0810528b
 8105218:	0810529d 	.word	0x0810529d
 810521c:	0810529d 	.word	0x0810529d
 8105220:	0810529d 	.word	0x0810529d
 8105224:	0810529d 	.word	0x0810529d
 8105228:	0810529d 	.word	0x0810529d
 810522c:	0810529d 	.word	0x0810529d
 8105230:	0810529d 	.word	0x0810529d
 8105234:	081052ad 	.word	0x081052ad
 8105238:	0810529d 	.word	0x0810529d
 810523c:	0810529d 	.word	0x0810529d
 8105240:	0810529d 	.word	0x0810529d
 8105244:	0810529d 	.word	0x0810529d
 8105248:	0810529d 	.word	0x0810529d
 810524c:	0810529d 	.word	0x0810529d
 8105250:	0810529d 	.word	0x0810529d
 8105254:	081052ad 	.word	0x081052ad
 8105258:	0810529d 	.word	0x0810529d
 810525c:	0810529d 	.word	0x0810529d
 8105260:	0810529d 	.word	0x0810529d
 8105264:	0810529d 	.word	0x0810529d
 8105268:	0810529d 	.word	0x0810529d
 810526c:	0810529d 	.word	0x0810529d
 8105270:	0810529d 	.word	0x0810529d
 8105274:	081052ad 	.word	0x081052ad
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105278:	687b      	ldr	r3, [r7, #4]
 810527a:	3304      	adds	r3, #4
 810527c:	2101      	movs	r1, #1
 810527e:	4618      	mov	r0, r3
 8105280:	f000 fdf8 	bl	8105e74 <RCCEx_PLL2_Config>
 8105284:	4603      	mov	r3, r0
 8105286:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105288:	e011      	b.n	81052ae <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810528a:	687b      	ldr	r3, [r7, #4]
 810528c:	3324      	adds	r3, #36	; 0x24
 810528e:	2101      	movs	r1, #1
 8105290:	4618      	mov	r0, r3
 8105292:	f000 fea1 	bl	8105fd8 <RCCEx_PLL3_Config>
 8105296:	4603      	mov	r3, r0
 8105298:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810529a:	e008      	b.n	81052ae <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810529c:	2301      	movs	r3, #1
 810529e:	75fb      	strb	r3, [r7, #23]
      break;
 81052a0:	e005      	b.n	81052ae <HAL_RCCEx_PeriphCLKConfig+0x842>
 81052a2:	bf00      	nop
 81052a4:	58024400 	.word	0x58024400
 81052a8:	58024800 	.word	0x58024800
      break;
 81052ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 81052ae:	7dfb      	ldrb	r3, [r7, #23]
 81052b0:	2b00      	cmp	r3, #0
 81052b2:	d109      	bne.n	81052c8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81052b4:	4b96      	ldr	r3, [pc, #600]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81052b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81052b8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 81052bc:	687b      	ldr	r3, [r7, #4]
 81052be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81052c0:	4993      	ldr	r1, [pc, #588]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81052c2:	4313      	orrs	r3, r2
 81052c4:	654b      	str	r3, [r1, #84]	; 0x54
 81052c6:	e001      	b.n	81052cc <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81052c8:	7dfb      	ldrb	r3, [r7, #23]
 81052ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81052cc:	687b      	ldr	r3, [r7, #4]
 81052ce:	681b      	ldr	r3, [r3, #0]
 81052d0:	f003 0302 	and.w	r3, r3, #2
 81052d4:	2b00      	cmp	r3, #0
 81052d6:	d038      	beq.n	810534a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 81052d8:	687b      	ldr	r3, [r7, #4]
 81052da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81052dc:	2b05      	cmp	r3, #5
 81052de:	d821      	bhi.n	8105324 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 81052e0:	a201      	add	r2, pc, #4	; (adr r2, 81052e8 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 81052e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81052e6:	bf00      	nop
 81052e8:	0810532b 	.word	0x0810532b
 81052ec:	08105301 	.word	0x08105301
 81052f0:	08105313 	.word	0x08105313
 81052f4:	0810532b 	.word	0x0810532b
 81052f8:	0810532b 	.word	0x0810532b
 81052fc:	0810532b 	.word	0x0810532b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105300:	687b      	ldr	r3, [r7, #4]
 8105302:	3304      	adds	r3, #4
 8105304:	2101      	movs	r1, #1
 8105306:	4618      	mov	r0, r3
 8105308:	f000 fdb4 	bl	8105e74 <RCCEx_PLL2_Config>
 810530c:	4603      	mov	r3, r0
 810530e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8105310:	e00c      	b.n	810532c <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105312:	687b      	ldr	r3, [r7, #4]
 8105314:	3324      	adds	r3, #36	; 0x24
 8105316:	2101      	movs	r1, #1
 8105318:	4618      	mov	r0, r3
 810531a:	f000 fe5d 	bl	8105fd8 <RCCEx_PLL3_Config>
 810531e:	4603      	mov	r3, r0
 8105320:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8105322:	e003      	b.n	810532c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105324:	2301      	movs	r3, #1
 8105326:	75fb      	strb	r3, [r7, #23]
      break;
 8105328:	e000      	b.n	810532c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 810532a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810532c:	7dfb      	ldrb	r3, [r7, #23]
 810532e:	2b00      	cmp	r3, #0
 8105330:	d109      	bne.n	8105346 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8105332:	4b77      	ldr	r3, [pc, #476]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105336:	f023 0207 	bic.w	r2, r3, #7
 810533a:	687b      	ldr	r3, [r7, #4]
 810533c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810533e:	4974      	ldr	r1, [pc, #464]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105340:	4313      	orrs	r3, r2
 8105342:	654b      	str	r3, [r1, #84]	; 0x54
 8105344:	e001      	b.n	810534a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105346:	7dfb      	ldrb	r3, [r7, #23]
 8105348:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 810534a:	687b      	ldr	r3, [r7, #4]
 810534c:	681b      	ldr	r3, [r3, #0]
 810534e:	f003 0304 	and.w	r3, r3, #4
 8105352:	2b00      	cmp	r3, #0
 8105354:	d03a      	beq.n	81053cc <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8105356:	687b      	ldr	r3, [r7, #4]
 8105358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810535c:	2b05      	cmp	r3, #5
 810535e:	d821      	bhi.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8105360:	a201      	add	r2, pc, #4	; (adr r2, 8105368 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8105362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105366:	bf00      	nop
 8105368:	081053ab 	.word	0x081053ab
 810536c:	08105381 	.word	0x08105381
 8105370:	08105393 	.word	0x08105393
 8105374:	081053ab 	.word	0x081053ab
 8105378:	081053ab 	.word	0x081053ab
 810537c:	081053ab 	.word	0x081053ab
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105380:	687b      	ldr	r3, [r7, #4]
 8105382:	3304      	adds	r3, #4
 8105384:	2101      	movs	r1, #1
 8105386:	4618      	mov	r0, r3
 8105388:	f000 fd74 	bl	8105e74 <RCCEx_PLL2_Config>
 810538c:	4603      	mov	r3, r0
 810538e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8105390:	e00c      	b.n	81053ac <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105392:	687b      	ldr	r3, [r7, #4]
 8105394:	3324      	adds	r3, #36	; 0x24
 8105396:	2101      	movs	r1, #1
 8105398:	4618      	mov	r0, r3
 810539a:	f000 fe1d 	bl	8105fd8 <RCCEx_PLL3_Config>
 810539e:	4603      	mov	r3, r0
 81053a0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81053a2:	e003      	b.n	81053ac <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81053a4:	2301      	movs	r3, #1
 81053a6:	75fb      	strb	r3, [r7, #23]
      break;
 81053a8:	e000      	b.n	81053ac <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 81053aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81053ac:	7dfb      	ldrb	r3, [r7, #23]
 81053ae:	2b00      	cmp	r3, #0
 81053b0:	d10a      	bne.n	81053c8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81053b2:	4b57      	ldr	r3, [pc, #348]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81053b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81053b6:	f023 0207 	bic.w	r2, r3, #7
 81053ba:	687b      	ldr	r3, [r7, #4]
 81053bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81053c0:	4953      	ldr	r1, [pc, #332]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81053c2:	4313      	orrs	r3, r2
 81053c4:	658b      	str	r3, [r1, #88]	; 0x58
 81053c6:	e001      	b.n	81053cc <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81053c8:	7dfb      	ldrb	r3, [r7, #23]
 81053ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81053cc:	687b      	ldr	r3, [r7, #4]
 81053ce:	681b      	ldr	r3, [r3, #0]
 81053d0:	f003 0320 	and.w	r3, r3, #32
 81053d4:	2b00      	cmp	r3, #0
 81053d6:	d04b      	beq.n	8105470 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 81053d8:	687b      	ldr	r3, [r7, #4]
 81053da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81053de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81053e2:	d02e      	beq.n	8105442 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 81053e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81053e8:	d828      	bhi.n	810543c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81053ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81053ee:	d02a      	beq.n	8105446 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 81053f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81053f4:	d822      	bhi.n	810543c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81053f6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81053fa:	d026      	beq.n	810544a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81053fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105400:	d81c      	bhi.n	810543c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8105402:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105406:	d010      	beq.n	810542a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8105408:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810540c:	d816      	bhi.n	810543c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810540e:	2b00      	cmp	r3, #0
 8105410:	d01d      	beq.n	810544e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8105412:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105416:	d111      	bne.n	810543c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105418:	687b      	ldr	r3, [r7, #4]
 810541a:	3304      	adds	r3, #4
 810541c:	2100      	movs	r1, #0
 810541e:	4618      	mov	r0, r3
 8105420:	f000 fd28 	bl	8105e74 <RCCEx_PLL2_Config>
 8105424:	4603      	mov	r3, r0
 8105426:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8105428:	e012      	b.n	8105450 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810542a:	687b      	ldr	r3, [r7, #4]
 810542c:	3324      	adds	r3, #36	; 0x24
 810542e:	2102      	movs	r1, #2
 8105430:	4618      	mov	r0, r3
 8105432:	f000 fdd1 	bl	8105fd8 <RCCEx_PLL3_Config>
 8105436:	4603      	mov	r3, r0
 8105438:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810543a:	e009      	b.n	8105450 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810543c:	2301      	movs	r3, #1
 810543e:	75fb      	strb	r3, [r7, #23]
      break;
 8105440:	e006      	b.n	8105450 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8105442:	bf00      	nop
 8105444:	e004      	b.n	8105450 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8105446:	bf00      	nop
 8105448:	e002      	b.n	8105450 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810544a:	bf00      	nop
 810544c:	e000      	b.n	8105450 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810544e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105450:	7dfb      	ldrb	r3, [r7, #23]
 8105452:	2b00      	cmp	r3, #0
 8105454:	d10a      	bne.n	810546c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8105456:	4b2e      	ldr	r3, [pc, #184]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810545a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810545e:	687b      	ldr	r3, [r7, #4]
 8105460:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8105464:	492a      	ldr	r1, [pc, #168]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105466:	4313      	orrs	r3, r2
 8105468:	654b      	str	r3, [r1, #84]	; 0x54
 810546a:	e001      	b.n	8105470 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810546c:	7dfb      	ldrb	r3, [r7, #23]
 810546e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8105470:	687b      	ldr	r3, [r7, #4]
 8105472:	681b      	ldr	r3, [r3, #0]
 8105474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105478:	2b00      	cmp	r3, #0
 810547a:	d04d      	beq.n	8105518 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 810547c:	687b      	ldr	r3, [r7, #4]
 810547e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8105482:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8105486:	d02e      	beq.n	81054e6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8105488:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 810548c:	d828      	bhi.n	81054e0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810548e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105492:	d02a      	beq.n	81054ea <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8105494:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105498:	d822      	bhi.n	81054e0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810549a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810549e:	d026      	beq.n	81054ee <HAL_RCCEx_PeriphCLKConfig+0xa82>
 81054a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81054a4:	d81c      	bhi.n	81054e0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81054a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81054aa:	d010      	beq.n	81054ce <HAL_RCCEx_PeriphCLKConfig+0xa62>
 81054ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81054b0:	d816      	bhi.n	81054e0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81054b2:	2b00      	cmp	r3, #0
 81054b4:	d01d      	beq.n	81054f2 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 81054b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81054ba:	d111      	bne.n	81054e0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81054bc:	687b      	ldr	r3, [r7, #4]
 81054be:	3304      	adds	r3, #4
 81054c0:	2100      	movs	r1, #0
 81054c2:	4618      	mov	r0, r3
 81054c4:	f000 fcd6 	bl	8105e74 <RCCEx_PLL2_Config>
 81054c8:	4603      	mov	r3, r0
 81054ca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 81054cc:	e012      	b.n	81054f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81054ce:	687b      	ldr	r3, [r7, #4]
 81054d0:	3324      	adds	r3, #36	; 0x24
 81054d2:	2102      	movs	r1, #2
 81054d4:	4618      	mov	r0, r3
 81054d6:	f000 fd7f 	bl	8105fd8 <RCCEx_PLL3_Config>
 81054da:	4603      	mov	r3, r0
 81054dc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 81054de:	e009      	b.n	81054f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81054e0:	2301      	movs	r3, #1
 81054e2:	75fb      	strb	r3, [r7, #23]
      break;
 81054e4:	e006      	b.n	81054f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81054e6:	bf00      	nop
 81054e8:	e004      	b.n	81054f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81054ea:	bf00      	nop
 81054ec:	e002      	b.n	81054f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81054ee:	bf00      	nop
 81054f0:	e000      	b.n	81054f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81054f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81054f4:	7dfb      	ldrb	r3, [r7, #23]
 81054f6:	2b00      	cmp	r3, #0
 81054f8:	d10c      	bne.n	8105514 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81054fa:	4b05      	ldr	r3, [pc, #20]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81054fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81054fe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8105502:	687b      	ldr	r3, [r7, #4]
 8105504:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8105508:	4901      	ldr	r1, [pc, #4]	; (8105510 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810550a:	4313      	orrs	r3, r2
 810550c:	658b      	str	r3, [r1, #88]	; 0x58
 810550e:	e003      	b.n	8105518 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8105510:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105514:	7dfb      	ldrb	r3, [r7, #23]
 8105516:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8105518:	687b      	ldr	r3, [r7, #4]
 810551a:	681b      	ldr	r3, [r3, #0]
 810551c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8105520:	2b00      	cmp	r3, #0
 8105522:	d04b      	beq.n	81055bc <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8105524:	687b      	ldr	r3, [r7, #4]
 8105526:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810552a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810552e:	d02e      	beq.n	810558e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8105530:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8105534:	d828      	bhi.n	8105588 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8105536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810553a:	d02a      	beq.n	8105592 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 810553c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105540:	d822      	bhi.n	8105588 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8105542:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105546:	d026      	beq.n	8105596 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8105548:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810554c:	d81c      	bhi.n	8105588 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 810554e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105552:	d010      	beq.n	8105576 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8105554:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105558:	d816      	bhi.n	8105588 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 810555a:	2b00      	cmp	r3, #0
 810555c:	d01d      	beq.n	810559a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 810555e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105562:	d111      	bne.n	8105588 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105564:	687b      	ldr	r3, [r7, #4]
 8105566:	3304      	adds	r3, #4
 8105568:	2100      	movs	r1, #0
 810556a:	4618      	mov	r0, r3
 810556c:	f000 fc82 	bl	8105e74 <RCCEx_PLL2_Config>
 8105570:	4603      	mov	r3, r0
 8105572:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8105574:	e012      	b.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8105576:	687b      	ldr	r3, [r7, #4]
 8105578:	3324      	adds	r3, #36	; 0x24
 810557a:	2102      	movs	r1, #2
 810557c:	4618      	mov	r0, r3
 810557e:	f000 fd2b 	bl	8105fd8 <RCCEx_PLL3_Config>
 8105582:	4603      	mov	r3, r0
 8105584:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8105586:	e009      	b.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105588:	2301      	movs	r3, #1
 810558a:	75fb      	strb	r3, [r7, #23]
      break;
 810558c:	e006      	b.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810558e:	bf00      	nop
 8105590:	e004      	b.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8105592:	bf00      	nop
 8105594:	e002      	b.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8105596:	bf00      	nop
 8105598:	e000      	b.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810559a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810559c:	7dfb      	ldrb	r3, [r7, #23]
 810559e:	2b00      	cmp	r3, #0
 81055a0:	d10a      	bne.n	81055b8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81055a2:	4b9d      	ldr	r3, [pc, #628]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81055a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81055a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 81055aa:	687b      	ldr	r3, [r7, #4]
 81055ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81055b0:	4999      	ldr	r1, [pc, #612]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81055b2:	4313      	orrs	r3, r2
 81055b4:	658b      	str	r3, [r1, #88]	; 0x58
 81055b6:	e001      	b.n	81055bc <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81055b8:	7dfb      	ldrb	r3, [r7, #23]
 81055ba:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81055bc:	687b      	ldr	r3, [r7, #4]
 81055be:	681b      	ldr	r3, [r3, #0]
 81055c0:	f003 0308 	and.w	r3, r3, #8
 81055c4:	2b00      	cmp	r3, #0
 81055c6:	d01a      	beq.n	81055fe <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 81055c8:	687b      	ldr	r3, [r7, #4]
 81055ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81055ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81055d2:	d10a      	bne.n	81055ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81055d4:	687b      	ldr	r3, [r7, #4]
 81055d6:	3324      	adds	r3, #36	; 0x24
 81055d8:	2102      	movs	r1, #2
 81055da:	4618      	mov	r0, r3
 81055dc:	f000 fcfc 	bl	8105fd8 <RCCEx_PLL3_Config>
 81055e0:	4603      	mov	r3, r0
 81055e2:	2b00      	cmp	r3, #0
 81055e4:	d001      	beq.n	81055ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 81055e6:	2301      	movs	r3, #1
 81055e8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81055ea:	4b8b      	ldr	r3, [pc, #556]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81055ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81055ee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 81055f2:	687b      	ldr	r3, [r7, #4]
 81055f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81055f8:	4987      	ldr	r1, [pc, #540]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81055fa:	4313      	orrs	r3, r2
 81055fc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81055fe:	687b      	ldr	r3, [r7, #4]
 8105600:	681b      	ldr	r3, [r3, #0]
 8105602:	f003 0310 	and.w	r3, r3, #16
 8105606:	2b00      	cmp	r3, #0
 8105608:	d01a      	beq.n	8105640 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 810560a:	687b      	ldr	r3, [r7, #4]
 810560c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8105610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105614:	d10a      	bne.n	810562c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8105616:	687b      	ldr	r3, [r7, #4]
 8105618:	3324      	adds	r3, #36	; 0x24
 810561a:	2102      	movs	r1, #2
 810561c:	4618      	mov	r0, r3
 810561e:	f000 fcdb 	bl	8105fd8 <RCCEx_PLL3_Config>
 8105622:	4603      	mov	r3, r0
 8105624:	2b00      	cmp	r3, #0
 8105626:	d001      	beq.n	810562c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8105628:	2301      	movs	r3, #1
 810562a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810562c:	4b7a      	ldr	r3, [pc, #488]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810562e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8105634:	687b      	ldr	r3, [r7, #4]
 8105636:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810563a:	4977      	ldr	r1, [pc, #476]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810563c:	4313      	orrs	r3, r2
 810563e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8105640:	687b      	ldr	r3, [r7, #4]
 8105642:	681b      	ldr	r3, [r3, #0]
 8105644:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8105648:	2b00      	cmp	r3, #0
 810564a:	d034      	beq.n	81056b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 810564c:	687b      	ldr	r3, [r7, #4]
 810564e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105652:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105656:	d01d      	beq.n	8105694 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8105658:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810565c:	d817      	bhi.n	810568e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 810565e:	2b00      	cmp	r3, #0
 8105660:	d003      	beq.n	810566a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8105662:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105666:	d009      	beq.n	810567c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8105668:	e011      	b.n	810568e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810566a:	687b      	ldr	r3, [r7, #4]
 810566c:	3304      	adds	r3, #4
 810566e:	2100      	movs	r1, #0
 8105670:	4618      	mov	r0, r3
 8105672:	f000 fbff 	bl	8105e74 <RCCEx_PLL2_Config>
 8105676:	4603      	mov	r3, r0
 8105678:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 810567a:	e00c      	b.n	8105696 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810567c:	687b      	ldr	r3, [r7, #4]
 810567e:	3324      	adds	r3, #36	; 0x24
 8105680:	2102      	movs	r1, #2
 8105682:	4618      	mov	r0, r3
 8105684:	f000 fca8 	bl	8105fd8 <RCCEx_PLL3_Config>
 8105688:	4603      	mov	r3, r0
 810568a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 810568c:	e003      	b.n	8105696 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810568e:	2301      	movs	r3, #1
 8105690:	75fb      	strb	r3, [r7, #23]
      break;
 8105692:	e000      	b.n	8105696 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8105694:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105696:	7dfb      	ldrb	r3, [r7, #23]
 8105698:	2b00      	cmp	r3, #0
 810569a:	d10a      	bne.n	81056b2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 810569c:	4b5e      	ldr	r3, [pc, #376]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810569e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81056a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 81056a4:	687b      	ldr	r3, [r7, #4]
 81056a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81056aa:	495b      	ldr	r1, [pc, #364]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81056ac:	4313      	orrs	r3, r2
 81056ae:	658b      	str	r3, [r1, #88]	; 0x58
 81056b0:	e001      	b.n	81056b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81056b2:	7dfb      	ldrb	r3, [r7, #23]
 81056b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81056b6:	687b      	ldr	r3, [r7, #4]
 81056b8:	681b      	ldr	r3, [r3, #0]
 81056ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81056be:	2b00      	cmp	r3, #0
 81056c0:	d033      	beq.n	810572a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 81056c2:	687b      	ldr	r3, [r7, #4]
 81056c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81056c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81056cc:	d01c      	beq.n	8105708 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 81056ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81056d2:	d816      	bhi.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 81056d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81056d8:	d003      	beq.n	81056e2 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 81056da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81056de:	d007      	beq.n	81056f0 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 81056e0:	e00f      	b.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81056e2:	4b4d      	ldr	r3, [pc, #308]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81056e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81056e6:	4a4c      	ldr	r2, [pc, #304]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81056e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81056ec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 81056ee:	e00c      	b.n	810570a <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81056f0:	687b      	ldr	r3, [r7, #4]
 81056f2:	3324      	adds	r3, #36	; 0x24
 81056f4:	2101      	movs	r1, #1
 81056f6:	4618      	mov	r0, r3
 81056f8:	f000 fc6e 	bl	8105fd8 <RCCEx_PLL3_Config>
 81056fc:	4603      	mov	r3, r0
 81056fe:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8105700:	e003      	b.n	810570a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105702:	2301      	movs	r3, #1
 8105704:	75fb      	strb	r3, [r7, #23]
      break;
 8105706:	e000      	b.n	810570a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8105708:	bf00      	nop
    }

    if(ret == HAL_OK)
 810570a:	7dfb      	ldrb	r3, [r7, #23]
 810570c:	2b00      	cmp	r3, #0
 810570e:	d10a      	bne.n	8105726 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105710:	4b41      	ldr	r3, [pc, #260]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105714:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8105718:	687b      	ldr	r3, [r7, #4]
 810571a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810571e:	493e      	ldr	r1, [pc, #248]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105720:	4313      	orrs	r3, r2
 8105722:	654b      	str	r3, [r1, #84]	; 0x54
 8105724:	e001      	b.n	810572a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105726:	7dfb      	ldrb	r3, [r7, #23]
 8105728:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810572a:	687b      	ldr	r3, [r7, #4]
 810572c:	681b      	ldr	r3, [r3, #0]
 810572e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8105732:	2b00      	cmp	r3, #0
 8105734:	d029      	beq.n	810578a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8105736:	687b      	ldr	r3, [r7, #4]
 8105738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810573a:	2b00      	cmp	r3, #0
 810573c:	d003      	beq.n	8105746 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 810573e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105742:	d007      	beq.n	8105754 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8105744:	e00f      	b.n	8105766 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105746:	4b34      	ldr	r3, [pc, #208]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810574a:	4a33      	ldr	r2, [pc, #204]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810574c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105750:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105752:	e00b      	b.n	810576c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105754:	687b      	ldr	r3, [r7, #4]
 8105756:	3304      	adds	r3, #4
 8105758:	2102      	movs	r1, #2
 810575a:	4618      	mov	r0, r3
 810575c:	f000 fb8a 	bl	8105e74 <RCCEx_PLL2_Config>
 8105760:	4603      	mov	r3, r0
 8105762:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105764:	e002      	b.n	810576c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8105766:	2301      	movs	r3, #1
 8105768:	75fb      	strb	r3, [r7, #23]
      break;
 810576a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810576c:	7dfb      	ldrb	r3, [r7, #23]
 810576e:	2b00      	cmp	r3, #0
 8105770:	d109      	bne.n	8105786 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105772:	4b29      	ldr	r3, [pc, #164]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105776:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810577a:	687b      	ldr	r3, [r7, #4]
 810577c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810577e:	4926      	ldr	r1, [pc, #152]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105780:	4313      	orrs	r3, r2
 8105782:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105784:	e001      	b.n	810578a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105786:	7dfb      	ldrb	r3, [r7, #23]
 8105788:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 810578a:	687b      	ldr	r3, [r7, #4]
 810578c:	681b      	ldr	r3, [r3, #0]
 810578e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105792:	2b00      	cmp	r3, #0
 8105794:	d00a      	beq.n	81057ac <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8105796:	687b      	ldr	r3, [r7, #4]
 8105798:	3324      	adds	r3, #36	; 0x24
 810579a:	2102      	movs	r1, #2
 810579c:	4618      	mov	r0, r3
 810579e:	f000 fc1b 	bl	8105fd8 <RCCEx_PLL3_Config>
 81057a2:	4603      	mov	r3, r0
 81057a4:	2b00      	cmp	r3, #0
 81057a6:	d001      	beq.n	81057ac <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 81057a8:	2301      	movs	r3, #1
 81057aa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81057ac:	687b      	ldr	r3, [r7, #4]
 81057ae:	681b      	ldr	r3, [r3, #0]
 81057b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81057b4:	2b00      	cmp	r3, #0
 81057b6:	d033      	beq.n	8105820 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 81057b8:	687b      	ldr	r3, [r7, #4]
 81057ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81057bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81057c0:	d017      	beq.n	81057f2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 81057c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81057c6:	d811      	bhi.n	81057ec <HAL_RCCEx_PeriphCLKConfig+0xd80>
 81057c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81057cc:	d013      	beq.n	81057f6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 81057ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81057d2:	d80b      	bhi.n	81057ec <HAL_RCCEx_PeriphCLKConfig+0xd80>
 81057d4:	2b00      	cmp	r3, #0
 81057d6:	d010      	beq.n	81057fa <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 81057d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81057dc:	d106      	bne.n	81057ec <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81057de:	4b0e      	ldr	r3, [pc, #56]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81057e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81057e2:	4a0d      	ldr	r2, [pc, #52]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81057e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81057e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 81057ea:	e007      	b.n	81057fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81057ec:	2301      	movs	r3, #1
 81057ee:	75fb      	strb	r3, [r7, #23]
      break;
 81057f0:	e004      	b.n	81057fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 81057f2:	bf00      	nop
 81057f4:	e002      	b.n	81057fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 81057f6:	bf00      	nop
 81057f8:	e000      	b.n	81057fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 81057fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81057fc:	7dfb      	ldrb	r3, [r7, #23]
 81057fe:	2b00      	cmp	r3, #0
 8105800:	d10c      	bne.n	810581c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105802:	4b05      	ldr	r3, [pc, #20]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105806:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810580a:	687b      	ldr	r3, [r7, #4]
 810580c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810580e:	4902      	ldr	r1, [pc, #8]	; (8105818 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105810:	4313      	orrs	r3, r2
 8105812:	654b      	str	r3, [r1, #84]	; 0x54
 8105814:	e004      	b.n	8105820 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8105816:	bf00      	nop
 8105818:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810581c:	7dfb      	ldrb	r3, [r7, #23]
 810581e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105820:	687b      	ldr	r3, [r7, #4]
 8105822:	681b      	ldr	r3, [r3, #0]
 8105824:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8105828:	2b00      	cmp	r3, #0
 810582a:	d008      	beq.n	810583e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 810582c:	4b31      	ldr	r3, [pc, #196]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810582e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105830:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8105834:	687b      	ldr	r3, [r7, #4]
 8105836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105838:	492e      	ldr	r1, [pc, #184]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810583a:	4313      	orrs	r3, r2
 810583c:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 810583e:	687b      	ldr	r3, [r7, #4]
 8105840:	681b      	ldr	r3, [r3, #0]
 8105842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8105846:	2b00      	cmp	r3, #0
 8105848:	d009      	beq.n	810585e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810584a:	4b2a      	ldr	r3, [pc, #168]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810584c:	691b      	ldr	r3, [r3, #16]
 810584e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8105852:	687b      	ldr	r3, [r7, #4]
 8105854:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105858:	4926      	ldr	r1, [pc, #152]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810585a:	4313      	orrs	r3, r2
 810585c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810585e:	687b      	ldr	r3, [r7, #4]
 8105860:	681b      	ldr	r3, [r3, #0]
 8105862:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8105866:	2b00      	cmp	r3, #0
 8105868:	d008      	beq.n	810587c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810586a:	4b22      	ldr	r3, [pc, #136]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810586c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810586e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8105872:	687b      	ldr	r3, [r7, #4]
 8105874:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8105876:	491f      	ldr	r1, [pc, #124]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105878:	4313      	orrs	r3, r2
 810587a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810587c:	687b      	ldr	r3, [r7, #4]
 810587e:	681b      	ldr	r3, [r3, #0]
 8105880:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8105884:	2b00      	cmp	r3, #0
 8105886:	d00d      	beq.n	81058a4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105888:	4b1a      	ldr	r3, [pc, #104]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810588a:	691b      	ldr	r3, [r3, #16]
 810588c:	4a19      	ldr	r2, [pc, #100]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810588e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8105892:	6113      	str	r3, [r2, #16]
 8105894:	4b17      	ldr	r3, [pc, #92]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105896:	691a      	ldr	r2, [r3, #16]
 8105898:	687b      	ldr	r3, [r7, #4]
 810589a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 810589e:	4915      	ldr	r1, [pc, #84]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058a0:	4313      	orrs	r3, r2
 81058a2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81058a4:	687b      	ldr	r3, [r7, #4]
 81058a6:	681b      	ldr	r3, [r3, #0]
 81058a8:	2b00      	cmp	r3, #0
 81058aa:	da08      	bge.n	81058be <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81058ac:	4b11      	ldr	r3, [pc, #68]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81058b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81058b4:	687b      	ldr	r3, [r7, #4]
 81058b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81058b8:	490e      	ldr	r1, [pc, #56]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058ba:	4313      	orrs	r3, r2
 81058bc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81058be:	687b      	ldr	r3, [r7, #4]
 81058c0:	681b      	ldr	r3, [r3, #0]
 81058c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81058c6:	2b00      	cmp	r3, #0
 81058c8:	d009      	beq.n	81058de <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81058ca:	4b0a      	ldr	r3, [pc, #40]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81058ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 81058d2:	687b      	ldr	r3, [r7, #4]
 81058d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81058d8:	4906      	ldr	r1, [pc, #24]	; (81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058da:	4313      	orrs	r3, r2
 81058dc:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 81058de:	7dbb      	ldrb	r3, [r7, #22]
 81058e0:	2b00      	cmp	r3, #0
 81058e2:	d101      	bne.n	81058e8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 81058e4:	2300      	movs	r3, #0
 81058e6:	e000      	b.n	81058ea <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 81058e8:	2301      	movs	r3, #1
}
 81058ea:	4618      	mov	r0, r3
 81058ec:	3718      	adds	r7, #24
 81058ee:	46bd      	mov	sp, r7
 81058f0:	bd80      	pop	{r7, pc}
 81058f2:	bf00      	nop
 81058f4:	58024400 	.word	0x58024400

081058f8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 81058f8:	b580      	push	{r7, lr}
 81058fa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 81058fc:	f7ff f858 	bl	81049b0 <HAL_RCC_GetHCLKFreq>
 8105900:	4602      	mov	r2, r0
 8105902:	4b06      	ldr	r3, [pc, #24]	; (810591c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8105904:	6a1b      	ldr	r3, [r3, #32]
 8105906:	091b      	lsrs	r3, r3, #4
 8105908:	f003 0307 	and.w	r3, r3, #7
 810590c:	4904      	ldr	r1, [pc, #16]	; (8105920 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 810590e:	5ccb      	ldrb	r3, [r1, r3]
 8105910:	f003 031f 	and.w	r3, r3, #31
 8105914:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8105918:	4618      	mov	r0, r3
 810591a:	bd80      	pop	{r7, pc}
 810591c:	58024400 	.word	0x58024400
 8105920:	0810c0f4 	.word	0x0810c0f4

08105924 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8105924:	b480      	push	{r7}
 8105926:	b089      	sub	sp, #36	; 0x24
 8105928:	af00      	add	r7, sp, #0
 810592a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810592c:	4ba1      	ldr	r3, [pc, #644]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810592e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105930:	f003 0303 	and.w	r3, r3, #3
 8105934:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8105936:	4b9f      	ldr	r3, [pc, #636]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810593a:	0b1b      	lsrs	r3, r3, #12
 810593c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105940:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105942:	4b9c      	ldr	r3, [pc, #624]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105946:	091b      	lsrs	r3, r3, #4
 8105948:	f003 0301 	and.w	r3, r3, #1
 810594c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 810594e:	4b99      	ldr	r3, [pc, #612]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105952:	08db      	lsrs	r3, r3, #3
 8105954:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105958:	693a      	ldr	r2, [r7, #16]
 810595a:	fb02 f303 	mul.w	r3, r2, r3
 810595e:	ee07 3a90 	vmov	s15, r3
 8105962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105966:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 810596a:	697b      	ldr	r3, [r7, #20]
 810596c:	2b00      	cmp	r3, #0
 810596e:	f000 8111 	beq.w	8105b94 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8105972:	69bb      	ldr	r3, [r7, #24]
 8105974:	2b02      	cmp	r3, #2
 8105976:	f000 8083 	beq.w	8105a80 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 810597a:	69bb      	ldr	r3, [r7, #24]
 810597c:	2b02      	cmp	r3, #2
 810597e:	f200 80a1 	bhi.w	8105ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8105982:	69bb      	ldr	r3, [r7, #24]
 8105984:	2b00      	cmp	r3, #0
 8105986:	d003      	beq.n	8105990 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8105988:	69bb      	ldr	r3, [r7, #24]
 810598a:	2b01      	cmp	r3, #1
 810598c:	d056      	beq.n	8105a3c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 810598e:	e099      	b.n	8105ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105990:	4b88      	ldr	r3, [pc, #544]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105992:	681b      	ldr	r3, [r3, #0]
 8105994:	f003 0320 	and.w	r3, r3, #32
 8105998:	2b00      	cmp	r3, #0
 810599a:	d02d      	beq.n	81059f8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810599c:	4b85      	ldr	r3, [pc, #532]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810599e:	681b      	ldr	r3, [r3, #0]
 81059a0:	08db      	lsrs	r3, r3, #3
 81059a2:	f003 0303 	and.w	r3, r3, #3
 81059a6:	4a84      	ldr	r2, [pc, #528]	; (8105bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81059a8:	fa22 f303 	lsr.w	r3, r2, r3
 81059ac:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81059ae:	68bb      	ldr	r3, [r7, #8]
 81059b0:	ee07 3a90 	vmov	s15, r3
 81059b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81059b8:	697b      	ldr	r3, [r7, #20]
 81059ba:	ee07 3a90 	vmov	s15, r3
 81059be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81059c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81059c6:	4b7b      	ldr	r3, [pc, #492]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81059c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81059ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81059ce:	ee07 3a90 	vmov	s15, r3
 81059d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81059d6:	ed97 6a03 	vldr	s12, [r7, #12]
 81059da:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105bbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81059de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81059e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81059e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81059ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81059ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 81059f2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81059f6:	e087      	b.n	8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81059f8:	697b      	ldr	r3, [r7, #20]
 81059fa:	ee07 3a90 	vmov	s15, r3
 81059fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a02:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8105a06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105a0a:	4b6a      	ldr	r3, [pc, #424]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105a12:	ee07 3a90 	vmov	s15, r3
 8105a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105a1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105a1e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105bbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105a22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105a2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105a36:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105a3a:	e065      	b.n	8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105a3c:	697b      	ldr	r3, [r7, #20]
 8105a3e:	ee07 3a90 	vmov	s15, r3
 8105a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a46:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105a4e:	4b59      	ldr	r3, [pc, #356]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105a56:	ee07 3a90 	vmov	s15, r3
 8105a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105a5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105a62:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105bbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105a6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105a7a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105a7e:	e043      	b.n	8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105a80:	697b      	ldr	r3, [r7, #20]
 8105a82:	ee07 3a90 	vmov	s15, r3
 8105a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a8a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105bc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8105a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105a92:	4b48      	ldr	r3, [pc, #288]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105a9a:	ee07 3a90 	vmov	s15, r3
 8105a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105aa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105aa6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105bbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105ab2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105abe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105ac2:	e021      	b.n	8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105ac4:	697b      	ldr	r3, [r7, #20]
 8105ac6:	ee07 3a90 	vmov	s15, r3
 8105aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ace:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105bc4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105ad6:	4b37      	ldr	r3, [pc, #220]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105ade:	ee07 3a90 	vmov	s15, r3
 8105ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ae6:	ed97 6a03 	vldr	s12, [r7, #12]
 8105aea:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105bbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105af6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105b02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105b06:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8105b08:	4b2a      	ldr	r3, [pc, #168]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105b0c:	0a5b      	lsrs	r3, r3, #9
 8105b0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105b12:	ee07 3a90 	vmov	s15, r3
 8105b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105b1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105b22:	edd7 6a07 	vldr	s13, [r7, #28]
 8105b26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105b2e:	ee17 2a90 	vmov	r2, s15
 8105b32:	687b      	ldr	r3, [r7, #4]
 8105b34:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8105b36:	4b1f      	ldr	r3, [pc, #124]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105b3a:	0c1b      	lsrs	r3, r3, #16
 8105b3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105b40:	ee07 3a90 	vmov	s15, r3
 8105b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105b4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105b50:	edd7 6a07 	vldr	s13, [r7, #28]
 8105b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105b5c:	ee17 2a90 	vmov	r2, s15
 8105b60:	687b      	ldr	r3, [r7, #4]
 8105b62:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8105b64:	4b13      	ldr	r3, [pc, #76]	; (8105bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105b68:	0e1b      	lsrs	r3, r3, #24
 8105b6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105b6e:	ee07 3a90 	vmov	s15, r3
 8105b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105b7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105b7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105b82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105b86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105b8a:	ee17 2a90 	vmov	r2, s15
 8105b8e:	687b      	ldr	r3, [r7, #4]
 8105b90:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105b92:	e008      	b.n	8105ba6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105b94:	687b      	ldr	r3, [r7, #4]
 8105b96:	2200      	movs	r2, #0
 8105b98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8105b9a:	687b      	ldr	r3, [r7, #4]
 8105b9c:	2200      	movs	r2, #0
 8105b9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105ba0:	687b      	ldr	r3, [r7, #4]
 8105ba2:	2200      	movs	r2, #0
 8105ba4:	609a      	str	r2, [r3, #8]
}
 8105ba6:	bf00      	nop
 8105ba8:	3724      	adds	r7, #36	; 0x24
 8105baa:	46bd      	mov	sp, r7
 8105bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105bb0:	4770      	bx	lr
 8105bb2:	bf00      	nop
 8105bb4:	58024400 	.word	0x58024400
 8105bb8:	03d09000 	.word	0x03d09000
 8105bbc:	46000000 	.word	0x46000000
 8105bc0:	4c742400 	.word	0x4c742400
 8105bc4:	4a742400 	.word	0x4a742400
 8105bc8:	4af42400 	.word	0x4af42400

08105bcc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8105bcc:	b480      	push	{r7}
 8105bce:	b089      	sub	sp, #36	; 0x24
 8105bd0:	af00      	add	r7, sp, #0
 8105bd2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105bd4:	4ba1      	ldr	r3, [pc, #644]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105bd8:	f003 0303 	and.w	r3, r3, #3
 8105bdc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8105bde:	4b9f      	ldr	r3, [pc, #636]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105be2:	0d1b      	lsrs	r3, r3, #20
 8105be4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105be8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8105bea:	4b9c      	ldr	r3, [pc, #624]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105bee:	0a1b      	lsrs	r3, r3, #8
 8105bf0:	f003 0301 	and.w	r3, r3, #1
 8105bf4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8105bf6:	4b99      	ldr	r3, [pc, #612]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105bfa:	08db      	lsrs	r3, r3, #3
 8105bfc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105c00:	693a      	ldr	r2, [r7, #16]
 8105c02:	fb02 f303 	mul.w	r3, r2, r3
 8105c06:	ee07 3a90 	vmov	s15, r3
 8105c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c0e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8105c12:	697b      	ldr	r3, [r7, #20]
 8105c14:	2b00      	cmp	r3, #0
 8105c16:	f000 8111 	beq.w	8105e3c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8105c1a:	69bb      	ldr	r3, [r7, #24]
 8105c1c:	2b02      	cmp	r3, #2
 8105c1e:	f000 8083 	beq.w	8105d28 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8105c22:	69bb      	ldr	r3, [r7, #24]
 8105c24:	2b02      	cmp	r3, #2
 8105c26:	f200 80a1 	bhi.w	8105d6c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8105c2a:	69bb      	ldr	r3, [r7, #24]
 8105c2c:	2b00      	cmp	r3, #0
 8105c2e:	d003      	beq.n	8105c38 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105c30:	69bb      	ldr	r3, [r7, #24]
 8105c32:	2b01      	cmp	r3, #1
 8105c34:	d056      	beq.n	8105ce4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105c36:	e099      	b.n	8105d6c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105c38:	4b88      	ldr	r3, [pc, #544]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105c3a:	681b      	ldr	r3, [r3, #0]
 8105c3c:	f003 0320 	and.w	r3, r3, #32
 8105c40:	2b00      	cmp	r3, #0
 8105c42:	d02d      	beq.n	8105ca0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105c44:	4b85      	ldr	r3, [pc, #532]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105c46:	681b      	ldr	r3, [r3, #0]
 8105c48:	08db      	lsrs	r3, r3, #3
 8105c4a:	f003 0303 	and.w	r3, r3, #3
 8105c4e:	4a84      	ldr	r2, [pc, #528]	; (8105e60 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105c50:	fa22 f303 	lsr.w	r3, r2, r3
 8105c54:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105c56:	68bb      	ldr	r3, [r7, #8]
 8105c58:	ee07 3a90 	vmov	s15, r3
 8105c5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105c60:	697b      	ldr	r3, [r7, #20]
 8105c62:	ee07 3a90 	vmov	s15, r3
 8105c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105c6e:	4b7b      	ldr	r3, [pc, #492]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105c76:	ee07 3a90 	vmov	s15, r3
 8105c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105c82:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105e64 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105c8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105c9a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105c9e:	e087      	b.n	8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105ca0:	697b      	ldr	r3, [r7, #20]
 8105ca2:	ee07 3a90 	vmov	s15, r3
 8105ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105caa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105e68 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8105cae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105cb2:	4b6a      	ldr	r3, [pc, #424]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105cba:	ee07 3a90 	vmov	s15, r3
 8105cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105cc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105cc6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105e64 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105cca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105cd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105cde:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105ce2:	e065      	b.n	8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105ce4:	697b      	ldr	r3, [r7, #20]
 8105ce6:	ee07 3a90 	vmov	s15, r3
 8105cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105cee:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105e6c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105cf6:	4b59      	ldr	r3, [pc, #356]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105cfe:	ee07 3a90 	vmov	s15, r3
 8105d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d0a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105e64 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105d22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105d26:	e043      	b.n	8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105d28:	697b      	ldr	r3, [r7, #20]
 8105d2a:	ee07 3a90 	vmov	s15, r3
 8105d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d32:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105e70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8105d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105d3a:	4b48      	ldr	r3, [pc, #288]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105d42:	ee07 3a90 	vmov	s15, r3
 8105d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d4e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105e64 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105d66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105d6a:	e021      	b.n	8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105d6c:	697b      	ldr	r3, [r7, #20]
 8105d6e:	ee07 3a90 	vmov	s15, r3
 8105d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d76:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105e6c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105d7e:	4b37      	ldr	r3, [pc, #220]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105d86:	ee07 3a90 	vmov	s15, r3
 8105d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d92:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105e64 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105daa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105dae:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8105db0:	4b2a      	ldr	r3, [pc, #168]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105db4:	0a5b      	lsrs	r3, r3, #9
 8105db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105dba:	ee07 3a90 	vmov	s15, r3
 8105dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105dc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105dc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105dca:	edd7 6a07 	vldr	s13, [r7, #28]
 8105dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105dd6:	ee17 2a90 	vmov	r2, s15
 8105dda:	687b      	ldr	r3, [r7, #4]
 8105ddc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8105dde:	4b1f      	ldr	r3, [pc, #124]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105de2:	0c1b      	lsrs	r3, r3, #16
 8105de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105de8:	ee07 3a90 	vmov	s15, r3
 8105dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105df0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105df4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105df8:	edd7 6a07 	vldr	s13, [r7, #28]
 8105dfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105e00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105e04:	ee17 2a90 	vmov	r2, s15
 8105e08:	687b      	ldr	r3, [r7, #4]
 8105e0a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8105e0c:	4b13      	ldr	r3, [pc, #76]	; (8105e5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105e10:	0e1b      	lsrs	r3, r3, #24
 8105e12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105e16:	ee07 3a90 	vmov	s15, r3
 8105e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105e22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105e26:	edd7 6a07 	vldr	s13, [r7, #28]
 8105e2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105e2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105e32:	ee17 2a90 	vmov	r2, s15
 8105e36:	687b      	ldr	r3, [r7, #4]
 8105e38:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8105e3a:	e008      	b.n	8105e4e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8105e3c:	687b      	ldr	r3, [r7, #4]
 8105e3e:	2200      	movs	r2, #0
 8105e40:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105e42:	687b      	ldr	r3, [r7, #4]
 8105e44:	2200      	movs	r2, #0
 8105e46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105e48:	687b      	ldr	r3, [r7, #4]
 8105e4a:	2200      	movs	r2, #0
 8105e4c:	609a      	str	r2, [r3, #8]
}
 8105e4e:	bf00      	nop
 8105e50:	3724      	adds	r7, #36	; 0x24
 8105e52:	46bd      	mov	sp, r7
 8105e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e58:	4770      	bx	lr
 8105e5a:	bf00      	nop
 8105e5c:	58024400 	.word	0x58024400
 8105e60:	03d09000 	.word	0x03d09000
 8105e64:	46000000 	.word	0x46000000
 8105e68:	4c742400 	.word	0x4c742400
 8105e6c:	4a742400 	.word	0x4a742400
 8105e70:	4af42400 	.word	0x4af42400

08105e74 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8105e74:	b580      	push	{r7, lr}
 8105e76:	b084      	sub	sp, #16
 8105e78:	af00      	add	r7, sp, #0
 8105e7a:	6078      	str	r0, [r7, #4]
 8105e7c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105e7e:	2300      	movs	r3, #0
 8105e80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105e82:	4b54      	ldr	r3, [pc, #336]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105e86:	f003 0303 	and.w	r3, r3, #3
 8105e8a:	2b03      	cmp	r3, #3
 8105e8c:	d101      	bne.n	8105e92 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105e8e:	2301      	movs	r3, #1
 8105e90:	e09b      	b.n	8105fca <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105e92:	4b50      	ldr	r3, [pc, #320]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105e94:	681b      	ldr	r3, [r3, #0]
 8105e96:	4a4f      	ldr	r2, [pc, #316]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105e98:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8105e9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105e9e:	f7fc fbad 	bl	81025fc <HAL_GetTick>
 8105ea2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105ea4:	e008      	b.n	8105eb8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8105ea6:	f7fc fba9 	bl	81025fc <HAL_GetTick>
 8105eaa:	4602      	mov	r2, r0
 8105eac:	68bb      	ldr	r3, [r7, #8]
 8105eae:	1ad3      	subs	r3, r2, r3
 8105eb0:	2b02      	cmp	r3, #2
 8105eb2:	d901      	bls.n	8105eb8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105eb4:	2303      	movs	r3, #3
 8105eb6:	e088      	b.n	8105fca <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105eb8:	4b46      	ldr	r3, [pc, #280]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105eba:	681b      	ldr	r3, [r3, #0]
 8105ebc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105ec0:	2b00      	cmp	r3, #0
 8105ec2:	d1f0      	bne.n	8105ea6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105ec4:	4b43      	ldr	r3, [pc, #268]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105ec8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8105ecc:	687b      	ldr	r3, [r7, #4]
 8105ece:	681b      	ldr	r3, [r3, #0]
 8105ed0:	031b      	lsls	r3, r3, #12
 8105ed2:	4940      	ldr	r1, [pc, #256]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105ed4:	4313      	orrs	r3, r2
 8105ed6:	628b      	str	r3, [r1, #40]	; 0x28
 8105ed8:	687b      	ldr	r3, [r7, #4]
 8105eda:	685b      	ldr	r3, [r3, #4]
 8105edc:	3b01      	subs	r3, #1
 8105ede:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105ee2:	687b      	ldr	r3, [r7, #4]
 8105ee4:	689b      	ldr	r3, [r3, #8]
 8105ee6:	3b01      	subs	r3, #1
 8105ee8:	025b      	lsls	r3, r3, #9
 8105eea:	b29b      	uxth	r3, r3
 8105eec:	431a      	orrs	r2, r3
 8105eee:	687b      	ldr	r3, [r7, #4]
 8105ef0:	68db      	ldr	r3, [r3, #12]
 8105ef2:	3b01      	subs	r3, #1
 8105ef4:	041b      	lsls	r3, r3, #16
 8105ef6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8105efa:	431a      	orrs	r2, r3
 8105efc:	687b      	ldr	r3, [r7, #4]
 8105efe:	691b      	ldr	r3, [r3, #16]
 8105f00:	3b01      	subs	r3, #1
 8105f02:	061b      	lsls	r3, r3, #24
 8105f04:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105f08:	4932      	ldr	r1, [pc, #200]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f0a:	4313      	orrs	r3, r2
 8105f0c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8105f0e:	4b31      	ldr	r3, [pc, #196]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f12:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8105f16:	687b      	ldr	r3, [r7, #4]
 8105f18:	695b      	ldr	r3, [r3, #20]
 8105f1a:	492e      	ldr	r1, [pc, #184]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f1c:	4313      	orrs	r3, r2
 8105f1e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8105f20:	4b2c      	ldr	r3, [pc, #176]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f24:	f023 0220 	bic.w	r2, r3, #32
 8105f28:	687b      	ldr	r3, [r7, #4]
 8105f2a:	699b      	ldr	r3, [r3, #24]
 8105f2c:	4929      	ldr	r1, [pc, #164]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f2e:	4313      	orrs	r3, r2
 8105f30:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8105f32:	4b28      	ldr	r3, [pc, #160]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f36:	4a27      	ldr	r2, [pc, #156]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f38:	f023 0310 	bic.w	r3, r3, #16
 8105f3c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8105f3e:	4b25      	ldr	r3, [pc, #148]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105f42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105f46:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8105f4a:	687a      	ldr	r2, [r7, #4]
 8105f4c:	69d2      	ldr	r2, [r2, #28]
 8105f4e:	00d2      	lsls	r2, r2, #3
 8105f50:	4920      	ldr	r1, [pc, #128]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f52:	4313      	orrs	r3, r2
 8105f54:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8105f56:	4b1f      	ldr	r3, [pc, #124]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f5a:	4a1e      	ldr	r2, [pc, #120]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f5c:	f043 0310 	orr.w	r3, r3, #16
 8105f60:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8105f62:	683b      	ldr	r3, [r7, #0]
 8105f64:	2b00      	cmp	r3, #0
 8105f66:	d106      	bne.n	8105f76 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8105f68:	4b1a      	ldr	r3, [pc, #104]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f6c:	4a19      	ldr	r2, [pc, #100]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8105f72:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105f74:	e00f      	b.n	8105f96 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8105f76:	683b      	ldr	r3, [r7, #0]
 8105f78:	2b01      	cmp	r3, #1
 8105f7a:	d106      	bne.n	8105f8a <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8105f7c:	4b15      	ldr	r3, [pc, #84]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f80:	4a14      	ldr	r2, [pc, #80]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8105f86:	62d3      	str	r3, [r2, #44]	; 0x2c
 8105f88:	e005      	b.n	8105f96 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8105f8a:	4b12      	ldr	r3, [pc, #72]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105f8e:	4a11      	ldr	r2, [pc, #68]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8105f94:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8105f96:	4b0f      	ldr	r3, [pc, #60]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f98:	681b      	ldr	r3, [r3, #0]
 8105f9a:	4a0e      	ldr	r2, [pc, #56]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105f9c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8105fa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105fa2:	f7fc fb2b 	bl	81025fc <HAL_GetTick>
 8105fa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105fa8:	e008      	b.n	8105fbc <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8105faa:	f7fc fb27 	bl	81025fc <HAL_GetTick>
 8105fae:	4602      	mov	r2, r0
 8105fb0:	68bb      	ldr	r3, [r7, #8]
 8105fb2:	1ad3      	subs	r3, r2, r3
 8105fb4:	2b02      	cmp	r3, #2
 8105fb6:	d901      	bls.n	8105fbc <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105fb8:	2303      	movs	r3, #3
 8105fba:	e006      	b.n	8105fca <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105fbc:	4b05      	ldr	r3, [pc, #20]	; (8105fd4 <RCCEx_PLL2_Config+0x160>)
 8105fbe:	681b      	ldr	r3, [r3, #0]
 8105fc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105fc4:	2b00      	cmp	r3, #0
 8105fc6:	d0f0      	beq.n	8105faa <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8105fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8105fca:	4618      	mov	r0, r3
 8105fcc:	3710      	adds	r7, #16
 8105fce:	46bd      	mov	sp, r7
 8105fd0:	bd80      	pop	{r7, pc}
 8105fd2:	bf00      	nop
 8105fd4:	58024400 	.word	0x58024400

08105fd8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8105fd8:	b580      	push	{r7, lr}
 8105fda:	b084      	sub	sp, #16
 8105fdc:	af00      	add	r7, sp, #0
 8105fde:	6078      	str	r0, [r7, #4]
 8105fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105fe2:	2300      	movs	r3, #0
 8105fe4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105fe6:	4b54      	ldr	r3, [pc, #336]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8105fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105fea:	f003 0303 	and.w	r3, r3, #3
 8105fee:	2b03      	cmp	r3, #3
 8105ff0:	d101      	bne.n	8105ff6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8105ff2:	2301      	movs	r3, #1
 8105ff4:	e09b      	b.n	810612e <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8105ff6:	4b50      	ldr	r3, [pc, #320]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8105ff8:	681b      	ldr	r3, [r3, #0]
 8105ffa:	4a4f      	ldr	r2, [pc, #316]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8105ffc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8106000:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106002:	f7fc fafb 	bl	81025fc <HAL_GetTick>
 8106006:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106008:	e008      	b.n	810601c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810600a:	f7fc faf7 	bl	81025fc <HAL_GetTick>
 810600e:	4602      	mov	r2, r0
 8106010:	68bb      	ldr	r3, [r7, #8]
 8106012:	1ad3      	subs	r3, r2, r3
 8106014:	2b02      	cmp	r3, #2
 8106016:	d901      	bls.n	810601c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106018:	2303      	movs	r3, #3
 810601a:	e088      	b.n	810612e <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810601c:	4b46      	ldr	r3, [pc, #280]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 810601e:	681b      	ldr	r3, [r3, #0]
 8106020:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106024:	2b00      	cmp	r3, #0
 8106026:	d1f0      	bne.n	810600a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8106028:	4b43      	ldr	r3, [pc, #268]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 810602a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810602c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8106030:	687b      	ldr	r3, [r7, #4]
 8106032:	681b      	ldr	r3, [r3, #0]
 8106034:	051b      	lsls	r3, r3, #20
 8106036:	4940      	ldr	r1, [pc, #256]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106038:	4313      	orrs	r3, r2
 810603a:	628b      	str	r3, [r1, #40]	; 0x28
 810603c:	687b      	ldr	r3, [r7, #4]
 810603e:	685b      	ldr	r3, [r3, #4]
 8106040:	3b01      	subs	r3, #1
 8106042:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106046:	687b      	ldr	r3, [r7, #4]
 8106048:	689b      	ldr	r3, [r3, #8]
 810604a:	3b01      	subs	r3, #1
 810604c:	025b      	lsls	r3, r3, #9
 810604e:	b29b      	uxth	r3, r3
 8106050:	431a      	orrs	r2, r3
 8106052:	687b      	ldr	r3, [r7, #4]
 8106054:	68db      	ldr	r3, [r3, #12]
 8106056:	3b01      	subs	r3, #1
 8106058:	041b      	lsls	r3, r3, #16
 810605a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 810605e:	431a      	orrs	r2, r3
 8106060:	687b      	ldr	r3, [r7, #4]
 8106062:	691b      	ldr	r3, [r3, #16]
 8106064:	3b01      	subs	r3, #1
 8106066:	061b      	lsls	r3, r3, #24
 8106068:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 810606c:	4932      	ldr	r1, [pc, #200]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 810606e:	4313      	orrs	r3, r2
 8106070:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8106072:	4b31      	ldr	r3, [pc, #196]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106076:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 810607a:	687b      	ldr	r3, [r7, #4]
 810607c:	695b      	ldr	r3, [r3, #20]
 810607e:	492e      	ldr	r1, [pc, #184]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106080:	4313      	orrs	r3, r2
 8106082:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8106084:	4b2c      	ldr	r3, [pc, #176]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106088:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 810608c:	687b      	ldr	r3, [r7, #4]
 810608e:	699b      	ldr	r3, [r3, #24]
 8106090:	4929      	ldr	r1, [pc, #164]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106092:	4313      	orrs	r3, r2
 8106094:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8106096:	4b28      	ldr	r3, [pc, #160]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810609a:	4a27      	ldr	r2, [pc, #156]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 810609c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81060a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81060a2:	4b25      	ldr	r3, [pc, #148]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81060a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81060aa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81060ae:	687a      	ldr	r2, [r7, #4]
 81060b0:	69d2      	ldr	r2, [r2, #28]
 81060b2:	00d2      	lsls	r2, r2, #3
 81060b4:	4920      	ldr	r1, [pc, #128]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060b6:	4313      	orrs	r3, r2
 81060b8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81060ba:	4b1f      	ldr	r3, [pc, #124]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81060be:	4a1e      	ldr	r2, [pc, #120]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81060c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81060c6:	683b      	ldr	r3, [r7, #0]
 81060c8:	2b00      	cmp	r3, #0
 81060ca:	d106      	bne.n	81060da <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81060cc:	4b1a      	ldr	r3, [pc, #104]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81060d0:	4a19      	ldr	r2, [pc, #100]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81060d6:	62d3      	str	r3, [r2, #44]	; 0x2c
 81060d8:	e00f      	b.n	81060fa <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81060da:	683b      	ldr	r3, [r7, #0]
 81060dc:	2b01      	cmp	r3, #1
 81060de:	d106      	bne.n	81060ee <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81060e0:	4b15      	ldr	r3, [pc, #84]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81060e4:	4a14      	ldr	r2, [pc, #80]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81060ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 81060ec:	e005      	b.n	81060fa <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81060ee:	4b12      	ldr	r3, [pc, #72]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81060f2:	4a11      	ldr	r2, [pc, #68]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81060f8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81060fa:	4b0f      	ldr	r3, [pc, #60]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 81060fc:	681b      	ldr	r3, [r3, #0]
 81060fe:	4a0e      	ldr	r2, [pc, #56]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8106104:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106106:	f7fc fa79 	bl	81025fc <HAL_GetTick>
 810610a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810610c:	e008      	b.n	8106120 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810610e:	f7fc fa75 	bl	81025fc <HAL_GetTick>
 8106112:	4602      	mov	r2, r0
 8106114:	68bb      	ldr	r3, [r7, #8]
 8106116:	1ad3      	subs	r3, r2, r3
 8106118:	2b02      	cmp	r3, #2
 810611a:	d901      	bls.n	8106120 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 810611c:	2303      	movs	r3, #3
 810611e:	e006      	b.n	810612e <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8106120:	4b05      	ldr	r3, [pc, #20]	; (8106138 <RCCEx_PLL3_Config+0x160>)
 8106122:	681b      	ldr	r3, [r3, #0]
 8106124:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106128:	2b00      	cmp	r3, #0
 810612a:	d0f0      	beq.n	810610e <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 810612c:	7bfb      	ldrb	r3, [r7, #15]
}
 810612e:	4618      	mov	r0, r3
 8106130:	3710      	adds	r7, #16
 8106132:	46bd      	mov	sp, r7
 8106134:	bd80      	pop	{r7, pc}
 8106136:	bf00      	nop
 8106138:	58024400 	.word	0x58024400

0810613c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810613c:	b580      	push	{r7, lr}
 810613e:	b082      	sub	sp, #8
 8106140:	af00      	add	r7, sp, #0
 8106142:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8106144:	687b      	ldr	r3, [r7, #4]
 8106146:	2b00      	cmp	r3, #0
 8106148:	d101      	bne.n	810614e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810614a:	2301      	movs	r3, #1
 810614c:	e042      	b.n	81061d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810614e:	687b      	ldr	r3, [r7, #4]
 8106150:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8106154:	2b00      	cmp	r3, #0
 8106156:	d106      	bne.n	8106166 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8106158:	687b      	ldr	r3, [r7, #4]
 810615a:	2200      	movs	r2, #0
 810615c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8106160:	6878      	ldr	r0, [r7, #4]
 8106162:	f7fc f81d 	bl	81021a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8106166:	687b      	ldr	r3, [r7, #4]
 8106168:	2224      	movs	r2, #36	; 0x24
 810616a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810616e:	687b      	ldr	r3, [r7, #4]
 8106170:	681b      	ldr	r3, [r3, #0]
 8106172:	681a      	ldr	r2, [r3, #0]
 8106174:	687b      	ldr	r3, [r7, #4]
 8106176:	681b      	ldr	r3, [r3, #0]
 8106178:	f022 0201 	bic.w	r2, r2, #1
 810617c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810617e:	6878      	ldr	r0, [r7, #4]
 8106180:	f000 f8c2 	bl	8106308 <UART_SetConfig>
 8106184:	4603      	mov	r3, r0
 8106186:	2b01      	cmp	r3, #1
 8106188:	d101      	bne.n	810618e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810618a:	2301      	movs	r3, #1
 810618c:	e022      	b.n	81061d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810618e:	687b      	ldr	r3, [r7, #4]
 8106190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106192:	2b00      	cmp	r3, #0
 8106194:	d002      	beq.n	810619c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8106196:	6878      	ldr	r0, [r7, #4]
 8106198:	f000 fe1e 	bl	8106dd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810619c:	687b      	ldr	r3, [r7, #4]
 810619e:	681b      	ldr	r3, [r3, #0]
 81061a0:	685a      	ldr	r2, [r3, #4]
 81061a2:	687b      	ldr	r3, [r7, #4]
 81061a4:	681b      	ldr	r3, [r3, #0]
 81061a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 81061aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81061ac:	687b      	ldr	r3, [r7, #4]
 81061ae:	681b      	ldr	r3, [r3, #0]
 81061b0:	689a      	ldr	r2, [r3, #8]
 81061b2:	687b      	ldr	r3, [r7, #4]
 81061b4:	681b      	ldr	r3, [r3, #0]
 81061b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81061ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81061bc:	687b      	ldr	r3, [r7, #4]
 81061be:	681b      	ldr	r3, [r3, #0]
 81061c0:	681a      	ldr	r2, [r3, #0]
 81061c2:	687b      	ldr	r3, [r7, #4]
 81061c4:	681b      	ldr	r3, [r3, #0]
 81061c6:	f042 0201 	orr.w	r2, r2, #1
 81061ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81061cc:	6878      	ldr	r0, [r7, #4]
 81061ce:	f000 fea5 	bl	8106f1c <UART_CheckIdleState>
 81061d2:	4603      	mov	r3, r0
}
 81061d4:	4618      	mov	r0, r3
 81061d6:	3708      	adds	r7, #8
 81061d8:	46bd      	mov	sp, r7
 81061da:	bd80      	pop	{r7, pc}

081061dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81061dc:	b580      	push	{r7, lr}
 81061de:	b08a      	sub	sp, #40	; 0x28
 81061e0:	af02      	add	r7, sp, #8
 81061e2:	60f8      	str	r0, [r7, #12]
 81061e4:	60b9      	str	r1, [r7, #8]
 81061e6:	603b      	str	r3, [r7, #0]
 81061e8:	4613      	mov	r3, r2
 81061ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81061ec:	68fb      	ldr	r3, [r7, #12]
 81061ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81061f2:	2b20      	cmp	r3, #32
 81061f4:	f040 8083 	bne.w	81062fe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 81061f8:	68bb      	ldr	r3, [r7, #8]
 81061fa:	2b00      	cmp	r3, #0
 81061fc:	d002      	beq.n	8106204 <HAL_UART_Transmit+0x28>
 81061fe:	88fb      	ldrh	r3, [r7, #6]
 8106200:	2b00      	cmp	r3, #0
 8106202:	d101      	bne.n	8106208 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8106204:	2301      	movs	r3, #1
 8106206:	e07b      	b.n	8106300 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8106208:	68fb      	ldr	r3, [r7, #12]
 810620a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810620e:	2b01      	cmp	r3, #1
 8106210:	d101      	bne.n	8106216 <HAL_UART_Transmit+0x3a>
 8106212:	2302      	movs	r3, #2
 8106214:	e074      	b.n	8106300 <HAL_UART_Transmit+0x124>
 8106216:	68fb      	ldr	r3, [r7, #12]
 8106218:	2201      	movs	r2, #1
 810621a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810621e:	68fb      	ldr	r3, [r7, #12]
 8106220:	2200      	movs	r2, #0
 8106222:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8106226:	68fb      	ldr	r3, [r7, #12]
 8106228:	2221      	movs	r2, #33	; 0x21
 810622a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810622e:	f7fc f9e5 	bl	81025fc <HAL_GetTick>
 8106232:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8106234:	68fb      	ldr	r3, [r7, #12]
 8106236:	88fa      	ldrh	r2, [r7, #6]
 8106238:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 810623c:	68fb      	ldr	r3, [r7, #12]
 810623e:	88fa      	ldrh	r2, [r7, #6]
 8106240:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8106244:	68fb      	ldr	r3, [r7, #12]
 8106246:	689b      	ldr	r3, [r3, #8]
 8106248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810624c:	d108      	bne.n	8106260 <HAL_UART_Transmit+0x84>
 810624e:	68fb      	ldr	r3, [r7, #12]
 8106250:	691b      	ldr	r3, [r3, #16]
 8106252:	2b00      	cmp	r3, #0
 8106254:	d104      	bne.n	8106260 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8106256:	2300      	movs	r3, #0
 8106258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810625a:	68bb      	ldr	r3, [r7, #8]
 810625c:	61bb      	str	r3, [r7, #24]
 810625e:	e003      	b.n	8106268 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8106260:	68bb      	ldr	r3, [r7, #8]
 8106262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8106264:	2300      	movs	r3, #0
 8106266:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8106268:	68fb      	ldr	r3, [r7, #12]
 810626a:	2200      	movs	r2, #0
 810626c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8106270:	e02c      	b.n	81062cc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8106272:	683b      	ldr	r3, [r7, #0]
 8106274:	9300      	str	r3, [sp, #0]
 8106276:	697b      	ldr	r3, [r7, #20]
 8106278:	2200      	movs	r2, #0
 810627a:	2180      	movs	r1, #128	; 0x80
 810627c:	68f8      	ldr	r0, [r7, #12]
 810627e:	f000 fe98 	bl	8106fb2 <UART_WaitOnFlagUntilTimeout>
 8106282:	4603      	mov	r3, r0
 8106284:	2b00      	cmp	r3, #0
 8106286:	d001      	beq.n	810628c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8106288:	2303      	movs	r3, #3
 810628a:	e039      	b.n	8106300 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 810628c:	69fb      	ldr	r3, [r7, #28]
 810628e:	2b00      	cmp	r3, #0
 8106290:	d10b      	bne.n	81062aa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8106292:	69bb      	ldr	r3, [r7, #24]
 8106294:	881b      	ldrh	r3, [r3, #0]
 8106296:	461a      	mov	r2, r3
 8106298:	68fb      	ldr	r3, [r7, #12]
 810629a:	681b      	ldr	r3, [r3, #0]
 810629c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81062a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 81062a2:	69bb      	ldr	r3, [r7, #24]
 81062a4:	3302      	adds	r3, #2
 81062a6:	61bb      	str	r3, [r7, #24]
 81062a8:	e007      	b.n	81062ba <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81062aa:	69fb      	ldr	r3, [r7, #28]
 81062ac:	781a      	ldrb	r2, [r3, #0]
 81062ae:	68fb      	ldr	r3, [r7, #12]
 81062b0:	681b      	ldr	r3, [r3, #0]
 81062b2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 81062b4:	69fb      	ldr	r3, [r7, #28]
 81062b6:	3301      	adds	r3, #1
 81062b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81062ba:	68fb      	ldr	r3, [r7, #12]
 81062bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81062c0:	b29b      	uxth	r3, r3
 81062c2:	3b01      	subs	r3, #1
 81062c4:	b29a      	uxth	r2, r3
 81062c6:	68fb      	ldr	r3, [r7, #12]
 81062c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81062cc:	68fb      	ldr	r3, [r7, #12]
 81062ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81062d2:	b29b      	uxth	r3, r3
 81062d4:	2b00      	cmp	r3, #0
 81062d6:	d1cc      	bne.n	8106272 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81062d8:	683b      	ldr	r3, [r7, #0]
 81062da:	9300      	str	r3, [sp, #0]
 81062dc:	697b      	ldr	r3, [r7, #20]
 81062de:	2200      	movs	r2, #0
 81062e0:	2140      	movs	r1, #64	; 0x40
 81062e2:	68f8      	ldr	r0, [r7, #12]
 81062e4:	f000 fe65 	bl	8106fb2 <UART_WaitOnFlagUntilTimeout>
 81062e8:	4603      	mov	r3, r0
 81062ea:	2b00      	cmp	r3, #0
 81062ec:	d001      	beq.n	81062f2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 81062ee:	2303      	movs	r3, #3
 81062f0:	e006      	b.n	8106300 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81062f2:	68fb      	ldr	r3, [r7, #12]
 81062f4:	2220      	movs	r2, #32
 81062f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 81062fa:	2300      	movs	r3, #0
 81062fc:	e000      	b.n	8106300 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 81062fe:	2302      	movs	r3, #2
  }
}
 8106300:	4618      	mov	r0, r3
 8106302:	3720      	adds	r7, #32
 8106304:	46bd      	mov	sp, r7
 8106306:	bd80      	pop	{r7, pc}

08106308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8106308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 810630c:	b092      	sub	sp, #72	; 0x48
 810630e:	af00      	add	r7, sp, #0
 8106310:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8106312:	2300      	movs	r3, #0
 8106314:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106318:	697b      	ldr	r3, [r7, #20]
 810631a:	689a      	ldr	r2, [r3, #8]
 810631c:	697b      	ldr	r3, [r7, #20]
 810631e:	691b      	ldr	r3, [r3, #16]
 8106320:	431a      	orrs	r2, r3
 8106322:	697b      	ldr	r3, [r7, #20]
 8106324:	695b      	ldr	r3, [r3, #20]
 8106326:	431a      	orrs	r2, r3
 8106328:	697b      	ldr	r3, [r7, #20]
 810632a:	69db      	ldr	r3, [r3, #28]
 810632c:	4313      	orrs	r3, r2
 810632e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106330:	697b      	ldr	r3, [r7, #20]
 8106332:	681b      	ldr	r3, [r3, #0]
 8106334:	681a      	ldr	r2, [r3, #0]
 8106336:	4bbd      	ldr	r3, [pc, #756]	; (810662c <UART_SetConfig+0x324>)
 8106338:	4013      	ands	r3, r2
 810633a:	697a      	ldr	r2, [r7, #20]
 810633c:	6812      	ldr	r2, [r2, #0]
 810633e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8106340:	430b      	orrs	r3, r1
 8106342:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8106344:	697b      	ldr	r3, [r7, #20]
 8106346:	681b      	ldr	r3, [r3, #0]
 8106348:	685b      	ldr	r3, [r3, #4]
 810634a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810634e:	697b      	ldr	r3, [r7, #20]
 8106350:	68da      	ldr	r2, [r3, #12]
 8106352:	697b      	ldr	r3, [r7, #20]
 8106354:	681b      	ldr	r3, [r3, #0]
 8106356:	430a      	orrs	r2, r1
 8106358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810635a:	697b      	ldr	r3, [r7, #20]
 810635c:	699b      	ldr	r3, [r3, #24]
 810635e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8106360:	697b      	ldr	r3, [r7, #20]
 8106362:	681b      	ldr	r3, [r3, #0]
 8106364:	4ab2      	ldr	r2, [pc, #712]	; (8106630 <UART_SetConfig+0x328>)
 8106366:	4293      	cmp	r3, r2
 8106368:	d004      	beq.n	8106374 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810636a:	697b      	ldr	r3, [r7, #20]
 810636c:	6a1b      	ldr	r3, [r3, #32]
 810636e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8106370:	4313      	orrs	r3, r2
 8106372:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8106374:	697b      	ldr	r3, [r7, #20]
 8106376:	681b      	ldr	r3, [r3, #0]
 8106378:	689b      	ldr	r3, [r3, #8]
 810637a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 810637e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8106382:	697a      	ldr	r2, [r7, #20]
 8106384:	6812      	ldr	r2, [r2, #0]
 8106386:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8106388:	430b      	orrs	r3, r1
 810638a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810638c:	697b      	ldr	r3, [r7, #20]
 810638e:	681b      	ldr	r3, [r3, #0]
 8106390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106392:	f023 010f 	bic.w	r1, r3, #15
 8106396:	697b      	ldr	r3, [r7, #20]
 8106398:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810639a:	697b      	ldr	r3, [r7, #20]
 810639c:	681b      	ldr	r3, [r3, #0]
 810639e:	430a      	orrs	r2, r1
 81063a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 81063a2:	697b      	ldr	r3, [r7, #20]
 81063a4:	681b      	ldr	r3, [r3, #0]
 81063a6:	4aa3      	ldr	r2, [pc, #652]	; (8106634 <UART_SetConfig+0x32c>)
 81063a8:	4293      	cmp	r3, r2
 81063aa:	d177      	bne.n	810649c <UART_SetConfig+0x194>
 81063ac:	4ba2      	ldr	r3, [pc, #648]	; (8106638 <UART_SetConfig+0x330>)
 81063ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81063b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81063b4:	2b28      	cmp	r3, #40	; 0x28
 81063b6:	d86d      	bhi.n	8106494 <UART_SetConfig+0x18c>
 81063b8:	a201      	add	r2, pc, #4	; (adr r2, 81063c0 <UART_SetConfig+0xb8>)
 81063ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81063be:	bf00      	nop
 81063c0:	08106465 	.word	0x08106465
 81063c4:	08106495 	.word	0x08106495
 81063c8:	08106495 	.word	0x08106495
 81063cc:	08106495 	.word	0x08106495
 81063d0:	08106495 	.word	0x08106495
 81063d4:	08106495 	.word	0x08106495
 81063d8:	08106495 	.word	0x08106495
 81063dc:	08106495 	.word	0x08106495
 81063e0:	0810646d 	.word	0x0810646d
 81063e4:	08106495 	.word	0x08106495
 81063e8:	08106495 	.word	0x08106495
 81063ec:	08106495 	.word	0x08106495
 81063f0:	08106495 	.word	0x08106495
 81063f4:	08106495 	.word	0x08106495
 81063f8:	08106495 	.word	0x08106495
 81063fc:	08106495 	.word	0x08106495
 8106400:	08106475 	.word	0x08106475
 8106404:	08106495 	.word	0x08106495
 8106408:	08106495 	.word	0x08106495
 810640c:	08106495 	.word	0x08106495
 8106410:	08106495 	.word	0x08106495
 8106414:	08106495 	.word	0x08106495
 8106418:	08106495 	.word	0x08106495
 810641c:	08106495 	.word	0x08106495
 8106420:	0810647d 	.word	0x0810647d
 8106424:	08106495 	.word	0x08106495
 8106428:	08106495 	.word	0x08106495
 810642c:	08106495 	.word	0x08106495
 8106430:	08106495 	.word	0x08106495
 8106434:	08106495 	.word	0x08106495
 8106438:	08106495 	.word	0x08106495
 810643c:	08106495 	.word	0x08106495
 8106440:	08106485 	.word	0x08106485
 8106444:	08106495 	.word	0x08106495
 8106448:	08106495 	.word	0x08106495
 810644c:	08106495 	.word	0x08106495
 8106450:	08106495 	.word	0x08106495
 8106454:	08106495 	.word	0x08106495
 8106458:	08106495 	.word	0x08106495
 810645c:	08106495 	.word	0x08106495
 8106460:	0810648d 	.word	0x0810648d
 8106464:	2301      	movs	r3, #1
 8106466:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810646a:	e220      	b.n	81068ae <UART_SetConfig+0x5a6>
 810646c:	2304      	movs	r3, #4
 810646e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106472:	e21c      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106474:	2308      	movs	r3, #8
 8106476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810647a:	e218      	b.n	81068ae <UART_SetConfig+0x5a6>
 810647c:	2310      	movs	r3, #16
 810647e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106482:	e214      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106484:	2320      	movs	r3, #32
 8106486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810648a:	e210      	b.n	81068ae <UART_SetConfig+0x5a6>
 810648c:	2340      	movs	r3, #64	; 0x40
 810648e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106492:	e20c      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106494:	2380      	movs	r3, #128	; 0x80
 8106496:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810649a:	e208      	b.n	81068ae <UART_SetConfig+0x5a6>
 810649c:	697b      	ldr	r3, [r7, #20]
 810649e:	681b      	ldr	r3, [r3, #0]
 81064a0:	4a66      	ldr	r2, [pc, #408]	; (810663c <UART_SetConfig+0x334>)
 81064a2:	4293      	cmp	r3, r2
 81064a4:	d130      	bne.n	8106508 <UART_SetConfig+0x200>
 81064a6:	4b64      	ldr	r3, [pc, #400]	; (8106638 <UART_SetConfig+0x330>)
 81064a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81064aa:	f003 0307 	and.w	r3, r3, #7
 81064ae:	2b05      	cmp	r3, #5
 81064b0:	d826      	bhi.n	8106500 <UART_SetConfig+0x1f8>
 81064b2:	a201      	add	r2, pc, #4	; (adr r2, 81064b8 <UART_SetConfig+0x1b0>)
 81064b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81064b8:	081064d1 	.word	0x081064d1
 81064bc:	081064d9 	.word	0x081064d9
 81064c0:	081064e1 	.word	0x081064e1
 81064c4:	081064e9 	.word	0x081064e9
 81064c8:	081064f1 	.word	0x081064f1
 81064cc:	081064f9 	.word	0x081064f9
 81064d0:	2300      	movs	r3, #0
 81064d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81064d6:	e1ea      	b.n	81068ae <UART_SetConfig+0x5a6>
 81064d8:	2304      	movs	r3, #4
 81064da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81064de:	e1e6      	b.n	81068ae <UART_SetConfig+0x5a6>
 81064e0:	2308      	movs	r3, #8
 81064e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81064e6:	e1e2      	b.n	81068ae <UART_SetConfig+0x5a6>
 81064e8:	2310      	movs	r3, #16
 81064ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81064ee:	e1de      	b.n	81068ae <UART_SetConfig+0x5a6>
 81064f0:	2320      	movs	r3, #32
 81064f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81064f6:	e1da      	b.n	81068ae <UART_SetConfig+0x5a6>
 81064f8:	2340      	movs	r3, #64	; 0x40
 81064fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81064fe:	e1d6      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106500:	2380      	movs	r3, #128	; 0x80
 8106502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106506:	e1d2      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106508:	697b      	ldr	r3, [r7, #20]
 810650a:	681b      	ldr	r3, [r3, #0]
 810650c:	4a4c      	ldr	r2, [pc, #304]	; (8106640 <UART_SetConfig+0x338>)
 810650e:	4293      	cmp	r3, r2
 8106510:	d130      	bne.n	8106574 <UART_SetConfig+0x26c>
 8106512:	4b49      	ldr	r3, [pc, #292]	; (8106638 <UART_SetConfig+0x330>)
 8106514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106516:	f003 0307 	and.w	r3, r3, #7
 810651a:	2b05      	cmp	r3, #5
 810651c:	d826      	bhi.n	810656c <UART_SetConfig+0x264>
 810651e:	a201      	add	r2, pc, #4	; (adr r2, 8106524 <UART_SetConfig+0x21c>)
 8106520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106524:	0810653d 	.word	0x0810653d
 8106528:	08106545 	.word	0x08106545
 810652c:	0810654d 	.word	0x0810654d
 8106530:	08106555 	.word	0x08106555
 8106534:	0810655d 	.word	0x0810655d
 8106538:	08106565 	.word	0x08106565
 810653c:	2300      	movs	r3, #0
 810653e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106542:	e1b4      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106544:	2304      	movs	r3, #4
 8106546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810654a:	e1b0      	b.n	81068ae <UART_SetConfig+0x5a6>
 810654c:	2308      	movs	r3, #8
 810654e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106552:	e1ac      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106554:	2310      	movs	r3, #16
 8106556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810655a:	e1a8      	b.n	81068ae <UART_SetConfig+0x5a6>
 810655c:	2320      	movs	r3, #32
 810655e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106562:	e1a4      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106564:	2340      	movs	r3, #64	; 0x40
 8106566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810656a:	e1a0      	b.n	81068ae <UART_SetConfig+0x5a6>
 810656c:	2380      	movs	r3, #128	; 0x80
 810656e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106572:	e19c      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106574:	697b      	ldr	r3, [r7, #20]
 8106576:	681b      	ldr	r3, [r3, #0]
 8106578:	4a32      	ldr	r2, [pc, #200]	; (8106644 <UART_SetConfig+0x33c>)
 810657a:	4293      	cmp	r3, r2
 810657c:	d130      	bne.n	81065e0 <UART_SetConfig+0x2d8>
 810657e:	4b2e      	ldr	r3, [pc, #184]	; (8106638 <UART_SetConfig+0x330>)
 8106580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106582:	f003 0307 	and.w	r3, r3, #7
 8106586:	2b05      	cmp	r3, #5
 8106588:	d826      	bhi.n	81065d8 <UART_SetConfig+0x2d0>
 810658a:	a201      	add	r2, pc, #4	; (adr r2, 8106590 <UART_SetConfig+0x288>)
 810658c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106590:	081065a9 	.word	0x081065a9
 8106594:	081065b1 	.word	0x081065b1
 8106598:	081065b9 	.word	0x081065b9
 810659c:	081065c1 	.word	0x081065c1
 81065a0:	081065c9 	.word	0x081065c9
 81065a4:	081065d1 	.word	0x081065d1
 81065a8:	2300      	movs	r3, #0
 81065aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065ae:	e17e      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065b0:	2304      	movs	r3, #4
 81065b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065b6:	e17a      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065b8:	2308      	movs	r3, #8
 81065ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065be:	e176      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065c0:	2310      	movs	r3, #16
 81065c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065c6:	e172      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065c8:	2320      	movs	r3, #32
 81065ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065ce:	e16e      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065d0:	2340      	movs	r3, #64	; 0x40
 81065d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065d6:	e16a      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065d8:	2380      	movs	r3, #128	; 0x80
 81065da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81065de:	e166      	b.n	81068ae <UART_SetConfig+0x5a6>
 81065e0:	697b      	ldr	r3, [r7, #20]
 81065e2:	681b      	ldr	r3, [r3, #0]
 81065e4:	4a18      	ldr	r2, [pc, #96]	; (8106648 <UART_SetConfig+0x340>)
 81065e6:	4293      	cmp	r3, r2
 81065e8:	d140      	bne.n	810666c <UART_SetConfig+0x364>
 81065ea:	4b13      	ldr	r3, [pc, #76]	; (8106638 <UART_SetConfig+0x330>)
 81065ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81065ee:	f003 0307 	and.w	r3, r3, #7
 81065f2:	2b05      	cmp	r3, #5
 81065f4:	d836      	bhi.n	8106664 <UART_SetConfig+0x35c>
 81065f6:	a201      	add	r2, pc, #4	; (adr r2, 81065fc <UART_SetConfig+0x2f4>)
 81065f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81065fc:	08106615 	.word	0x08106615
 8106600:	0810661d 	.word	0x0810661d
 8106604:	08106625 	.word	0x08106625
 8106608:	0810664d 	.word	0x0810664d
 810660c:	08106655 	.word	0x08106655
 8106610:	0810665d 	.word	0x0810665d
 8106614:	2300      	movs	r3, #0
 8106616:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810661a:	e148      	b.n	81068ae <UART_SetConfig+0x5a6>
 810661c:	2304      	movs	r3, #4
 810661e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106622:	e144      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106624:	2308      	movs	r3, #8
 8106626:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810662a:	e140      	b.n	81068ae <UART_SetConfig+0x5a6>
 810662c:	cfff69f3 	.word	0xcfff69f3
 8106630:	58000c00 	.word	0x58000c00
 8106634:	40011000 	.word	0x40011000
 8106638:	58024400 	.word	0x58024400
 810663c:	40004400 	.word	0x40004400
 8106640:	40004800 	.word	0x40004800
 8106644:	40004c00 	.word	0x40004c00
 8106648:	40005000 	.word	0x40005000
 810664c:	2310      	movs	r3, #16
 810664e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106652:	e12c      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106654:	2320      	movs	r3, #32
 8106656:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810665a:	e128      	b.n	81068ae <UART_SetConfig+0x5a6>
 810665c:	2340      	movs	r3, #64	; 0x40
 810665e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106662:	e124      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106664:	2380      	movs	r3, #128	; 0x80
 8106666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810666a:	e120      	b.n	81068ae <UART_SetConfig+0x5a6>
 810666c:	697b      	ldr	r3, [r7, #20]
 810666e:	681b      	ldr	r3, [r3, #0]
 8106670:	4acb      	ldr	r2, [pc, #812]	; (81069a0 <UART_SetConfig+0x698>)
 8106672:	4293      	cmp	r3, r2
 8106674:	d176      	bne.n	8106764 <UART_SetConfig+0x45c>
 8106676:	4bcb      	ldr	r3, [pc, #812]	; (81069a4 <UART_SetConfig+0x69c>)
 8106678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810667a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810667e:	2b28      	cmp	r3, #40	; 0x28
 8106680:	d86c      	bhi.n	810675c <UART_SetConfig+0x454>
 8106682:	a201      	add	r2, pc, #4	; (adr r2, 8106688 <UART_SetConfig+0x380>)
 8106684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106688:	0810672d 	.word	0x0810672d
 810668c:	0810675d 	.word	0x0810675d
 8106690:	0810675d 	.word	0x0810675d
 8106694:	0810675d 	.word	0x0810675d
 8106698:	0810675d 	.word	0x0810675d
 810669c:	0810675d 	.word	0x0810675d
 81066a0:	0810675d 	.word	0x0810675d
 81066a4:	0810675d 	.word	0x0810675d
 81066a8:	08106735 	.word	0x08106735
 81066ac:	0810675d 	.word	0x0810675d
 81066b0:	0810675d 	.word	0x0810675d
 81066b4:	0810675d 	.word	0x0810675d
 81066b8:	0810675d 	.word	0x0810675d
 81066bc:	0810675d 	.word	0x0810675d
 81066c0:	0810675d 	.word	0x0810675d
 81066c4:	0810675d 	.word	0x0810675d
 81066c8:	0810673d 	.word	0x0810673d
 81066cc:	0810675d 	.word	0x0810675d
 81066d0:	0810675d 	.word	0x0810675d
 81066d4:	0810675d 	.word	0x0810675d
 81066d8:	0810675d 	.word	0x0810675d
 81066dc:	0810675d 	.word	0x0810675d
 81066e0:	0810675d 	.word	0x0810675d
 81066e4:	0810675d 	.word	0x0810675d
 81066e8:	08106745 	.word	0x08106745
 81066ec:	0810675d 	.word	0x0810675d
 81066f0:	0810675d 	.word	0x0810675d
 81066f4:	0810675d 	.word	0x0810675d
 81066f8:	0810675d 	.word	0x0810675d
 81066fc:	0810675d 	.word	0x0810675d
 8106700:	0810675d 	.word	0x0810675d
 8106704:	0810675d 	.word	0x0810675d
 8106708:	0810674d 	.word	0x0810674d
 810670c:	0810675d 	.word	0x0810675d
 8106710:	0810675d 	.word	0x0810675d
 8106714:	0810675d 	.word	0x0810675d
 8106718:	0810675d 	.word	0x0810675d
 810671c:	0810675d 	.word	0x0810675d
 8106720:	0810675d 	.word	0x0810675d
 8106724:	0810675d 	.word	0x0810675d
 8106728:	08106755 	.word	0x08106755
 810672c:	2301      	movs	r3, #1
 810672e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106732:	e0bc      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106734:	2304      	movs	r3, #4
 8106736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810673a:	e0b8      	b.n	81068ae <UART_SetConfig+0x5a6>
 810673c:	2308      	movs	r3, #8
 810673e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106742:	e0b4      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106744:	2310      	movs	r3, #16
 8106746:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810674a:	e0b0      	b.n	81068ae <UART_SetConfig+0x5a6>
 810674c:	2320      	movs	r3, #32
 810674e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106752:	e0ac      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106754:	2340      	movs	r3, #64	; 0x40
 8106756:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810675a:	e0a8      	b.n	81068ae <UART_SetConfig+0x5a6>
 810675c:	2380      	movs	r3, #128	; 0x80
 810675e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106762:	e0a4      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106764:	697b      	ldr	r3, [r7, #20]
 8106766:	681b      	ldr	r3, [r3, #0]
 8106768:	4a8f      	ldr	r2, [pc, #572]	; (81069a8 <UART_SetConfig+0x6a0>)
 810676a:	4293      	cmp	r3, r2
 810676c:	d130      	bne.n	81067d0 <UART_SetConfig+0x4c8>
 810676e:	4b8d      	ldr	r3, [pc, #564]	; (81069a4 <UART_SetConfig+0x69c>)
 8106770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106772:	f003 0307 	and.w	r3, r3, #7
 8106776:	2b05      	cmp	r3, #5
 8106778:	d826      	bhi.n	81067c8 <UART_SetConfig+0x4c0>
 810677a:	a201      	add	r2, pc, #4	; (adr r2, 8106780 <UART_SetConfig+0x478>)
 810677c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106780:	08106799 	.word	0x08106799
 8106784:	081067a1 	.word	0x081067a1
 8106788:	081067a9 	.word	0x081067a9
 810678c:	081067b1 	.word	0x081067b1
 8106790:	081067b9 	.word	0x081067b9
 8106794:	081067c1 	.word	0x081067c1
 8106798:	2300      	movs	r3, #0
 810679a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810679e:	e086      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067a0:	2304      	movs	r3, #4
 81067a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81067a6:	e082      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067a8:	2308      	movs	r3, #8
 81067aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81067ae:	e07e      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067b0:	2310      	movs	r3, #16
 81067b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81067b6:	e07a      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067b8:	2320      	movs	r3, #32
 81067ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81067be:	e076      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067c0:	2340      	movs	r3, #64	; 0x40
 81067c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81067c6:	e072      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067c8:	2380      	movs	r3, #128	; 0x80
 81067ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81067ce:	e06e      	b.n	81068ae <UART_SetConfig+0x5a6>
 81067d0:	697b      	ldr	r3, [r7, #20]
 81067d2:	681b      	ldr	r3, [r3, #0]
 81067d4:	4a75      	ldr	r2, [pc, #468]	; (81069ac <UART_SetConfig+0x6a4>)
 81067d6:	4293      	cmp	r3, r2
 81067d8:	d130      	bne.n	810683c <UART_SetConfig+0x534>
 81067da:	4b72      	ldr	r3, [pc, #456]	; (81069a4 <UART_SetConfig+0x69c>)
 81067dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81067de:	f003 0307 	and.w	r3, r3, #7
 81067e2:	2b05      	cmp	r3, #5
 81067e4:	d826      	bhi.n	8106834 <UART_SetConfig+0x52c>
 81067e6:	a201      	add	r2, pc, #4	; (adr r2, 81067ec <UART_SetConfig+0x4e4>)
 81067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81067ec:	08106805 	.word	0x08106805
 81067f0:	0810680d 	.word	0x0810680d
 81067f4:	08106815 	.word	0x08106815
 81067f8:	0810681d 	.word	0x0810681d
 81067fc:	08106825 	.word	0x08106825
 8106800:	0810682d 	.word	0x0810682d
 8106804:	2300      	movs	r3, #0
 8106806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810680a:	e050      	b.n	81068ae <UART_SetConfig+0x5a6>
 810680c:	2304      	movs	r3, #4
 810680e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106812:	e04c      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106814:	2308      	movs	r3, #8
 8106816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810681a:	e048      	b.n	81068ae <UART_SetConfig+0x5a6>
 810681c:	2310      	movs	r3, #16
 810681e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106822:	e044      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106824:	2320      	movs	r3, #32
 8106826:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810682a:	e040      	b.n	81068ae <UART_SetConfig+0x5a6>
 810682c:	2340      	movs	r3, #64	; 0x40
 810682e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106832:	e03c      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106834:	2380      	movs	r3, #128	; 0x80
 8106836:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810683a:	e038      	b.n	81068ae <UART_SetConfig+0x5a6>
 810683c:	697b      	ldr	r3, [r7, #20]
 810683e:	681b      	ldr	r3, [r3, #0]
 8106840:	4a5b      	ldr	r2, [pc, #364]	; (81069b0 <UART_SetConfig+0x6a8>)
 8106842:	4293      	cmp	r3, r2
 8106844:	d130      	bne.n	81068a8 <UART_SetConfig+0x5a0>
 8106846:	4b57      	ldr	r3, [pc, #348]	; (81069a4 <UART_SetConfig+0x69c>)
 8106848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810684a:	f003 0307 	and.w	r3, r3, #7
 810684e:	2b05      	cmp	r3, #5
 8106850:	d826      	bhi.n	81068a0 <UART_SetConfig+0x598>
 8106852:	a201      	add	r2, pc, #4	; (adr r2, 8106858 <UART_SetConfig+0x550>)
 8106854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106858:	08106871 	.word	0x08106871
 810685c:	08106879 	.word	0x08106879
 8106860:	08106881 	.word	0x08106881
 8106864:	08106889 	.word	0x08106889
 8106868:	08106891 	.word	0x08106891
 810686c:	08106899 	.word	0x08106899
 8106870:	2302      	movs	r3, #2
 8106872:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106876:	e01a      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106878:	2304      	movs	r3, #4
 810687a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810687e:	e016      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106880:	2308      	movs	r3, #8
 8106882:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106886:	e012      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106888:	2310      	movs	r3, #16
 810688a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810688e:	e00e      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106890:	2320      	movs	r3, #32
 8106892:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8106896:	e00a      	b.n	81068ae <UART_SetConfig+0x5a6>
 8106898:	2340      	movs	r3, #64	; 0x40
 810689a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810689e:	e006      	b.n	81068ae <UART_SetConfig+0x5a6>
 81068a0:	2380      	movs	r3, #128	; 0x80
 81068a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81068a6:	e002      	b.n	81068ae <UART_SetConfig+0x5a6>
 81068a8:	2380      	movs	r3, #128	; 0x80
 81068aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 81068ae:	697b      	ldr	r3, [r7, #20]
 81068b0:	681b      	ldr	r3, [r3, #0]
 81068b2:	4a3f      	ldr	r2, [pc, #252]	; (81069b0 <UART_SetConfig+0x6a8>)
 81068b4:	4293      	cmp	r3, r2
 81068b6:	f040 80f8 	bne.w	8106aaa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 81068ba:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81068be:	2b20      	cmp	r3, #32
 81068c0:	dc46      	bgt.n	8106950 <UART_SetConfig+0x648>
 81068c2:	2b02      	cmp	r3, #2
 81068c4:	f2c0 8082 	blt.w	81069cc <UART_SetConfig+0x6c4>
 81068c8:	3b02      	subs	r3, #2
 81068ca:	2b1e      	cmp	r3, #30
 81068cc:	d87e      	bhi.n	81069cc <UART_SetConfig+0x6c4>
 81068ce:	a201      	add	r2, pc, #4	; (adr r2, 81068d4 <UART_SetConfig+0x5cc>)
 81068d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81068d4:	08106957 	.word	0x08106957
 81068d8:	081069cd 	.word	0x081069cd
 81068dc:	0810695f 	.word	0x0810695f
 81068e0:	081069cd 	.word	0x081069cd
 81068e4:	081069cd 	.word	0x081069cd
 81068e8:	081069cd 	.word	0x081069cd
 81068ec:	0810696f 	.word	0x0810696f
 81068f0:	081069cd 	.word	0x081069cd
 81068f4:	081069cd 	.word	0x081069cd
 81068f8:	081069cd 	.word	0x081069cd
 81068fc:	081069cd 	.word	0x081069cd
 8106900:	081069cd 	.word	0x081069cd
 8106904:	081069cd 	.word	0x081069cd
 8106908:	081069cd 	.word	0x081069cd
 810690c:	0810697f 	.word	0x0810697f
 8106910:	081069cd 	.word	0x081069cd
 8106914:	081069cd 	.word	0x081069cd
 8106918:	081069cd 	.word	0x081069cd
 810691c:	081069cd 	.word	0x081069cd
 8106920:	081069cd 	.word	0x081069cd
 8106924:	081069cd 	.word	0x081069cd
 8106928:	081069cd 	.word	0x081069cd
 810692c:	081069cd 	.word	0x081069cd
 8106930:	081069cd 	.word	0x081069cd
 8106934:	081069cd 	.word	0x081069cd
 8106938:	081069cd 	.word	0x081069cd
 810693c:	081069cd 	.word	0x081069cd
 8106940:	081069cd 	.word	0x081069cd
 8106944:	081069cd 	.word	0x081069cd
 8106948:	081069cd 	.word	0x081069cd
 810694c:	081069bf 	.word	0x081069bf
 8106950:	2b40      	cmp	r3, #64	; 0x40
 8106952:	d037      	beq.n	81069c4 <UART_SetConfig+0x6bc>
 8106954:	e03a      	b.n	81069cc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8106956:	f7fe ffcf 	bl	81058f8 <HAL_RCCEx_GetD3PCLK1Freq>
 810695a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810695c:	e03c      	b.n	81069d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810695e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106962:	4618      	mov	r0, r3
 8106964:	f7fe ffde 	bl	8105924 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810696a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810696c:	e034      	b.n	81069d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810696e:	f107 0318 	add.w	r3, r7, #24
 8106972:	4618      	mov	r0, r3
 8106974:	f7ff f92a 	bl	8105bcc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106978:	69fb      	ldr	r3, [r7, #28]
 810697a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810697c:	e02c      	b.n	81069d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810697e:	4b09      	ldr	r3, [pc, #36]	; (81069a4 <UART_SetConfig+0x69c>)
 8106980:	681b      	ldr	r3, [r3, #0]
 8106982:	f003 0320 	and.w	r3, r3, #32
 8106986:	2b00      	cmp	r3, #0
 8106988:	d016      	beq.n	81069b8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810698a:	4b06      	ldr	r3, [pc, #24]	; (81069a4 <UART_SetConfig+0x69c>)
 810698c:	681b      	ldr	r3, [r3, #0]
 810698e:	08db      	lsrs	r3, r3, #3
 8106990:	f003 0303 	and.w	r3, r3, #3
 8106994:	4a07      	ldr	r2, [pc, #28]	; (81069b4 <UART_SetConfig+0x6ac>)
 8106996:	fa22 f303 	lsr.w	r3, r2, r3
 810699a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810699c:	e01c      	b.n	81069d8 <UART_SetConfig+0x6d0>
 810699e:	bf00      	nop
 81069a0:	40011400 	.word	0x40011400
 81069a4:	58024400 	.word	0x58024400
 81069a8:	40007800 	.word	0x40007800
 81069ac:	40007c00 	.word	0x40007c00
 81069b0:	58000c00 	.word	0x58000c00
 81069b4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 81069b8:	4b9d      	ldr	r3, [pc, #628]	; (8106c30 <UART_SetConfig+0x928>)
 81069ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81069bc:	e00c      	b.n	81069d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81069be:	4b9d      	ldr	r3, [pc, #628]	; (8106c34 <UART_SetConfig+0x92c>)
 81069c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81069c2:	e009      	b.n	81069d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81069c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81069c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81069ca:	e005      	b.n	81069d8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 81069cc:	2300      	movs	r3, #0
 81069ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81069d0:	2301      	movs	r3, #1
 81069d2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81069d6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 81069d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81069da:	2b00      	cmp	r3, #0
 81069dc:	f000 81de 	beq.w	8106d9c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 81069e0:	697b      	ldr	r3, [r7, #20]
 81069e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81069e4:	4a94      	ldr	r2, [pc, #592]	; (8106c38 <UART_SetConfig+0x930>)
 81069e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81069ea:	461a      	mov	r2, r3
 81069ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81069ee:	fbb3 f3f2 	udiv	r3, r3, r2
 81069f2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81069f4:	697b      	ldr	r3, [r7, #20]
 81069f6:	685a      	ldr	r2, [r3, #4]
 81069f8:	4613      	mov	r3, r2
 81069fa:	005b      	lsls	r3, r3, #1
 81069fc:	4413      	add	r3, r2
 81069fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8106a00:	429a      	cmp	r2, r3
 8106a02:	d305      	bcc.n	8106a10 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8106a04:	697b      	ldr	r3, [r7, #20]
 8106a06:	685b      	ldr	r3, [r3, #4]
 8106a08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106a0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8106a0c:	429a      	cmp	r2, r3
 8106a0e:	d903      	bls.n	8106a18 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8106a10:	2301      	movs	r3, #1
 8106a12:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8106a16:	e1c1      	b.n	8106d9c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106a1a:	2200      	movs	r2, #0
 8106a1c:	60bb      	str	r3, [r7, #8]
 8106a1e:	60fa      	str	r2, [r7, #12]
 8106a20:	697b      	ldr	r3, [r7, #20]
 8106a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106a24:	4a84      	ldr	r2, [pc, #528]	; (8106c38 <UART_SetConfig+0x930>)
 8106a26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106a2a:	b29b      	uxth	r3, r3
 8106a2c:	2200      	movs	r2, #0
 8106a2e:	603b      	str	r3, [r7, #0]
 8106a30:	607a      	str	r2, [r7, #4]
 8106a32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106a36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8106a3a:	f7fa f9ad 	bl	8100d98 <__aeabi_uldivmod>
 8106a3e:	4602      	mov	r2, r0
 8106a40:	460b      	mov	r3, r1
 8106a42:	4610      	mov	r0, r2
 8106a44:	4619      	mov	r1, r3
 8106a46:	f04f 0200 	mov.w	r2, #0
 8106a4a:	f04f 0300 	mov.w	r3, #0
 8106a4e:	020b      	lsls	r3, r1, #8
 8106a50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8106a54:	0202      	lsls	r2, r0, #8
 8106a56:	6979      	ldr	r1, [r7, #20]
 8106a58:	6849      	ldr	r1, [r1, #4]
 8106a5a:	0849      	lsrs	r1, r1, #1
 8106a5c:	2000      	movs	r0, #0
 8106a5e:	460c      	mov	r4, r1
 8106a60:	4605      	mov	r5, r0
 8106a62:	eb12 0804 	adds.w	r8, r2, r4
 8106a66:	eb43 0905 	adc.w	r9, r3, r5
 8106a6a:	697b      	ldr	r3, [r7, #20]
 8106a6c:	685b      	ldr	r3, [r3, #4]
 8106a6e:	2200      	movs	r2, #0
 8106a70:	469a      	mov	sl, r3
 8106a72:	4693      	mov	fp, r2
 8106a74:	4652      	mov	r2, sl
 8106a76:	465b      	mov	r3, fp
 8106a78:	4640      	mov	r0, r8
 8106a7a:	4649      	mov	r1, r9
 8106a7c:	f7fa f98c 	bl	8100d98 <__aeabi_uldivmod>
 8106a80:	4602      	mov	r2, r0
 8106a82:	460b      	mov	r3, r1
 8106a84:	4613      	mov	r3, r2
 8106a86:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8106a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8106a8e:	d308      	bcc.n	8106aa2 <UART_SetConfig+0x79a>
 8106a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106a96:	d204      	bcs.n	8106aa2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8106a98:	697b      	ldr	r3, [r7, #20]
 8106a9a:	681b      	ldr	r3, [r3, #0]
 8106a9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8106a9e:	60da      	str	r2, [r3, #12]
 8106aa0:	e17c      	b.n	8106d9c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8106aa2:	2301      	movs	r3, #1
 8106aa4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8106aa8:	e178      	b.n	8106d9c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106aaa:	697b      	ldr	r3, [r7, #20]
 8106aac:	69db      	ldr	r3, [r3, #28]
 8106aae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106ab2:	f040 80c5 	bne.w	8106c40 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8106ab6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8106aba:	2b20      	cmp	r3, #32
 8106abc:	dc48      	bgt.n	8106b50 <UART_SetConfig+0x848>
 8106abe:	2b00      	cmp	r3, #0
 8106ac0:	db7b      	blt.n	8106bba <UART_SetConfig+0x8b2>
 8106ac2:	2b20      	cmp	r3, #32
 8106ac4:	d879      	bhi.n	8106bba <UART_SetConfig+0x8b2>
 8106ac6:	a201      	add	r2, pc, #4	; (adr r2, 8106acc <UART_SetConfig+0x7c4>)
 8106ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106acc:	08106b57 	.word	0x08106b57
 8106ad0:	08106b5f 	.word	0x08106b5f
 8106ad4:	08106bbb 	.word	0x08106bbb
 8106ad8:	08106bbb 	.word	0x08106bbb
 8106adc:	08106b67 	.word	0x08106b67
 8106ae0:	08106bbb 	.word	0x08106bbb
 8106ae4:	08106bbb 	.word	0x08106bbb
 8106ae8:	08106bbb 	.word	0x08106bbb
 8106aec:	08106b77 	.word	0x08106b77
 8106af0:	08106bbb 	.word	0x08106bbb
 8106af4:	08106bbb 	.word	0x08106bbb
 8106af8:	08106bbb 	.word	0x08106bbb
 8106afc:	08106bbb 	.word	0x08106bbb
 8106b00:	08106bbb 	.word	0x08106bbb
 8106b04:	08106bbb 	.word	0x08106bbb
 8106b08:	08106bbb 	.word	0x08106bbb
 8106b0c:	08106b87 	.word	0x08106b87
 8106b10:	08106bbb 	.word	0x08106bbb
 8106b14:	08106bbb 	.word	0x08106bbb
 8106b18:	08106bbb 	.word	0x08106bbb
 8106b1c:	08106bbb 	.word	0x08106bbb
 8106b20:	08106bbb 	.word	0x08106bbb
 8106b24:	08106bbb 	.word	0x08106bbb
 8106b28:	08106bbb 	.word	0x08106bbb
 8106b2c:	08106bbb 	.word	0x08106bbb
 8106b30:	08106bbb 	.word	0x08106bbb
 8106b34:	08106bbb 	.word	0x08106bbb
 8106b38:	08106bbb 	.word	0x08106bbb
 8106b3c:	08106bbb 	.word	0x08106bbb
 8106b40:	08106bbb 	.word	0x08106bbb
 8106b44:	08106bbb 	.word	0x08106bbb
 8106b48:	08106bbb 	.word	0x08106bbb
 8106b4c:	08106bad 	.word	0x08106bad
 8106b50:	2b40      	cmp	r3, #64	; 0x40
 8106b52:	d02e      	beq.n	8106bb2 <UART_SetConfig+0x8aa>
 8106b54:	e031      	b.n	8106bba <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106b56:	f7fd ff5d 	bl	8104a14 <HAL_RCC_GetPCLK1Freq>
 8106b5a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8106b5c:	e033      	b.n	8106bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106b5e:	f7fd ff6f 	bl	8104a40 <HAL_RCC_GetPCLK2Freq>
 8106b62:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8106b64:	e02f      	b.n	8106bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106b66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106b6a:	4618      	mov	r0, r3
 8106b6c:	f7fe feda 	bl	8105924 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106b72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106b74:	e027      	b.n	8106bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106b76:	f107 0318 	add.w	r3, r7, #24
 8106b7a:	4618      	mov	r0, r3
 8106b7c:	f7ff f826 	bl	8105bcc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106b80:	69fb      	ldr	r3, [r7, #28]
 8106b82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106b84:	e01f      	b.n	8106bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106b86:	4b2d      	ldr	r3, [pc, #180]	; (8106c3c <UART_SetConfig+0x934>)
 8106b88:	681b      	ldr	r3, [r3, #0]
 8106b8a:	f003 0320 	and.w	r3, r3, #32
 8106b8e:	2b00      	cmp	r3, #0
 8106b90:	d009      	beq.n	8106ba6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106b92:	4b2a      	ldr	r3, [pc, #168]	; (8106c3c <UART_SetConfig+0x934>)
 8106b94:	681b      	ldr	r3, [r3, #0]
 8106b96:	08db      	lsrs	r3, r3, #3
 8106b98:	f003 0303 	and.w	r3, r3, #3
 8106b9c:	4a24      	ldr	r2, [pc, #144]	; (8106c30 <UART_SetConfig+0x928>)
 8106b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8106ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106ba4:	e00f      	b.n	8106bc6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8106ba6:	4b22      	ldr	r3, [pc, #136]	; (8106c30 <UART_SetConfig+0x928>)
 8106ba8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106baa:	e00c      	b.n	8106bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106bac:	4b21      	ldr	r3, [pc, #132]	; (8106c34 <UART_SetConfig+0x92c>)
 8106bae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106bb0:	e009      	b.n	8106bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8106bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106bb8:	e005      	b.n	8106bc6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8106bba:	2300      	movs	r3, #0
 8106bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8106bbe:	2301      	movs	r3, #1
 8106bc0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8106bc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8106bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106bc8:	2b00      	cmp	r3, #0
 8106bca:	f000 80e7 	beq.w	8106d9c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106bce:	697b      	ldr	r3, [r7, #20]
 8106bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106bd2:	4a19      	ldr	r2, [pc, #100]	; (8106c38 <UART_SetConfig+0x930>)
 8106bd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106bd8:	461a      	mov	r2, r3
 8106bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106bdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8106be0:	005a      	lsls	r2, r3, #1
 8106be2:	697b      	ldr	r3, [r7, #20]
 8106be4:	685b      	ldr	r3, [r3, #4]
 8106be6:	085b      	lsrs	r3, r3, #1
 8106be8:	441a      	add	r2, r3
 8106bea:	697b      	ldr	r3, [r7, #20]
 8106bec:	685b      	ldr	r3, [r3, #4]
 8106bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8106bf2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106bf6:	2b0f      	cmp	r3, #15
 8106bf8:	d916      	bls.n	8106c28 <UART_SetConfig+0x920>
 8106bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106c00:	d212      	bcs.n	8106c28 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106c04:	b29b      	uxth	r3, r3
 8106c06:	f023 030f 	bic.w	r3, r3, #15
 8106c0a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106c0e:	085b      	lsrs	r3, r3, #1
 8106c10:	b29b      	uxth	r3, r3
 8106c12:	f003 0307 	and.w	r3, r3, #7
 8106c16:	b29a      	uxth	r2, r3
 8106c18:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8106c1a:	4313      	orrs	r3, r2
 8106c1c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8106c1e:	697b      	ldr	r3, [r7, #20]
 8106c20:	681b      	ldr	r3, [r3, #0]
 8106c22:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8106c24:	60da      	str	r2, [r3, #12]
 8106c26:	e0b9      	b.n	8106d9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8106c28:	2301      	movs	r3, #1
 8106c2a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8106c2e:	e0b5      	b.n	8106d9c <UART_SetConfig+0xa94>
 8106c30:	03d09000 	.word	0x03d09000
 8106c34:	003d0900 	.word	0x003d0900
 8106c38:	0810c104 	.word	0x0810c104
 8106c3c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8106c40:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8106c44:	2b20      	cmp	r3, #32
 8106c46:	dc49      	bgt.n	8106cdc <UART_SetConfig+0x9d4>
 8106c48:	2b00      	cmp	r3, #0
 8106c4a:	db7c      	blt.n	8106d46 <UART_SetConfig+0xa3e>
 8106c4c:	2b20      	cmp	r3, #32
 8106c4e:	d87a      	bhi.n	8106d46 <UART_SetConfig+0xa3e>
 8106c50:	a201      	add	r2, pc, #4	; (adr r2, 8106c58 <UART_SetConfig+0x950>)
 8106c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106c56:	bf00      	nop
 8106c58:	08106ce3 	.word	0x08106ce3
 8106c5c:	08106ceb 	.word	0x08106ceb
 8106c60:	08106d47 	.word	0x08106d47
 8106c64:	08106d47 	.word	0x08106d47
 8106c68:	08106cf3 	.word	0x08106cf3
 8106c6c:	08106d47 	.word	0x08106d47
 8106c70:	08106d47 	.word	0x08106d47
 8106c74:	08106d47 	.word	0x08106d47
 8106c78:	08106d03 	.word	0x08106d03
 8106c7c:	08106d47 	.word	0x08106d47
 8106c80:	08106d47 	.word	0x08106d47
 8106c84:	08106d47 	.word	0x08106d47
 8106c88:	08106d47 	.word	0x08106d47
 8106c8c:	08106d47 	.word	0x08106d47
 8106c90:	08106d47 	.word	0x08106d47
 8106c94:	08106d47 	.word	0x08106d47
 8106c98:	08106d13 	.word	0x08106d13
 8106c9c:	08106d47 	.word	0x08106d47
 8106ca0:	08106d47 	.word	0x08106d47
 8106ca4:	08106d47 	.word	0x08106d47
 8106ca8:	08106d47 	.word	0x08106d47
 8106cac:	08106d47 	.word	0x08106d47
 8106cb0:	08106d47 	.word	0x08106d47
 8106cb4:	08106d47 	.word	0x08106d47
 8106cb8:	08106d47 	.word	0x08106d47
 8106cbc:	08106d47 	.word	0x08106d47
 8106cc0:	08106d47 	.word	0x08106d47
 8106cc4:	08106d47 	.word	0x08106d47
 8106cc8:	08106d47 	.word	0x08106d47
 8106ccc:	08106d47 	.word	0x08106d47
 8106cd0:	08106d47 	.word	0x08106d47
 8106cd4:	08106d47 	.word	0x08106d47
 8106cd8:	08106d39 	.word	0x08106d39
 8106cdc:	2b40      	cmp	r3, #64	; 0x40
 8106cde:	d02e      	beq.n	8106d3e <UART_SetConfig+0xa36>
 8106ce0:	e031      	b.n	8106d46 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8106ce2:	f7fd fe97 	bl	8104a14 <HAL_RCC_GetPCLK1Freq>
 8106ce6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8106ce8:	e033      	b.n	8106d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8106cea:	f7fd fea9 	bl	8104a40 <HAL_RCC_GetPCLK2Freq>
 8106cee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8106cf0:	e02f      	b.n	8106d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106cf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106cf6:	4618      	mov	r0, r3
 8106cf8:	f7fe fe14 	bl	8105924 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106d00:	e027      	b.n	8106d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106d02:	f107 0318 	add.w	r3, r7, #24
 8106d06:	4618      	mov	r0, r3
 8106d08:	f7fe ff60 	bl	8105bcc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106d0c:	69fb      	ldr	r3, [r7, #28]
 8106d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106d10:	e01f      	b.n	8106d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106d12:	4b2d      	ldr	r3, [pc, #180]	; (8106dc8 <UART_SetConfig+0xac0>)
 8106d14:	681b      	ldr	r3, [r3, #0]
 8106d16:	f003 0320 	and.w	r3, r3, #32
 8106d1a:	2b00      	cmp	r3, #0
 8106d1c:	d009      	beq.n	8106d32 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106d1e:	4b2a      	ldr	r3, [pc, #168]	; (8106dc8 <UART_SetConfig+0xac0>)
 8106d20:	681b      	ldr	r3, [r3, #0]
 8106d22:	08db      	lsrs	r3, r3, #3
 8106d24:	f003 0303 	and.w	r3, r3, #3
 8106d28:	4a28      	ldr	r2, [pc, #160]	; (8106dcc <UART_SetConfig+0xac4>)
 8106d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8106d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8106d30:	e00f      	b.n	8106d52 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8106d32:	4b26      	ldr	r3, [pc, #152]	; (8106dcc <UART_SetConfig+0xac4>)
 8106d34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106d36:	e00c      	b.n	8106d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8106d38:	4b25      	ldr	r3, [pc, #148]	; (8106dd0 <UART_SetConfig+0xac8>)
 8106d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106d3c:	e009      	b.n	8106d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8106d3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8106d42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106d44:	e005      	b.n	8106d52 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8106d46:	2300      	movs	r3, #0
 8106d48:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8106d4a:	2301      	movs	r3, #1
 8106d4c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8106d50:	bf00      	nop
    }

    if (pclk != 0U)
 8106d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106d54:	2b00      	cmp	r3, #0
 8106d56:	d021      	beq.n	8106d9c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106d58:	697b      	ldr	r3, [r7, #20]
 8106d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106d5c:	4a1d      	ldr	r2, [pc, #116]	; (8106dd4 <UART_SetConfig+0xacc>)
 8106d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8106d62:	461a      	mov	r2, r3
 8106d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106d66:	fbb3 f2f2 	udiv	r2, r3, r2
 8106d6a:	697b      	ldr	r3, [r7, #20]
 8106d6c:	685b      	ldr	r3, [r3, #4]
 8106d6e:	085b      	lsrs	r3, r3, #1
 8106d70:	441a      	add	r2, r3
 8106d72:	697b      	ldr	r3, [r7, #20]
 8106d74:	685b      	ldr	r3, [r3, #4]
 8106d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8106d7a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d7e:	2b0f      	cmp	r3, #15
 8106d80:	d909      	bls.n	8106d96 <UART_SetConfig+0xa8e>
 8106d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106d88:	d205      	bcs.n	8106d96 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8106d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d8c:	b29a      	uxth	r2, r3
 8106d8e:	697b      	ldr	r3, [r7, #20]
 8106d90:	681b      	ldr	r3, [r3, #0]
 8106d92:	60da      	str	r2, [r3, #12]
 8106d94:	e002      	b.n	8106d9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8106d96:	2301      	movs	r3, #1
 8106d98:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8106d9c:	697b      	ldr	r3, [r7, #20]
 8106d9e:	2201      	movs	r2, #1
 8106da0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8106da4:	697b      	ldr	r3, [r7, #20]
 8106da6:	2201      	movs	r2, #1
 8106da8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8106dac:	697b      	ldr	r3, [r7, #20]
 8106dae:	2200      	movs	r2, #0
 8106db0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8106db2:	697b      	ldr	r3, [r7, #20]
 8106db4:	2200      	movs	r2, #0
 8106db6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8106db8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8106dbc:	4618      	mov	r0, r3
 8106dbe:	3748      	adds	r7, #72	; 0x48
 8106dc0:	46bd      	mov	sp, r7
 8106dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8106dc6:	bf00      	nop
 8106dc8:	58024400 	.word	0x58024400
 8106dcc:	03d09000 	.word	0x03d09000
 8106dd0:	003d0900 	.word	0x003d0900
 8106dd4:	0810c104 	.word	0x0810c104

08106dd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8106dd8:	b480      	push	{r7}
 8106dda:	b083      	sub	sp, #12
 8106ddc:	af00      	add	r7, sp, #0
 8106dde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106de0:	687b      	ldr	r3, [r7, #4]
 8106de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106de4:	f003 0301 	and.w	r3, r3, #1
 8106de8:	2b00      	cmp	r3, #0
 8106dea:	d00a      	beq.n	8106e02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106dec:	687b      	ldr	r3, [r7, #4]
 8106dee:	681b      	ldr	r3, [r3, #0]
 8106df0:	685b      	ldr	r3, [r3, #4]
 8106df2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8106df6:	687b      	ldr	r3, [r7, #4]
 8106df8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8106dfa:	687b      	ldr	r3, [r7, #4]
 8106dfc:	681b      	ldr	r3, [r3, #0]
 8106dfe:	430a      	orrs	r2, r1
 8106e00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8106e02:	687b      	ldr	r3, [r7, #4]
 8106e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106e06:	f003 0302 	and.w	r3, r3, #2
 8106e0a:	2b00      	cmp	r3, #0
 8106e0c:	d00a      	beq.n	8106e24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8106e0e:	687b      	ldr	r3, [r7, #4]
 8106e10:	681b      	ldr	r3, [r3, #0]
 8106e12:	685b      	ldr	r3, [r3, #4]
 8106e14:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8106e18:	687b      	ldr	r3, [r7, #4]
 8106e1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8106e1c:	687b      	ldr	r3, [r7, #4]
 8106e1e:	681b      	ldr	r3, [r3, #0]
 8106e20:	430a      	orrs	r2, r1
 8106e22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8106e24:	687b      	ldr	r3, [r7, #4]
 8106e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106e28:	f003 0304 	and.w	r3, r3, #4
 8106e2c:	2b00      	cmp	r3, #0
 8106e2e:	d00a      	beq.n	8106e46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8106e30:	687b      	ldr	r3, [r7, #4]
 8106e32:	681b      	ldr	r3, [r3, #0]
 8106e34:	685b      	ldr	r3, [r3, #4]
 8106e36:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8106e3a:	687b      	ldr	r3, [r7, #4]
 8106e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8106e3e:	687b      	ldr	r3, [r7, #4]
 8106e40:	681b      	ldr	r3, [r3, #0]
 8106e42:	430a      	orrs	r2, r1
 8106e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8106e46:	687b      	ldr	r3, [r7, #4]
 8106e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106e4a:	f003 0308 	and.w	r3, r3, #8
 8106e4e:	2b00      	cmp	r3, #0
 8106e50:	d00a      	beq.n	8106e68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8106e52:	687b      	ldr	r3, [r7, #4]
 8106e54:	681b      	ldr	r3, [r3, #0]
 8106e56:	685b      	ldr	r3, [r3, #4]
 8106e58:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8106e5c:	687b      	ldr	r3, [r7, #4]
 8106e5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8106e60:	687b      	ldr	r3, [r7, #4]
 8106e62:	681b      	ldr	r3, [r3, #0]
 8106e64:	430a      	orrs	r2, r1
 8106e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8106e68:	687b      	ldr	r3, [r7, #4]
 8106e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106e6c:	f003 0310 	and.w	r3, r3, #16
 8106e70:	2b00      	cmp	r3, #0
 8106e72:	d00a      	beq.n	8106e8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8106e74:	687b      	ldr	r3, [r7, #4]
 8106e76:	681b      	ldr	r3, [r3, #0]
 8106e78:	689b      	ldr	r3, [r3, #8]
 8106e7a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8106e7e:	687b      	ldr	r3, [r7, #4]
 8106e80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8106e82:	687b      	ldr	r3, [r7, #4]
 8106e84:	681b      	ldr	r3, [r3, #0]
 8106e86:	430a      	orrs	r2, r1
 8106e88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106e8a:	687b      	ldr	r3, [r7, #4]
 8106e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106e8e:	f003 0320 	and.w	r3, r3, #32
 8106e92:	2b00      	cmp	r3, #0
 8106e94:	d00a      	beq.n	8106eac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8106e96:	687b      	ldr	r3, [r7, #4]
 8106e98:	681b      	ldr	r3, [r3, #0]
 8106e9a:	689b      	ldr	r3, [r3, #8]
 8106e9c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8106ea0:	687b      	ldr	r3, [r7, #4]
 8106ea2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8106ea4:	687b      	ldr	r3, [r7, #4]
 8106ea6:	681b      	ldr	r3, [r3, #0]
 8106ea8:	430a      	orrs	r2, r1
 8106eaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8106eac:	687b      	ldr	r3, [r7, #4]
 8106eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106eb4:	2b00      	cmp	r3, #0
 8106eb6:	d01a      	beq.n	8106eee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106eb8:	687b      	ldr	r3, [r7, #4]
 8106eba:	681b      	ldr	r3, [r3, #0]
 8106ebc:	685b      	ldr	r3, [r3, #4]
 8106ebe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8106ec2:	687b      	ldr	r3, [r7, #4]
 8106ec4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8106ec6:	687b      	ldr	r3, [r7, #4]
 8106ec8:	681b      	ldr	r3, [r3, #0]
 8106eca:	430a      	orrs	r2, r1
 8106ecc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106ece:	687b      	ldr	r3, [r7, #4]
 8106ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106ed2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106ed6:	d10a      	bne.n	8106eee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106ed8:	687b      	ldr	r3, [r7, #4]
 8106eda:	681b      	ldr	r3, [r3, #0]
 8106edc:	685b      	ldr	r3, [r3, #4]
 8106ede:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8106ee2:	687b      	ldr	r3, [r7, #4]
 8106ee4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8106ee6:	687b      	ldr	r3, [r7, #4]
 8106ee8:	681b      	ldr	r3, [r3, #0]
 8106eea:	430a      	orrs	r2, r1
 8106eec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8106eee:	687b      	ldr	r3, [r7, #4]
 8106ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8106ef6:	2b00      	cmp	r3, #0
 8106ef8:	d00a      	beq.n	8106f10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106efa:	687b      	ldr	r3, [r7, #4]
 8106efc:	681b      	ldr	r3, [r3, #0]
 8106efe:	685b      	ldr	r3, [r3, #4]
 8106f00:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8106f04:	687b      	ldr	r3, [r7, #4]
 8106f06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8106f08:	687b      	ldr	r3, [r7, #4]
 8106f0a:	681b      	ldr	r3, [r3, #0]
 8106f0c:	430a      	orrs	r2, r1
 8106f0e:	605a      	str	r2, [r3, #4]
  }
}
 8106f10:	bf00      	nop
 8106f12:	370c      	adds	r7, #12
 8106f14:	46bd      	mov	sp, r7
 8106f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f1a:	4770      	bx	lr

08106f1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8106f1c:	b580      	push	{r7, lr}
 8106f1e:	b086      	sub	sp, #24
 8106f20:	af02      	add	r7, sp, #8
 8106f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106f24:	687b      	ldr	r3, [r7, #4]
 8106f26:	2200      	movs	r2, #0
 8106f28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8106f2c:	f7fb fb66 	bl	81025fc <HAL_GetTick>
 8106f30:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8106f32:	687b      	ldr	r3, [r7, #4]
 8106f34:	681b      	ldr	r3, [r3, #0]
 8106f36:	681b      	ldr	r3, [r3, #0]
 8106f38:	f003 0308 	and.w	r3, r3, #8
 8106f3c:	2b08      	cmp	r3, #8
 8106f3e:	d10e      	bne.n	8106f5e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106f40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8106f44:	9300      	str	r3, [sp, #0]
 8106f46:	68fb      	ldr	r3, [r7, #12]
 8106f48:	2200      	movs	r2, #0
 8106f4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8106f4e:	6878      	ldr	r0, [r7, #4]
 8106f50:	f000 f82f 	bl	8106fb2 <UART_WaitOnFlagUntilTimeout>
 8106f54:	4603      	mov	r3, r0
 8106f56:	2b00      	cmp	r3, #0
 8106f58:	d001      	beq.n	8106f5e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8106f5a:	2303      	movs	r3, #3
 8106f5c:	e025      	b.n	8106faa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8106f5e:	687b      	ldr	r3, [r7, #4]
 8106f60:	681b      	ldr	r3, [r3, #0]
 8106f62:	681b      	ldr	r3, [r3, #0]
 8106f64:	f003 0304 	and.w	r3, r3, #4
 8106f68:	2b04      	cmp	r3, #4
 8106f6a:	d10e      	bne.n	8106f8a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106f6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8106f70:	9300      	str	r3, [sp, #0]
 8106f72:	68fb      	ldr	r3, [r7, #12]
 8106f74:	2200      	movs	r2, #0
 8106f76:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8106f7a:	6878      	ldr	r0, [r7, #4]
 8106f7c:	f000 f819 	bl	8106fb2 <UART_WaitOnFlagUntilTimeout>
 8106f80:	4603      	mov	r3, r0
 8106f82:	2b00      	cmp	r3, #0
 8106f84:	d001      	beq.n	8106f8a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8106f86:	2303      	movs	r3, #3
 8106f88:	e00f      	b.n	8106faa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8106f8a:	687b      	ldr	r3, [r7, #4]
 8106f8c:	2220      	movs	r2, #32
 8106f8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8106f92:	687b      	ldr	r3, [r7, #4]
 8106f94:	2220      	movs	r2, #32
 8106f96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106f9a:	687b      	ldr	r3, [r7, #4]
 8106f9c:	2200      	movs	r2, #0
 8106f9e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8106fa0:	687b      	ldr	r3, [r7, #4]
 8106fa2:	2200      	movs	r2, #0
 8106fa4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8106fa8:	2300      	movs	r3, #0
}
 8106faa:	4618      	mov	r0, r3
 8106fac:	3710      	adds	r7, #16
 8106fae:	46bd      	mov	sp, r7
 8106fb0:	bd80      	pop	{r7, pc}

08106fb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8106fb2:	b580      	push	{r7, lr}
 8106fb4:	b09c      	sub	sp, #112	; 0x70
 8106fb6:	af00      	add	r7, sp, #0
 8106fb8:	60f8      	str	r0, [r7, #12]
 8106fba:	60b9      	str	r1, [r7, #8]
 8106fbc:	603b      	str	r3, [r7, #0]
 8106fbe:	4613      	mov	r3, r2
 8106fc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8106fc2:	e0a9      	b.n	8107118 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8106fc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8106fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106fca:	f000 80a5 	beq.w	8107118 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106fce:	f7fb fb15 	bl	81025fc <HAL_GetTick>
 8106fd2:	4602      	mov	r2, r0
 8106fd4:	683b      	ldr	r3, [r7, #0]
 8106fd6:	1ad3      	subs	r3, r2, r3
 8106fd8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8106fda:	429a      	cmp	r2, r3
 8106fdc:	d302      	bcc.n	8106fe4 <UART_WaitOnFlagUntilTimeout+0x32>
 8106fde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8106fe0:	2b00      	cmp	r3, #0
 8106fe2:	d140      	bne.n	8107066 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8106fe4:	68fb      	ldr	r3, [r7, #12]
 8106fe6:	681b      	ldr	r3, [r3, #0]
 8106fe8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106fea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8106fec:	e853 3f00 	ldrex	r3, [r3]
 8106ff0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8106ff2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8106ff4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8106ff8:	667b      	str	r3, [r7, #100]	; 0x64
 8106ffa:	68fb      	ldr	r3, [r7, #12]
 8106ffc:	681b      	ldr	r3, [r3, #0]
 8106ffe:	461a      	mov	r2, r3
 8107000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8107002:	65fb      	str	r3, [r7, #92]	; 0x5c
 8107004:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107006:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8107008:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 810700a:	e841 2300 	strex	r3, r2, [r1]
 810700e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8107010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8107012:	2b00      	cmp	r3, #0
 8107014:	d1e6      	bne.n	8106fe4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107016:	68fb      	ldr	r3, [r7, #12]
 8107018:	681b      	ldr	r3, [r3, #0]
 810701a:	3308      	adds	r3, #8
 810701c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810701e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107020:	e853 3f00 	ldrex	r3, [r3]
 8107024:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8107026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107028:	f023 0301 	bic.w	r3, r3, #1
 810702c:	663b      	str	r3, [r7, #96]	; 0x60
 810702e:	68fb      	ldr	r3, [r7, #12]
 8107030:	681b      	ldr	r3, [r3, #0]
 8107032:	3308      	adds	r3, #8
 8107034:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8107036:	64ba      	str	r2, [r7, #72]	; 0x48
 8107038:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810703a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810703c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810703e:	e841 2300 	strex	r3, r2, [r1]
 8107042:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8107044:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8107046:	2b00      	cmp	r3, #0
 8107048:	d1e5      	bne.n	8107016 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 810704a:	68fb      	ldr	r3, [r7, #12]
 810704c:	2220      	movs	r2, #32
 810704e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8107052:	68fb      	ldr	r3, [r7, #12]
 8107054:	2220      	movs	r2, #32
 8107056:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 810705a:	68fb      	ldr	r3, [r7, #12]
 810705c:	2200      	movs	r2, #0
 810705e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8107062:	2303      	movs	r3, #3
 8107064:	e069      	b.n	810713a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8107066:	68fb      	ldr	r3, [r7, #12]
 8107068:	681b      	ldr	r3, [r3, #0]
 810706a:	681b      	ldr	r3, [r3, #0]
 810706c:	f003 0304 	and.w	r3, r3, #4
 8107070:	2b00      	cmp	r3, #0
 8107072:	d051      	beq.n	8107118 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8107074:	68fb      	ldr	r3, [r7, #12]
 8107076:	681b      	ldr	r3, [r3, #0]
 8107078:	69db      	ldr	r3, [r3, #28]
 810707a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810707e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8107082:	d149      	bne.n	8107118 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8107084:	68fb      	ldr	r3, [r7, #12]
 8107086:	681b      	ldr	r3, [r3, #0]
 8107088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810708c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810708e:	68fb      	ldr	r3, [r7, #12]
 8107090:	681b      	ldr	r3, [r3, #0]
 8107092:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107096:	e853 3f00 	ldrex	r3, [r3]
 810709a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810709c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810709e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81070a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 81070a4:	68fb      	ldr	r3, [r7, #12]
 81070a6:	681b      	ldr	r3, [r3, #0]
 81070a8:	461a      	mov	r2, r3
 81070aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81070ac:	637b      	str	r3, [r7, #52]	; 0x34
 81070ae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81070b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 81070b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81070b4:	e841 2300 	strex	r3, r2, [r1]
 81070b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 81070ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81070bc:	2b00      	cmp	r3, #0
 81070be:	d1e6      	bne.n	810708e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81070c0:	68fb      	ldr	r3, [r7, #12]
 81070c2:	681b      	ldr	r3, [r3, #0]
 81070c4:	3308      	adds	r3, #8
 81070c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81070c8:	697b      	ldr	r3, [r7, #20]
 81070ca:	e853 3f00 	ldrex	r3, [r3]
 81070ce:	613b      	str	r3, [r7, #16]
   return(result);
 81070d0:	693b      	ldr	r3, [r7, #16]
 81070d2:	f023 0301 	bic.w	r3, r3, #1
 81070d6:	66bb      	str	r3, [r7, #104]	; 0x68
 81070d8:	68fb      	ldr	r3, [r7, #12]
 81070da:	681b      	ldr	r3, [r3, #0]
 81070dc:	3308      	adds	r3, #8
 81070de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 81070e0:	623a      	str	r2, [r7, #32]
 81070e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81070e4:	69f9      	ldr	r1, [r7, #28]
 81070e6:	6a3a      	ldr	r2, [r7, #32]
 81070e8:	e841 2300 	strex	r3, r2, [r1]
 81070ec:	61bb      	str	r3, [r7, #24]
   return(result);
 81070ee:	69bb      	ldr	r3, [r7, #24]
 81070f0:	2b00      	cmp	r3, #0
 81070f2:	d1e5      	bne.n	81070c0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 81070f4:	68fb      	ldr	r3, [r7, #12]
 81070f6:	2220      	movs	r2, #32
 81070f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 81070fc:	68fb      	ldr	r3, [r7, #12]
 81070fe:	2220      	movs	r2, #32
 8107100:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8107104:	68fb      	ldr	r3, [r7, #12]
 8107106:	2220      	movs	r2, #32
 8107108:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810710c:	68fb      	ldr	r3, [r7, #12]
 810710e:	2200      	movs	r2, #0
 8107110:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8107114:	2303      	movs	r3, #3
 8107116:	e010      	b.n	810713a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8107118:	68fb      	ldr	r3, [r7, #12]
 810711a:	681b      	ldr	r3, [r3, #0]
 810711c:	69da      	ldr	r2, [r3, #28]
 810711e:	68bb      	ldr	r3, [r7, #8]
 8107120:	4013      	ands	r3, r2
 8107122:	68ba      	ldr	r2, [r7, #8]
 8107124:	429a      	cmp	r2, r3
 8107126:	bf0c      	ite	eq
 8107128:	2301      	moveq	r3, #1
 810712a:	2300      	movne	r3, #0
 810712c:	b2db      	uxtb	r3, r3
 810712e:	461a      	mov	r2, r3
 8107130:	79fb      	ldrb	r3, [r7, #7]
 8107132:	429a      	cmp	r2, r3
 8107134:	f43f af46 	beq.w	8106fc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8107138:	2300      	movs	r3, #0
}
 810713a:	4618      	mov	r0, r3
 810713c:	3770      	adds	r7, #112	; 0x70
 810713e:	46bd      	mov	sp, r7
 8107140:	bd80      	pop	{r7, pc}

08107142 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8107142:	b480      	push	{r7}
 8107144:	b085      	sub	sp, #20
 8107146:	af00      	add	r7, sp, #0
 8107148:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810714a:	687b      	ldr	r3, [r7, #4]
 810714c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8107150:	2b01      	cmp	r3, #1
 8107152:	d101      	bne.n	8107158 <HAL_UARTEx_DisableFifoMode+0x16>
 8107154:	2302      	movs	r3, #2
 8107156:	e027      	b.n	81071a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8107158:	687b      	ldr	r3, [r7, #4]
 810715a:	2201      	movs	r2, #1
 810715c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8107160:	687b      	ldr	r3, [r7, #4]
 8107162:	2224      	movs	r2, #36	; 0x24
 8107164:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107168:	687b      	ldr	r3, [r7, #4]
 810716a:	681b      	ldr	r3, [r3, #0]
 810716c:	681b      	ldr	r3, [r3, #0]
 810716e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107170:	687b      	ldr	r3, [r7, #4]
 8107172:	681b      	ldr	r3, [r3, #0]
 8107174:	681a      	ldr	r2, [r3, #0]
 8107176:	687b      	ldr	r3, [r7, #4]
 8107178:	681b      	ldr	r3, [r3, #0]
 810717a:	f022 0201 	bic.w	r2, r2, #1
 810717e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8107180:	68fb      	ldr	r3, [r7, #12]
 8107182:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8107186:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8107188:	687b      	ldr	r3, [r7, #4]
 810718a:	2200      	movs	r2, #0
 810718c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810718e:	687b      	ldr	r3, [r7, #4]
 8107190:	681b      	ldr	r3, [r3, #0]
 8107192:	68fa      	ldr	r2, [r7, #12]
 8107194:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107196:	687b      	ldr	r3, [r7, #4]
 8107198:	2220      	movs	r2, #32
 810719a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810719e:	687b      	ldr	r3, [r7, #4]
 81071a0:	2200      	movs	r2, #0
 81071a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81071a6:	2300      	movs	r3, #0
}
 81071a8:	4618      	mov	r0, r3
 81071aa:	3714      	adds	r7, #20
 81071ac:	46bd      	mov	sp, r7
 81071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81071b2:	4770      	bx	lr

081071b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81071b4:	b580      	push	{r7, lr}
 81071b6:	b084      	sub	sp, #16
 81071b8:	af00      	add	r7, sp, #0
 81071ba:	6078      	str	r0, [r7, #4]
 81071bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81071be:	687b      	ldr	r3, [r7, #4]
 81071c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81071c4:	2b01      	cmp	r3, #1
 81071c6:	d101      	bne.n	81071cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81071c8:	2302      	movs	r3, #2
 81071ca:	e02d      	b.n	8107228 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81071cc:	687b      	ldr	r3, [r7, #4]
 81071ce:	2201      	movs	r2, #1
 81071d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81071d4:	687b      	ldr	r3, [r7, #4]
 81071d6:	2224      	movs	r2, #36	; 0x24
 81071d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81071dc:	687b      	ldr	r3, [r7, #4]
 81071de:	681b      	ldr	r3, [r3, #0]
 81071e0:	681b      	ldr	r3, [r3, #0]
 81071e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81071e4:	687b      	ldr	r3, [r7, #4]
 81071e6:	681b      	ldr	r3, [r3, #0]
 81071e8:	681a      	ldr	r2, [r3, #0]
 81071ea:	687b      	ldr	r3, [r7, #4]
 81071ec:	681b      	ldr	r3, [r3, #0]
 81071ee:	f022 0201 	bic.w	r2, r2, #1
 81071f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 81071f4:	687b      	ldr	r3, [r7, #4]
 81071f6:	681b      	ldr	r3, [r3, #0]
 81071f8:	689b      	ldr	r3, [r3, #8]
 81071fa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 81071fe:	687b      	ldr	r3, [r7, #4]
 8107200:	681b      	ldr	r3, [r3, #0]
 8107202:	683a      	ldr	r2, [r7, #0]
 8107204:	430a      	orrs	r2, r1
 8107206:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8107208:	6878      	ldr	r0, [r7, #4]
 810720a:	f000 f84f 	bl	81072ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810720e:	687b      	ldr	r3, [r7, #4]
 8107210:	681b      	ldr	r3, [r3, #0]
 8107212:	68fa      	ldr	r2, [r7, #12]
 8107214:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107216:	687b      	ldr	r3, [r7, #4]
 8107218:	2220      	movs	r2, #32
 810721a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810721e:	687b      	ldr	r3, [r7, #4]
 8107220:	2200      	movs	r2, #0
 8107222:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8107226:	2300      	movs	r3, #0
}
 8107228:	4618      	mov	r0, r3
 810722a:	3710      	adds	r7, #16
 810722c:	46bd      	mov	sp, r7
 810722e:	bd80      	pop	{r7, pc}

08107230 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107230:	b580      	push	{r7, lr}
 8107232:	b084      	sub	sp, #16
 8107234:	af00      	add	r7, sp, #0
 8107236:	6078      	str	r0, [r7, #4]
 8107238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810723a:	687b      	ldr	r3, [r7, #4]
 810723c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8107240:	2b01      	cmp	r3, #1
 8107242:	d101      	bne.n	8107248 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8107244:	2302      	movs	r3, #2
 8107246:	e02d      	b.n	81072a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8107248:	687b      	ldr	r3, [r7, #4]
 810724a:	2201      	movs	r2, #1
 810724c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8107250:	687b      	ldr	r3, [r7, #4]
 8107252:	2224      	movs	r2, #36	; 0x24
 8107254:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107258:	687b      	ldr	r3, [r7, #4]
 810725a:	681b      	ldr	r3, [r3, #0]
 810725c:	681b      	ldr	r3, [r3, #0]
 810725e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107260:	687b      	ldr	r3, [r7, #4]
 8107262:	681b      	ldr	r3, [r3, #0]
 8107264:	681a      	ldr	r2, [r3, #0]
 8107266:	687b      	ldr	r3, [r7, #4]
 8107268:	681b      	ldr	r3, [r3, #0]
 810726a:	f022 0201 	bic.w	r2, r2, #1
 810726e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8107270:	687b      	ldr	r3, [r7, #4]
 8107272:	681b      	ldr	r3, [r3, #0]
 8107274:	689b      	ldr	r3, [r3, #8]
 8107276:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810727a:	687b      	ldr	r3, [r7, #4]
 810727c:	681b      	ldr	r3, [r3, #0]
 810727e:	683a      	ldr	r2, [r7, #0]
 8107280:	430a      	orrs	r2, r1
 8107282:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8107284:	6878      	ldr	r0, [r7, #4]
 8107286:	f000 f811 	bl	81072ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810728a:	687b      	ldr	r3, [r7, #4]
 810728c:	681b      	ldr	r3, [r3, #0]
 810728e:	68fa      	ldr	r2, [r7, #12]
 8107290:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107292:	687b      	ldr	r3, [r7, #4]
 8107294:	2220      	movs	r2, #32
 8107296:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810729a:	687b      	ldr	r3, [r7, #4]
 810729c:	2200      	movs	r2, #0
 810729e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81072a2:	2300      	movs	r3, #0
}
 81072a4:	4618      	mov	r0, r3
 81072a6:	3710      	adds	r7, #16
 81072a8:	46bd      	mov	sp, r7
 81072aa:	bd80      	pop	{r7, pc}

081072ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81072ac:	b480      	push	{r7}
 81072ae:	b085      	sub	sp, #20
 81072b0:	af00      	add	r7, sp, #0
 81072b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81072b4:	687b      	ldr	r3, [r7, #4]
 81072b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81072b8:	2b00      	cmp	r3, #0
 81072ba:	d108      	bne.n	81072ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81072bc:	687b      	ldr	r3, [r7, #4]
 81072be:	2201      	movs	r2, #1
 81072c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81072c4:	687b      	ldr	r3, [r7, #4]
 81072c6:	2201      	movs	r2, #1
 81072c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81072cc:	e031      	b.n	8107332 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81072ce:	2310      	movs	r3, #16
 81072d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81072d2:	2310      	movs	r3, #16
 81072d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81072d6:	687b      	ldr	r3, [r7, #4]
 81072d8:	681b      	ldr	r3, [r3, #0]
 81072da:	689b      	ldr	r3, [r3, #8]
 81072dc:	0e5b      	lsrs	r3, r3, #25
 81072de:	b2db      	uxtb	r3, r3
 81072e0:	f003 0307 	and.w	r3, r3, #7
 81072e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 81072e6:	687b      	ldr	r3, [r7, #4]
 81072e8:	681b      	ldr	r3, [r3, #0]
 81072ea:	689b      	ldr	r3, [r3, #8]
 81072ec:	0f5b      	lsrs	r3, r3, #29
 81072ee:	b2db      	uxtb	r3, r3
 81072f0:	f003 0307 	and.w	r3, r3, #7
 81072f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81072f6:	7bbb      	ldrb	r3, [r7, #14]
 81072f8:	7b3a      	ldrb	r2, [r7, #12]
 81072fa:	4911      	ldr	r1, [pc, #68]	; (8107340 <UARTEx_SetNbDataToProcess+0x94>)
 81072fc:	5c8a      	ldrb	r2, [r1, r2]
 81072fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8107302:	7b3a      	ldrb	r2, [r7, #12]
 8107304:	490f      	ldr	r1, [pc, #60]	; (8107344 <UARTEx_SetNbDataToProcess+0x98>)
 8107306:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8107308:	fb93 f3f2 	sdiv	r3, r3, r2
 810730c:	b29a      	uxth	r2, r3
 810730e:	687b      	ldr	r3, [r7, #4]
 8107310:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8107314:	7bfb      	ldrb	r3, [r7, #15]
 8107316:	7b7a      	ldrb	r2, [r7, #13]
 8107318:	4909      	ldr	r1, [pc, #36]	; (8107340 <UARTEx_SetNbDataToProcess+0x94>)
 810731a:	5c8a      	ldrb	r2, [r1, r2]
 810731c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8107320:	7b7a      	ldrb	r2, [r7, #13]
 8107322:	4908      	ldr	r1, [pc, #32]	; (8107344 <UARTEx_SetNbDataToProcess+0x98>)
 8107324:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8107326:	fb93 f3f2 	sdiv	r3, r3, r2
 810732a:	b29a      	uxth	r2, r3
 810732c:	687b      	ldr	r3, [r7, #4]
 810732e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8107332:	bf00      	nop
 8107334:	3714      	adds	r7, #20
 8107336:	46bd      	mov	sp, r7
 8107338:	f85d 7b04 	ldr.w	r7, [sp], #4
 810733c:	4770      	bx	lr
 810733e:	bf00      	nop
 8107340:	0810c11c 	.word	0x0810c11c
 8107344:	0810c124 	.word	0x0810c124

08107348 <__errno>:
 8107348:	4b01      	ldr	r3, [pc, #4]	; (8107350 <__errno+0x8>)
 810734a:	6818      	ldr	r0, [r3, #0]
 810734c:	4770      	bx	lr
 810734e:	bf00      	nop
 8107350:	1000001c 	.word	0x1000001c

08107354 <__libc_init_array>:
 8107354:	b570      	push	{r4, r5, r6, lr}
 8107356:	4d0d      	ldr	r5, [pc, #52]	; (810738c <__libc_init_array+0x38>)
 8107358:	4c0d      	ldr	r4, [pc, #52]	; (8107390 <__libc_init_array+0x3c>)
 810735a:	1b64      	subs	r4, r4, r5
 810735c:	10a4      	asrs	r4, r4, #2
 810735e:	2600      	movs	r6, #0
 8107360:	42a6      	cmp	r6, r4
 8107362:	d109      	bne.n	8107378 <__libc_init_array+0x24>
 8107364:	4d0b      	ldr	r5, [pc, #44]	; (8107394 <__libc_init_array+0x40>)
 8107366:	4c0c      	ldr	r4, [pc, #48]	; (8107398 <__libc_init_array+0x44>)
 8107368:	f004 fd1c 	bl	810bda4 <_init>
 810736c:	1b64      	subs	r4, r4, r5
 810736e:	10a4      	asrs	r4, r4, #2
 8107370:	2600      	movs	r6, #0
 8107372:	42a6      	cmp	r6, r4
 8107374:	d105      	bne.n	8107382 <__libc_init_array+0x2e>
 8107376:	bd70      	pop	{r4, r5, r6, pc}
 8107378:	f855 3b04 	ldr.w	r3, [r5], #4
 810737c:	4798      	blx	r3
 810737e:	3601      	adds	r6, #1
 8107380:	e7ee      	b.n	8107360 <__libc_init_array+0xc>
 8107382:	f855 3b04 	ldr.w	r3, [r5], #4
 8107386:	4798      	blx	r3
 8107388:	3601      	adds	r6, #1
 810738a:	e7f2      	b.n	8107372 <__libc_init_array+0x1e>
 810738c:	0810c5e4 	.word	0x0810c5e4
 8107390:	0810c5e4 	.word	0x0810c5e4
 8107394:	0810c5e4 	.word	0x0810c5e4
 8107398:	0810c5e8 	.word	0x0810c5e8

0810739c <memcpy>:
 810739c:	440a      	add	r2, r1
 810739e:	4291      	cmp	r1, r2
 81073a0:	f100 33ff 	add.w	r3, r0, #4294967295
 81073a4:	d100      	bne.n	81073a8 <memcpy+0xc>
 81073a6:	4770      	bx	lr
 81073a8:	b510      	push	{r4, lr}
 81073aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 81073ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 81073b2:	4291      	cmp	r1, r2
 81073b4:	d1f9      	bne.n	81073aa <memcpy+0xe>
 81073b6:	bd10      	pop	{r4, pc}

081073b8 <memset>:
 81073b8:	4402      	add	r2, r0
 81073ba:	4603      	mov	r3, r0
 81073bc:	4293      	cmp	r3, r2
 81073be:	d100      	bne.n	81073c2 <memset+0xa>
 81073c0:	4770      	bx	lr
 81073c2:	f803 1b01 	strb.w	r1, [r3], #1
 81073c6:	e7f9      	b.n	81073bc <memset+0x4>

081073c8 <__cvt>:
 81073c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81073cc:	ec55 4b10 	vmov	r4, r5, d0
 81073d0:	2d00      	cmp	r5, #0
 81073d2:	460e      	mov	r6, r1
 81073d4:	4619      	mov	r1, r3
 81073d6:	462b      	mov	r3, r5
 81073d8:	bfbb      	ittet	lt
 81073da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 81073de:	461d      	movlt	r5, r3
 81073e0:	2300      	movge	r3, #0
 81073e2:	232d      	movlt	r3, #45	; 0x2d
 81073e4:	700b      	strb	r3, [r1, #0]
 81073e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81073e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 81073ec:	4691      	mov	r9, r2
 81073ee:	f023 0820 	bic.w	r8, r3, #32
 81073f2:	bfbc      	itt	lt
 81073f4:	4622      	movlt	r2, r4
 81073f6:	4614      	movlt	r4, r2
 81073f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81073fc:	d005      	beq.n	810740a <__cvt+0x42>
 81073fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8107402:	d100      	bne.n	8107406 <__cvt+0x3e>
 8107404:	3601      	adds	r6, #1
 8107406:	2102      	movs	r1, #2
 8107408:	e000      	b.n	810740c <__cvt+0x44>
 810740a:	2103      	movs	r1, #3
 810740c:	ab03      	add	r3, sp, #12
 810740e:	9301      	str	r3, [sp, #4]
 8107410:	ab02      	add	r3, sp, #8
 8107412:	9300      	str	r3, [sp, #0]
 8107414:	ec45 4b10 	vmov	d0, r4, r5
 8107418:	4653      	mov	r3, sl
 810741a:	4632      	mov	r2, r6
 810741c:	f001 fefc 	bl	8109218 <_dtoa_r>
 8107420:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8107424:	4607      	mov	r7, r0
 8107426:	d102      	bne.n	810742e <__cvt+0x66>
 8107428:	f019 0f01 	tst.w	r9, #1
 810742c:	d022      	beq.n	8107474 <__cvt+0xac>
 810742e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8107432:	eb07 0906 	add.w	r9, r7, r6
 8107436:	d110      	bne.n	810745a <__cvt+0x92>
 8107438:	783b      	ldrb	r3, [r7, #0]
 810743a:	2b30      	cmp	r3, #48	; 0x30
 810743c:	d10a      	bne.n	8107454 <__cvt+0x8c>
 810743e:	2200      	movs	r2, #0
 8107440:	2300      	movs	r3, #0
 8107442:	4620      	mov	r0, r4
 8107444:	4629      	mov	r1, r5
 8107446:	f7f9 fbc7 	bl	8100bd8 <__aeabi_dcmpeq>
 810744a:	b918      	cbnz	r0, 8107454 <__cvt+0x8c>
 810744c:	f1c6 0601 	rsb	r6, r6, #1
 8107450:	f8ca 6000 	str.w	r6, [sl]
 8107454:	f8da 3000 	ldr.w	r3, [sl]
 8107458:	4499      	add	r9, r3
 810745a:	2200      	movs	r2, #0
 810745c:	2300      	movs	r3, #0
 810745e:	4620      	mov	r0, r4
 8107460:	4629      	mov	r1, r5
 8107462:	f7f9 fbb9 	bl	8100bd8 <__aeabi_dcmpeq>
 8107466:	b108      	cbz	r0, 810746c <__cvt+0xa4>
 8107468:	f8cd 900c 	str.w	r9, [sp, #12]
 810746c:	2230      	movs	r2, #48	; 0x30
 810746e:	9b03      	ldr	r3, [sp, #12]
 8107470:	454b      	cmp	r3, r9
 8107472:	d307      	bcc.n	8107484 <__cvt+0xbc>
 8107474:	9b03      	ldr	r3, [sp, #12]
 8107476:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8107478:	1bdb      	subs	r3, r3, r7
 810747a:	4638      	mov	r0, r7
 810747c:	6013      	str	r3, [r2, #0]
 810747e:	b004      	add	sp, #16
 8107480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107484:	1c59      	adds	r1, r3, #1
 8107486:	9103      	str	r1, [sp, #12]
 8107488:	701a      	strb	r2, [r3, #0]
 810748a:	e7f0      	b.n	810746e <__cvt+0xa6>

0810748c <__exponent>:
 810748c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810748e:	4603      	mov	r3, r0
 8107490:	2900      	cmp	r1, #0
 8107492:	bfb8      	it	lt
 8107494:	4249      	neglt	r1, r1
 8107496:	f803 2b02 	strb.w	r2, [r3], #2
 810749a:	bfb4      	ite	lt
 810749c:	222d      	movlt	r2, #45	; 0x2d
 810749e:	222b      	movge	r2, #43	; 0x2b
 81074a0:	2909      	cmp	r1, #9
 81074a2:	7042      	strb	r2, [r0, #1]
 81074a4:	dd2a      	ble.n	81074fc <__exponent+0x70>
 81074a6:	f10d 0407 	add.w	r4, sp, #7
 81074aa:	46a4      	mov	ip, r4
 81074ac:	270a      	movs	r7, #10
 81074ae:	46a6      	mov	lr, r4
 81074b0:	460a      	mov	r2, r1
 81074b2:	fb91 f6f7 	sdiv	r6, r1, r7
 81074b6:	fb07 1516 	mls	r5, r7, r6, r1
 81074ba:	3530      	adds	r5, #48	; 0x30
 81074bc:	2a63      	cmp	r2, #99	; 0x63
 81074be:	f104 34ff 	add.w	r4, r4, #4294967295
 81074c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 81074c6:	4631      	mov	r1, r6
 81074c8:	dcf1      	bgt.n	81074ae <__exponent+0x22>
 81074ca:	3130      	adds	r1, #48	; 0x30
 81074cc:	f1ae 0502 	sub.w	r5, lr, #2
 81074d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 81074d4:	1c44      	adds	r4, r0, #1
 81074d6:	4629      	mov	r1, r5
 81074d8:	4561      	cmp	r1, ip
 81074da:	d30a      	bcc.n	81074f2 <__exponent+0x66>
 81074dc:	f10d 0209 	add.w	r2, sp, #9
 81074e0:	eba2 020e 	sub.w	r2, r2, lr
 81074e4:	4565      	cmp	r5, ip
 81074e6:	bf88      	it	hi
 81074e8:	2200      	movhi	r2, #0
 81074ea:	4413      	add	r3, r2
 81074ec:	1a18      	subs	r0, r3, r0
 81074ee:	b003      	add	sp, #12
 81074f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81074f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 81074f6:	f804 2f01 	strb.w	r2, [r4, #1]!
 81074fa:	e7ed      	b.n	81074d8 <__exponent+0x4c>
 81074fc:	2330      	movs	r3, #48	; 0x30
 81074fe:	3130      	adds	r1, #48	; 0x30
 8107500:	7083      	strb	r3, [r0, #2]
 8107502:	70c1      	strb	r1, [r0, #3]
 8107504:	1d03      	adds	r3, r0, #4
 8107506:	e7f1      	b.n	81074ec <__exponent+0x60>

08107508 <_printf_float>:
 8107508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810750c:	ed2d 8b02 	vpush	{d8}
 8107510:	b08d      	sub	sp, #52	; 0x34
 8107512:	460c      	mov	r4, r1
 8107514:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8107518:	4616      	mov	r6, r2
 810751a:	461f      	mov	r7, r3
 810751c:	4605      	mov	r5, r0
 810751e:	f003 f98f 	bl	810a840 <_localeconv_r>
 8107522:	f8d0 a000 	ldr.w	sl, [r0]
 8107526:	4650      	mov	r0, sl
 8107528:	f7f8 feda 	bl	81002e0 <strlen>
 810752c:	2300      	movs	r3, #0
 810752e:	930a      	str	r3, [sp, #40]	; 0x28
 8107530:	6823      	ldr	r3, [r4, #0]
 8107532:	9305      	str	r3, [sp, #20]
 8107534:	f8d8 3000 	ldr.w	r3, [r8]
 8107538:	f894 b018 	ldrb.w	fp, [r4, #24]
 810753c:	3307      	adds	r3, #7
 810753e:	f023 0307 	bic.w	r3, r3, #7
 8107542:	f103 0208 	add.w	r2, r3, #8
 8107546:	f8c8 2000 	str.w	r2, [r8]
 810754a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810754e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8107552:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8107556:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810755a:	9307      	str	r3, [sp, #28]
 810755c:	f8cd 8018 	str.w	r8, [sp, #24]
 8107560:	ee08 0a10 	vmov	s16, r0
 8107564:	4b9f      	ldr	r3, [pc, #636]	; (81077e4 <_printf_float+0x2dc>)
 8107566:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810756a:	f04f 32ff 	mov.w	r2, #4294967295
 810756e:	f7f9 fb65 	bl	8100c3c <__aeabi_dcmpun>
 8107572:	bb88      	cbnz	r0, 81075d8 <_printf_float+0xd0>
 8107574:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8107578:	4b9a      	ldr	r3, [pc, #616]	; (81077e4 <_printf_float+0x2dc>)
 810757a:	f04f 32ff 	mov.w	r2, #4294967295
 810757e:	f7f9 fb3f 	bl	8100c00 <__aeabi_dcmple>
 8107582:	bb48      	cbnz	r0, 81075d8 <_printf_float+0xd0>
 8107584:	2200      	movs	r2, #0
 8107586:	2300      	movs	r3, #0
 8107588:	4640      	mov	r0, r8
 810758a:	4649      	mov	r1, r9
 810758c:	f7f9 fb2e 	bl	8100bec <__aeabi_dcmplt>
 8107590:	b110      	cbz	r0, 8107598 <_printf_float+0x90>
 8107592:	232d      	movs	r3, #45	; 0x2d
 8107594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107598:	4b93      	ldr	r3, [pc, #588]	; (81077e8 <_printf_float+0x2e0>)
 810759a:	4894      	ldr	r0, [pc, #592]	; (81077ec <_printf_float+0x2e4>)
 810759c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 81075a0:	bf94      	ite	ls
 81075a2:	4698      	movls	r8, r3
 81075a4:	4680      	movhi	r8, r0
 81075a6:	2303      	movs	r3, #3
 81075a8:	6123      	str	r3, [r4, #16]
 81075aa:	9b05      	ldr	r3, [sp, #20]
 81075ac:	f023 0204 	bic.w	r2, r3, #4
 81075b0:	6022      	str	r2, [r4, #0]
 81075b2:	f04f 0900 	mov.w	r9, #0
 81075b6:	9700      	str	r7, [sp, #0]
 81075b8:	4633      	mov	r3, r6
 81075ba:	aa0b      	add	r2, sp, #44	; 0x2c
 81075bc:	4621      	mov	r1, r4
 81075be:	4628      	mov	r0, r5
 81075c0:	f000 f9d8 	bl	8107974 <_printf_common>
 81075c4:	3001      	adds	r0, #1
 81075c6:	f040 8090 	bne.w	81076ea <_printf_float+0x1e2>
 81075ca:	f04f 30ff 	mov.w	r0, #4294967295
 81075ce:	b00d      	add	sp, #52	; 0x34
 81075d0:	ecbd 8b02 	vpop	{d8}
 81075d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81075d8:	4642      	mov	r2, r8
 81075da:	464b      	mov	r3, r9
 81075dc:	4640      	mov	r0, r8
 81075de:	4649      	mov	r1, r9
 81075e0:	f7f9 fb2c 	bl	8100c3c <__aeabi_dcmpun>
 81075e4:	b140      	cbz	r0, 81075f8 <_printf_float+0xf0>
 81075e6:	464b      	mov	r3, r9
 81075e8:	2b00      	cmp	r3, #0
 81075ea:	bfbc      	itt	lt
 81075ec:	232d      	movlt	r3, #45	; 0x2d
 81075ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 81075f2:	487f      	ldr	r0, [pc, #508]	; (81077f0 <_printf_float+0x2e8>)
 81075f4:	4b7f      	ldr	r3, [pc, #508]	; (81077f4 <_printf_float+0x2ec>)
 81075f6:	e7d1      	b.n	810759c <_printf_float+0x94>
 81075f8:	6863      	ldr	r3, [r4, #4]
 81075fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 81075fe:	9206      	str	r2, [sp, #24]
 8107600:	1c5a      	adds	r2, r3, #1
 8107602:	d13f      	bne.n	8107684 <_printf_float+0x17c>
 8107604:	2306      	movs	r3, #6
 8107606:	6063      	str	r3, [r4, #4]
 8107608:	9b05      	ldr	r3, [sp, #20]
 810760a:	6861      	ldr	r1, [r4, #4]
 810760c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8107610:	2300      	movs	r3, #0
 8107612:	9303      	str	r3, [sp, #12]
 8107614:	ab0a      	add	r3, sp, #40	; 0x28
 8107616:	e9cd b301 	strd	fp, r3, [sp, #4]
 810761a:	ab09      	add	r3, sp, #36	; 0x24
 810761c:	ec49 8b10 	vmov	d0, r8, r9
 8107620:	9300      	str	r3, [sp, #0]
 8107622:	6022      	str	r2, [r4, #0]
 8107624:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8107628:	4628      	mov	r0, r5
 810762a:	f7ff fecd 	bl	81073c8 <__cvt>
 810762e:	9b06      	ldr	r3, [sp, #24]
 8107630:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107632:	2b47      	cmp	r3, #71	; 0x47
 8107634:	4680      	mov	r8, r0
 8107636:	d108      	bne.n	810764a <_printf_float+0x142>
 8107638:	1cc8      	adds	r0, r1, #3
 810763a:	db02      	blt.n	8107642 <_printf_float+0x13a>
 810763c:	6863      	ldr	r3, [r4, #4]
 810763e:	4299      	cmp	r1, r3
 8107640:	dd41      	ble.n	81076c6 <_printf_float+0x1be>
 8107642:	f1ab 0b02 	sub.w	fp, fp, #2
 8107646:	fa5f fb8b 	uxtb.w	fp, fp
 810764a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 810764e:	d820      	bhi.n	8107692 <_printf_float+0x18a>
 8107650:	3901      	subs	r1, #1
 8107652:	465a      	mov	r2, fp
 8107654:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8107658:	9109      	str	r1, [sp, #36]	; 0x24
 810765a:	f7ff ff17 	bl	810748c <__exponent>
 810765e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107660:	1813      	adds	r3, r2, r0
 8107662:	2a01      	cmp	r2, #1
 8107664:	4681      	mov	r9, r0
 8107666:	6123      	str	r3, [r4, #16]
 8107668:	dc02      	bgt.n	8107670 <_printf_float+0x168>
 810766a:	6822      	ldr	r2, [r4, #0]
 810766c:	07d2      	lsls	r2, r2, #31
 810766e:	d501      	bpl.n	8107674 <_printf_float+0x16c>
 8107670:	3301      	adds	r3, #1
 8107672:	6123      	str	r3, [r4, #16]
 8107674:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8107678:	2b00      	cmp	r3, #0
 810767a:	d09c      	beq.n	81075b6 <_printf_float+0xae>
 810767c:	232d      	movs	r3, #45	; 0x2d
 810767e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107682:	e798      	b.n	81075b6 <_printf_float+0xae>
 8107684:	9a06      	ldr	r2, [sp, #24]
 8107686:	2a47      	cmp	r2, #71	; 0x47
 8107688:	d1be      	bne.n	8107608 <_printf_float+0x100>
 810768a:	2b00      	cmp	r3, #0
 810768c:	d1bc      	bne.n	8107608 <_printf_float+0x100>
 810768e:	2301      	movs	r3, #1
 8107690:	e7b9      	b.n	8107606 <_printf_float+0xfe>
 8107692:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8107696:	d118      	bne.n	81076ca <_printf_float+0x1c2>
 8107698:	2900      	cmp	r1, #0
 810769a:	6863      	ldr	r3, [r4, #4]
 810769c:	dd0b      	ble.n	81076b6 <_printf_float+0x1ae>
 810769e:	6121      	str	r1, [r4, #16]
 81076a0:	b913      	cbnz	r3, 81076a8 <_printf_float+0x1a0>
 81076a2:	6822      	ldr	r2, [r4, #0]
 81076a4:	07d0      	lsls	r0, r2, #31
 81076a6:	d502      	bpl.n	81076ae <_printf_float+0x1a6>
 81076a8:	3301      	adds	r3, #1
 81076aa:	440b      	add	r3, r1
 81076ac:	6123      	str	r3, [r4, #16]
 81076ae:	65a1      	str	r1, [r4, #88]	; 0x58
 81076b0:	f04f 0900 	mov.w	r9, #0
 81076b4:	e7de      	b.n	8107674 <_printf_float+0x16c>
 81076b6:	b913      	cbnz	r3, 81076be <_printf_float+0x1b6>
 81076b8:	6822      	ldr	r2, [r4, #0]
 81076ba:	07d2      	lsls	r2, r2, #31
 81076bc:	d501      	bpl.n	81076c2 <_printf_float+0x1ba>
 81076be:	3302      	adds	r3, #2
 81076c0:	e7f4      	b.n	81076ac <_printf_float+0x1a4>
 81076c2:	2301      	movs	r3, #1
 81076c4:	e7f2      	b.n	81076ac <_printf_float+0x1a4>
 81076c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 81076ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81076cc:	4299      	cmp	r1, r3
 81076ce:	db05      	blt.n	81076dc <_printf_float+0x1d4>
 81076d0:	6823      	ldr	r3, [r4, #0]
 81076d2:	6121      	str	r1, [r4, #16]
 81076d4:	07d8      	lsls	r0, r3, #31
 81076d6:	d5ea      	bpl.n	81076ae <_printf_float+0x1a6>
 81076d8:	1c4b      	adds	r3, r1, #1
 81076da:	e7e7      	b.n	81076ac <_printf_float+0x1a4>
 81076dc:	2900      	cmp	r1, #0
 81076de:	bfd4      	ite	le
 81076e0:	f1c1 0202 	rsble	r2, r1, #2
 81076e4:	2201      	movgt	r2, #1
 81076e6:	4413      	add	r3, r2
 81076e8:	e7e0      	b.n	81076ac <_printf_float+0x1a4>
 81076ea:	6823      	ldr	r3, [r4, #0]
 81076ec:	055a      	lsls	r2, r3, #21
 81076ee:	d407      	bmi.n	8107700 <_printf_float+0x1f8>
 81076f0:	6923      	ldr	r3, [r4, #16]
 81076f2:	4642      	mov	r2, r8
 81076f4:	4631      	mov	r1, r6
 81076f6:	4628      	mov	r0, r5
 81076f8:	47b8      	blx	r7
 81076fa:	3001      	adds	r0, #1
 81076fc:	d12c      	bne.n	8107758 <_printf_float+0x250>
 81076fe:	e764      	b.n	81075ca <_printf_float+0xc2>
 8107700:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8107704:	f240 80e0 	bls.w	81078c8 <_printf_float+0x3c0>
 8107708:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 810770c:	2200      	movs	r2, #0
 810770e:	2300      	movs	r3, #0
 8107710:	f7f9 fa62 	bl	8100bd8 <__aeabi_dcmpeq>
 8107714:	2800      	cmp	r0, #0
 8107716:	d034      	beq.n	8107782 <_printf_float+0x27a>
 8107718:	4a37      	ldr	r2, [pc, #220]	; (81077f8 <_printf_float+0x2f0>)
 810771a:	2301      	movs	r3, #1
 810771c:	4631      	mov	r1, r6
 810771e:	4628      	mov	r0, r5
 8107720:	47b8      	blx	r7
 8107722:	3001      	adds	r0, #1
 8107724:	f43f af51 	beq.w	81075ca <_printf_float+0xc2>
 8107728:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810772c:	429a      	cmp	r2, r3
 810772e:	db02      	blt.n	8107736 <_printf_float+0x22e>
 8107730:	6823      	ldr	r3, [r4, #0]
 8107732:	07d8      	lsls	r0, r3, #31
 8107734:	d510      	bpl.n	8107758 <_printf_float+0x250>
 8107736:	ee18 3a10 	vmov	r3, s16
 810773a:	4652      	mov	r2, sl
 810773c:	4631      	mov	r1, r6
 810773e:	4628      	mov	r0, r5
 8107740:	47b8      	blx	r7
 8107742:	3001      	adds	r0, #1
 8107744:	f43f af41 	beq.w	81075ca <_printf_float+0xc2>
 8107748:	f04f 0800 	mov.w	r8, #0
 810774c:	f104 091a 	add.w	r9, r4, #26
 8107750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107752:	3b01      	subs	r3, #1
 8107754:	4543      	cmp	r3, r8
 8107756:	dc09      	bgt.n	810776c <_printf_float+0x264>
 8107758:	6823      	ldr	r3, [r4, #0]
 810775a:	079b      	lsls	r3, r3, #30
 810775c:	f100 8105 	bmi.w	810796a <_printf_float+0x462>
 8107760:	68e0      	ldr	r0, [r4, #12]
 8107762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107764:	4298      	cmp	r0, r3
 8107766:	bfb8      	it	lt
 8107768:	4618      	movlt	r0, r3
 810776a:	e730      	b.n	81075ce <_printf_float+0xc6>
 810776c:	2301      	movs	r3, #1
 810776e:	464a      	mov	r2, r9
 8107770:	4631      	mov	r1, r6
 8107772:	4628      	mov	r0, r5
 8107774:	47b8      	blx	r7
 8107776:	3001      	adds	r0, #1
 8107778:	f43f af27 	beq.w	81075ca <_printf_float+0xc2>
 810777c:	f108 0801 	add.w	r8, r8, #1
 8107780:	e7e6      	b.n	8107750 <_printf_float+0x248>
 8107782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107784:	2b00      	cmp	r3, #0
 8107786:	dc39      	bgt.n	81077fc <_printf_float+0x2f4>
 8107788:	4a1b      	ldr	r2, [pc, #108]	; (81077f8 <_printf_float+0x2f0>)
 810778a:	2301      	movs	r3, #1
 810778c:	4631      	mov	r1, r6
 810778e:	4628      	mov	r0, r5
 8107790:	47b8      	blx	r7
 8107792:	3001      	adds	r0, #1
 8107794:	f43f af19 	beq.w	81075ca <_printf_float+0xc2>
 8107798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810779c:	4313      	orrs	r3, r2
 810779e:	d102      	bne.n	81077a6 <_printf_float+0x29e>
 81077a0:	6823      	ldr	r3, [r4, #0]
 81077a2:	07d9      	lsls	r1, r3, #31
 81077a4:	d5d8      	bpl.n	8107758 <_printf_float+0x250>
 81077a6:	ee18 3a10 	vmov	r3, s16
 81077aa:	4652      	mov	r2, sl
 81077ac:	4631      	mov	r1, r6
 81077ae:	4628      	mov	r0, r5
 81077b0:	47b8      	blx	r7
 81077b2:	3001      	adds	r0, #1
 81077b4:	f43f af09 	beq.w	81075ca <_printf_float+0xc2>
 81077b8:	f04f 0900 	mov.w	r9, #0
 81077bc:	f104 0a1a 	add.w	sl, r4, #26
 81077c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81077c2:	425b      	negs	r3, r3
 81077c4:	454b      	cmp	r3, r9
 81077c6:	dc01      	bgt.n	81077cc <_printf_float+0x2c4>
 81077c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81077ca:	e792      	b.n	81076f2 <_printf_float+0x1ea>
 81077cc:	2301      	movs	r3, #1
 81077ce:	4652      	mov	r2, sl
 81077d0:	4631      	mov	r1, r6
 81077d2:	4628      	mov	r0, r5
 81077d4:	47b8      	blx	r7
 81077d6:	3001      	adds	r0, #1
 81077d8:	f43f aef7 	beq.w	81075ca <_printf_float+0xc2>
 81077dc:	f109 0901 	add.w	r9, r9, #1
 81077e0:	e7ee      	b.n	81077c0 <_printf_float+0x2b8>
 81077e2:	bf00      	nop
 81077e4:	7fefffff 	.word	0x7fefffff
 81077e8:	0810c130 	.word	0x0810c130
 81077ec:	0810c134 	.word	0x0810c134
 81077f0:	0810c13c 	.word	0x0810c13c
 81077f4:	0810c138 	.word	0x0810c138
 81077f8:	0810c140 	.word	0x0810c140
 81077fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81077fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107800:	429a      	cmp	r2, r3
 8107802:	bfa8      	it	ge
 8107804:	461a      	movge	r2, r3
 8107806:	2a00      	cmp	r2, #0
 8107808:	4691      	mov	r9, r2
 810780a:	dc37      	bgt.n	810787c <_printf_float+0x374>
 810780c:	f04f 0b00 	mov.w	fp, #0
 8107810:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8107814:	f104 021a 	add.w	r2, r4, #26
 8107818:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810781a:	9305      	str	r3, [sp, #20]
 810781c:	eba3 0309 	sub.w	r3, r3, r9
 8107820:	455b      	cmp	r3, fp
 8107822:	dc33      	bgt.n	810788c <_printf_float+0x384>
 8107824:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107828:	429a      	cmp	r2, r3
 810782a:	db3b      	blt.n	81078a4 <_printf_float+0x39c>
 810782c:	6823      	ldr	r3, [r4, #0]
 810782e:	07da      	lsls	r2, r3, #31
 8107830:	d438      	bmi.n	81078a4 <_printf_float+0x39c>
 8107832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107834:	9a05      	ldr	r2, [sp, #20]
 8107836:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107838:	1a9a      	subs	r2, r3, r2
 810783a:	eba3 0901 	sub.w	r9, r3, r1
 810783e:	4591      	cmp	r9, r2
 8107840:	bfa8      	it	ge
 8107842:	4691      	movge	r9, r2
 8107844:	f1b9 0f00 	cmp.w	r9, #0
 8107848:	dc35      	bgt.n	81078b6 <_printf_float+0x3ae>
 810784a:	f04f 0800 	mov.w	r8, #0
 810784e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8107852:	f104 0a1a 	add.w	sl, r4, #26
 8107856:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 810785a:	1a9b      	subs	r3, r3, r2
 810785c:	eba3 0309 	sub.w	r3, r3, r9
 8107860:	4543      	cmp	r3, r8
 8107862:	f77f af79 	ble.w	8107758 <_printf_float+0x250>
 8107866:	2301      	movs	r3, #1
 8107868:	4652      	mov	r2, sl
 810786a:	4631      	mov	r1, r6
 810786c:	4628      	mov	r0, r5
 810786e:	47b8      	blx	r7
 8107870:	3001      	adds	r0, #1
 8107872:	f43f aeaa 	beq.w	81075ca <_printf_float+0xc2>
 8107876:	f108 0801 	add.w	r8, r8, #1
 810787a:	e7ec      	b.n	8107856 <_printf_float+0x34e>
 810787c:	4613      	mov	r3, r2
 810787e:	4631      	mov	r1, r6
 8107880:	4642      	mov	r2, r8
 8107882:	4628      	mov	r0, r5
 8107884:	47b8      	blx	r7
 8107886:	3001      	adds	r0, #1
 8107888:	d1c0      	bne.n	810780c <_printf_float+0x304>
 810788a:	e69e      	b.n	81075ca <_printf_float+0xc2>
 810788c:	2301      	movs	r3, #1
 810788e:	4631      	mov	r1, r6
 8107890:	4628      	mov	r0, r5
 8107892:	9205      	str	r2, [sp, #20]
 8107894:	47b8      	blx	r7
 8107896:	3001      	adds	r0, #1
 8107898:	f43f ae97 	beq.w	81075ca <_printf_float+0xc2>
 810789c:	9a05      	ldr	r2, [sp, #20]
 810789e:	f10b 0b01 	add.w	fp, fp, #1
 81078a2:	e7b9      	b.n	8107818 <_printf_float+0x310>
 81078a4:	ee18 3a10 	vmov	r3, s16
 81078a8:	4652      	mov	r2, sl
 81078aa:	4631      	mov	r1, r6
 81078ac:	4628      	mov	r0, r5
 81078ae:	47b8      	blx	r7
 81078b0:	3001      	adds	r0, #1
 81078b2:	d1be      	bne.n	8107832 <_printf_float+0x32a>
 81078b4:	e689      	b.n	81075ca <_printf_float+0xc2>
 81078b6:	9a05      	ldr	r2, [sp, #20]
 81078b8:	464b      	mov	r3, r9
 81078ba:	4442      	add	r2, r8
 81078bc:	4631      	mov	r1, r6
 81078be:	4628      	mov	r0, r5
 81078c0:	47b8      	blx	r7
 81078c2:	3001      	adds	r0, #1
 81078c4:	d1c1      	bne.n	810784a <_printf_float+0x342>
 81078c6:	e680      	b.n	81075ca <_printf_float+0xc2>
 81078c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81078ca:	2a01      	cmp	r2, #1
 81078cc:	dc01      	bgt.n	81078d2 <_printf_float+0x3ca>
 81078ce:	07db      	lsls	r3, r3, #31
 81078d0:	d538      	bpl.n	8107944 <_printf_float+0x43c>
 81078d2:	2301      	movs	r3, #1
 81078d4:	4642      	mov	r2, r8
 81078d6:	4631      	mov	r1, r6
 81078d8:	4628      	mov	r0, r5
 81078da:	47b8      	blx	r7
 81078dc:	3001      	adds	r0, #1
 81078de:	f43f ae74 	beq.w	81075ca <_printf_float+0xc2>
 81078e2:	ee18 3a10 	vmov	r3, s16
 81078e6:	4652      	mov	r2, sl
 81078e8:	4631      	mov	r1, r6
 81078ea:	4628      	mov	r0, r5
 81078ec:	47b8      	blx	r7
 81078ee:	3001      	adds	r0, #1
 81078f0:	f43f ae6b 	beq.w	81075ca <_printf_float+0xc2>
 81078f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81078f8:	2200      	movs	r2, #0
 81078fa:	2300      	movs	r3, #0
 81078fc:	f7f9 f96c 	bl	8100bd8 <__aeabi_dcmpeq>
 8107900:	b9d8      	cbnz	r0, 810793a <_printf_float+0x432>
 8107902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107904:	f108 0201 	add.w	r2, r8, #1
 8107908:	3b01      	subs	r3, #1
 810790a:	4631      	mov	r1, r6
 810790c:	4628      	mov	r0, r5
 810790e:	47b8      	blx	r7
 8107910:	3001      	adds	r0, #1
 8107912:	d10e      	bne.n	8107932 <_printf_float+0x42a>
 8107914:	e659      	b.n	81075ca <_printf_float+0xc2>
 8107916:	2301      	movs	r3, #1
 8107918:	4652      	mov	r2, sl
 810791a:	4631      	mov	r1, r6
 810791c:	4628      	mov	r0, r5
 810791e:	47b8      	blx	r7
 8107920:	3001      	adds	r0, #1
 8107922:	f43f ae52 	beq.w	81075ca <_printf_float+0xc2>
 8107926:	f108 0801 	add.w	r8, r8, #1
 810792a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810792c:	3b01      	subs	r3, #1
 810792e:	4543      	cmp	r3, r8
 8107930:	dcf1      	bgt.n	8107916 <_printf_float+0x40e>
 8107932:	464b      	mov	r3, r9
 8107934:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8107938:	e6dc      	b.n	81076f4 <_printf_float+0x1ec>
 810793a:	f04f 0800 	mov.w	r8, #0
 810793e:	f104 0a1a 	add.w	sl, r4, #26
 8107942:	e7f2      	b.n	810792a <_printf_float+0x422>
 8107944:	2301      	movs	r3, #1
 8107946:	4642      	mov	r2, r8
 8107948:	e7df      	b.n	810790a <_printf_float+0x402>
 810794a:	2301      	movs	r3, #1
 810794c:	464a      	mov	r2, r9
 810794e:	4631      	mov	r1, r6
 8107950:	4628      	mov	r0, r5
 8107952:	47b8      	blx	r7
 8107954:	3001      	adds	r0, #1
 8107956:	f43f ae38 	beq.w	81075ca <_printf_float+0xc2>
 810795a:	f108 0801 	add.w	r8, r8, #1
 810795e:	68e3      	ldr	r3, [r4, #12]
 8107960:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8107962:	1a5b      	subs	r3, r3, r1
 8107964:	4543      	cmp	r3, r8
 8107966:	dcf0      	bgt.n	810794a <_printf_float+0x442>
 8107968:	e6fa      	b.n	8107760 <_printf_float+0x258>
 810796a:	f04f 0800 	mov.w	r8, #0
 810796e:	f104 0919 	add.w	r9, r4, #25
 8107972:	e7f4      	b.n	810795e <_printf_float+0x456>

08107974 <_printf_common>:
 8107974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8107978:	4616      	mov	r6, r2
 810797a:	4699      	mov	r9, r3
 810797c:	688a      	ldr	r2, [r1, #8]
 810797e:	690b      	ldr	r3, [r1, #16]
 8107980:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8107984:	4293      	cmp	r3, r2
 8107986:	bfb8      	it	lt
 8107988:	4613      	movlt	r3, r2
 810798a:	6033      	str	r3, [r6, #0]
 810798c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8107990:	4607      	mov	r7, r0
 8107992:	460c      	mov	r4, r1
 8107994:	b10a      	cbz	r2, 810799a <_printf_common+0x26>
 8107996:	3301      	adds	r3, #1
 8107998:	6033      	str	r3, [r6, #0]
 810799a:	6823      	ldr	r3, [r4, #0]
 810799c:	0699      	lsls	r1, r3, #26
 810799e:	bf42      	ittt	mi
 81079a0:	6833      	ldrmi	r3, [r6, #0]
 81079a2:	3302      	addmi	r3, #2
 81079a4:	6033      	strmi	r3, [r6, #0]
 81079a6:	6825      	ldr	r5, [r4, #0]
 81079a8:	f015 0506 	ands.w	r5, r5, #6
 81079ac:	d106      	bne.n	81079bc <_printf_common+0x48>
 81079ae:	f104 0a19 	add.w	sl, r4, #25
 81079b2:	68e3      	ldr	r3, [r4, #12]
 81079b4:	6832      	ldr	r2, [r6, #0]
 81079b6:	1a9b      	subs	r3, r3, r2
 81079b8:	42ab      	cmp	r3, r5
 81079ba:	dc26      	bgt.n	8107a0a <_printf_common+0x96>
 81079bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 81079c0:	1e13      	subs	r3, r2, #0
 81079c2:	6822      	ldr	r2, [r4, #0]
 81079c4:	bf18      	it	ne
 81079c6:	2301      	movne	r3, #1
 81079c8:	0692      	lsls	r2, r2, #26
 81079ca:	d42b      	bmi.n	8107a24 <_printf_common+0xb0>
 81079cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81079d0:	4649      	mov	r1, r9
 81079d2:	4638      	mov	r0, r7
 81079d4:	47c0      	blx	r8
 81079d6:	3001      	adds	r0, #1
 81079d8:	d01e      	beq.n	8107a18 <_printf_common+0xa4>
 81079da:	6823      	ldr	r3, [r4, #0]
 81079dc:	68e5      	ldr	r5, [r4, #12]
 81079de:	6832      	ldr	r2, [r6, #0]
 81079e0:	f003 0306 	and.w	r3, r3, #6
 81079e4:	2b04      	cmp	r3, #4
 81079e6:	bf08      	it	eq
 81079e8:	1aad      	subeq	r5, r5, r2
 81079ea:	68a3      	ldr	r3, [r4, #8]
 81079ec:	6922      	ldr	r2, [r4, #16]
 81079ee:	bf0c      	ite	eq
 81079f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 81079f4:	2500      	movne	r5, #0
 81079f6:	4293      	cmp	r3, r2
 81079f8:	bfc4      	itt	gt
 81079fa:	1a9b      	subgt	r3, r3, r2
 81079fc:	18ed      	addgt	r5, r5, r3
 81079fe:	2600      	movs	r6, #0
 8107a00:	341a      	adds	r4, #26
 8107a02:	42b5      	cmp	r5, r6
 8107a04:	d11a      	bne.n	8107a3c <_printf_common+0xc8>
 8107a06:	2000      	movs	r0, #0
 8107a08:	e008      	b.n	8107a1c <_printf_common+0xa8>
 8107a0a:	2301      	movs	r3, #1
 8107a0c:	4652      	mov	r2, sl
 8107a0e:	4649      	mov	r1, r9
 8107a10:	4638      	mov	r0, r7
 8107a12:	47c0      	blx	r8
 8107a14:	3001      	adds	r0, #1
 8107a16:	d103      	bne.n	8107a20 <_printf_common+0xac>
 8107a18:	f04f 30ff 	mov.w	r0, #4294967295
 8107a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107a20:	3501      	adds	r5, #1
 8107a22:	e7c6      	b.n	81079b2 <_printf_common+0x3e>
 8107a24:	18e1      	adds	r1, r4, r3
 8107a26:	1c5a      	adds	r2, r3, #1
 8107a28:	2030      	movs	r0, #48	; 0x30
 8107a2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8107a2e:	4422      	add	r2, r4
 8107a30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8107a34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8107a38:	3302      	adds	r3, #2
 8107a3a:	e7c7      	b.n	81079cc <_printf_common+0x58>
 8107a3c:	2301      	movs	r3, #1
 8107a3e:	4622      	mov	r2, r4
 8107a40:	4649      	mov	r1, r9
 8107a42:	4638      	mov	r0, r7
 8107a44:	47c0      	blx	r8
 8107a46:	3001      	adds	r0, #1
 8107a48:	d0e6      	beq.n	8107a18 <_printf_common+0xa4>
 8107a4a:	3601      	adds	r6, #1
 8107a4c:	e7d9      	b.n	8107a02 <_printf_common+0x8e>
	...

08107a50 <_printf_i>:
 8107a50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8107a54:	7e0f      	ldrb	r7, [r1, #24]
 8107a56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8107a58:	2f78      	cmp	r7, #120	; 0x78
 8107a5a:	4691      	mov	r9, r2
 8107a5c:	4680      	mov	r8, r0
 8107a5e:	460c      	mov	r4, r1
 8107a60:	469a      	mov	sl, r3
 8107a62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8107a66:	d807      	bhi.n	8107a78 <_printf_i+0x28>
 8107a68:	2f62      	cmp	r7, #98	; 0x62
 8107a6a:	d80a      	bhi.n	8107a82 <_printf_i+0x32>
 8107a6c:	2f00      	cmp	r7, #0
 8107a6e:	f000 80d8 	beq.w	8107c22 <_printf_i+0x1d2>
 8107a72:	2f58      	cmp	r7, #88	; 0x58
 8107a74:	f000 80a3 	beq.w	8107bbe <_printf_i+0x16e>
 8107a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8107a7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8107a80:	e03a      	b.n	8107af8 <_printf_i+0xa8>
 8107a82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8107a86:	2b15      	cmp	r3, #21
 8107a88:	d8f6      	bhi.n	8107a78 <_printf_i+0x28>
 8107a8a:	a101      	add	r1, pc, #4	; (adr r1, 8107a90 <_printf_i+0x40>)
 8107a8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8107a90:	08107ae9 	.word	0x08107ae9
 8107a94:	08107afd 	.word	0x08107afd
 8107a98:	08107a79 	.word	0x08107a79
 8107a9c:	08107a79 	.word	0x08107a79
 8107aa0:	08107a79 	.word	0x08107a79
 8107aa4:	08107a79 	.word	0x08107a79
 8107aa8:	08107afd 	.word	0x08107afd
 8107aac:	08107a79 	.word	0x08107a79
 8107ab0:	08107a79 	.word	0x08107a79
 8107ab4:	08107a79 	.word	0x08107a79
 8107ab8:	08107a79 	.word	0x08107a79
 8107abc:	08107c09 	.word	0x08107c09
 8107ac0:	08107b2d 	.word	0x08107b2d
 8107ac4:	08107beb 	.word	0x08107beb
 8107ac8:	08107a79 	.word	0x08107a79
 8107acc:	08107a79 	.word	0x08107a79
 8107ad0:	08107c2b 	.word	0x08107c2b
 8107ad4:	08107a79 	.word	0x08107a79
 8107ad8:	08107b2d 	.word	0x08107b2d
 8107adc:	08107a79 	.word	0x08107a79
 8107ae0:	08107a79 	.word	0x08107a79
 8107ae4:	08107bf3 	.word	0x08107bf3
 8107ae8:	682b      	ldr	r3, [r5, #0]
 8107aea:	1d1a      	adds	r2, r3, #4
 8107aec:	681b      	ldr	r3, [r3, #0]
 8107aee:	602a      	str	r2, [r5, #0]
 8107af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8107af4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8107af8:	2301      	movs	r3, #1
 8107afa:	e0a3      	b.n	8107c44 <_printf_i+0x1f4>
 8107afc:	6820      	ldr	r0, [r4, #0]
 8107afe:	6829      	ldr	r1, [r5, #0]
 8107b00:	0606      	lsls	r6, r0, #24
 8107b02:	f101 0304 	add.w	r3, r1, #4
 8107b06:	d50a      	bpl.n	8107b1e <_printf_i+0xce>
 8107b08:	680e      	ldr	r6, [r1, #0]
 8107b0a:	602b      	str	r3, [r5, #0]
 8107b0c:	2e00      	cmp	r6, #0
 8107b0e:	da03      	bge.n	8107b18 <_printf_i+0xc8>
 8107b10:	232d      	movs	r3, #45	; 0x2d
 8107b12:	4276      	negs	r6, r6
 8107b14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107b18:	485e      	ldr	r0, [pc, #376]	; (8107c94 <_printf_i+0x244>)
 8107b1a:	230a      	movs	r3, #10
 8107b1c:	e019      	b.n	8107b52 <_printf_i+0x102>
 8107b1e:	680e      	ldr	r6, [r1, #0]
 8107b20:	602b      	str	r3, [r5, #0]
 8107b22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8107b26:	bf18      	it	ne
 8107b28:	b236      	sxthne	r6, r6
 8107b2a:	e7ef      	b.n	8107b0c <_printf_i+0xbc>
 8107b2c:	682b      	ldr	r3, [r5, #0]
 8107b2e:	6820      	ldr	r0, [r4, #0]
 8107b30:	1d19      	adds	r1, r3, #4
 8107b32:	6029      	str	r1, [r5, #0]
 8107b34:	0601      	lsls	r1, r0, #24
 8107b36:	d501      	bpl.n	8107b3c <_printf_i+0xec>
 8107b38:	681e      	ldr	r6, [r3, #0]
 8107b3a:	e002      	b.n	8107b42 <_printf_i+0xf2>
 8107b3c:	0646      	lsls	r6, r0, #25
 8107b3e:	d5fb      	bpl.n	8107b38 <_printf_i+0xe8>
 8107b40:	881e      	ldrh	r6, [r3, #0]
 8107b42:	4854      	ldr	r0, [pc, #336]	; (8107c94 <_printf_i+0x244>)
 8107b44:	2f6f      	cmp	r7, #111	; 0x6f
 8107b46:	bf0c      	ite	eq
 8107b48:	2308      	moveq	r3, #8
 8107b4a:	230a      	movne	r3, #10
 8107b4c:	2100      	movs	r1, #0
 8107b4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8107b52:	6865      	ldr	r5, [r4, #4]
 8107b54:	60a5      	str	r5, [r4, #8]
 8107b56:	2d00      	cmp	r5, #0
 8107b58:	bfa2      	ittt	ge
 8107b5a:	6821      	ldrge	r1, [r4, #0]
 8107b5c:	f021 0104 	bicge.w	r1, r1, #4
 8107b60:	6021      	strge	r1, [r4, #0]
 8107b62:	b90e      	cbnz	r6, 8107b68 <_printf_i+0x118>
 8107b64:	2d00      	cmp	r5, #0
 8107b66:	d04d      	beq.n	8107c04 <_printf_i+0x1b4>
 8107b68:	4615      	mov	r5, r2
 8107b6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8107b6e:	fb03 6711 	mls	r7, r3, r1, r6
 8107b72:	5dc7      	ldrb	r7, [r0, r7]
 8107b74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8107b78:	4637      	mov	r7, r6
 8107b7a:	42bb      	cmp	r3, r7
 8107b7c:	460e      	mov	r6, r1
 8107b7e:	d9f4      	bls.n	8107b6a <_printf_i+0x11a>
 8107b80:	2b08      	cmp	r3, #8
 8107b82:	d10b      	bne.n	8107b9c <_printf_i+0x14c>
 8107b84:	6823      	ldr	r3, [r4, #0]
 8107b86:	07de      	lsls	r6, r3, #31
 8107b88:	d508      	bpl.n	8107b9c <_printf_i+0x14c>
 8107b8a:	6923      	ldr	r3, [r4, #16]
 8107b8c:	6861      	ldr	r1, [r4, #4]
 8107b8e:	4299      	cmp	r1, r3
 8107b90:	bfde      	ittt	le
 8107b92:	2330      	movle	r3, #48	; 0x30
 8107b94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8107b98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8107b9c:	1b52      	subs	r2, r2, r5
 8107b9e:	6122      	str	r2, [r4, #16]
 8107ba0:	f8cd a000 	str.w	sl, [sp]
 8107ba4:	464b      	mov	r3, r9
 8107ba6:	aa03      	add	r2, sp, #12
 8107ba8:	4621      	mov	r1, r4
 8107baa:	4640      	mov	r0, r8
 8107bac:	f7ff fee2 	bl	8107974 <_printf_common>
 8107bb0:	3001      	adds	r0, #1
 8107bb2:	d14c      	bne.n	8107c4e <_printf_i+0x1fe>
 8107bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8107bb8:	b004      	add	sp, #16
 8107bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107bbe:	4835      	ldr	r0, [pc, #212]	; (8107c94 <_printf_i+0x244>)
 8107bc0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8107bc4:	6829      	ldr	r1, [r5, #0]
 8107bc6:	6823      	ldr	r3, [r4, #0]
 8107bc8:	f851 6b04 	ldr.w	r6, [r1], #4
 8107bcc:	6029      	str	r1, [r5, #0]
 8107bce:	061d      	lsls	r5, r3, #24
 8107bd0:	d514      	bpl.n	8107bfc <_printf_i+0x1ac>
 8107bd2:	07df      	lsls	r7, r3, #31
 8107bd4:	bf44      	itt	mi
 8107bd6:	f043 0320 	orrmi.w	r3, r3, #32
 8107bda:	6023      	strmi	r3, [r4, #0]
 8107bdc:	b91e      	cbnz	r6, 8107be6 <_printf_i+0x196>
 8107bde:	6823      	ldr	r3, [r4, #0]
 8107be0:	f023 0320 	bic.w	r3, r3, #32
 8107be4:	6023      	str	r3, [r4, #0]
 8107be6:	2310      	movs	r3, #16
 8107be8:	e7b0      	b.n	8107b4c <_printf_i+0xfc>
 8107bea:	6823      	ldr	r3, [r4, #0]
 8107bec:	f043 0320 	orr.w	r3, r3, #32
 8107bf0:	6023      	str	r3, [r4, #0]
 8107bf2:	2378      	movs	r3, #120	; 0x78
 8107bf4:	4828      	ldr	r0, [pc, #160]	; (8107c98 <_printf_i+0x248>)
 8107bf6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8107bfa:	e7e3      	b.n	8107bc4 <_printf_i+0x174>
 8107bfc:	0659      	lsls	r1, r3, #25
 8107bfe:	bf48      	it	mi
 8107c00:	b2b6      	uxthmi	r6, r6
 8107c02:	e7e6      	b.n	8107bd2 <_printf_i+0x182>
 8107c04:	4615      	mov	r5, r2
 8107c06:	e7bb      	b.n	8107b80 <_printf_i+0x130>
 8107c08:	682b      	ldr	r3, [r5, #0]
 8107c0a:	6826      	ldr	r6, [r4, #0]
 8107c0c:	6961      	ldr	r1, [r4, #20]
 8107c0e:	1d18      	adds	r0, r3, #4
 8107c10:	6028      	str	r0, [r5, #0]
 8107c12:	0635      	lsls	r5, r6, #24
 8107c14:	681b      	ldr	r3, [r3, #0]
 8107c16:	d501      	bpl.n	8107c1c <_printf_i+0x1cc>
 8107c18:	6019      	str	r1, [r3, #0]
 8107c1a:	e002      	b.n	8107c22 <_printf_i+0x1d2>
 8107c1c:	0670      	lsls	r0, r6, #25
 8107c1e:	d5fb      	bpl.n	8107c18 <_printf_i+0x1c8>
 8107c20:	8019      	strh	r1, [r3, #0]
 8107c22:	2300      	movs	r3, #0
 8107c24:	6123      	str	r3, [r4, #16]
 8107c26:	4615      	mov	r5, r2
 8107c28:	e7ba      	b.n	8107ba0 <_printf_i+0x150>
 8107c2a:	682b      	ldr	r3, [r5, #0]
 8107c2c:	1d1a      	adds	r2, r3, #4
 8107c2e:	602a      	str	r2, [r5, #0]
 8107c30:	681d      	ldr	r5, [r3, #0]
 8107c32:	6862      	ldr	r2, [r4, #4]
 8107c34:	2100      	movs	r1, #0
 8107c36:	4628      	mov	r0, r5
 8107c38:	f7f8 fb5a 	bl	81002f0 <memchr>
 8107c3c:	b108      	cbz	r0, 8107c42 <_printf_i+0x1f2>
 8107c3e:	1b40      	subs	r0, r0, r5
 8107c40:	6060      	str	r0, [r4, #4]
 8107c42:	6863      	ldr	r3, [r4, #4]
 8107c44:	6123      	str	r3, [r4, #16]
 8107c46:	2300      	movs	r3, #0
 8107c48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107c4c:	e7a8      	b.n	8107ba0 <_printf_i+0x150>
 8107c4e:	6923      	ldr	r3, [r4, #16]
 8107c50:	462a      	mov	r2, r5
 8107c52:	4649      	mov	r1, r9
 8107c54:	4640      	mov	r0, r8
 8107c56:	47d0      	blx	sl
 8107c58:	3001      	adds	r0, #1
 8107c5a:	d0ab      	beq.n	8107bb4 <_printf_i+0x164>
 8107c5c:	6823      	ldr	r3, [r4, #0]
 8107c5e:	079b      	lsls	r3, r3, #30
 8107c60:	d413      	bmi.n	8107c8a <_printf_i+0x23a>
 8107c62:	68e0      	ldr	r0, [r4, #12]
 8107c64:	9b03      	ldr	r3, [sp, #12]
 8107c66:	4298      	cmp	r0, r3
 8107c68:	bfb8      	it	lt
 8107c6a:	4618      	movlt	r0, r3
 8107c6c:	e7a4      	b.n	8107bb8 <_printf_i+0x168>
 8107c6e:	2301      	movs	r3, #1
 8107c70:	4632      	mov	r2, r6
 8107c72:	4649      	mov	r1, r9
 8107c74:	4640      	mov	r0, r8
 8107c76:	47d0      	blx	sl
 8107c78:	3001      	adds	r0, #1
 8107c7a:	d09b      	beq.n	8107bb4 <_printf_i+0x164>
 8107c7c:	3501      	adds	r5, #1
 8107c7e:	68e3      	ldr	r3, [r4, #12]
 8107c80:	9903      	ldr	r1, [sp, #12]
 8107c82:	1a5b      	subs	r3, r3, r1
 8107c84:	42ab      	cmp	r3, r5
 8107c86:	dcf2      	bgt.n	8107c6e <_printf_i+0x21e>
 8107c88:	e7eb      	b.n	8107c62 <_printf_i+0x212>
 8107c8a:	2500      	movs	r5, #0
 8107c8c:	f104 0619 	add.w	r6, r4, #25
 8107c90:	e7f5      	b.n	8107c7e <_printf_i+0x22e>
 8107c92:	bf00      	nop
 8107c94:	0810c142 	.word	0x0810c142
 8107c98:	0810c153 	.word	0x0810c153

08107c9c <_scanf_float>:
 8107c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107ca0:	b087      	sub	sp, #28
 8107ca2:	4617      	mov	r7, r2
 8107ca4:	9303      	str	r3, [sp, #12]
 8107ca6:	688b      	ldr	r3, [r1, #8]
 8107ca8:	1e5a      	subs	r2, r3, #1
 8107caa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8107cae:	bf83      	ittte	hi
 8107cb0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8107cb4:	195b      	addhi	r3, r3, r5
 8107cb6:	9302      	strhi	r3, [sp, #8]
 8107cb8:	2300      	movls	r3, #0
 8107cba:	bf86      	itte	hi
 8107cbc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8107cc0:	608b      	strhi	r3, [r1, #8]
 8107cc2:	9302      	strls	r3, [sp, #8]
 8107cc4:	680b      	ldr	r3, [r1, #0]
 8107cc6:	468b      	mov	fp, r1
 8107cc8:	2500      	movs	r5, #0
 8107cca:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8107cce:	f84b 3b1c 	str.w	r3, [fp], #28
 8107cd2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8107cd6:	4680      	mov	r8, r0
 8107cd8:	460c      	mov	r4, r1
 8107cda:	465e      	mov	r6, fp
 8107cdc:	46aa      	mov	sl, r5
 8107cde:	46a9      	mov	r9, r5
 8107ce0:	9501      	str	r5, [sp, #4]
 8107ce2:	68a2      	ldr	r2, [r4, #8]
 8107ce4:	b152      	cbz	r2, 8107cfc <_scanf_float+0x60>
 8107ce6:	683b      	ldr	r3, [r7, #0]
 8107ce8:	781b      	ldrb	r3, [r3, #0]
 8107cea:	2b4e      	cmp	r3, #78	; 0x4e
 8107cec:	d864      	bhi.n	8107db8 <_scanf_float+0x11c>
 8107cee:	2b40      	cmp	r3, #64	; 0x40
 8107cf0:	d83c      	bhi.n	8107d6c <_scanf_float+0xd0>
 8107cf2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8107cf6:	b2c8      	uxtb	r0, r1
 8107cf8:	280e      	cmp	r0, #14
 8107cfa:	d93a      	bls.n	8107d72 <_scanf_float+0xd6>
 8107cfc:	f1b9 0f00 	cmp.w	r9, #0
 8107d00:	d003      	beq.n	8107d0a <_scanf_float+0x6e>
 8107d02:	6823      	ldr	r3, [r4, #0]
 8107d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8107d08:	6023      	str	r3, [r4, #0]
 8107d0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8107d0e:	f1ba 0f01 	cmp.w	sl, #1
 8107d12:	f200 8113 	bhi.w	8107f3c <_scanf_float+0x2a0>
 8107d16:	455e      	cmp	r6, fp
 8107d18:	f200 8105 	bhi.w	8107f26 <_scanf_float+0x28a>
 8107d1c:	2501      	movs	r5, #1
 8107d1e:	4628      	mov	r0, r5
 8107d20:	b007      	add	sp, #28
 8107d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107d26:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8107d2a:	2a0d      	cmp	r2, #13
 8107d2c:	d8e6      	bhi.n	8107cfc <_scanf_float+0x60>
 8107d2e:	a101      	add	r1, pc, #4	; (adr r1, 8107d34 <_scanf_float+0x98>)
 8107d30:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8107d34:	08107e73 	.word	0x08107e73
 8107d38:	08107cfd 	.word	0x08107cfd
 8107d3c:	08107cfd 	.word	0x08107cfd
 8107d40:	08107cfd 	.word	0x08107cfd
 8107d44:	08107ed3 	.word	0x08107ed3
 8107d48:	08107eab 	.word	0x08107eab
 8107d4c:	08107cfd 	.word	0x08107cfd
 8107d50:	08107cfd 	.word	0x08107cfd
 8107d54:	08107e81 	.word	0x08107e81
 8107d58:	08107cfd 	.word	0x08107cfd
 8107d5c:	08107cfd 	.word	0x08107cfd
 8107d60:	08107cfd 	.word	0x08107cfd
 8107d64:	08107cfd 	.word	0x08107cfd
 8107d68:	08107e39 	.word	0x08107e39
 8107d6c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8107d70:	e7db      	b.n	8107d2a <_scanf_float+0x8e>
 8107d72:	290e      	cmp	r1, #14
 8107d74:	d8c2      	bhi.n	8107cfc <_scanf_float+0x60>
 8107d76:	a001      	add	r0, pc, #4	; (adr r0, 8107d7c <_scanf_float+0xe0>)
 8107d78:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8107d7c:	08107e2b 	.word	0x08107e2b
 8107d80:	08107cfd 	.word	0x08107cfd
 8107d84:	08107e2b 	.word	0x08107e2b
 8107d88:	08107ebf 	.word	0x08107ebf
 8107d8c:	08107cfd 	.word	0x08107cfd
 8107d90:	08107dd9 	.word	0x08107dd9
 8107d94:	08107e15 	.word	0x08107e15
 8107d98:	08107e15 	.word	0x08107e15
 8107d9c:	08107e15 	.word	0x08107e15
 8107da0:	08107e15 	.word	0x08107e15
 8107da4:	08107e15 	.word	0x08107e15
 8107da8:	08107e15 	.word	0x08107e15
 8107dac:	08107e15 	.word	0x08107e15
 8107db0:	08107e15 	.word	0x08107e15
 8107db4:	08107e15 	.word	0x08107e15
 8107db8:	2b6e      	cmp	r3, #110	; 0x6e
 8107dba:	d809      	bhi.n	8107dd0 <_scanf_float+0x134>
 8107dbc:	2b60      	cmp	r3, #96	; 0x60
 8107dbe:	d8b2      	bhi.n	8107d26 <_scanf_float+0x8a>
 8107dc0:	2b54      	cmp	r3, #84	; 0x54
 8107dc2:	d077      	beq.n	8107eb4 <_scanf_float+0x218>
 8107dc4:	2b59      	cmp	r3, #89	; 0x59
 8107dc6:	d199      	bne.n	8107cfc <_scanf_float+0x60>
 8107dc8:	2d07      	cmp	r5, #7
 8107dca:	d197      	bne.n	8107cfc <_scanf_float+0x60>
 8107dcc:	2508      	movs	r5, #8
 8107dce:	e029      	b.n	8107e24 <_scanf_float+0x188>
 8107dd0:	2b74      	cmp	r3, #116	; 0x74
 8107dd2:	d06f      	beq.n	8107eb4 <_scanf_float+0x218>
 8107dd4:	2b79      	cmp	r3, #121	; 0x79
 8107dd6:	e7f6      	b.n	8107dc6 <_scanf_float+0x12a>
 8107dd8:	6821      	ldr	r1, [r4, #0]
 8107dda:	05c8      	lsls	r0, r1, #23
 8107ddc:	d51a      	bpl.n	8107e14 <_scanf_float+0x178>
 8107dde:	9b02      	ldr	r3, [sp, #8]
 8107de0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8107de4:	6021      	str	r1, [r4, #0]
 8107de6:	f109 0901 	add.w	r9, r9, #1
 8107dea:	b11b      	cbz	r3, 8107df4 <_scanf_float+0x158>
 8107dec:	3b01      	subs	r3, #1
 8107dee:	3201      	adds	r2, #1
 8107df0:	9302      	str	r3, [sp, #8]
 8107df2:	60a2      	str	r2, [r4, #8]
 8107df4:	68a3      	ldr	r3, [r4, #8]
 8107df6:	3b01      	subs	r3, #1
 8107df8:	60a3      	str	r3, [r4, #8]
 8107dfa:	6923      	ldr	r3, [r4, #16]
 8107dfc:	3301      	adds	r3, #1
 8107dfe:	6123      	str	r3, [r4, #16]
 8107e00:	687b      	ldr	r3, [r7, #4]
 8107e02:	3b01      	subs	r3, #1
 8107e04:	2b00      	cmp	r3, #0
 8107e06:	607b      	str	r3, [r7, #4]
 8107e08:	f340 8084 	ble.w	8107f14 <_scanf_float+0x278>
 8107e0c:	683b      	ldr	r3, [r7, #0]
 8107e0e:	3301      	adds	r3, #1
 8107e10:	603b      	str	r3, [r7, #0]
 8107e12:	e766      	b.n	8107ce2 <_scanf_float+0x46>
 8107e14:	eb1a 0f05 	cmn.w	sl, r5
 8107e18:	f47f af70 	bne.w	8107cfc <_scanf_float+0x60>
 8107e1c:	6822      	ldr	r2, [r4, #0]
 8107e1e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8107e22:	6022      	str	r2, [r4, #0]
 8107e24:	f806 3b01 	strb.w	r3, [r6], #1
 8107e28:	e7e4      	b.n	8107df4 <_scanf_float+0x158>
 8107e2a:	6822      	ldr	r2, [r4, #0]
 8107e2c:	0610      	lsls	r0, r2, #24
 8107e2e:	f57f af65 	bpl.w	8107cfc <_scanf_float+0x60>
 8107e32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8107e36:	e7f4      	b.n	8107e22 <_scanf_float+0x186>
 8107e38:	f1ba 0f00 	cmp.w	sl, #0
 8107e3c:	d10e      	bne.n	8107e5c <_scanf_float+0x1c0>
 8107e3e:	f1b9 0f00 	cmp.w	r9, #0
 8107e42:	d10e      	bne.n	8107e62 <_scanf_float+0x1c6>
 8107e44:	6822      	ldr	r2, [r4, #0]
 8107e46:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8107e4a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8107e4e:	d108      	bne.n	8107e62 <_scanf_float+0x1c6>
 8107e50:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107e54:	6022      	str	r2, [r4, #0]
 8107e56:	f04f 0a01 	mov.w	sl, #1
 8107e5a:	e7e3      	b.n	8107e24 <_scanf_float+0x188>
 8107e5c:	f1ba 0f02 	cmp.w	sl, #2
 8107e60:	d055      	beq.n	8107f0e <_scanf_float+0x272>
 8107e62:	2d01      	cmp	r5, #1
 8107e64:	d002      	beq.n	8107e6c <_scanf_float+0x1d0>
 8107e66:	2d04      	cmp	r5, #4
 8107e68:	f47f af48 	bne.w	8107cfc <_scanf_float+0x60>
 8107e6c:	3501      	adds	r5, #1
 8107e6e:	b2ed      	uxtb	r5, r5
 8107e70:	e7d8      	b.n	8107e24 <_scanf_float+0x188>
 8107e72:	f1ba 0f01 	cmp.w	sl, #1
 8107e76:	f47f af41 	bne.w	8107cfc <_scanf_float+0x60>
 8107e7a:	f04f 0a02 	mov.w	sl, #2
 8107e7e:	e7d1      	b.n	8107e24 <_scanf_float+0x188>
 8107e80:	b97d      	cbnz	r5, 8107ea2 <_scanf_float+0x206>
 8107e82:	f1b9 0f00 	cmp.w	r9, #0
 8107e86:	f47f af3c 	bne.w	8107d02 <_scanf_float+0x66>
 8107e8a:	6822      	ldr	r2, [r4, #0]
 8107e8c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8107e90:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8107e94:	f47f af39 	bne.w	8107d0a <_scanf_float+0x6e>
 8107e98:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107e9c:	6022      	str	r2, [r4, #0]
 8107e9e:	2501      	movs	r5, #1
 8107ea0:	e7c0      	b.n	8107e24 <_scanf_float+0x188>
 8107ea2:	2d03      	cmp	r5, #3
 8107ea4:	d0e2      	beq.n	8107e6c <_scanf_float+0x1d0>
 8107ea6:	2d05      	cmp	r5, #5
 8107ea8:	e7de      	b.n	8107e68 <_scanf_float+0x1cc>
 8107eaa:	2d02      	cmp	r5, #2
 8107eac:	f47f af26 	bne.w	8107cfc <_scanf_float+0x60>
 8107eb0:	2503      	movs	r5, #3
 8107eb2:	e7b7      	b.n	8107e24 <_scanf_float+0x188>
 8107eb4:	2d06      	cmp	r5, #6
 8107eb6:	f47f af21 	bne.w	8107cfc <_scanf_float+0x60>
 8107eba:	2507      	movs	r5, #7
 8107ebc:	e7b2      	b.n	8107e24 <_scanf_float+0x188>
 8107ebe:	6822      	ldr	r2, [r4, #0]
 8107ec0:	0591      	lsls	r1, r2, #22
 8107ec2:	f57f af1b 	bpl.w	8107cfc <_scanf_float+0x60>
 8107ec6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8107eca:	6022      	str	r2, [r4, #0]
 8107ecc:	f8cd 9004 	str.w	r9, [sp, #4]
 8107ed0:	e7a8      	b.n	8107e24 <_scanf_float+0x188>
 8107ed2:	6822      	ldr	r2, [r4, #0]
 8107ed4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8107ed8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8107edc:	d006      	beq.n	8107eec <_scanf_float+0x250>
 8107ede:	0550      	lsls	r0, r2, #21
 8107ee0:	f57f af0c 	bpl.w	8107cfc <_scanf_float+0x60>
 8107ee4:	f1b9 0f00 	cmp.w	r9, #0
 8107ee8:	f43f af0f 	beq.w	8107d0a <_scanf_float+0x6e>
 8107eec:	0591      	lsls	r1, r2, #22
 8107eee:	bf58      	it	pl
 8107ef0:	9901      	ldrpl	r1, [sp, #4]
 8107ef2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8107ef6:	bf58      	it	pl
 8107ef8:	eba9 0101 	subpl.w	r1, r9, r1
 8107efc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8107f00:	bf58      	it	pl
 8107f02:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8107f06:	6022      	str	r2, [r4, #0]
 8107f08:	f04f 0900 	mov.w	r9, #0
 8107f0c:	e78a      	b.n	8107e24 <_scanf_float+0x188>
 8107f0e:	f04f 0a03 	mov.w	sl, #3
 8107f12:	e787      	b.n	8107e24 <_scanf_float+0x188>
 8107f14:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8107f18:	4639      	mov	r1, r7
 8107f1a:	4640      	mov	r0, r8
 8107f1c:	4798      	blx	r3
 8107f1e:	2800      	cmp	r0, #0
 8107f20:	f43f aedf 	beq.w	8107ce2 <_scanf_float+0x46>
 8107f24:	e6ea      	b.n	8107cfc <_scanf_float+0x60>
 8107f26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107f2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107f2e:	463a      	mov	r2, r7
 8107f30:	4640      	mov	r0, r8
 8107f32:	4798      	blx	r3
 8107f34:	6923      	ldr	r3, [r4, #16]
 8107f36:	3b01      	subs	r3, #1
 8107f38:	6123      	str	r3, [r4, #16]
 8107f3a:	e6ec      	b.n	8107d16 <_scanf_float+0x7a>
 8107f3c:	1e6b      	subs	r3, r5, #1
 8107f3e:	2b06      	cmp	r3, #6
 8107f40:	d825      	bhi.n	8107f8e <_scanf_float+0x2f2>
 8107f42:	2d02      	cmp	r5, #2
 8107f44:	d836      	bhi.n	8107fb4 <_scanf_float+0x318>
 8107f46:	455e      	cmp	r6, fp
 8107f48:	f67f aee8 	bls.w	8107d1c <_scanf_float+0x80>
 8107f4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107f50:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107f54:	463a      	mov	r2, r7
 8107f56:	4640      	mov	r0, r8
 8107f58:	4798      	blx	r3
 8107f5a:	6923      	ldr	r3, [r4, #16]
 8107f5c:	3b01      	subs	r3, #1
 8107f5e:	6123      	str	r3, [r4, #16]
 8107f60:	e7f1      	b.n	8107f46 <_scanf_float+0x2aa>
 8107f62:	9802      	ldr	r0, [sp, #8]
 8107f64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107f68:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8107f6c:	9002      	str	r0, [sp, #8]
 8107f6e:	463a      	mov	r2, r7
 8107f70:	4640      	mov	r0, r8
 8107f72:	4798      	blx	r3
 8107f74:	6923      	ldr	r3, [r4, #16]
 8107f76:	3b01      	subs	r3, #1
 8107f78:	6123      	str	r3, [r4, #16]
 8107f7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8107f7e:	fa5f fa8a 	uxtb.w	sl, sl
 8107f82:	f1ba 0f02 	cmp.w	sl, #2
 8107f86:	d1ec      	bne.n	8107f62 <_scanf_float+0x2c6>
 8107f88:	3d03      	subs	r5, #3
 8107f8a:	b2ed      	uxtb	r5, r5
 8107f8c:	1b76      	subs	r6, r6, r5
 8107f8e:	6823      	ldr	r3, [r4, #0]
 8107f90:	05da      	lsls	r2, r3, #23
 8107f92:	d52f      	bpl.n	8107ff4 <_scanf_float+0x358>
 8107f94:	055b      	lsls	r3, r3, #21
 8107f96:	d510      	bpl.n	8107fba <_scanf_float+0x31e>
 8107f98:	455e      	cmp	r6, fp
 8107f9a:	f67f aebf 	bls.w	8107d1c <_scanf_float+0x80>
 8107f9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107fa2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8107fa6:	463a      	mov	r2, r7
 8107fa8:	4640      	mov	r0, r8
 8107faa:	4798      	blx	r3
 8107fac:	6923      	ldr	r3, [r4, #16]
 8107fae:	3b01      	subs	r3, #1
 8107fb0:	6123      	str	r3, [r4, #16]
 8107fb2:	e7f1      	b.n	8107f98 <_scanf_float+0x2fc>
 8107fb4:	46aa      	mov	sl, r5
 8107fb6:	9602      	str	r6, [sp, #8]
 8107fb8:	e7df      	b.n	8107f7a <_scanf_float+0x2de>
 8107fba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8107fbe:	6923      	ldr	r3, [r4, #16]
 8107fc0:	2965      	cmp	r1, #101	; 0x65
 8107fc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8107fc6:	f106 35ff 	add.w	r5, r6, #4294967295
 8107fca:	6123      	str	r3, [r4, #16]
 8107fcc:	d00c      	beq.n	8107fe8 <_scanf_float+0x34c>
 8107fce:	2945      	cmp	r1, #69	; 0x45
 8107fd0:	d00a      	beq.n	8107fe8 <_scanf_float+0x34c>
 8107fd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107fd6:	463a      	mov	r2, r7
 8107fd8:	4640      	mov	r0, r8
 8107fda:	4798      	blx	r3
 8107fdc:	6923      	ldr	r3, [r4, #16]
 8107fde:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8107fe2:	3b01      	subs	r3, #1
 8107fe4:	1eb5      	subs	r5, r6, #2
 8107fe6:	6123      	str	r3, [r4, #16]
 8107fe8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8107fec:	463a      	mov	r2, r7
 8107fee:	4640      	mov	r0, r8
 8107ff0:	4798      	blx	r3
 8107ff2:	462e      	mov	r6, r5
 8107ff4:	6825      	ldr	r5, [r4, #0]
 8107ff6:	f015 0510 	ands.w	r5, r5, #16
 8107ffa:	d159      	bne.n	81080b0 <_scanf_float+0x414>
 8107ffc:	7035      	strb	r5, [r6, #0]
 8107ffe:	6823      	ldr	r3, [r4, #0]
 8108000:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8108004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8108008:	d11b      	bne.n	8108042 <_scanf_float+0x3a6>
 810800a:	9b01      	ldr	r3, [sp, #4]
 810800c:	454b      	cmp	r3, r9
 810800e:	eba3 0209 	sub.w	r2, r3, r9
 8108012:	d123      	bne.n	810805c <_scanf_float+0x3c0>
 8108014:	2200      	movs	r2, #0
 8108016:	4659      	mov	r1, fp
 8108018:	4640      	mov	r0, r8
 810801a:	f000 ff27 	bl	8108e6c <_strtod_r>
 810801e:	6822      	ldr	r2, [r4, #0]
 8108020:	9b03      	ldr	r3, [sp, #12]
 8108022:	f012 0f02 	tst.w	r2, #2
 8108026:	ec57 6b10 	vmov	r6, r7, d0
 810802a:	681b      	ldr	r3, [r3, #0]
 810802c:	d021      	beq.n	8108072 <_scanf_float+0x3d6>
 810802e:	9903      	ldr	r1, [sp, #12]
 8108030:	1d1a      	adds	r2, r3, #4
 8108032:	600a      	str	r2, [r1, #0]
 8108034:	681b      	ldr	r3, [r3, #0]
 8108036:	e9c3 6700 	strd	r6, r7, [r3]
 810803a:	68e3      	ldr	r3, [r4, #12]
 810803c:	3301      	adds	r3, #1
 810803e:	60e3      	str	r3, [r4, #12]
 8108040:	e66d      	b.n	8107d1e <_scanf_float+0x82>
 8108042:	9b04      	ldr	r3, [sp, #16]
 8108044:	2b00      	cmp	r3, #0
 8108046:	d0e5      	beq.n	8108014 <_scanf_float+0x378>
 8108048:	9905      	ldr	r1, [sp, #20]
 810804a:	230a      	movs	r3, #10
 810804c:	462a      	mov	r2, r5
 810804e:	3101      	adds	r1, #1
 8108050:	4640      	mov	r0, r8
 8108052:	f000 ff93 	bl	8108f7c <_strtol_r>
 8108056:	9b04      	ldr	r3, [sp, #16]
 8108058:	9e05      	ldr	r6, [sp, #20]
 810805a:	1ac2      	subs	r2, r0, r3
 810805c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8108060:	429e      	cmp	r6, r3
 8108062:	bf28      	it	cs
 8108064:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8108068:	4912      	ldr	r1, [pc, #72]	; (81080b4 <_scanf_float+0x418>)
 810806a:	4630      	mov	r0, r6
 810806c:	f000 f8ba 	bl	81081e4 <siprintf>
 8108070:	e7d0      	b.n	8108014 <_scanf_float+0x378>
 8108072:	9903      	ldr	r1, [sp, #12]
 8108074:	f012 0f04 	tst.w	r2, #4
 8108078:	f103 0204 	add.w	r2, r3, #4
 810807c:	600a      	str	r2, [r1, #0]
 810807e:	d1d9      	bne.n	8108034 <_scanf_float+0x398>
 8108080:	f8d3 8000 	ldr.w	r8, [r3]
 8108084:	ee10 2a10 	vmov	r2, s0
 8108088:	ee10 0a10 	vmov	r0, s0
 810808c:	463b      	mov	r3, r7
 810808e:	4639      	mov	r1, r7
 8108090:	f7f8 fdd4 	bl	8100c3c <__aeabi_dcmpun>
 8108094:	b128      	cbz	r0, 81080a2 <_scanf_float+0x406>
 8108096:	4808      	ldr	r0, [pc, #32]	; (81080b8 <_scanf_float+0x41c>)
 8108098:	f000 f89e 	bl	81081d8 <nanf>
 810809c:	ed88 0a00 	vstr	s0, [r8]
 81080a0:	e7cb      	b.n	810803a <_scanf_float+0x39e>
 81080a2:	4630      	mov	r0, r6
 81080a4:	4639      	mov	r1, r7
 81080a6:	f7f8 fe27 	bl	8100cf8 <__aeabi_d2f>
 81080aa:	f8c8 0000 	str.w	r0, [r8]
 81080ae:	e7c4      	b.n	810803a <_scanf_float+0x39e>
 81080b0:	2500      	movs	r5, #0
 81080b2:	e634      	b.n	8107d1e <_scanf_float+0x82>
 81080b4:	0810c164 	.word	0x0810c164
 81080b8:	0810c5d8 	.word	0x0810c5d8

081080bc <iprintf>:
 81080bc:	b40f      	push	{r0, r1, r2, r3}
 81080be:	4b0a      	ldr	r3, [pc, #40]	; (81080e8 <iprintf+0x2c>)
 81080c0:	b513      	push	{r0, r1, r4, lr}
 81080c2:	681c      	ldr	r4, [r3, #0]
 81080c4:	b124      	cbz	r4, 81080d0 <iprintf+0x14>
 81080c6:	69a3      	ldr	r3, [r4, #24]
 81080c8:	b913      	cbnz	r3, 81080d0 <iprintf+0x14>
 81080ca:	4620      	mov	r0, r4
 81080cc:	f001 ffac 	bl	810a028 <__sinit>
 81080d0:	ab05      	add	r3, sp, #20
 81080d2:	9a04      	ldr	r2, [sp, #16]
 81080d4:	68a1      	ldr	r1, [r4, #8]
 81080d6:	9301      	str	r3, [sp, #4]
 81080d8:	4620      	mov	r0, r4
 81080da:	f003 fb75 	bl	810b7c8 <_vfiprintf_r>
 81080de:	b002      	add	sp, #8
 81080e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81080e4:	b004      	add	sp, #16
 81080e6:	4770      	bx	lr
 81080e8:	1000001c 	.word	0x1000001c

081080ec <_puts_r>:
 81080ec:	b570      	push	{r4, r5, r6, lr}
 81080ee:	460e      	mov	r6, r1
 81080f0:	4605      	mov	r5, r0
 81080f2:	b118      	cbz	r0, 81080fc <_puts_r+0x10>
 81080f4:	6983      	ldr	r3, [r0, #24]
 81080f6:	b90b      	cbnz	r3, 81080fc <_puts_r+0x10>
 81080f8:	f001 ff96 	bl	810a028 <__sinit>
 81080fc:	69ab      	ldr	r3, [r5, #24]
 81080fe:	68ac      	ldr	r4, [r5, #8]
 8108100:	b913      	cbnz	r3, 8108108 <_puts_r+0x1c>
 8108102:	4628      	mov	r0, r5
 8108104:	f001 ff90 	bl	810a028 <__sinit>
 8108108:	4b2c      	ldr	r3, [pc, #176]	; (81081bc <_puts_r+0xd0>)
 810810a:	429c      	cmp	r4, r3
 810810c:	d120      	bne.n	8108150 <_puts_r+0x64>
 810810e:	686c      	ldr	r4, [r5, #4]
 8108110:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8108112:	07db      	lsls	r3, r3, #31
 8108114:	d405      	bmi.n	8108122 <_puts_r+0x36>
 8108116:	89a3      	ldrh	r3, [r4, #12]
 8108118:	0598      	lsls	r0, r3, #22
 810811a:	d402      	bmi.n	8108122 <_puts_r+0x36>
 810811c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810811e:	f002 fb94 	bl	810a84a <__retarget_lock_acquire_recursive>
 8108122:	89a3      	ldrh	r3, [r4, #12]
 8108124:	0719      	lsls	r1, r3, #28
 8108126:	d51d      	bpl.n	8108164 <_puts_r+0x78>
 8108128:	6923      	ldr	r3, [r4, #16]
 810812a:	b1db      	cbz	r3, 8108164 <_puts_r+0x78>
 810812c:	3e01      	subs	r6, #1
 810812e:	68a3      	ldr	r3, [r4, #8]
 8108130:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8108134:	3b01      	subs	r3, #1
 8108136:	60a3      	str	r3, [r4, #8]
 8108138:	bb39      	cbnz	r1, 810818a <_puts_r+0x9e>
 810813a:	2b00      	cmp	r3, #0
 810813c:	da38      	bge.n	81081b0 <_puts_r+0xc4>
 810813e:	4622      	mov	r2, r4
 8108140:	210a      	movs	r1, #10
 8108142:	4628      	mov	r0, r5
 8108144:	f000 ff1c 	bl	8108f80 <__swbuf_r>
 8108148:	3001      	adds	r0, #1
 810814a:	d011      	beq.n	8108170 <_puts_r+0x84>
 810814c:	250a      	movs	r5, #10
 810814e:	e011      	b.n	8108174 <_puts_r+0x88>
 8108150:	4b1b      	ldr	r3, [pc, #108]	; (81081c0 <_puts_r+0xd4>)
 8108152:	429c      	cmp	r4, r3
 8108154:	d101      	bne.n	810815a <_puts_r+0x6e>
 8108156:	68ac      	ldr	r4, [r5, #8]
 8108158:	e7da      	b.n	8108110 <_puts_r+0x24>
 810815a:	4b1a      	ldr	r3, [pc, #104]	; (81081c4 <_puts_r+0xd8>)
 810815c:	429c      	cmp	r4, r3
 810815e:	bf08      	it	eq
 8108160:	68ec      	ldreq	r4, [r5, #12]
 8108162:	e7d5      	b.n	8108110 <_puts_r+0x24>
 8108164:	4621      	mov	r1, r4
 8108166:	4628      	mov	r0, r5
 8108168:	f000 ff5c 	bl	8109024 <__swsetup_r>
 810816c:	2800      	cmp	r0, #0
 810816e:	d0dd      	beq.n	810812c <_puts_r+0x40>
 8108170:	f04f 35ff 	mov.w	r5, #4294967295
 8108174:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8108176:	07da      	lsls	r2, r3, #31
 8108178:	d405      	bmi.n	8108186 <_puts_r+0x9a>
 810817a:	89a3      	ldrh	r3, [r4, #12]
 810817c:	059b      	lsls	r3, r3, #22
 810817e:	d402      	bmi.n	8108186 <_puts_r+0x9a>
 8108180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8108182:	f002 fb63 	bl	810a84c <__retarget_lock_release_recursive>
 8108186:	4628      	mov	r0, r5
 8108188:	bd70      	pop	{r4, r5, r6, pc}
 810818a:	2b00      	cmp	r3, #0
 810818c:	da04      	bge.n	8108198 <_puts_r+0xac>
 810818e:	69a2      	ldr	r2, [r4, #24]
 8108190:	429a      	cmp	r2, r3
 8108192:	dc06      	bgt.n	81081a2 <_puts_r+0xb6>
 8108194:	290a      	cmp	r1, #10
 8108196:	d004      	beq.n	81081a2 <_puts_r+0xb6>
 8108198:	6823      	ldr	r3, [r4, #0]
 810819a:	1c5a      	adds	r2, r3, #1
 810819c:	6022      	str	r2, [r4, #0]
 810819e:	7019      	strb	r1, [r3, #0]
 81081a0:	e7c5      	b.n	810812e <_puts_r+0x42>
 81081a2:	4622      	mov	r2, r4
 81081a4:	4628      	mov	r0, r5
 81081a6:	f000 feeb 	bl	8108f80 <__swbuf_r>
 81081aa:	3001      	adds	r0, #1
 81081ac:	d1bf      	bne.n	810812e <_puts_r+0x42>
 81081ae:	e7df      	b.n	8108170 <_puts_r+0x84>
 81081b0:	6823      	ldr	r3, [r4, #0]
 81081b2:	250a      	movs	r5, #10
 81081b4:	1c5a      	adds	r2, r3, #1
 81081b6:	6022      	str	r2, [r4, #0]
 81081b8:	701d      	strb	r5, [r3, #0]
 81081ba:	e7db      	b.n	8108174 <_puts_r+0x88>
 81081bc:	0810c374 	.word	0x0810c374
 81081c0:	0810c394 	.word	0x0810c394
 81081c4:	0810c354 	.word	0x0810c354

081081c8 <puts>:
 81081c8:	4b02      	ldr	r3, [pc, #8]	; (81081d4 <puts+0xc>)
 81081ca:	4601      	mov	r1, r0
 81081cc:	6818      	ldr	r0, [r3, #0]
 81081ce:	f7ff bf8d 	b.w	81080ec <_puts_r>
 81081d2:	bf00      	nop
 81081d4:	1000001c 	.word	0x1000001c

081081d8 <nanf>:
 81081d8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 81081e0 <nanf+0x8>
 81081dc:	4770      	bx	lr
 81081de:	bf00      	nop
 81081e0:	7fc00000 	.word	0x7fc00000

081081e4 <siprintf>:
 81081e4:	b40e      	push	{r1, r2, r3}
 81081e6:	b500      	push	{lr}
 81081e8:	b09c      	sub	sp, #112	; 0x70
 81081ea:	ab1d      	add	r3, sp, #116	; 0x74
 81081ec:	9002      	str	r0, [sp, #8]
 81081ee:	9006      	str	r0, [sp, #24]
 81081f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 81081f4:	4809      	ldr	r0, [pc, #36]	; (810821c <siprintf+0x38>)
 81081f6:	9107      	str	r1, [sp, #28]
 81081f8:	9104      	str	r1, [sp, #16]
 81081fa:	4909      	ldr	r1, [pc, #36]	; (8108220 <siprintf+0x3c>)
 81081fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8108200:	9105      	str	r1, [sp, #20]
 8108202:	6800      	ldr	r0, [r0, #0]
 8108204:	9301      	str	r3, [sp, #4]
 8108206:	a902      	add	r1, sp, #8
 8108208:	f003 f9b4 	bl	810b574 <_svfiprintf_r>
 810820c:	9b02      	ldr	r3, [sp, #8]
 810820e:	2200      	movs	r2, #0
 8108210:	701a      	strb	r2, [r3, #0]
 8108212:	b01c      	add	sp, #112	; 0x70
 8108214:	f85d eb04 	ldr.w	lr, [sp], #4
 8108218:	b003      	add	sp, #12
 810821a:	4770      	bx	lr
 810821c:	1000001c 	.word	0x1000001c
 8108220:	ffff0208 	.word	0xffff0208

08108224 <sulp>:
 8108224:	b570      	push	{r4, r5, r6, lr}
 8108226:	4604      	mov	r4, r0
 8108228:	460d      	mov	r5, r1
 810822a:	ec45 4b10 	vmov	d0, r4, r5
 810822e:	4616      	mov	r6, r2
 8108230:	f002 fefe 	bl	810b030 <__ulp>
 8108234:	ec51 0b10 	vmov	r0, r1, d0
 8108238:	b17e      	cbz	r6, 810825a <sulp+0x36>
 810823a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810823e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8108242:	2b00      	cmp	r3, #0
 8108244:	dd09      	ble.n	810825a <sulp+0x36>
 8108246:	051b      	lsls	r3, r3, #20
 8108248:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 810824c:	2400      	movs	r4, #0
 810824e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8108252:	4622      	mov	r2, r4
 8108254:	462b      	mov	r3, r5
 8108256:	f7f8 fa57 	bl	8100708 <__aeabi_dmul>
 810825a:	bd70      	pop	{r4, r5, r6, pc}
 810825c:	0000      	movs	r0, r0
	...

08108260 <_strtod_l>:
 8108260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108264:	ed2d 8b02 	vpush	{d8}
 8108268:	b09d      	sub	sp, #116	; 0x74
 810826a:	461f      	mov	r7, r3
 810826c:	2300      	movs	r3, #0
 810826e:	9318      	str	r3, [sp, #96]	; 0x60
 8108270:	4ba2      	ldr	r3, [pc, #648]	; (81084fc <_strtod_l+0x29c>)
 8108272:	9213      	str	r2, [sp, #76]	; 0x4c
 8108274:	681b      	ldr	r3, [r3, #0]
 8108276:	9305      	str	r3, [sp, #20]
 8108278:	4604      	mov	r4, r0
 810827a:	4618      	mov	r0, r3
 810827c:	4688      	mov	r8, r1
 810827e:	f7f8 f82f 	bl	81002e0 <strlen>
 8108282:	f04f 0a00 	mov.w	sl, #0
 8108286:	4605      	mov	r5, r0
 8108288:	f04f 0b00 	mov.w	fp, #0
 810828c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8108290:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8108292:	781a      	ldrb	r2, [r3, #0]
 8108294:	2a2b      	cmp	r2, #43	; 0x2b
 8108296:	d04e      	beq.n	8108336 <_strtod_l+0xd6>
 8108298:	d83b      	bhi.n	8108312 <_strtod_l+0xb2>
 810829a:	2a0d      	cmp	r2, #13
 810829c:	d834      	bhi.n	8108308 <_strtod_l+0xa8>
 810829e:	2a08      	cmp	r2, #8
 81082a0:	d834      	bhi.n	810830c <_strtod_l+0xac>
 81082a2:	2a00      	cmp	r2, #0
 81082a4:	d03e      	beq.n	8108324 <_strtod_l+0xc4>
 81082a6:	2300      	movs	r3, #0
 81082a8:	930a      	str	r3, [sp, #40]	; 0x28
 81082aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 81082ac:	7833      	ldrb	r3, [r6, #0]
 81082ae:	2b30      	cmp	r3, #48	; 0x30
 81082b0:	f040 80b0 	bne.w	8108414 <_strtod_l+0x1b4>
 81082b4:	7873      	ldrb	r3, [r6, #1]
 81082b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 81082ba:	2b58      	cmp	r3, #88	; 0x58
 81082bc:	d168      	bne.n	8108390 <_strtod_l+0x130>
 81082be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81082c0:	9301      	str	r3, [sp, #4]
 81082c2:	ab18      	add	r3, sp, #96	; 0x60
 81082c4:	9702      	str	r7, [sp, #8]
 81082c6:	9300      	str	r3, [sp, #0]
 81082c8:	4a8d      	ldr	r2, [pc, #564]	; (8108500 <_strtod_l+0x2a0>)
 81082ca:	ab19      	add	r3, sp, #100	; 0x64
 81082cc:	a917      	add	r1, sp, #92	; 0x5c
 81082ce:	4620      	mov	r0, r4
 81082d0:	f001 ffae 	bl	810a230 <__gethex>
 81082d4:	f010 0707 	ands.w	r7, r0, #7
 81082d8:	4605      	mov	r5, r0
 81082da:	d005      	beq.n	81082e8 <_strtod_l+0x88>
 81082dc:	2f06      	cmp	r7, #6
 81082de:	d12c      	bne.n	810833a <_strtod_l+0xda>
 81082e0:	3601      	adds	r6, #1
 81082e2:	2300      	movs	r3, #0
 81082e4:	9617      	str	r6, [sp, #92]	; 0x5c
 81082e6:	930a      	str	r3, [sp, #40]	; 0x28
 81082e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 81082ea:	2b00      	cmp	r3, #0
 81082ec:	f040 8590 	bne.w	8108e10 <_strtod_l+0xbb0>
 81082f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81082f2:	b1eb      	cbz	r3, 8108330 <_strtod_l+0xd0>
 81082f4:	4652      	mov	r2, sl
 81082f6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 81082fa:	ec43 2b10 	vmov	d0, r2, r3
 81082fe:	b01d      	add	sp, #116	; 0x74
 8108300:	ecbd 8b02 	vpop	{d8}
 8108304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108308:	2a20      	cmp	r2, #32
 810830a:	d1cc      	bne.n	81082a6 <_strtod_l+0x46>
 810830c:	3301      	adds	r3, #1
 810830e:	9317      	str	r3, [sp, #92]	; 0x5c
 8108310:	e7be      	b.n	8108290 <_strtod_l+0x30>
 8108312:	2a2d      	cmp	r2, #45	; 0x2d
 8108314:	d1c7      	bne.n	81082a6 <_strtod_l+0x46>
 8108316:	2201      	movs	r2, #1
 8108318:	920a      	str	r2, [sp, #40]	; 0x28
 810831a:	1c5a      	adds	r2, r3, #1
 810831c:	9217      	str	r2, [sp, #92]	; 0x5c
 810831e:	785b      	ldrb	r3, [r3, #1]
 8108320:	2b00      	cmp	r3, #0
 8108322:	d1c2      	bne.n	81082aa <_strtod_l+0x4a>
 8108324:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8108326:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 810832a:	2b00      	cmp	r3, #0
 810832c:	f040 856e 	bne.w	8108e0c <_strtod_l+0xbac>
 8108330:	4652      	mov	r2, sl
 8108332:	465b      	mov	r3, fp
 8108334:	e7e1      	b.n	81082fa <_strtod_l+0x9a>
 8108336:	2200      	movs	r2, #0
 8108338:	e7ee      	b.n	8108318 <_strtod_l+0xb8>
 810833a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 810833c:	b13a      	cbz	r2, 810834e <_strtod_l+0xee>
 810833e:	2135      	movs	r1, #53	; 0x35
 8108340:	a81a      	add	r0, sp, #104	; 0x68
 8108342:	f002 ff80 	bl	810b246 <__copybits>
 8108346:	9918      	ldr	r1, [sp, #96]	; 0x60
 8108348:	4620      	mov	r0, r4
 810834a:	f002 fb3f 	bl	810a9cc <_Bfree>
 810834e:	3f01      	subs	r7, #1
 8108350:	2f04      	cmp	r7, #4
 8108352:	d806      	bhi.n	8108362 <_strtod_l+0x102>
 8108354:	e8df f007 	tbb	[pc, r7]
 8108358:	1714030a 	.word	0x1714030a
 810835c:	0a          	.byte	0x0a
 810835d:	00          	.byte	0x00
 810835e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8108362:	0728      	lsls	r0, r5, #28
 8108364:	d5c0      	bpl.n	81082e8 <_strtod_l+0x88>
 8108366:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 810836a:	e7bd      	b.n	81082e8 <_strtod_l+0x88>
 810836c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8108370:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8108372:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8108376:	f202 4233 	addw	r2, r2, #1075	; 0x433
 810837a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810837e:	e7f0      	b.n	8108362 <_strtod_l+0x102>
 8108380:	f8df b180 	ldr.w	fp, [pc, #384]	; 8108504 <_strtod_l+0x2a4>
 8108384:	e7ed      	b.n	8108362 <_strtod_l+0x102>
 8108386:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 810838a:	f04f 3aff 	mov.w	sl, #4294967295
 810838e:	e7e8      	b.n	8108362 <_strtod_l+0x102>
 8108390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8108392:	1c5a      	adds	r2, r3, #1
 8108394:	9217      	str	r2, [sp, #92]	; 0x5c
 8108396:	785b      	ldrb	r3, [r3, #1]
 8108398:	2b30      	cmp	r3, #48	; 0x30
 810839a:	d0f9      	beq.n	8108390 <_strtod_l+0x130>
 810839c:	2b00      	cmp	r3, #0
 810839e:	d0a3      	beq.n	81082e8 <_strtod_l+0x88>
 81083a0:	2301      	movs	r3, #1
 81083a2:	f04f 0900 	mov.w	r9, #0
 81083a6:	9304      	str	r3, [sp, #16]
 81083a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81083aa:	9308      	str	r3, [sp, #32]
 81083ac:	f8cd 901c 	str.w	r9, [sp, #28]
 81083b0:	464f      	mov	r7, r9
 81083b2:	220a      	movs	r2, #10
 81083b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 81083b6:	7806      	ldrb	r6, [r0, #0]
 81083b8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 81083bc:	b2d9      	uxtb	r1, r3
 81083be:	2909      	cmp	r1, #9
 81083c0:	d92a      	bls.n	8108418 <_strtod_l+0x1b8>
 81083c2:	9905      	ldr	r1, [sp, #20]
 81083c4:	462a      	mov	r2, r5
 81083c6:	f003 fb8a 	bl	810bade <strncmp>
 81083ca:	b398      	cbz	r0, 8108434 <_strtod_l+0x1d4>
 81083cc:	2000      	movs	r0, #0
 81083ce:	4632      	mov	r2, r6
 81083d0:	463d      	mov	r5, r7
 81083d2:	9005      	str	r0, [sp, #20]
 81083d4:	4603      	mov	r3, r0
 81083d6:	2a65      	cmp	r2, #101	; 0x65
 81083d8:	d001      	beq.n	81083de <_strtod_l+0x17e>
 81083da:	2a45      	cmp	r2, #69	; 0x45
 81083dc:	d118      	bne.n	8108410 <_strtod_l+0x1b0>
 81083de:	b91d      	cbnz	r5, 81083e8 <_strtod_l+0x188>
 81083e0:	9a04      	ldr	r2, [sp, #16]
 81083e2:	4302      	orrs	r2, r0
 81083e4:	d09e      	beq.n	8108324 <_strtod_l+0xc4>
 81083e6:	2500      	movs	r5, #0
 81083e8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 81083ec:	f108 0201 	add.w	r2, r8, #1
 81083f0:	9217      	str	r2, [sp, #92]	; 0x5c
 81083f2:	f898 2001 	ldrb.w	r2, [r8, #1]
 81083f6:	2a2b      	cmp	r2, #43	; 0x2b
 81083f8:	d075      	beq.n	81084e6 <_strtod_l+0x286>
 81083fa:	2a2d      	cmp	r2, #45	; 0x2d
 81083fc:	d07b      	beq.n	81084f6 <_strtod_l+0x296>
 81083fe:	f04f 0c00 	mov.w	ip, #0
 8108402:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8108406:	2909      	cmp	r1, #9
 8108408:	f240 8082 	bls.w	8108510 <_strtod_l+0x2b0>
 810840c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8108410:	2600      	movs	r6, #0
 8108412:	e09d      	b.n	8108550 <_strtod_l+0x2f0>
 8108414:	2300      	movs	r3, #0
 8108416:	e7c4      	b.n	81083a2 <_strtod_l+0x142>
 8108418:	2f08      	cmp	r7, #8
 810841a:	bfd8      	it	le
 810841c:	9907      	ldrle	r1, [sp, #28]
 810841e:	f100 0001 	add.w	r0, r0, #1
 8108422:	bfda      	itte	le
 8108424:	fb02 3301 	mlale	r3, r2, r1, r3
 8108428:	9307      	strle	r3, [sp, #28]
 810842a:	fb02 3909 	mlagt	r9, r2, r9, r3
 810842e:	3701      	adds	r7, #1
 8108430:	9017      	str	r0, [sp, #92]	; 0x5c
 8108432:	e7bf      	b.n	81083b4 <_strtod_l+0x154>
 8108434:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8108436:	195a      	adds	r2, r3, r5
 8108438:	9217      	str	r2, [sp, #92]	; 0x5c
 810843a:	5d5a      	ldrb	r2, [r3, r5]
 810843c:	2f00      	cmp	r7, #0
 810843e:	d037      	beq.n	81084b0 <_strtod_l+0x250>
 8108440:	9005      	str	r0, [sp, #20]
 8108442:	463d      	mov	r5, r7
 8108444:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8108448:	2b09      	cmp	r3, #9
 810844a:	d912      	bls.n	8108472 <_strtod_l+0x212>
 810844c:	2301      	movs	r3, #1
 810844e:	e7c2      	b.n	81083d6 <_strtod_l+0x176>
 8108450:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8108452:	1c5a      	adds	r2, r3, #1
 8108454:	9217      	str	r2, [sp, #92]	; 0x5c
 8108456:	785a      	ldrb	r2, [r3, #1]
 8108458:	3001      	adds	r0, #1
 810845a:	2a30      	cmp	r2, #48	; 0x30
 810845c:	d0f8      	beq.n	8108450 <_strtod_l+0x1f0>
 810845e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8108462:	2b08      	cmp	r3, #8
 8108464:	f200 84d9 	bhi.w	8108e1a <_strtod_l+0xbba>
 8108468:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810846a:	9005      	str	r0, [sp, #20]
 810846c:	2000      	movs	r0, #0
 810846e:	9308      	str	r3, [sp, #32]
 8108470:	4605      	mov	r5, r0
 8108472:	3a30      	subs	r2, #48	; 0x30
 8108474:	f100 0301 	add.w	r3, r0, #1
 8108478:	d014      	beq.n	81084a4 <_strtod_l+0x244>
 810847a:	9905      	ldr	r1, [sp, #20]
 810847c:	4419      	add	r1, r3
 810847e:	9105      	str	r1, [sp, #20]
 8108480:	462b      	mov	r3, r5
 8108482:	eb00 0e05 	add.w	lr, r0, r5
 8108486:	210a      	movs	r1, #10
 8108488:	4573      	cmp	r3, lr
 810848a:	d113      	bne.n	81084b4 <_strtod_l+0x254>
 810848c:	182b      	adds	r3, r5, r0
 810848e:	2b08      	cmp	r3, #8
 8108490:	f105 0501 	add.w	r5, r5, #1
 8108494:	4405      	add	r5, r0
 8108496:	dc1c      	bgt.n	81084d2 <_strtod_l+0x272>
 8108498:	9907      	ldr	r1, [sp, #28]
 810849a:	230a      	movs	r3, #10
 810849c:	fb03 2301 	mla	r3, r3, r1, r2
 81084a0:	9307      	str	r3, [sp, #28]
 81084a2:	2300      	movs	r3, #0
 81084a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81084a6:	1c51      	adds	r1, r2, #1
 81084a8:	9117      	str	r1, [sp, #92]	; 0x5c
 81084aa:	7852      	ldrb	r2, [r2, #1]
 81084ac:	4618      	mov	r0, r3
 81084ae:	e7c9      	b.n	8108444 <_strtod_l+0x1e4>
 81084b0:	4638      	mov	r0, r7
 81084b2:	e7d2      	b.n	810845a <_strtod_l+0x1fa>
 81084b4:	2b08      	cmp	r3, #8
 81084b6:	dc04      	bgt.n	81084c2 <_strtod_l+0x262>
 81084b8:	9e07      	ldr	r6, [sp, #28]
 81084ba:	434e      	muls	r6, r1
 81084bc:	9607      	str	r6, [sp, #28]
 81084be:	3301      	adds	r3, #1
 81084c0:	e7e2      	b.n	8108488 <_strtod_l+0x228>
 81084c2:	f103 0c01 	add.w	ip, r3, #1
 81084c6:	f1bc 0f10 	cmp.w	ip, #16
 81084ca:	bfd8      	it	le
 81084cc:	fb01 f909 	mulle.w	r9, r1, r9
 81084d0:	e7f5      	b.n	81084be <_strtod_l+0x25e>
 81084d2:	2d10      	cmp	r5, #16
 81084d4:	bfdc      	itt	le
 81084d6:	230a      	movle	r3, #10
 81084d8:	fb03 2909 	mlale	r9, r3, r9, r2
 81084dc:	e7e1      	b.n	81084a2 <_strtod_l+0x242>
 81084de:	2300      	movs	r3, #0
 81084e0:	9305      	str	r3, [sp, #20]
 81084e2:	2301      	movs	r3, #1
 81084e4:	e77c      	b.n	81083e0 <_strtod_l+0x180>
 81084e6:	f04f 0c00 	mov.w	ip, #0
 81084ea:	f108 0202 	add.w	r2, r8, #2
 81084ee:	9217      	str	r2, [sp, #92]	; 0x5c
 81084f0:	f898 2002 	ldrb.w	r2, [r8, #2]
 81084f4:	e785      	b.n	8108402 <_strtod_l+0x1a2>
 81084f6:	f04f 0c01 	mov.w	ip, #1
 81084fa:	e7f6      	b.n	81084ea <_strtod_l+0x28a>
 81084fc:	0810c41c 	.word	0x0810c41c
 8108500:	0810c16c 	.word	0x0810c16c
 8108504:	7ff00000 	.word	0x7ff00000
 8108508:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 810850a:	1c51      	adds	r1, r2, #1
 810850c:	9117      	str	r1, [sp, #92]	; 0x5c
 810850e:	7852      	ldrb	r2, [r2, #1]
 8108510:	2a30      	cmp	r2, #48	; 0x30
 8108512:	d0f9      	beq.n	8108508 <_strtod_l+0x2a8>
 8108514:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8108518:	2908      	cmp	r1, #8
 810851a:	f63f af79 	bhi.w	8108410 <_strtod_l+0x1b0>
 810851e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8108522:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8108524:	9206      	str	r2, [sp, #24]
 8108526:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8108528:	1c51      	adds	r1, r2, #1
 810852a:	9117      	str	r1, [sp, #92]	; 0x5c
 810852c:	7852      	ldrb	r2, [r2, #1]
 810852e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8108532:	2e09      	cmp	r6, #9
 8108534:	d937      	bls.n	81085a6 <_strtod_l+0x346>
 8108536:	9e06      	ldr	r6, [sp, #24]
 8108538:	1b89      	subs	r1, r1, r6
 810853a:	2908      	cmp	r1, #8
 810853c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8108540:	dc02      	bgt.n	8108548 <_strtod_l+0x2e8>
 8108542:	4576      	cmp	r6, lr
 8108544:	bfa8      	it	ge
 8108546:	4676      	movge	r6, lr
 8108548:	f1bc 0f00 	cmp.w	ip, #0
 810854c:	d000      	beq.n	8108550 <_strtod_l+0x2f0>
 810854e:	4276      	negs	r6, r6
 8108550:	2d00      	cmp	r5, #0
 8108552:	d14d      	bne.n	81085f0 <_strtod_l+0x390>
 8108554:	9904      	ldr	r1, [sp, #16]
 8108556:	4301      	orrs	r1, r0
 8108558:	f47f aec6 	bne.w	81082e8 <_strtod_l+0x88>
 810855c:	2b00      	cmp	r3, #0
 810855e:	f47f aee1 	bne.w	8108324 <_strtod_l+0xc4>
 8108562:	2a69      	cmp	r2, #105	; 0x69
 8108564:	d027      	beq.n	81085b6 <_strtod_l+0x356>
 8108566:	dc24      	bgt.n	81085b2 <_strtod_l+0x352>
 8108568:	2a49      	cmp	r2, #73	; 0x49
 810856a:	d024      	beq.n	81085b6 <_strtod_l+0x356>
 810856c:	2a4e      	cmp	r2, #78	; 0x4e
 810856e:	f47f aed9 	bne.w	8108324 <_strtod_l+0xc4>
 8108572:	499f      	ldr	r1, [pc, #636]	; (81087f0 <_strtod_l+0x590>)
 8108574:	a817      	add	r0, sp, #92	; 0x5c
 8108576:	f002 f8b3 	bl	810a6e0 <__match>
 810857a:	2800      	cmp	r0, #0
 810857c:	f43f aed2 	beq.w	8108324 <_strtod_l+0xc4>
 8108580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8108582:	781b      	ldrb	r3, [r3, #0]
 8108584:	2b28      	cmp	r3, #40	; 0x28
 8108586:	d12d      	bne.n	81085e4 <_strtod_l+0x384>
 8108588:	499a      	ldr	r1, [pc, #616]	; (81087f4 <_strtod_l+0x594>)
 810858a:	aa1a      	add	r2, sp, #104	; 0x68
 810858c:	a817      	add	r0, sp, #92	; 0x5c
 810858e:	f002 f8bb 	bl	810a708 <__hexnan>
 8108592:	2805      	cmp	r0, #5
 8108594:	d126      	bne.n	81085e4 <_strtod_l+0x384>
 8108596:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8108598:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 810859c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 81085a0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 81085a4:	e6a0      	b.n	81082e8 <_strtod_l+0x88>
 81085a6:	210a      	movs	r1, #10
 81085a8:	fb01 2e0e 	mla	lr, r1, lr, r2
 81085ac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 81085b0:	e7b9      	b.n	8108526 <_strtod_l+0x2c6>
 81085b2:	2a6e      	cmp	r2, #110	; 0x6e
 81085b4:	e7db      	b.n	810856e <_strtod_l+0x30e>
 81085b6:	4990      	ldr	r1, [pc, #576]	; (81087f8 <_strtod_l+0x598>)
 81085b8:	a817      	add	r0, sp, #92	; 0x5c
 81085ba:	f002 f891 	bl	810a6e0 <__match>
 81085be:	2800      	cmp	r0, #0
 81085c0:	f43f aeb0 	beq.w	8108324 <_strtod_l+0xc4>
 81085c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81085c6:	498d      	ldr	r1, [pc, #564]	; (81087fc <_strtod_l+0x59c>)
 81085c8:	3b01      	subs	r3, #1
 81085ca:	a817      	add	r0, sp, #92	; 0x5c
 81085cc:	9317      	str	r3, [sp, #92]	; 0x5c
 81085ce:	f002 f887 	bl	810a6e0 <__match>
 81085d2:	b910      	cbnz	r0, 81085da <_strtod_l+0x37a>
 81085d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81085d6:	3301      	adds	r3, #1
 81085d8:	9317      	str	r3, [sp, #92]	; 0x5c
 81085da:	f8df b230 	ldr.w	fp, [pc, #560]	; 810880c <_strtod_l+0x5ac>
 81085de:	f04f 0a00 	mov.w	sl, #0
 81085e2:	e681      	b.n	81082e8 <_strtod_l+0x88>
 81085e4:	4886      	ldr	r0, [pc, #536]	; (8108800 <_strtod_l+0x5a0>)
 81085e6:	f003 fa1f 	bl	810ba28 <nan>
 81085ea:	ec5b ab10 	vmov	sl, fp, d0
 81085ee:	e67b      	b.n	81082e8 <_strtod_l+0x88>
 81085f0:	9b05      	ldr	r3, [sp, #20]
 81085f2:	9807      	ldr	r0, [sp, #28]
 81085f4:	1af3      	subs	r3, r6, r3
 81085f6:	2f00      	cmp	r7, #0
 81085f8:	bf08      	it	eq
 81085fa:	462f      	moveq	r7, r5
 81085fc:	2d10      	cmp	r5, #16
 81085fe:	9306      	str	r3, [sp, #24]
 8108600:	46a8      	mov	r8, r5
 8108602:	bfa8      	it	ge
 8108604:	f04f 0810 	movge.w	r8, #16
 8108608:	f7f8 f804 	bl	8100614 <__aeabi_ui2d>
 810860c:	2d09      	cmp	r5, #9
 810860e:	4682      	mov	sl, r0
 8108610:	468b      	mov	fp, r1
 8108612:	dd13      	ble.n	810863c <_strtod_l+0x3dc>
 8108614:	4b7b      	ldr	r3, [pc, #492]	; (8108804 <_strtod_l+0x5a4>)
 8108616:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 810861a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 810861e:	f7f8 f873 	bl	8100708 <__aeabi_dmul>
 8108622:	4682      	mov	sl, r0
 8108624:	4648      	mov	r0, r9
 8108626:	468b      	mov	fp, r1
 8108628:	f7f7 fff4 	bl	8100614 <__aeabi_ui2d>
 810862c:	4602      	mov	r2, r0
 810862e:	460b      	mov	r3, r1
 8108630:	4650      	mov	r0, sl
 8108632:	4659      	mov	r1, fp
 8108634:	f7f7 feb2 	bl	810039c <__adddf3>
 8108638:	4682      	mov	sl, r0
 810863a:	468b      	mov	fp, r1
 810863c:	2d0f      	cmp	r5, #15
 810863e:	dc38      	bgt.n	81086b2 <_strtod_l+0x452>
 8108640:	9b06      	ldr	r3, [sp, #24]
 8108642:	2b00      	cmp	r3, #0
 8108644:	f43f ae50 	beq.w	81082e8 <_strtod_l+0x88>
 8108648:	dd24      	ble.n	8108694 <_strtod_l+0x434>
 810864a:	2b16      	cmp	r3, #22
 810864c:	dc0b      	bgt.n	8108666 <_strtod_l+0x406>
 810864e:	496d      	ldr	r1, [pc, #436]	; (8108804 <_strtod_l+0x5a4>)
 8108650:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8108654:	e9d1 0100 	ldrd	r0, r1, [r1]
 8108658:	4652      	mov	r2, sl
 810865a:	465b      	mov	r3, fp
 810865c:	f7f8 f854 	bl	8100708 <__aeabi_dmul>
 8108660:	4682      	mov	sl, r0
 8108662:	468b      	mov	fp, r1
 8108664:	e640      	b.n	81082e8 <_strtod_l+0x88>
 8108666:	9a06      	ldr	r2, [sp, #24]
 8108668:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 810866c:	4293      	cmp	r3, r2
 810866e:	db20      	blt.n	81086b2 <_strtod_l+0x452>
 8108670:	4c64      	ldr	r4, [pc, #400]	; (8108804 <_strtod_l+0x5a4>)
 8108672:	f1c5 050f 	rsb	r5, r5, #15
 8108676:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810867a:	4652      	mov	r2, sl
 810867c:	465b      	mov	r3, fp
 810867e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8108682:	f7f8 f841 	bl	8100708 <__aeabi_dmul>
 8108686:	9b06      	ldr	r3, [sp, #24]
 8108688:	1b5d      	subs	r5, r3, r5
 810868a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810868e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8108692:	e7e3      	b.n	810865c <_strtod_l+0x3fc>
 8108694:	9b06      	ldr	r3, [sp, #24]
 8108696:	3316      	adds	r3, #22
 8108698:	db0b      	blt.n	81086b2 <_strtod_l+0x452>
 810869a:	9b05      	ldr	r3, [sp, #20]
 810869c:	1b9e      	subs	r6, r3, r6
 810869e:	4b59      	ldr	r3, [pc, #356]	; (8108804 <_strtod_l+0x5a4>)
 81086a0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 81086a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 81086a8:	4650      	mov	r0, sl
 81086aa:	4659      	mov	r1, fp
 81086ac:	f7f8 f956 	bl	810095c <__aeabi_ddiv>
 81086b0:	e7d6      	b.n	8108660 <_strtod_l+0x400>
 81086b2:	9b06      	ldr	r3, [sp, #24]
 81086b4:	eba5 0808 	sub.w	r8, r5, r8
 81086b8:	4498      	add	r8, r3
 81086ba:	f1b8 0f00 	cmp.w	r8, #0
 81086be:	dd74      	ble.n	81087aa <_strtod_l+0x54a>
 81086c0:	f018 030f 	ands.w	r3, r8, #15
 81086c4:	d00a      	beq.n	81086dc <_strtod_l+0x47c>
 81086c6:	494f      	ldr	r1, [pc, #316]	; (8108804 <_strtod_l+0x5a4>)
 81086c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 81086cc:	4652      	mov	r2, sl
 81086ce:	465b      	mov	r3, fp
 81086d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 81086d4:	f7f8 f818 	bl	8100708 <__aeabi_dmul>
 81086d8:	4682      	mov	sl, r0
 81086da:	468b      	mov	fp, r1
 81086dc:	f038 080f 	bics.w	r8, r8, #15
 81086e0:	d04f      	beq.n	8108782 <_strtod_l+0x522>
 81086e2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 81086e6:	dd22      	ble.n	810872e <_strtod_l+0x4ce>
 81086e8:	2500      	movs	r5, #0
 81086ea:	462e      	mov	r6, r5
 81086ec:	9507      	str	r5, [sp, #28]
 81086ee:	9505      	str	r5, [sp, #20]
 81086f0:	2322      	movs	r3, #34	; 0x22
 81086f2:	f8df b118 	ldr.w	fp, [pc, #280]	; 810880c <_strtod_l+0x5ac>
 81086f6:	6023      	str	r3, [r4, #0]
 81086f8:	f04f 0a00 	mov.w	sl, #0
 81086fc:	9b07      	ldr	r3, [sp, #28]
 81086fe:	2b00      	cmp	r3, #0
 8108700:	f43f adf2 	beq.w	81082e8 <_strtod_l+0x88>
 8108704:	9918      	ldr	r1, [sp, #96]	; 0x60
 8108706:	4620      	mov	r0, r4
 8108708:	f002 f960 	bl	810a9cc <_Bfree>
 810870c:	9905      	ldr	r1, [sp, #20]
 810870e:	4620      	mov	r0, r4
 8108710:	f002 f95c 	bl	810a9cc <_Bfree>
 8108714:	4631      	mov	r1, r6
 8108716:	4620      	mov	r0, r4
 8108718:	f002 f958 	bl	810a9cc <_Bfree>
 810871c:	9907      	ldr	r1, [sp, #28]
 810871e:	4620      	mov	r0, r4
 8108720:	f002 f954 	bl	810a9cc <_Bfree>
 8108724:	4629      	mov	r1, r5
 8108726:	4620      	mov	r0, r4
 8108728:	f002 f950 	bl	810a9cc <_Bfree>
 810872c:	e5dc      	b.n	81082e8 <_strtod_l+0x88>
 810872e:	4b36      	ldr	r3, [pc, #216]	; (8108808 <_strtod_l+0x5a8>)
 8108730:	9304      	str	r3, [sp, #16]
 8108732:	2300      	movs	r3, #0
 8108734:	ea4f 1828 	mov.w	r8, r8, asr #4
 8108738:	4650      	mov	r0, sl
 810873a:	4659      	mov	r1, fp
 810873c:	4699      	mov	r9, r3
 810873e:	f1b8 0f01 	cmp.w	r8, #1
 8108742:	dc21      	bgt.n	8108788 <_strtod_l+0x528>
 8108744:	b10b      	cbz	r3, 810874a <_strtod_l+0x4ea>
 8108746:	4682      	mov	sl, r0
 8108748:	468b      	mov	fp, r1
 810874a:	4b2f      	ldr	r3, [pc, #188]	; (8108808 <_strtod_l+0x5a8>)
 810874c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8108750:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8108754:	4652      	mov	r2, sl
 8108756:	465b      	mov	r3, fp
 8108758:	e9d9 0100 	ldrd	r0, r1, [r9]
 810875c:	f7f7 ffd4 	bl	8100708 <__aeabi_dmul>
 8108760:	4b2a      	ldr	r3, [pc, #168]	; (810880c <_strtod_l+0x5ac>)
 8108762:	460a      	mov	r2, r1
 8108764:	400b      	ands	r3, r1
 8108766:	492a      	ldr	r1, [pc, #168]	; (8108810 <_strtod_l+0x5b0>)
 8108768:	428b      	cmp	r3, r1
 810876a:	4682      	mov	sl, r0
 810876c:	d8bc      	bhi.n	81086e8 <_strtod_l+0x488>
 810876e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8108772:	428b      	cmp	r3, r1
 8108774:	bf86      	itte	hi
 8108776:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8108814 <_strtod_l+0x5b4>
 810877a:	f04f 3aff 	movhi.w	sl, #4294967295
 810877e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8108782:	2300      	movs	r3, #0
 8108784:	9304      	str	r3, [sp, #16]
 8108786:	e084      	b.n	8108892 <_strtod_l+0x632>
 8108788:	f018 0f01 	tst.w	r8, #1
 810878c:	d005      	beq.n	810879a <_strtod_l+0x53a>
 810878e:	9b04      	ldr	r3, [sp, #16]
 8108790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108794:	f7f7 ffb8 	bl	8100708 <__aeabi_dmul>
 8108798:	2301      	movs	r3, #1
 810879a:	9a04      	ldr	r2, [sp, #16]
 810879c:	3208      	adds	r2, #8
 810879e:	f109 0901 	add.w	r9, r9, #1
 81087a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 81087a6:	9204      	str	r2, [sp, #16]
 81087a8:	e7c9      	b.n	810873e <_strtod_l+0x4de>
 81087aa:	d0ea      	beq.n	8108782 <_strtod_l+0x522>
 81087ac:	f1c8 0800 	rsb	r8, r8, #0
 81087b0:	f018 020f 	ands.w	r2, r8, #15
 81087b4:	d00a      	beq.n	81087cc <_strtod_l+0x56c>
 81087b6:	4b13      	ldr	r3, [pc, #76]	; (8108804 <_strtod_l+0x5a4>)
 81087b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81087bc:	4650      	mov	r0, sl
 81087be:	4659      	mov	r1, fp
 81087c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81087c4:	f7f8 f8ca 	bl	810095c <__aeabi_ddiv>
 81087c8:	4682      	mov	sl, r0
 81087ca:	468b      	mov	fp, r1
 81087cc:	ea5f 1828 	movs.w	r8, r8, asr #4
 81087d0:	d0d7      	beq.n	8108782 <_strtod_l+0x522>
 81087d2:	f1b8 0f1f 	cmp.w	r8, #31
 81087d6:	dd1f      	ble.n	8108818 <_strtod_l+0x5b8>
 81087d8:	2500      	movs	r5, #0
 81087da:	462e      	mov	r6, r5
 81087dc:	9507      	str	r5, [sp, #28]
 81087de:	9505      	str	r5, [sp, #20]
 81087e0:	2322      	movs	r3, #34	; 0x22
 81087e2:	f04f 0a00 	mov.w	sl, #0
 81087e6:	f04f 0b00 	mov.w	fp, #0
 81087ea:	6023      	str	r3, [r4, #0]
 81087ec:	e786      	b.n	81086fc <_strtod_l+0x49c>
 81087ee:	bf00      	nop
 81087f0:	0810c13d 	.word	0x0810c13d
 81087f4:	0810c180 	.word	0x0810c180
 81087f8:	0810c135 	.word	0x0810c135
 81087fc:	0810c2c4 	.word	0x0810c2c4
 8108800:	0810c5d8 	.word	0x0810c5d8
 8108804:	0810c4b8 	.word	0x0810c4b8
 8108808:	0810c490 	.word	0x0810c490
 810880c:	7ff00000 	.word	0x7ff00000
 8108810:	7ca00000 	.word	0x7ca00000
 8108814:	7fefffff 	.word	0x7fefffff
 8108818:	f018 0310 	ands.w	r3, r8, #16
 810881c:	bf18      	it	ne
 810881e:	236a      	movne	r3, #106	; 0x6a
 8108820:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8108bd0 <_strtod_l+0x970>
 8108824:	9304      	str	r3, [sp, #16]
 8108826:	4650      	mov	r0, sl
 8108828:	4659      	mov	r1, fp
 810882a:	2300      	movs	r3, #0
 810882c:	f018 0f01 	tst.w	r8, #1
 8108830:	d004      	beq.n	810883c <_strtod_l+0x5dc>
 8108832:	e9d9 2300 	ldrd	r2, r3, [r9]
 8108836:	f7f7 ff67 	bl	8100708 <__aeabi_dmul>
 810883a:	2301      	movs	r3, #1
 810883c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8108840:	f109 0908 	add.w	r9, r9, #8
 8108844:	d1f2      	bne.n	810882c <_strtod_l+0x5cc>
 8108846:	b10b      	cbz	r3, 810884c <_strtod_l+0x5ec>
 8108848:	4682      	mov	sl, r0
 810884a:	468b      	mov	fp, r1
 810884c:	9b04      	ldr	r3, [sp, #16]
 810884e:	b1c3      	cbz	r3, 8108882 <_strtod_l+0x622>
 8108850:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8108854:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8108858:	2b00      	cmp	r3, #0
 810885a:	4659      	mov	r1, fp
 810885c:	dd11      	ble.n	8108882 <_strtod_l+0x622>
 810885e:	2b1f      	cmp	r3, #31
 8108860:	f340 8124 	ble.w	8108aac <_strtod_l+0x84c>
 8108864:	2b34      	cmp	r3, #52	; 0x34
 8108866:	bfde      	ittt	le
 8108868:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 810886c:	f04f 33ff 	movle.w	r3, #4294967295
 8108870:	fa03 f202 	lslle.w	r2, r3, r2
 8108874:	f04f 0a00 	mov.w	sl, #0
 8108878:	bfcc      	ite	gt
 810887a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 810887e:	ea02 0b01 	andle.w	fp, r2, r1
 8108882:	2200      	movs	r2, #0
 8108884:	2300      	movs	r3, #0
 8108886:	4650      	mov	r0, sl
 8108888:	4659      	mov	r1, fp
 810888a:	f7f8 f9a5 	bl	8100bd8 <__aeabi_dcmpeq>
 810888e:	2800      	cmp	r0, #0
 8108890:	d1a2      	bne.n	81087d8 <_strtod_l+0x578>
 8108892:	9b07      	ldr	r3, [sp, #28]
 8108894:	9300      	str	r3, [sp, #0]
 8108896:	9908      	ldr	r1, [sp, #32]
 8108898:	462b      	mov	r3, r5
 810889a:	463a      	mov	r2, r7
 810889c:	4620      	mov	r0, r4
 810889e:	f002 f8fd 	bl	810aa9c <__s2b>
 81088a2:	9007      	str	r0, [sp, #28]
 81088a4:	2800      	cmp	r0, #0
 81088a6:	f43f af1f 	beq.w	81086e8 <_strtod_l+0x488>
 81088aa:	9b05      	ldr	r3, [sp, #20]
 81088ac:	1b9e      	subs	r6, r3, r6
 81088ae:	9b06      	ldr	r3, [sp, #24]
 81088b0:	2b00      	cmp	r3, #0
 81088b2:	bfb4      	ite	lt
 81088b4:	4633      	movlt	r3, r6
 81088b6:	2300      	movge	r3, #0
 81088b8:	930c      	str	r3, [sp, #48]	; 0x30
 81088ba:	9b06      	ldr	r3, [sp, #24]
 81088bc:	2500      	movs	r5, #0
 81088be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 81088c2:	9312      	str	r3, [sp, #72]	; 0x48
 81088c4:	462e      	mov	r6, r5
 81088c6:	9b07      	ldr	r3, [sp, #28]
 81088c8:	4620      	mov	r0, r4
 81088ca:	6859      	ldr	r1, [r3, #4]
 81088cc:	f002 f83e 	bl	810a94c <_Balloc>
 81088d0:	9005      	str	r0, [sp, #20]
 81088d2:	2800      	cmp	r0, #0
 81088d4:	f43f af0c 	beq.w	81086f0 <_strtod_l+0x490>
 81088d8:	9b07      	ldr	r3, [sp, #28]
 81088da:	691a      	ldr	r2, [r3, #16]
 81088dc:	3202      	adds	r2, #2
 81088de:	f103 010c 	add.w	r1, r3, #12
 81088e2:	0092      	lsls	r2, r2, #2
 81088e4:	300c      	adds	r0, #12
 81088e6:	f7fe fd59 	bl	810739c <memcpy>
 81088ea:	ec4b ab10 	vmov	d0, sl, fp
 81088ee:	aa1a      	add	r2, sp, #104	; 0x68
 81088f0:	a919      	add	r1, sp, #100	; 0x64
 81088f2:	4620      	mov	r0, r4
 81088f4:	f002 fc18 	bl	810b128 <__d2b>
 81088f8:	ec4b ab18 	vmov	d8, sl, fp
 81088fc:	9018      	str	r0, [sp, #96]	; 0x60
 81088fe:	2800      	cmp	r0, #0
 8108900:	f43f aef6 	beq.w	81086f0 <_strtod_l+0x490>
 8108904:	2101      	movs	r1, #1
 8108906:	4620      	mov	r0, r4
 8108908:	f002 f962 	bl	810abd0 <__i2b>
 810890c:	4606      	mov	r6, r0
 810890e:	2800      	cmp	r0, #0
 8108910:	f43f aeee 	beq.w	81086f0 <_strtod_l+0x490>
 8108914:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8108916:	9904      	ldr	r1, [sp, #16]
 8108918:	2b00      	cmp	r3, #0
 810891a:	bfab      	itete	ge
 810891c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 810891e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8108920:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8108922:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8108926:	bfac      	ite	ge
 8108928:	eb03 0902 	addge.w	r9, r3, r2
 810892c:	1ad7      	sublt	r7, r2, r3
 810892e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8108930:	eba3 0801 	sub.w	r8, r3, r1
 8108934:	4490      	add	r8, r2
 8108936:	4ba1      	ldr	r3, [pc, #644]	; (8108bbc <_strtod_l+0x95c>)
 8108938:	f108 38ff 	add.w	r8, r8, #4294967295
 810893c:	4598      	cmp	r8, r3
 810893e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8108942:	f280 80c7 	bge.w	8108ad4 <_strtod_l+0x874>
 8108946:	eba3 0308 	sub.w	r3, r3, r8
 810894a:	2b1f      	cmp	r3, #31
 810894c:	eba2 0203 	sub.w	r2, r2, r3
 8108950:	f04f 0101 	mov.w	r1, #1
 8108954:	f300 80b1 	bgt.w	8108aba <_strtod_l+0x85a>
 8108958:	fa01 f303 	lsl.w	r3, r1, r3
 810895c:	930d      	str	r3, [sp, #52]	; 0x34
 810895e:	2300      	movs	r3, #0
 8108960:	9308      	str	r3, [sp, #32]
 8108962:	eb09 0802 	add.w	r8, r9, r2
 8108966:	9b04      	ldr	r3, [sp, #16]
 8108968:	45c1      	cmp	r9, r8
 810896a:	4417      	add	r7, r2
 810896c:	441f      	add	r7, r3
 810896e:	464b      	mov	r3, r9
 8108970:	bfa8      	it	ge
 8108972:	4643      	movge	r3, r8
 8108974:	42bb      	cmp	r3, r7
 8108976:	bfa8      	it	ge
 8108978:	463b      	movge	r3, r7
 810897a:	2b00      	cmp	r3, #0
 810897c:	bfc2      	ittt	gt
 810897e:	eba8 0803 	subgt.w	r8, r8, r3
 8108982:	1aff      	subgt	r7, r7, r3
 8108984:	eba9 0903 	subgt.w	r9, r9, r3
 8108988:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810898a:	2b00      	cmp	r3, #0
 810898c:	dd17      	ble.n	81089be <_strtod_l+0x75e>
 810898e:	4631      	mov	r1, r6
 8108990:	461a      	mov	r2, r3
 8108992:	4620      	mov	r0, r4
 8108994:	f002 f9dc 	bl	810ad50 <__pow5mult>
 8108998:	4606      	mov	r6, r0
 810899a:	2800      	cmp	r0, #0
 810899c:	f43f aea8 	beq.w	81086f0 <_strtod_l+0x490>
 81089a0:	4601      	mov	r1, r0
 81089a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 81089a4:	4620      	mov	r0, r4
 81089a6:	f002 f929 	bl	810abfc <__multiply>
 81089aa:	900b      	str	r0, [sp, #44]	; 0x2c
 81089ac:	2800      	cmp	r0, #0
 81089ae:	f43f ae9f 	beq.w	81086f0 <_strtod_l+0x490>
 81089b2:	9918      	ldr	r1, [sp, #96]	; 0x60
 81089b4:	4620      	mov	r0, r4
 81089b6:	f002 f809 	bl	810a9cc <_Bfree>
 81089ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81089bc:	9318      	str	r3, [sp, #96]	; 0x60
 81089be:	f1b8 0f00 	cmp.w	r8, #0
 81089c2:	f300 808c 	bgt.w	8108ade <_strtod_l+0x87e>
 81089c6:	9b06      	ldr	r3, [sp, #24]
 81089c8:	2b00      	cmp	r3, #0
 81089ca:	dd08      	ble.n	81089de <_strtod_l+0x77e>
 81089cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 81089ce:	9905      	ldr	r1, [sp, #20]
 81089d0:	4620      	mov	r0, r4
 81089d2:	f002 f9bd 	bl	810ad50 <__pow5mult>
 81089d6:	9005      	str	r0, [sp, #20]
 81089d8:	2800      	cmp	r0, #0
 81089da:	f43f ae89 	beq.w	81086f0 <_strtod_l+0x490>
 81089de:	2f00      	cmp	r7, #0
 81089e0:	dd08      	ble.n	81089f4 <_strtod_l+0x794>
 81089e2:	9905      	ldr	r1, [sp, #20]
 81089e4:	463a      	mov	r2, r7
 81089e6:	4620      	mov	r0, r4
 81089e8:	f002 fa0c 	bl	810ae04 <__lshift>
 81089ec:	9005      	str	r0, [sp, #20]
 81089ee:	2800      	cmp	r0, #0
 81089f0:	f43f ae7e 	beq.w	81086f0 <_strtod_l+0x490>
 81089f4:	f1b9 0f00 	cmp.w	r9, #0
 81089f8:	dd08      	ble.n	8108a0c <_strtod_l+0x7ac>
 81089fa:	4631      	mov	r1, r6
 81089fc:	464a      	mov	r2, r9
 81089fe:	4620      	mov	r0, r4
 8108a00:	f002 fa00 	bl	810ae04 <__lshift>
 8108a04:	4606      	mov	r6, r0
 8108a06:	2800      	cmp	r0, #0
 8108a08:	f43f ae72 	beq.w	81086f0 <_strtod_l+0x490>
 8108a0c:	9a05      	ldr	r2, [sp, #20]
 8108a0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8108a10:	4620      	mov	r0, r4
 8108a12:	f002 fa83 	bl	810af1c <__mdiff>
 8108a16:	4605      	mov	r5, r0
 8108a18:	2800      	cmp	r0, #0
 8108a1a:	f43f ae69 	beq.w	81086f0 <_strtod_l+0x490>
 8108a1e:	68c3      	ldr	r3, [r0, #12]
 8108a20:	930b      	str	r3, [sp, #44]	; 0x2c
 8108a22:	2300      	movs	r3, #0
 8108a24:	60c3      	str	r3, [r0, #12]
 8108a26:	4631      	mov	r1, r6
 8108a28:	f002 fa5c 	bl	810aee4 <__mcmp>
 8108a2c:	2800      	cmp	r0, #0
 8108a2e:	da60      	bge.n	8108af2 <_strtod_l+0x892>
 8108a30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108a32:	ea53 030a 	orrs.w	r3, r3, sl
 8108a36:	f040 8082 	bne.w	8108b3e <_strtod_l+0x8de>
 8108a3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108a3e:	2b00      	cmp	r3, #0
 8108a40:	d17d      	bne.n	8108b3e <_strtod_l+0x8de>
 8108a42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8108a46:	0d1b      	lsrs	r3, r3, #20
 8108a48:	051b      	lsls	r3, r3, #20
 8108a4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8108a4e:	d976      	bls.n	8108b3e <_strtod_l+0x8de>
 8108a50:	696b      	ldr	r3, [r5, #20]
 8108a52:	b913      	cbnz	r3, 8108a5a <_strtod_l+0x7fa>
 8108a54:	692b      	ldr	r3, [r5, #16]
 8108a56:	2b01      	cmp	r3, #1
 8108a58:	dd71      	ble.n	8108b3e <_strtod_l+0x8de>
 8108a5a:	4629      	mov	r1, r5
 8108a5c:	2201      	movs	r2, #1
 8108a5e:	4620      	mov	r0, r4
 8108a60:	f002 f9d0 	bl	810ae04 <__lshift>
 8108a64:	4631      	mov	r1, r6
 8108a66:	4605      	mov	r5, r0
 8108a68:	f002 fa3c 	bl	810aee4 <__mcmp>
 8108a6c:	2800      	cmp	r0, #0
 8108a6e:	dd66      	ble.n	8108b3e <_strtod_l+0x8de>
 8108a70:	9904      	ldr	r1, [sp, #16]
 8108a72:	4a53      	ldr	r2, [pc, #332]	; (8108bc0 <_strtod_l+0x960>)
 8108a74:	465b      	mov	r3, fp
 8108a76:	2900      	cmp	r1, #0
 8108a78:	f000 8081 	beq.w	8108b7e <_strtod_l+0x91e>
 8108a7c:	ea02 010b 	and.w	r1, r2, fp
 8108a80:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8108a84:	dc7b      	bgt.n	8108b7e <_strtod_l+0x91e>
 8108a86:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8108a8a:	f77f aea9 	ble.w	81087e0 <_strtod_l+0x580>
 8108a8e:	4b4d      	ldr	r3, [pc, #308]	; (8108bc4 <_strtod_l+0x964>)
 8108a90:	4650      	mov	r0, sl
 8108a92:	4659      	mov	r1, fp
 8108a94:	2200      	movs	r2, #0
 8108a96:	f7f7 fe37 	bl	8100708 <__aeabi_dmul>
 8108a9a:	460b      	mov	r3, r1
 8108a9c:	4303      	orrs	r3, r0
 8108a9e:	bf08      	it	eq
 8108aa0:	2322      	moveq	r3, #34	; 0x22
 8108aa2:	4682      	mov	sl, r0
 8108aa4:	468b      	mov	fp, r1
 8108aa6:	bf08      	it	eq
 8108aa8:	6023      	streq	r3, [r4, #0]
 8108aaa:	e62b      	b.n	8108704 <_strtod_l+0x4a4>
 8108aac:	f04f 32ff 	mov.w	r2, #4294967295
 8108ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8108ab4:	ea03 0a0a 	and.w	sl, r3, sl
 8108ab8:	e6e3      	b.n	8108882 <_strtod_l+0x622>
 8108aba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8108abe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8108ac2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8108ac6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8108aca:	fa01 f308 	lsl.w	r3, r1, r8
 8108ace:	9308      	str	r3, [sp, #32]
 8108ad0:	910d      	str	r1, [sp, #52]	; 0x34
 8108ad2:	e746      	b.n	8108962 <_strtod_l+0x702>
 8108ad4:	2300      	movs	r3, #0
 8108ad6:	9308      	str	r3, [sp, #32]
 8108ad8:	2301      	movs	r3, #1
 8108ada:	930d      	str	r3, [sp, #52]	; 0x34
 8108adc:	e741      	b.n	8108962 <_strtod_l+0x702>
 8108ade:	9918      	ldr	r1, [sp, #96]	; 0x60
 8108ae0:	4642      	mov	r2, r8
 8108ae2:	4620      	mov	r0, r4
 8108ae4:	f002 f98e 	bl	810ae04 <__lshift>
 8108ae8:	9018      	str	r0, [sp, #96]	; 0x60
 8108aea:	2800      	cmp	r0, #0
 8108aec:	f47f af6b 	bne.w	81089c6 <_strtod_l+0x766>
 8108af0:	e5fe      	b.n	81086f0 <_strtod_l+0x490>
 8108af2:	465f      	mov	r7, fp
 8108af4:	d16e      	bne.n	8108bd4 <_strtod_l+0x974>
 8108af6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8108af8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108afc:	b342      	cbz	r2, 8108b50 <_strtod_l+0x8f0>
 8108afe:	4a32      	ldr	r2, [pc, #200]	; (8108bc8 <_strtod_l+0x968>)
 8108b00:	4293      	cmp	r3, r2
 8108b02:	d128      	bne.n	8108b56 <_strtod_l+0x8f6>
 8108b04:	9b04      	ldr	r3, [sp, #16]
 8108b06:	4651      	mov	r1, sl
 8108b08:	b1eb      	cbz	r3, 8108b46 <_strtod_l+0x8e6>
 8108b0a:	4b2d      	ldr	r3, [pc, #180]	; (8108bc0 <_strtod_l+0x960>)
 8108b0c:	403b      	ands	r3, r7
 8108b0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8108b12:	f04f 32ff 	mov.w	r2, #4294967295
 8108b16:	d819      	bhi.n	8108b4c <_strtod_l+0x8ec>
 8108b18:	0d1b      	lsrs	r3, r3, #20
 8108b1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8108b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8108b22:	4299      	cmp	r1, r3
 8108b24:	d117      	bne.n	8108b56 <_strtod_l+0x8f6>
 8108b26:	4b29      	ldr	r3, [pc, #164]	; (8108bcc <_strtod_l+0x96c>)
 8108b28:	429f      	cmp	r7, r3
 8108b2a:	d102      	bne.n	8108b32 <_strtod_l+0x8d2>
 8108b2c:	3101      	adds	r1, #1
 8108b2e:	f43f addf 	beq.w	81086f0 <_strtod_l+0x490>
 8108b32:	4b23      	ldr	r3, [pc, #140]	; (8108bc0 <_strtod_l+0x960>)
 8108b34:	403b      	ands	r3, r7
 8108b36:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8108b3a:	f04f 0a00 	mov.w	sl, #0
 8108b3e:	9b04      	ldr	r3, [sp, #16]
 8108b40:	2b00      	cmp	r3, #0
 8108b42:	d1a4      	bne.n	8108a8e <_strtod_l+0x82e>
 8108b44:	e5de      	b.n	8108704 <_strtod_l+0x4a4>
 8108b46:	f04f 33ff 	mov.w	r3, #4294967295
 8108b4a:	e7ea      	b.n	8108b22 <_strtod_l+0x8c2>
 8108b4c:	4613      	mov	r3, r2
 8108b4e:	e7e8      	b.n	8108b22 <_strtod_l+0x8c2>
 8108b50:	ea53 030a 	orrs.w	r3, r3, sl
 8108b54:	d08c      	beq.n	8108a70 <_strtod_l+0x810>
 8108b56:	9b08      	ldr	r3, [sp, #32]
 8108b58:	b1db      	cbz	r3, 8108b92 <_strtod_l+0x932>
 8108b5a:	423b      	tst	r3, r7
 8108b5c:	d0ef      	beq.n	8108b3e <_strtod_l+0x8de>
 8108b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108b60:	9a04      	ldr	r2, [sp, #16]
 8108b62:	4650      	mov	r0, sl
 8108b64:	4659      	mov	r1, fp
 8108b66:	b1c3      	cbz	r3, 8108b9a <_strtod_l+0x93a>
 8108b68:	f7ff fb5c 	bl	8108224 <sulp>
 8108b6c:	4602      	mov	r2, r0
 8108b6e:	460b      	mov	r3, r1
 8108b70:	ec51 0b18 	vmov	r0, r1, d8
 8108b74:	f7f7 fc12 	bl	810039c <__adddf3>
 8108b78:	4682      	mov	sl, r0
 8108b7a:	468b      	mov	fp, r1
 8108b7c:	e7df      	b.n	8108b3e <_strtod_l+0x8de>
 8108b7e:	4013      	ands	r3, r2
 8108b80:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8108b84:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8108b88:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8108b8c:	f04f 3aff 	mov.w	sl, #4294967295
 8108b90:	e7d5      	b.n	8108b3e <_strtod_l+0x8de>
 8108b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8108b94:	ea13 0f0a 	tst.w	r3, sl
 8108b98:	e7e0      	b.n	8108b5c <_strtod_l+0x8fc>
 8108b9a:	f7ff fb43 	bl	8108224 <sulp>
 8108b9e:	4602      	mov	r2, r0
 8108ba0:	460b      	mov	r3, r1
 8108ba2:	ec51 0b18 	vmov	r0, r1, d8
 8108ba6:	f7f7 fbf7 	bl	8100398 <__aeabi_dsub>
 8108baa:	2200      	movs	r2, #0
 8108bac:	2300      	movs	r3, #0
 8108bae:	4682      	mov	sl, r0
 8108bb0:	468b      	mov	fp, r1
 8108bb2:	f7f8 f811 	bl	8100bd8 <__aeabi_dcmpeq>
 8108bb6:	2800      	cmp	r0, #0
 8108bb8:	d0c1      	beq.n	8108b3e <_strtod_l+0x8de>
 8108bba:	e611      	b.n	81087e0 <_strtod_l+0x580>
 8108bbc:	fffffc02 	.word	0xfffffc02
 8108bc0:	7ff00000 	.word	0x7ff00000
 8108bc4:	39500000 	.word	0x39500000
 8108bc8:	000fffff 	.word	0x000fffff
 8108bcc:	7fefffff 	.word	0x7fefffff
 8108bd0:	0810c198 	.word	0x0810c198
 8108bd4:	4631      	mov	r1, r6
 8108bd6:	4628      	mov	r0, r5
 8108bd8:	f002 fb02 	bl	810b1e0 <__ratio>
 8108bdc:	ec59 8b10 	vmov	r8, r9, d0
 8108be0:	ee10 0a10 	vmov	r0, s0
 8108be4:	2200      	movs	r2, #0
 8108be6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8108bea:	4649      	mov	r1, r9
 8108bec:	f7f8 f808 	bl	8100c00 <__aeabi_dcmple>
 8108bf0:	2800      	cmp	r0, #0
 8108bf2:	d07a      	beq.n	8108cea <_strtod_l+0xa8a>
 8108bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108bf6:	2b00      	cmp	r3, #0
 8108bf8:	d04a      	beq.n	8108c90 <_strtod_l+0xa30>
 8108bfa:	4b95      	ldr	r3, [pc, #596]	; (8108e50 <_strtod_l+0xbf0>)
 8108bfc:	2200      	movs	r2, #0
 8108bfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8108c02:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8108e50 <_strtod_l+0xbf0>
 8108c06:	f04f 0800 	mov.w	r8, #0
 8108c0a:	4b92      	ldr	r3, [pc, #584]	; (8108e54 <_strtod_l+0xbf4>)
 8108c0c:	403b      	ands	r3, r7
 8108c0e:	930d      	str	r3, [sp, #52]	; 0x34
 8108c10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8108c12:	4b91      	ldr	r3, [pc, #580]	; (8108e58 <_strtod_l+0xbf8>)
 8108c14:	429a      	cmp	r2, r3
 8108c16:	f040 80b0 	bne.w	8108d7a <_strtod_l+0xb1a>
 8108c1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8108c1e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8108c22:	ec4b ab10 	vmov	d0, sl, fp
 8108c26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8108c2a:	f002 fa01 	bl	810b030 <__ulp>
 8108c2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8108c32:	ec53 2b10 	vmov	r2, r3, d0
 8108c36:	f7f7 fd67 	bl	8100708 <__aeabi_dmul>
 8108c3a:	4652      	mov	r2, sl
 8108c3c:	465b      	mov	r3, fp
 8108c3e:	f7f7 fbad 	bl	810039c <__adddf3>
 8108c42:	460b      	mov	r3, r1
 8108c44:	4983      	ldr	r1, [pc, #524]	; (8108e54 <_strtod_l+0xbf4>)
 8108c46:	4a85      	ldr	r2, [pc, #532]	; (8108e5c <_strtod_l+0xbfc>)
 8108c48:	4019      	ands	r1, r3
 8108c4a:	4291      	cmp	r1, r2
 8108c4c:	4682      	mov	sl, r0
 8108c4e:	d960      	bls.n	8108d12 <_strtod_l+0xab2>
 8108c50:	ee18 3a90 	vmov	r3, s17
 8108c54:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8108c58:	4293      	cmp	r3, r2
 8108c5a:	d104      	bne.n	8108c66 <_strtod_l+0xa06>
 8108c5c:	ee18 3a10 	vmov	r3, s16
 8108c60:	3301      	adds	r3, #1
 8108c62:	f43f ad45 	beq.w	81086f0 <_strtod_l+0x490>
 8108c66:	f8df b200 	ldr.w	fp, [pc, #512]	; 8108e68 <_strtod_l+0xc08>
 8108c6a:	f04f 3aff 	mov.w	sl, #4294967295
 8108c6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8108c70:	4620      	mov	r0, r4
 8108c72:	f001 feab 	bl	810a9cc <_Bfree>
 8108c76:	9905      	ldr	r1, [sp, #20]
 8108c78:	4620      	mov	r0, r4
 8108c7a:	f001 fea7 	bl	810a9cc <_Bfree>
 8108c7e:	4631      	mov	r1, r6
 8108c80:	4620      	mov	r0, r4
 8108c82:	f001 fea3 	bl	810a9cc <_Bfree>
 8108c86:	4629      	mov	r1, r5
 8108c88:	4620      	mov	r0, r4
 8108c8a:	f001 fe9f 	bl	810a9cc <_Bfree>
 8108c8e:	e61a      	b.n	81088c6 <_strtod_l+0x666>
 8108c90:	f1ba 0f00 	cmp.w	sl, #0
 8108c94:	d11b      	bne.n	8108cce <_strtod_l+0xa6e>
 8108c96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108c9a:	b9f3      	cbnz	r3, 8108cda <_strtod_l+0xa7a>
 8108c9c:	4b6c      	ldr	r3, [pc, #432]	; (8108e50 <_strtod_l+0xbf0>)
 8108c9e:	2200      	movs	r2, #0
 8108ca0:	4640      	mov	r0, r8
 8108ca2:	4649      	mov	r1, r9
 8108ca4:	f7f7 ffa2 	bl	8100bec <__aeabi_dcmplt>
 8108ca8:	b9d0      	cbnz	r0, 8108ce0 <_strtod_l+0xa80>
 8108caa:	4640      	mov	r0, r8
 8108cac:	4649      	mov	r1, r9
 8108cae:	4b6c      	ldr	r3, [pc, #432]	; (8108e60 <_strtod_l+0xc00>)
 8108cb0:	2200      	movs	r2, #0
 8108cb2:	f7f7 fd29 	bl	8100708 <__aeabi_dmul>
 8108cb6:	4680      	mov	r8, r0
 8108cb8:	4689      	mov	r9, r1
 8108cba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8108cbe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8108cc2:	9315      	str	r3, [sp, #84]	; 0x54
 8108cc4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8108cc8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8108ccc:	e79d      	b.n	8108c0a <_strtod_l+0x9aa>
 8108cce:	f1ba 0f01 	cmp.w	sl, #1
 8108cd2:	d102      	bne.n	8108cda <_strtod_l+0xa7a>
 8108cd4:	2f00      	cmp	r7, #0
 8108cd6:	f43f ad83 	beq.w	81087e0 <_strtod_l+0x580>
 8108cda:	4b62      	ldr	r3, [pc, #392]	; (8108e64 <_strtod_l+0xc04>)
 8108cdc:	2200      	movs	r2, #0
 8108cde:	e78e      	b.n	8108bfe <_strtod_l+0x99e>
 8108ce0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8108e60 <_strtod_l+0xc00>
 8108ce4:	f04f 0800 	mov.w	r8, #0
 8108ce8:	e7e7      	b.n	8108cba <_strtod_l+0xa5a>
 8108cea:	4b5d      	ldr	r3, [pc, #372]	; (8108e60 <_strtod_l+0xc00>)
 8108cec:	4640      	mov	r0, r8
 8108cee:	4649      	mov	r1, r9
 8108cf0:	2200      	movs	r2, #0
 8108cf2:	f7f7 fd09 	bl	8100708 <__aeabi_dmul>
 8108cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108cf8:	4680      	mov	r8, r0
 8108cfa:	4689      	mov	r9, r1
 8108cfc:	b933      	cbnz	r3, 8108d0c <_strtod_l+0xaac>
 8108cfe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8108d02:	900e      	str	r0, [sp, #56]	; 0x38
 8108d04:	930f      	str	r3, [sp, #60]	; 0x3c
 8108d06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8108d0a:	e7dd      	b.n	8108cc8 <_strtod_l+0xa68>
 8108d0c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8108d10:	e7f9      	b.n	8108d06 <_strtod_l+0xaa6>
 8108d12:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8108d16:	9b04      	ldr	r3, [sp, #16]
 8108d18:	2b00      	cmp	r3, #0
 8108d1a:	d1a8      	bne.n	8108c6e <_strtod_l+0xa0e>
 8108d1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8108d20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8108d22:	0d1b      	lsrs	r3, r3, #20
 8108d24:	051b      	lsls	r3, r3, #20
 8108d26:	429a      	cmp	r2, r3
 8108d28:	d1a1      	bne.n	8108c6e <_strtod_l+0xa0e>
 8108d2a:	4640      	mov	r0, r8
 8108d2c:	4649      	mov	r1, r9
 8108d2e:	f7f8 f84b 	bl	8100dc8 <__aeabi_d2lz>
 8108d32:	f7f7 fcbb 	bl	81006ac <__aeabi_l2d>
 8108d36:	4602      	mov	r2, r0
 8108d38:	460b      	mov	r3, r1
 8108d3a:	4640      	mov	r0, r8
 8108d3c:	4649      	mov	r1, r9
 8108d3e:	f7f7 fb2b 	bl	8100398 <__aeabi_dsub>
 8108d42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8108d44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108d48:	ea43 030a 	orr.w	r3, r3, sl
 8108d4c:	4313      	orrs	r3, r2
 8108d4e:	4680      	mov	r8, r0
 8108d50:	4689      	mov	r9, r1
 8108d52:	d055      	beq.n	8108e00 <_strtod_l+0xba0>
 8108d54:	a336      	add	r3, pc, #216	; (adr r3, 8108e30 <_strtod_l+0xbd0>)
 8108d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108d5a:	f7f7 ff47 	bl	8100bec <__aeabi_dcmplt>
 8108d5e:	2800      	cmp	r0, #0
 8108d60:	f47f acd0 	bne.w	8108704 <_strtod_l+0x4a4>
 8108d64:	a334      	add	r3, pc, #208	; (adr r3, 8108e38 <_strtod_l+0xbd8>)
 8108d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108d6a:	4640      	mov	r0, r8
 8108d6c:	4649      	mov	r1, r9
 8108d6e:	f7f7 ff5b 	bl	8100c28 <__aeabi_dcmpgt>
 8108d72:	2800      	cmp	r0, #0
 8108d74:	f43f af7b 	beq.w	8108c6e <_strtod_l+0xa0e>
 8108d78:	e4c4      	b.n	8108704 <_strtod_l+0x4a4>
 8108d7a:	9b04      	ldr	r3, [sp, #16]
 8108d7c:	b333      	cbz	r3, 8108dcc <_strtod_l+0xb6c>
 8108d7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8108d80:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8108d84:	d822      	bhi.n	8108dcc <_strtod_l+0xb6c>
 8108d86:	a32e      	add	r3, pc, #184	; (adr r3, 8108e40 <_strtod_l+0xbe0>)
 8108d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108d8c:	4640      	mov	r0, r8
 8108d8e:	4649      	mov	r1, r9
 8108d90:	f7f7 ff36 	bl	8100c00 <__aeabi_dcmple>
 8108d94:	b1a0      	cbz	r0, 8108dc0 <_strtod_l+0xb60>
 8108d96:	4649      	mov	r1, r9
 8108d98:	4640      	mov	r0, r8
 8108d9a:	f7f7 ff8d 	bl	8100cb8 <__aeabi_d2uiz>
 8108d9e:	2801      	cmp	r0, #1
 8108da0:	bf38      	it	cc
 8108da2:	2001      	movcc	r0, #1
 8108da4:	f7f7 fc36 	bl	8100614 <__aeabi_ui2d>
 8108da8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108daa:	4680      	mov	r8, r0
 8108dac:	4689      	mov	r9, r1
 8108dae:	bb23      	cbnz	r3, 8108dfa <_strtod_l+0xb9a>
 8108db0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8108db4:	9010      	str	r0, [sp, #64]	; 0x40
 8108db6:	9311      	str	r3, [sp, #68]	; 0x44
 8108db8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8108dbc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8108dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108dc2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8108dc4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8108dc8:	1a9b      	subs	r3, r3, r2
 8108dca:	9309      	str	r3, [sp, #36]	; 0x24
 8108dcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8108dd0:	eeb0 0a48 	vmov.f32	s0, s16
 8108dd4:	eef0 0a68 	vmov.f32	s1, s17
 8108dd8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8108ddc:	f002 f928 	bl	810b030 <__ulp>
 8108de0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8108de4:	ec53 2b10 	vmov	r2, r3, d0
 8108de8:	f7f7 fc8e 	bl	8100708 <__aeabi_dmul>
 8108dec:	ec53 2b18 	vmov	r2, r3, d8
 8108df0:	f7f7 fad4 	bl	810039c <__adddf3>
 8108df4:	4682      	mov	sl, r0
 8108df6:	468b      	mov	fp, r1
 8108df8:	e78d      	b.n	8108d16 <_strtod_l+0xab6>
 8108dfa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8108dfe:	e7db      	b.n	8108db8 <_strtod_l+0xb58>
 8108e00:	a311      	add	r3, pc, #68	; (adr r3, 8108e48 <_strtod_l+0xbe8>)
 8108e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108e06:	f7f7 fef1 	bl	8100bec <__aeabi_dcmplt>
 8108e0a:	e7b2      	b.n	8108d72 <_strtod_l+0xb12>
 8108e0c:	2300      	movs	r3, #0
 8108e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8108e10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8108e12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8108e14:	6013      	str	r3, [r2, #0]
 8108e16:	f7ff ba6b 	b.w	81082f0 <_strtod_l+0x90>
 8108e1a:	2a65      	cmp	r2, #101	; 0x65
 8108e1c:	f43f ab5f 	beq.w	81084de <_strtod_l+0x27e>
 8108e20:	2a45      	cmp	r2, #69	; 0x45
 8108e22:	f43f ab5c 	beq.w	81084de <_strtod_l+0x27e>
 8108e26:	2301      	movs	r3, #1
 8108e28:	f7ff bb94 	b.w	8108554 <_strtod_l+0x2f4>
 8108e2c:	f3af 8000 	nop.w
 8108e30:	94a03595 	.word	0x94a03595
 8108e34:	3fdfffff 	.word	0x3fdfffff
 8108e38:	35afe535 	.word	0x35afe535
 8108e3c:	3fe00000 	.word	0x3fe00000
 8108e40:	ffc00000 	.word	0xffc00000
 8108e44:	41dfffff 	.word	0x41dfffff
 8108e48:	94a03595 	.word	0x94a03595
 8108e4c:	3fcfffff 	.word	0x3fcfffff
 8108e50:	3ff00000 	.word	0x3ff00000
 8108e54:	7ff00000 	.word	0x7ff00000
 8108e58:	7fe00000 	.word	0x7fe00000
 8108e5c:	7c9fffff 	.word	0x7c9fffff
 8108e60:	3fe00000 	.word	0x3fe00000
 8108e64:	bff00000 	.word	0xbff00000
 8108e68:	7fefffff 	.word	0x7fefffff

08108e6c <_strtod_r>:
 8108e6c:	4b01      	ldr	r3, [pc, #4]	; (8108e74 <_strtod_r+0x8>)
 8108e6e:	f7ff b9f7 	b.w	8108260 <_strtod_l>
 8108e72:	bf00      	nop
 8108e74:	10000084 	.word	0x10000084

08108e78 <_strtol_l.constprop.0>:
 8108e78:	2b01      	cmp	r3, #1
 8108e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108e7e:	d001      	beq.n	8108e84 <_strtol_l.constprop.0+0xc>
 8108e80:	2b24      	cmp	r3, #36	; 0x24
 8108e82:	d906      	bls.n	8108e92 <_strtol_l.constprop.0+0x1a>
 8108e84:	f7fe fa60 	bl	8107348 <__errno>
 8108e88:	2316      	movs	r3, #22
 8108e8a:	6003      	str	r3, [r0, #0]
 8108e8c:	2000      	movs	r0, #0
 8108e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108e92:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8108f78 <_strtol_l.constprop.0+0x100>
 8108e96:	460d      	mov	r5, r1
 8108e98:	462e      	mov	r6, r5
 8108e9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8108e9e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8108ea2:	f017 0708 	ands.w	r7, r7, #8
 8108ea6:	d1f7      	bne.n	8108e98 <_strtol_l.constprop.0+0x20>
 8108ea8:	2c2d      	cmp	r4, #45	; 0x2d
 8108eaa:	d132      	bne.n	8108f12 <_strtol_l.constprop.0+0x9a>
 8108eac:	782c      	ldrb	r4, [r5, #0]
 8108eae:	2701      	movs	r7, #1
 8108eb0:	1cb5      	adds	r5, r6, #2
 8108eb2:	2b00      	cmp	r3, #0
 8108eb4:	d05b      	beq.n	8108f6e <_strtol_l.constprop.0+0xf6>
 8108eb6:	2b10      	cmp	r3, #16
 8108eb8:	d109      	bne.n	8108ece <_strtol_l.constprop.0+0x56>
 8108eba:	2c30      	cmp	r4, #48	; 0x30
 8108ebc:	d107      	bne.n	8108ece <_strtol_l.constprop.0+0x56>
 8108ebe:	782c      	ldrb	r4, [r5, #0]
 8108ec0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8108ec4:	2c58      	cmp	r4, #88	; 0x58
 8108ec6:	d14d      	bne.n	8108f64 <_strtol_l.constprop.0+0xec>
 8108ec8:	786c      	ldrb	r4, [r5, #1]
 8108eca:	2310      	movs	r3, #16
 8108ecc:	3502      	adds	r5, #2
 8108ece:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8108ed2:	f108 38ff 	add.w	r8, r8, #4294967295
 8108ed6:	f04f 0c00 	mov.w	ip, #0
 8108eda:	fbb8 f9f3 	udiv	r9, r8, r3
 8108ede:	4666      	mov	r6, ip
 8108ee0:	fb03 8a19 	mls	sl, r3, r9, r8
 8108ee4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8108ee8:	f1be 0f09 	cmp.w	lr, #9
 8108eec:	d816      	bhi.n	8108f1c <_strtol_l.constprop.0+0xa4>
 8108eee:	4674      	mov	r4, lr
 8108ef0:	42a3      	cmp	r3, r4
 8108ef2:	dd24      	ble.n	8108f3e <_strtol_l.constprop.0+0xc6>
 8108ef4:	f1bc 0f00 	cmp.w	ip, #0
 8108ef8:	db1e      	blt.n	8108f38 <_strtol_l.constprop.0+0xc0>
 8108efa:	45b1      	cmp	r9, r6
 8108efc:	d31c      	bcc.n	8108f38 <_strtol_l.constprop.0+0xc0>
 8108efe:	d101      	bne.n	8108f04 <_strtol_l.constprop.0+0x8c>
 8108f00:	45a2      	cmp	sl, r4
 8108f02:	db19      	blt.n	8108f38 <_strtol_l.constprop.0+0xc0>
 8108f04:	fb06 4603 	mla	r6, r6, r3, r4
 8108f08:	f04f 0c01 	mov.w	ip, #1
 8108f0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8108f10:	e7e8      	b.n	8108ee4 <_strtol_l.constprop.0+0x6c>
 8108f12:	2c2b      	cmp	r4, #43	; 0x2b
 8108f14:	bf04      	itt	eq
 8108f16:	782c      	ldrbeq	r4, [r5, #0]
 8108f18:	1cb5      	addeq	r5, r6, #2
 8108f1a:	e7ca      	b.n	8108eb2 <_strtol_l.constprop.0+0x3a>
 8108f1c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8108f20:	f1be 0f19 	cmp.w	lr, #25
 8108f24:	d801      	bhi.n	8108f2a <_strtol_l.constprop.0+0xb2>
 8108f26:	3c37      	subs	r4, #55	; 0x37
 8108f28:	e7e2      	b.n	8108ef0 <_strtol_l.constprop.0+0x78>
 8108f2a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8108f2e:	f1be 0f19 	cmp.w	lr, #25
 8108f32:	d804      	bhi.n	8108f3e <_strtol_l.constprop.0+0xc6>
 8108f34:	3c57      	subs	r4, #87	; 0x57
 8108f36:	e7db      	b.n	8108ef0 <_strtol_l.constprop.0+0x78>
 8108f38:	f04f 3cff 	mov.w	ip, #4294967295
 8108f3c:	e7e6      	b.n	8108f0c <_strtol_l.constprop.0+0x94>
 8108f3e:	f1bc 0f00 	cmp.w	ip, #0
 8108f42:	da05      	bge.n	8108f50 <_strtol_l.constprop.0+0xd8>
 8108f44:	2322      	movs	r3, #34	; 0x22
 8108f46:	6003      	str	r3, [r0, #0]
 8108f48:	4646      	mov	r6, r8
 8108f4a:	b942      	cbnz	r2, 8108f5e <_strtol_l.constprop.0+0xe6>
 8108f4c:	4630      	mov	r0, r6
 8108f4e:	e79e      	b.n	8108e8e <_strtol_l.constprop.0+0x16>
 8108f50:	b107      	cbz	r7, 8108f54 <_strtol_l.constprop.0+0xdc>
 8108f52:	4276      	negs	r6, r6
 8108f54:	2a00      	cmp	r2, #0
 8108f56:	d0f9      	beq.n	8108f4c <_strtol_l.constprop.0+0xd4>
 8108f58:	f1bc 0f00 	cmp.w	ip, #0
 8108f5c:	d000      	beq.n	8108f60 <_strtol_l.constprop.0+0xe8>
 8108f5e:	1e69      	subs	r1, r5, #1
 8108f60:	6011      	str	r1, [r2, #0]
 8108f62:	e7f3      	b.n	8108f4c <_strtol_l.constprop.0+0xd4>
 8108f64:	2430      	movs	r4, #48	; 0x30
 8108f66:	2b00      	cmp	r3, #0
 8108f68:	d1b1      	bne.n	8108ece <_strtol_l.constprop.0+0x56>
 8108f6a:	2308      	movs	r3, #8
 8108f6c:	e7af      	b.n	8108ece <_strtol_l.constprop.0+0x56>
 8108f6e:	2c30      	cmp	r4, #48	; 0x30
 8108f70:	d0a5      	beq.n	8108ebe <_strtol_l.constprop.0+0x46>
 8108f72:	230a      	movs	r3, #10
 8108f74:	e7ab      	b.n	8108ece <_strtol_l.constprop.0+0x56>
 8108f76:	bf00      	nop
 8108f78:	0810c1c1 	.word	0x0810c1c1

08108f7c <_strtol_r>:
 8108f7c:	f7ff bf7c 	b.w	8108e78 <_strtol_l.constprop.0>

08108f80 <__swbuf_r>:
 8108f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108f82:	460e      	mov	r6, r1
 8108f84:	4614      	mov	r4, r2
 8108f86:	4605      	mov	r5, r0
 8108f88:	b118      	cbz	r0, 8108f92 <__swbuf_r+0x12>
 8108f8a:	6983      	ldr	r3, [r0, #24]
 8108f8c:	b90b      	cbnz	r3, 8108f92 <__swbuf_r+0x12>
 8108f8e:	f001 f84b 	bl	810a028 <__sinit>
 8108f92:	4b21      	ldr	r3, [pc, #132]	; (8109018 <__swbuf_r+0x98>)
 8108f94:	429c      	cmp	r4, r3
 8108f96:	d12b      	bne.n	8108ff0 <__swbuf_r+0x70>
 8108f98:	686c      	ldr	r4, [r5, #4]
 8108f9a:	69a3      	ldr	r3, [r4, #24]
 8108f9c:	60a3      	str	r3, [r4, #8]
 8108f9e:	89a3      	ldrh	r3, [r4, #12]
 8108fa0:	071a      	lsls	r2, r3, #28
 8108fa2:	d52f      	bpl.n	8109004 <__swbuf_r+0x84>
 8108fa4:	6923      	ldr	r3, [r4, #16]
 8108fa6:	b36b      	cbz	r3, 8109004 <__swbuf_r+0x84>
 8108fa8:	6923      	ldr	r3, [r4, #16]
 8108faa:	6820      	ldr	r0, [r4, #0]
 8108fac:	1ac0      	subs	r0, r0, r3
 8108fae:	6963      	ldr	r3, [r4, #20]
 8108fb0:	b2f6      	uxtb	r6, r6
 8108fb2:	4283      	cmp	r3, r0
 8108fb4:	4637      	mov	r7, r6
 8108fb6:	dc04      	bgt.n	8108fc2 <__swbuf_r+0x42>
 8108fb8:	4621      	mov	r1, r4
 8108fba:	4628      	mov	r0, r5
 8108fbc:	f000 ffa0 	bl	8109f00 <_fflush_r>
 8108fc0:	bb30      	cbnz	r0, 8109010 <__swbuf_r+0x90>
 8108fc2:	68a3      	ldr	r3, [r4, #8]
 8108fc4:	3b01      	subs	r3, #1
 8108fc6:	60a3      	str	r3, [r4, #8]
 8108fc8:	6823      	ldr	r3, [r4, #0]
 8108fca:	1c5a      	adds	r2, r3, #1
 8108fcc:	6022      	str	r2, [r4, #0]
 8108fce:	701e      	strb	r6, [r3, #0]
 8108fd0:	6963      	ldr	r3, [r4, #20]
 8108fd2:	3001      	adds	r0, #1
 8108fd4:	4283      	cmp	r3, r0
 8108fd6:	d004      	beq.n	8108fe2 <__swbuf_r+0x62>
 8108fd8:	89a3      	ldrh	r3, [r4, #12]
 8108fda:	07db      	lsls	r3, r3, #31
 8108fdc:	d506      	bpl.n	8108fec <__swbuf_r+0x6c>
 8108fde:	2e0a      	cmp	r6, #10
 8108fe0:	d104      	bne.n	8108fec <__swbuf_r+0x6c>
 8108fe2:	4621      	mov	r1, r4
 8108fe4:	4628      	mov	r0, r5
 8108fe6:	f000 ff8b 	bl	8109f00 <_fflush_r>
 8108fea:	b988      	cbnz	r0, 8109010 <__swbuf_r+0x90>
 8108fec:	4638      	mov	r0, r7
 8108fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108ff0:	4b0a      	ldr	r3, [pc, #40]	; (810901c <__swbuf_r+0x9c>)
 8108ff2:	429c      	cmp	r4, r3
 8108ff4:	d101      	bne.n	8108ffa <__swbuf_r+0x7a>
 8108ff6:	68ac      	ldr	r4, [r5, #8]
 8108ff8:	e7cf      	b.n	8108f9a <__swbuf_r+0x1a>
 8108ffa:	4b09      	ldr	r3, [pc, #36]	; (8109020 <__swbuf_r+0xa0>)
 8108ffc:	429c      	cmp	r4, r3
 8108ffe:	bf08      	it	eq
 8109000:	68ec      	ldreq	r4, [r5, #12]
 8109002:	e7ca      	b.n	8108f9a <__swbuf_r+0x1a>
 8109004:	4621      	mov	r1, r4
 8109006:	4628      	mov	r0, r5
 8109008:	f000 f80c 	bl	8109024 <__swsetup_r>
 810900c:	2800      	cmp	r0, #0
 810900e:	d0cb      	beq.n	8108fa8 <__swbuf_r+0x28>
 8109010:	f04f 37ff 	mov.w	r7, #4294967295
 8109014:	e7ea      	b.n	8108fec <__swbuf_r+0x6c>
 8109016:	bf00      	nop
 8109018:	0810c374 	.word	0x0810c374
 810901c:	0810c394 	.word	0x0810c394
 8109020:	0810c354 	.word	0x0810c354

08109024 <__swsetup_r>:
 8109024:	4b32      	ldr	r3, [pc, #200]	; (81090f0 <__swsetup_r+0xcc>)
 8109026:	b570      	push	{r4, r5, r6, lr}
 8109028:	681d      	ldr	r5, [r3, #0]
 810902a:	4606      	mov	r6, r0
 810902c:	460c      	mov	r4, r1
 810902e:	b125      	cbz	r5, 810903a <__swsetup_r+0x16>
 8109030:	69ab      	ldr	r3, [r5, #24]
 8109032:	b913      	cbnz	r3, 810903a <__swsetup_r+0x16>
 8109034:	4628      	mov	r0, r5
 8109036:	f000 fff7 	bl	810a028 <__sinit>
 810903a:	4b2e      	ldr	r3, [pc, #184]	; (81090f4 <__swsetup_r+0xd0>)
 810903c:	429c      	cmp	r4, r3
 810903e:	d10f      	bne.n	8109060 <__swsetup_r+0x3c>
 8109040:	686c      	ldr	r4, [r5, #4]
 8109042:	89a3      	ldrh	r3, [r4, #12]
 8109044:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8109048:	0719      	lsls	r1, r3, #28
 810904a:	d42c      	bmi.n	81090a6 <__swsetup_r+0x82>
 810904c:	06dd      	lsls	r5, r3, #27
 810904e:	d411      	bmi.n	8109074 <__swsetup_r+0x50>
 8109050:	2309      	movs	r3, #9
 8109052:	6033      	str	r3, [r6, #0]
 8109054:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8109058:	81a3      	strh	r3, [r4, #12]
 810905a:	f04f 30ff 	mov.w	r0, #4294967295
 810905e:	e03e      	b.n	81090de <__swsetup_r+0xba>
 8109060:	4b25      	ldr	r3, [pc, #148]	; (81090f8 <__swsetup_r+0xd4>)
 8109062:	429c      	cmp	r4, r3
 8109064:	d101      	bne.n	810906a <__swsetup_r+0x46>
 8109066:	68ac      	ldr	r4, [r5, #8]
 8109068:	e7eb      	b.n	8109042 <__swsetup_r+0x1e>
 810906a:	4b24      	ldr	r3, [pc, #144]	; (81090fc <__swsetup_r+0xd8>)
 810906c:	429c      	cmp	r4, r3
 810906e:	bf08      	it	eq
 8109070:	68ec      	ldreq	r4, [r5, #12]
 8109072:	e7e6      	b.n	8109042 <__swsetup_r+0x1e>
 8109074:	0758      	lsls	r0, r3, #29
 8109076:	d512      	bpl.n	810909e <__swsetup_r+0x7a>
 8109078:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810907a:	b141      	cbz	r1, 810908e <__swsetup_r+0x6a>
 810907c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8109080:	4299      	cmp	r1, r3
 8109082:	d002      	beq.n	810908a <__swsetup_r+0x66>
 8109084:	4630      	mov	r0, r6
 8109086:	f002 f939 	bl	810b2fc <_free_r>
 810908a:	2300      	movs	r3, #0
 810908c:	6363      	str	r3, [r4, #52]	; 0x34
 810908e:	89a3      	ldrh	r3, [r4, #12]
 8109090:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8109094:	81a3      	strh	r3, [r4, #12]
 8109096:	2300      	movs	r3, #0
 8109098:	6063      	str	r3, [r4, #4]
 810909a:	6923      	ldr	r3, [r4, #16]
 810909c:	6023      	str	r3, [r4, #0]
 810909e:	89a3      	ldrh	r3, [r4, #12]
 81090a0:	f043 0308 	orr.w	r3, r3, #8
 81090a4:	81a3      	strh	r3, [r4, #12]
 81090a6:	6923      	ldr	r3, [r4, #16]
 81090a8:	b94b      	cbnz	r3, 81090be <__swsetup_r+0x9a>
 81090aa:	89a3      	ldrh	r3, [r4, #12]
 81090ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 81090b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81090b4:	d003      	beq.n	81090be <__swsetup_r+0x9a>
 81090b6:	4621      	mov	r1, r4
 81090b8:	4630      	mov	r0, r6
 81090ba:	f001 fbed 	bl	810a898 <__smakebuf_r>
 81090be:	89a0      	ldrh	r0, [r4, #12]
 81090c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 81090c4:	f010 0301 	ands.w	r3, r0, #1
 81090c8:	d00a      	beq.n	81090e0 <__swsetup_r+0xbc>
 81090ca:	2300      	movs	r3, #0
 81090cc:	60a3      	str	r3, [r4, #8]
 81090ce:	6963      	ldr	r3, [r4, #20]
 81090d0:	425b      	negs	r3, r3
 81090d2:	61a3      	str	r3, [r4, #24]
 81090d4:	6923      	ldr	r3, [r4, #16]
 81090d6:	b943      	cbnz	r3, 81090ea <__swsetup_r+0xc6>
 81090d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 81090dc:	d1ba      	bne.n	8109054 <__swsetup_r+0x30>
 81090de:	bd70      	pop	{r4, r5, r6, pc}
 81090e0:	0781      	lsls	r1, r0, #30
 81090e2:	bf58      	it	pl
 81090e4:	6963      	ldrpl	r3, [r4, #20]
 81090e6:	60a3      	str	r3, [r4, #8]
 81090e8:	e7f4      	b.n	81090d4 <__swsetup_r+0xb0>
 81090ea:	2000      	movs	r0, #0
 81090ec:	e7f7      	b.n	81090de <__swsetup_r+0xba>
 81090ee:	bf00      	nop
 81090f0:	1000001c 	.word	0x1000001c
 81090f4:	0810c374 	.word	0x0810c374
 81090f8:	0810c394 	.word	0x0810c394
 81090fc:	0810c354 	.word	0x0810c354

08109100 <quorem>:
 8109100:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109104:	6903      	ldr	r3, [r0, #16]
 8109106:	690c      	ldr	r4, [r1, #16]
 8109108:	42a3      	cmp	r3, r4
 810910a:	4607      	mov	r7, r0
 810910c:	f2c0 8081 	blt.w	8109212 <quorem+0x112>
 8109110:	3c01      	subs	r4, #1
 8109112:	f101 0814 	add.w	r8, r1, #20
 8109116:	f100 0514 	add.w	r5, r0, #20
 810911a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810911e:	9301      	str	r3, [sp, #4]
 8109120:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8109124:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8109128:	3301      	adds	r3, #1
 810912a:	429a      	cmp	r2, r3
 810912c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8109130:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8109134:	fbb2 f6f3 	udiv	r6, r2, r3
 8109138:	d331      	bcc.n	810919e <quorem+0x9e>
 810913a:	f04f 0e00 	mov.w	lr, #0
 810913e:	4640      	mov	r0, r8
 8109140:	46ac      	mov	ip, r5
 8109142:	46f2      	mov	sl, lr
 8109144:	f850 2b04 	ldr.w	r2, [r0], #4
 8109148:	b293      	uxth	r3, r2
 810914a:	fb06 e303 	mla	r3, r6, r3, lr
 810914e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8109152:	b29b      	uxth	r3, r3
 8109154:	ebaa 0303 	sub.w	r3, sl, r3
 8109158:	f8dc a000 	ldr.w	sl, [ip]
 810915c:	0c12      	lsrs	r2, r2, #16
 810915e:	fa13 f38a 	uxtah	r3, r3, sl
 8109162:	fb06 e202 	mla	r2, r6, r2, lr
 8109166:	9300      	str	r3, [sp, #0]
 8109168:	9b00      	ldr	r3, [sp, #0]
 810916a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810916e:	b292      	uxth	r2, r2
 8109170:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8109174:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8109178:	f8bd 3000 	ldrh.w	r3, [sp]
 810917c:	4581      	cmp	r9, r0
 810917e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8109182:	f84c 3b04 	str.w	r3, [ip], #4
 8109186:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810918a:	d2db      	bcs.n	8109144 <quorem+0x44>
 810918c:	f855 300b 	ldr.w	r3, [r5, fp]
 8109190:	b92b      	cbnz	r3, 810919e <quorem+0x9e>
 8109192:	9b01      	ldr	r3, [sp, #4]
 8109194:	3b04      	subs	r3, #4
 8109196:	429d      	cmp	r5, r3
 8109198:	461a      	mov	r2, r3
 810919a:	d32e      	bcc.n	81091fa <quorem+0xfa>
 810919c:	613c      	str	r4, [r7, #16]
 810919e:	4638      	mov	r0, r7
 81091a0:	f001 fea0 	bl	810aee4 <__mcmp>
 81091a4:	2800      	cmp	r0, #0
 81091a6:	db24      	blt.n	81091f2 <quorem+0xf2>
 81091a8:	3601      	adds	r6, #1
 81091aa:	4628      	mov	r0, r5
 81091ac:	f04f 0c00 	mov.w	ip, #0
 81091b0:	f858 2b04 	ldr.w	r2, [r8], #4
 81091b4:	f8d0 e000 	ldr.w	lr, [r0]
 81091b8:	b293      	uxth	r3, r2
 81091ba:	ebac 0303 	sub.w	r3, ip, r3
 81091be:	0c12      	lsrs	r2, r2, #16
 81091c0:	fa13 f38e 	uxtah	r3, r3, lr
 81091c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 81091c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81091cc:	b29b      	uxth	r3, r3
 81091ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81091d2:	45c1      	cmp	r9, r8
 81091d4:	f840 3b04 	str.w	r3, [r0], #4
 81091d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 81091dc:	d2e8      	bcs.n	81091b0 <quorem+0xb0>
 81091de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 81091e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 81091e6:	b922      	cbnz	r2, 81091f2 <quorem+0xf2>
 81091e8:	3b04      	subs	r3, #4
 81091ea:	429d      	cmp	r5, r3
 81091ec:	461a      	mov	r2, r3
 81091ee:	d30a      	bcc.n	8109206 <quorem+0x106>
 81091f0:	613c      	str	r4, [r7, #16]
 81091f2:	4630      	mov	r0, r6
 81091f4:	b003      	add	sp, #12
 81091f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81091fa:	6812      	ldr	r2, [r2, #0]
 81091fc:	3b04      	subs	r3, #4
 81091fe:	2a00      	cmp	r2, #0
 8109200:	d1cc      	bne.n	810919c <quorem+0x9c>
 8109202:	3c01      	subs	r4, #1
 8109204:	e7c7      	b.n	8109196 <quorem+0x96>
 8109206:	6812      	ldr	r2, [r2, #0]
 8109208:	3b04      	subs	r3, #4
 810920a:	2a00      	cmp	r2, #0
 810920c:	d1f0      	bne.n	81091f0 <quorem+0xf0>
 810920e:	3c01      	subs	r4, #1
 8109210:	e7eb      	b.n	81091ea <quorem+0xea>
 8109212:	2000      	movs	r0, #0
 8109214:	e7ee      	b.n	81091f4 <quorem+0xf4>
	...

08109218 <_dtoa_r>:
 8109218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810921c:	ed2d 8b04 	vpush	{d8-d9}
 8109220:	ec57 6b10 	vmov	r6, r7, d0
 8109224:	b093      	sub	sp, #76	; 0x4c
 8109226:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8109228:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810922c:	9106      	str	r1, [sp, #24]
 810922e:	ee10 aa10 	vmov	sl, s0
 8109232:	4604      	mov	r4, r0
 8109234:	9209      	str	r2, [sp, #36]	; 0x24
 8109236:	930c      	str	r3, [sp, #48]	; 0x30
 8109238:	46bb      	mov	fp, r7
 810923a:	b975      	cbnz	r5, 810925a <_dtoa_r+0x42>
 810923c:	2010      	movs	r0, #16
 810923e:	f001 fb6b 	bl	810a918 <malloc>
 8109242:	4602      	mov	r2, r0
 8109244:	6260      	str	r0, [r4, #36]	; 0x24
 8109246:	b920      	cbnz	r0, 8109252 <_dtoa_r+0x3a>
 8109248:	4ba7      	ldr	r3, [pc, #668]	; (81094e8 <_dtoa_r+0x2d0>)
 810924a:	21ea      	movs	r1, #234	; 0xea
 810924c:	48a7      	ldr	r0, [pc, #668]	; (81094ec <_dtoa_r+0x2d4>)
 810924e:	f002 fc79 	bl	810bb44 <__assert_func>
 8109252:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8109256:	6005      	str	r5, [r0, #0]
 8109258:	60c5      	str	r5, [r0, #12]
 810925a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810925c:	6819      	ldr	r1, [r3, #0]
 810925e:	b151      	cbz	r1, 8109276 <_dtoa_r+0x5e>
 8109260:	685a      	ldr	r2, [r3, #4]
 8109262:	604a      	str	r2, [r1, #4]
 8109264:	2301      	movs	r3, #1
 8109266:	4093      	lsls	r3, r2
 8109268:	608b      	str	r3, [r1, #8]
 810926a:	4620      	mov	r0, r4
 810926c:	f001 fbae 	bl	810a9cc <_Bfree>
 8109270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8109272:	2200      	movs	r2, #0
 8109274:	601a      	str	r2, [r3, #0]
 8109276:	1e3b      	subs	r3, r7, #0
 8109278:	bfaa      	itet	ge
 810927a:	2300      	movge	r3, #0
 810927c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8109280:	f8c8 3000 	strge.w	r3, [r8]
 8109284:	4b9a      	ldr	r3, [pc, #616]	; (81094f0 <_dtoa_r+0x2d8>)
 8109286:	bfbc      	itt	lt
 8109288:	2201      	movlt	r2, #1
 810928a:	f8c8 2000 	strlt.w	r2, [r8]
 810928e:	ea33 030b 	bics.w	r3, r3, fp
 8109292:	d11b      	bne.n	81092cc <_dtoa_r+0xb4>
 8109294:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8109296:	f242 730f 	movw	r3, #9999	; 0x270f
 810929a:	6013      	str	r3, [r2, #0]
 810929c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 81092a0:	4333      	orrs	r3, r6
 81092a2:	f000 8592 	beq.w	8109dca <_dtoa_r+0xbb2>
 81092a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81092a8:	b963      	cbnz	r3, 81092c4 <_dtoa_r+0xac>
 81092aa:	4b92      	ldr	r3, [pc, #584]	; (81094f4 <_dtoa_r+0x2dc>)
 81092ac:	e022      	b.n	81092f4 <_dtoa_r+0xdc>
 81092ae:	4b92      	ldr	r3, [pc, #584]	; (81094f8 <_dtoa_r+0x2e0>)
 81092b0:	9301      	str	r3, [sp, #4]
 81092b2:	3308      	adds	r3, #8
 81092b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 81092b6:	6013      	str	r3, [r2, #0]
 81092b8:	9801      	ldr	r0, [sp, #4]
 81092ba:	b013      	add	sp, #76	; 0x4c
 81092bc:	ecbd 8b04 	vpop	{d8-d9}
 81092c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81092c4:	4b8b      	ldr	r3, [pc, #556]	; (81094f4 <_dtoa_r+0x2dc>)
 81092c6:	9301      	str	r3, [sp, #4]
 81092c8:	3303      	adds	r3, #3
 81092ca:	e7f3      	b.n	81092b4 <_dtoa_r+0x9c>
 81092cc:	2200      	movs	r2, #0
 81092ce:	2300      	movs	r3, #0
 81092d0:	4650      	mov	r0, sl
 81092d2:	4659      	mov	r1, fp
 81092d4:	f7f7 fc80 	bl	8100bd8 <__aeabi_dcmpeq>
 81092d8:	ec4b ab19 	vmov	d9, sl, fp
 81092dc:	4680      	mov	r8, r0
 81092de:	b158      	cbz	r0, 81092f8 <_dtoa_r+0xe0>
 81092e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 81092e2:	2301      	movs	r3, #1
 81092e4:	6013      	str	r3, [r2, #0]
 81092e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81092e8:	2b00      	cmp	r3, #0
 81092ea:	f000 856b 	beq.w	8109dc4 <_dtoa_r+0xbac>
 81092ee:	4883      	ldr	r0, [pc, #524]	; (81094fc <_dtoa_r+0x2e4>)
 81092f0:	6018      	str	r0, [r3, #0]
 81092f2:	1e43      	subs	r3, r0, #1
 81092f4:	9301      	str	r3, [sp, #4]
 81092f6:	e7df      	b.n	81092b8 <_dtoa_r+0xa0>
 81092f8:	ec4b ab10 	vmov	d0, sl, fp
 81092fc:	aa10      	add	r2, sp, #64	; 0x40
 81092fe:	a911      	add	r1, sp, #68	; 0x44
 8109300:	4620      	mov	r0, r4
 8109302:	f001 ff11 	bl	810b128 <__d2b>
 8109306:	f3cb 550a 	ubfx	r5, fp, #20, #11
 810930a:	ee08 0a10 	vmov	s16, r0
 810930e:	2d00      	cmp	r5, #0
 8109310:	f000 8084 	beq.w	810941c <_dtoa_r+0x204>
 8109314:	ee19 3a90 	vmov	r3, s19
 8109318:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810931c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8109320:	4656      	mov	r6, sl
 8109322:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8109326:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810932a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 810932e:	4b74      	ldr	r3, [pc, #464]	; (8109500 <_dtoa_r+0x2e8>)
 8109330:	2200      	movs	r2, #0
 8109332:	4630      	mov	r0, r6
 8109334:	4639      	mov	r1, r7
 8109336:	f7f7 f82f 	bl	8100398 <__aeabi_dsub>
 810933a:	a365      	add	r3, pc, #404	; (adr r3, 81094d0 <_dtoa_r+0x2b8>)
 810933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109340:	f7f7 f9e2 	bl	8100708 <__aeabi_dmul>
 8109344:	a364      	add	r3, pc, #400	; (adr r3, 81094d8 <_dtoa_r+0x2c0>)
 8109346:	e9d3 2300 	ldrd	r2, r3, [r3]
 810934a:	f7f7 f827 	bl	810039c <__adddf3>
 810934e:	4606      	mov	r6, r0
 8109350:	4628      	mov	r0, r5
 8109352:	460f      	mov	r7, r1
 8109354:	f7f7 f96e 	bl	8100634 <__aeabi_i2d>
 8109358:	a361      	add	r3, pc, #388	; (adr r3, 81094e0 <_dtoa_r+0x2c8>)
 810935a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810935e:	f7f7 f9d3 	bl	8100708 <__aeabi_dmul>
 8109362:	4602      	mov	r2, r0
 8109364:	460b      	mov	r3, r1
 8109366:	4630      	mov	r0, r6
 8109368:	4639      	mov	r1, r7
 810936a:	f7f7 f817 	bl	810039c <__adddf3>
 810936e:	4606      	mov	r6, r0
 8109370:	460f      	mov	r7, r1
 8109372:	f7f7 fc79 	bl	8100c68 <__aeabi_d2iz>
 8109376:	2200      	movs	r2, #0
 8109378:	9000      	str	r0, [sp, #0]
 810937a:	2300      	movs	r3, #0
 810937c:	4630      	mov	r0, r6
 810937e:	4639      	mov	r1, r7
 8109380:	f7f7 fc34 	bl	8100bec <__aeabi_dcmplt>
 8109384:	b150      	cbz	r0, 810939c <_dtoa_r+0x184>
 8109386:	9800      	ldr	r0, [sp, #0]
 8109388:	f7f7 f954 	bl	8100634 <__aeabi_i2d>
 810938c:	4632      	mov	r2, r6
 810938e:	463b      	mov	r3, r7
 8109390:	f7f7 fc22 	bl	8100bd8 <__aeabi_dcmpeq>
 8109394:	b910      	cbnz	r0, 810939c <_dtoa_r+0x184>
 8109396:	9b00      	ldr	r3, [sp, #0]
 8109398:	3b01      	subs	r3, #1
 810939a:	9300      	str	r3, [sp, #0]
 810939c:	9b00      	ldr	r3, [sp, #0]
 810939e:	2b16      	cmp	r3, #22
 81093a0:	d85a      	bhi.n	8109458 <_dtoa_r+0x240>
 81093a2:	9a00      	ldr	r2, [sp, #0]
 81093a4:	4b57      	ldr	r3, [pc, #348]	; (8109504 <_dtoa_r+0x2ec>)
 81093a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81093aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81093ae:	ec51 0b19 	vmov	r0, r1, d9
 81093b2:	f7f7 fc1b 	bl	8100bec <__aeabi_dcmplt>
 81093b6:	2800      	cmp	r0, #0
 81093b8:	d050      	beq.n	810945c <_dtoa_r+0x244>
 81093ba:	9b00      	ldr	r3, [sp, #0]
 81093bc:	3b01      	subs	r3, #1
 81093be:	9300      	str	r3, [sp, #0]
 81093c0:	2300      	movs	r3, #0
 81093c2:	930b      	str	r3, [sp, #44]	; 0x2c
 81093c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 81093c6:	1b5d      	subs	r5, r3, r5
 81093c8:	1e6b      	subs	r3, r5, #1
 81093ca:	9305      	str	r3, [sp, #20]
 81093cc:	bf45      	ittet	mi
 81093ce:	f1c5 0301 	rsbmi	r3, r5, #1
 81093d2:	9304      	strmi	r3, [sp, #16]
 81093d4:	2300      	movpl	r3, #0
 81093d6:	2300      	movmi	r3, #0
 81093d8:	bf4c      	ite	mi
 81093da:	9305      	strmi	r3, [sp, #20]
 81093dc:	9304      	strpl	r3, [sp, #16]
 81093de:	9b00      	ldr	r3, [sp, #0]
 81093e0:	2b00      	cmp	r3, #0
 81093e2:	db3d      	blt.n	8109460 <_dtoa_r+0x248>
 81093e4:	9b05      	ldr	r3, [sp, #20]
 81093e6:	9a00      	ldr	r2, [sp, #0]
 81093e8:	920a      	str	r2, [sp, #40]	; 0x28
 81093ea:	4413      	add	r3, r2
 81093ec:	9305      	str	r3, [sp, #20]
 81093ee:	2300      	movs	r3, #0
 81093f0:	9307      	str	r3, [sp, #28]
 81093f2:	9b06      	ldr	r3, [sp, #24]
 81093f4:	2b09      	cmp	r3, #9
 81093f6:	f200 8089 	bhi.w	810950c <_dtoa_r+0x2f4>
 81093fa:	2b05      	cmp	r3, #5
 81093fc:	bfc4      	itt	gt
 81093fe:	3b04      	subgt	r3, #4
 8109400:	9306      	strgt	r3, [sp, #24]
 8109402:	9b06      	ldr	r3, [sp, #24]
 8109404:	f1a3 0302 	sub.w	r3, r3, #2
 8109408:	bfcc      	ite	gt
 810940a:	2500      	movgt	r5, #0
 810940c:	2501      	movle	r5, #1
 810940e:	2b03      	cmp	r3, #3
 8109410:	f200 8087 	bhi.w	8109522 <_dtoa_r+0x30a>
 8109414:	e8df f003 	tbb	[pc, r3]
 8109418:	59383a2d 	.word	0x59383a2d
 810941c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8109420:	441d      	add	r5, r3
 8109422:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8109426:	2b20      	cmp	r3, #32
 8109428:	bfc1      	itttt	gt
 810942a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810942e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8109432:	fa0b f303 	lslgt.w	r3, fp, r3
 8109436:	fa26 f000 	lsrgt.w	r0, r6, r0
 810943a:	bfda      	itte	le
 810943c:	f1c3 0320 	rsble	r3, r3, #32
 8109440:	fa06 f003 	lslle.w	r0, r6, r3
 8109444:	4318      	orrgt	r0, r3
 8109446:	f7f7 f8e5 	bl	8100614 <__aeabi_ui2d>
 810944a:	2301      	movs	r3, #1
 810944c:	4606      	mov	r6, r0
 810944e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8109452:	3d01      	subs	r5, #1
 8109454:	930e      	str	r3, [sp, #56]	; 0x38
 8109456:	e76a      	b.n	810932e <_dtoa_r+0x116>
 8109458:	2301      	movs	r3, #1
 810945a:	e7b2      	b.n	81093c2 <_dtoa_r+0x1aa>
 810945c:	900b      	str	r0, [sp, #44]	; 0x2c
 810945e:	e7b1      	b.n	81093c4 <_dtoa_r+0x1ac>
 8109460:	9b04      	ldr	r3, [sp, #16]
 8109462:	9a00      	ldr	r2, [sp, #0]
 8109464:	1a9b      	subs	r3, r3, r2
 8109466:	9304      	str	r3, [sp, #16]
 8109468:	4253      	negs	r3, r2
 810946a:	9307      	str	r3, [sp, #28]
 810946c:	2300      	movs	r3, #0
 810946e:	930a      	str	r3, [sp, #40]	; 0x28
 8109470:	e7bf      	b.n	81093f2 <_dtoa_r+0x1da>
 8109472:	2300      	movs	r3, #0
 8109474:	9308      	str	r3, [sp, #32]
 8109476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109478:	2b00      	cmp	r3, #0
 810947a:	dc55      	bgt.n	8109528 <_dtoa_r+0x310>
 810947c:	2301      	movs	r3, #1
 810947e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8109482:	461a      	mov	r2, r3
 8109484:	9209      	str	r2, [sp, #36]	; 0x24
 8109486:	e00c      	b.n	81094a2 <_dtoa_r+0x28a>
 8109488:	2301      	movs	r3, #1
 810948a:	e7f3      	b.n	8109474 <_dtoa_r+0x25c>
 810948c:	2300      	movs	r3, #0
 810948e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109490:	9308      	str	r3, [sp, #32]
 8109492:	9b00      	ldr	r3, [sp, #0]
 8109494:	4413      	add	r3, r2
 8109496:	9302      	str	r3, [sp, #8]
 8109498:	3301      	adds	r3, #1
 810949a:	2b01      	cmp	r3, #1
 810949c:	9303      	str	r3, [sp, #12]
 810949e:	bfb8      	it	lt
 81094a0:	2301      	movlt	r3, #1
 81094a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 81094a4:	2200      	movs	r2, #0
 81094a6:	6042      	str	r2, [r0, #4]
 81094a8:	2204      	movs	r2, #4
 81094aa:	f102 0614 	add.w	r6, r2, #20
 81094ae:	429e      	cmp	r6, r3
 81094b0:	6841      	ldr	r1, [r0, #4]
 81094b2:	d93d      	bls.n	8109530 <_dtoa_r+0x318>
 81094b4:	4620      	mov	r0, r4
 81094b6:	f001 fa49 	bl	810a94c <_Balloc>
 81094ba:	9001      	str	r0, [sp, #4]
 81094bc:	2800      	cmp	r0, #0
 81094be:	d13b      	bne.n	8109538 <_dtoa_r+0x320>
 81094c0:	4b11      	ldr	r3, [pc, #68]	; (8109508 <_dtoa_r+0x2f0>)
 81094c2:	4602      	mov	r2, r0
 81094c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 81094c8:	e6c0      	b.n	810924c <_dtoa_r+0x34>
 81094ca:	2301      	movs	r3, #1
 81094cc:	e7df      	b.n	810948e <_dtoa_r+0x276>
 81094ce:	bf00      	nop
 81094d0:	636f4361 	.word	0x636f4361
 81094d4:	3fd287a7 	.word	0x3fd287a7
 81094d8:	8b60c8b3 	.word	0x8b60c8b3
 81094dc:	3fc68a28 	.word	0x3fc68a28
 81094e0:	509f79fb 	.word	0x509f79fb
 81094e4:	3fd34413 	.word	0x3fd34413
 81094e8:	0810c2ce 	.word	0x0810c2ce
 81094ec:	0810c2e5 	.word	0x0810c2e5
 81094f0:	7ff00000 	.word	0x7ff00000
 81094f4:	0810c2ca 	.word	0x0810c2ca
 81094f8:	0810c2c1 	.word	0x0810c2c1
 81094fc:	0810c141 	.word	0x0810c141
 8109500:	3ff80000 	.word	0x3ff80000
 8109504:	0810c4b8 	.word	0x0810c4b8
 8109508:	0810c340 	.word	0x0810c340
 810950c:	2501      	movs	r5, #1
 810950e:	2300      	movs	r3, #0
 8109510:	9306      	str	r3, [sp, #24]
 8109512:	9508      	str	r5, [sp, #32]
 8109514:	f04f 33ff 	mov.w	r3, #4294967295
 8109518:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810951c:	2200      	movs	r2, #0
 810951e:	2312      	movs	r3, #18
 8109520:	e7b0      	b.n	8109484 <_dtoa_r+0x26c>
 8109522:	2301      	movs	r3, #1
 8109524:	9308      	str	r3, [sp, #32]
 8109526:	e7f5      	b.n	8109514 <_dtoa_r+0x2fc>
 8109528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810952a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810952e:	e7b8      	b.n	81094a2 <_dtoa_r+0x28a>
 8109530:	3101      	adds	r1, #1
 8109532:	6041      	str	r1, [r0, #4]
 8109534:	0052      	lsls	r2, r2, #1
 8109536:	e7b8      	b.n	81094aa <_dtoa_r+0x292>
 8109538:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810953a:	9a01      	ldr	r2, [sp, #4]
 810953c:	601a      	str	r2, [r3, #0]
 810953e:	9b03      	ldr	r3, [sp, #12]
 8109540:	2b0e      	cmp	r3, #14
 8109542:	f200 809d 	bhi.w	8109680 <_dtoa_r+0x468>
 8109546:	2d00      	cmp	r5, #0
 8109548:	f000 809a 	beq.w	8109680 <_dtoa_r+0x468>
 810954c:	9b00      	ldr	r3, [sp, #0]
 810954e:	2b00      	cmp	r3, #0
 8109550:	dd32      	ble.n	81095b8 <_dtoa_r+0x3a0>
 8109552:	4ab7      	ldr	r2, [pc, #732]	; (8109830 <_dtoa_r+0x618>)
 8109554:	f003 030f 	and.w	r3, r3, #15
 8109558:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 810955c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8109560:	9b00      	ldr	r3, [sp, #0]
 8109562:	05d8      	lsls	r0, r3, #23
 8109564:	ea4f 1723 	mov.w	r7, r3, asr #4
 8109568:	d516      	bpl.n	8109598 <_dtoa_r+0x380>
 810956a:	4bb2      	ldr	r3, [pc, #712]	; (8109834 <_dtoa_r+0x61c>)
 810956c:	ec51 0b19 	vmov	r0, r1, d9
 8109570:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8109574:	f7f7 f9f2 	bl	810095c <__aeabi_ddiv>
 8109578:	f007 070f 	and.w	r7, r7, #15
 810957c:	4682      	mov	sl, r0
 810957e:	468b      	mov	fp, r1
 8109580:	2503      	movs	r5, #3
 8109582:	4eac      	ldr	r6, [pc, #688]	; (8109834 <_dtoa_r+0x61c>)
 8109584:	b957      	cbnz	r7, 810959c <_dtoa_r+0x384>
 8109586:	4642      	mov	r2, r8
 8109588:	464b      	mov	r3, r9
 810958a:	4650      	mov	r0, sl
 810958c:	4659      	mov	r1, fp
 810958e:	f7f7 f9e5 	bl	810095c <__aeabi_ddiv>
 8109592:	4682      	mov	sl, r0
 8109594:	468b      	mov	fp, r1
 8109596:	e028      	b.n	81095ea <_dtoa_r+0x3d2>
 8109598:	2502      	movs	r5, #2
 810959a:	e7f2      	b.n	8109582 <_dtoa_r+0x36a>
 810959c:	07f9      	lsls	r1, r7, #31
 810959e:	d508      	bpl.n	81095b2 <_dtoa_r+0x39a>
 81095a0:	4640      	mov	r0, r8
 81095a2:	4649      	mov	r1, r9
 81095a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 81095a8:	f7f7 f8ae 	bl	8100708 <__aeabi_dmul>
 81095ac:	3501      	adds	r5, #1
 81095ae:	4680      	mov	r8, r0
 81095b0:	4689      	mov	r9, r1
 81095b2:	107f      	asrs	r7, r7, #1
 81095b4:	3608      	adds	r6, #8
 81095b6:	e7e5      	b.n	8109584 <_dtoa_r+0x36c>
 81095b8:	f000 809b 	beq.w	81096f2 <_dtoa_r+0x4da>
 81095bc:	9b00      	ldr	r3, [sp, #0]
 81095be:	4f9d      	ldr	r7, [pc, #628]	; (8109834 <_dtoa_r+0x61c>)
 81095c0:	425e      	negs	r6, r3
 81095c2:	4b9b      	ldr	r3, [pc, #620]	; (8109830 <_dtoa_r+0x618>)
 81095c4:	f006 020f 	and.w	r2, r6, #15
 81095c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81095cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81095d0:	ec51 0b19 	vmov	r0, r1, d9
 81095d4:	f7f7 f898 	bl	8100708 <__aeabi_dmul>
 81095d8:	1136      	asrs	r6, r6, #4
 81095da:	4682      	mov	sl, r0
 81095dc:	468b      	mov	fp, r1
 81095de:	2300      	movs	r3, #0
 81095e0:	2502      	movs	r5, #2
 81095e2:	2e00      	cmp	r6, #0
 81095e4:	d17a      	bne.n	81096dc <_dtoa_r+0x4c4>
 81095e6:	2b00      	cmp	r3, #0
 81095e8:	d1d3      	bne.n	8109592 <_dtoa_r+0x37a>
 81095ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81095ec:	2b00      	cmp	r3, #0
 81095ee:	f000 8082 	beq.w	81096f6 <_dtoa_r+0x4de>
 81095f2:	4b91      	ldr	r3, [pc, #580]	; (8109838 <_dtoa_r+0x620>)
 81095f4:	2200      	movs	r2, #0
 81095f6:	4650      	mov	r0, sl
 81095f8:	4659      	mov	r1, fp
 81095fa:	f7f7 faf7 	bl	8100bec <__aeabi_dcmplt>
 81095fe:	2800      	cmp	r0, #0
 8109600:	d079      	beq.n	81096f6 <_dtoa_r+0x4de>
 8109602:	9b03      	ldr	r3, [sp, #12]
 8109604:	2b00      	cmp	r3, #0
 8109606:	d076      	beq.n	81096f6 <_dtoa_r+0x4de>
 8109608:	9b02      	ldr	r3, [sp, #8]
 810960a:	2b00      	cmp	r3, #0
 810960c:	dd36      	ble.n	810967c <_dtoa_r+0x464>
 810960e:	9b00      	ldr	r3, [sp, #0]
 8109610:	4650      	mov	r0, sl
 8109612:	4659      	mov	r1, fp
 8109614:	1e5f      	subs	r7, r3, #1
 8109616:	2200      	movs	r2, #0
 8109618:	4b88      	ldr	r3, [pc, #544]	; (810983c <_dtoa_r+0x624>)
 810961a:	f7f7 f875 	bl	8100708 <__aeabi_dmul>
 810961e:	9e02      	ldr	r6, [sp, #8]
 8109620:	4682      	mov	sl, r0
 8109622:	468b      	mov	fp, r1
 8109624:	3501      	adds	r5, #1
 8109626:	4628      	mov	r0, r5
 8109628:	f7f7 f804 	bl	8100634 <__aeabi_i2d>
 810962c:	4652      	mov	r2, sl
 810962e:	465b      	mov	r3, fp
 8109630:	f7f7 f86a 	bl	8100708 <__aeabi_dmul>
 8109634:	4b82      	ldr	r3, [pc, #520]	; (8109840 <_dtoa_r+0x628>)
 8109636:	2200      	movs	r2, #0
 8109638:	f7f6 feb0 	bl	810039c <__adddf3>
 810963c:	46d0      	mov	r8, sl
 810963e:	46d9      	mov	r9, fp
 8109640:	4682      	mov	sl, r0
 8109642:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8109646:	2e00      	cmp	r6, #0
 8109648:	d158      	bne.n	81096fc <_dtoa_r+0x4e4>
 810964a:	4b7e      	ldr	r3, [pc, #504]	; (8109844 <_dtoa_r+0x62c>)
 810964c:	2200      	movs	r2, #0
 810964e:	4640      	mov	r0, r8
 8109650:	4649      	mov	r1, r9
 8109652:	f7f6 fea1 	bl	8100398 <__aeabi_dsub>
 8109656:	4652      	mov	r2, sl
 8109658:	465b      	mov	r3, fp
 810965a:	4680      	mov	r8, r0
 810965c:	4689      	mov	r9, r1
 810965e:	f7f7 fae3 	bl	8100c28 <__aeabi_dcmpgt>
 8109662:	2800      	cmp	r0, #0
 8109664:	f040 8295 	bne.w	8109b92 <_dtoa_r+0x97a>
 8109668:	4652      	mov	r2, sl
 810966a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810966e:	4640      	mov	r0, r8
 8109670:	4649      	mov	r1, r9
 8109672:	f7f7 fabb 	bl	8100bec <__aeabi_dcmplt>
 8109676:	2800      	cmp	r0, #0
 8109678:	f040 8289 	bne.w	8109b8e <_dtoa_r+0x976>
 810967c:	ec5b ab19 	vmov	sl, fp, d9
 8109680:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8109682:	2b00      	cmp	r3, #0
 8109684:	f2c0 8148 	blt.w	8109918 <_dtoa_r+0x700>
 8109688:	9a00      	ldr	r2, [sp, #0]
 810968a:	2a0e      	cmp	r2, #14
 810968c:	f300 8144 	bgt.w	8109918 <_dtoa_r+0x700>
 8109690:	4b67      	ldr	r3, [pc, #412]	; (8109830 <_dtoa_r+0x618>)
 8109692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8109696:	e9d3 8900 	ldrd	r8, r9, [r3]
 810969a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810969c:	2b00      	cmp	r3, #0
 810969e:	f280 80d5 	bge.w	810984c <_dtoa_r+0x634>
 81096a2:	9b03      	ldr	r3, [sp, #12]
 81096a4:	2b00      	cmp	r3, #0
 81096a6:	f300 80d1 	bgt.w	810984c <_dtoa_r+0x634>
 81096aa:	f040 826f 	bne.w	8109b8c <_dtoa_r+0x974>
 81096ae:	4b65      	ldr	r3, [pc, #404]	; (8109844 <_dtoa_r+0x62c>)
 81096b0:	2200      	movs	r2, #0
 81096b2:	4640      	mov	r0, r8
 81096b4:	4649      	mov	r1, r9
 81096b6:	f7f7 f827 	bl	8100708 <__aeabi_dmul>
 81096ba:	4652      	mov	r2, sl
 81096bc:	465b      	mov	r3, fp
 81096be:	f7f7 faa9 	bl	8100c14 <__aeabi_dcmpge>
 81096c2:	9e03      	ldr	r6, [sp, #12]
 81096c4:	4637      	mov	r7, r6
 81096c6:	2800      	cmp	r0, #0
 81096c8:	f040 8245 	bne.w	8109b56 <_dtoa_r+0x93e>
 81096cc:	9d01      	ldr	r5, [sp, #4]
 81096ce:	2331      	movs	r3, #49	; 0x31
 81096d0:	f805 3b01 	strb.w	r3, [r5], #1
 81096d4:	9b00      	ldr	r3, [sp, #0]
 81096d6:	3301      	adds	r3, #1
 81096d8:	9300      	str	r3, [sp, #0]
 81096da:	e240      	b.n	8109b5e <_dtoa_r+0x946>
 81096dc:	07f2      	lsls	r2, r6, #31
 81096de:	d505      	bpl.n	81096ec <_dtoa_r+0x4d4>
 81096e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 81096e4:	f7f7 f810 	bl	8100708 <__aeabi_dmul>
 81096e8:	3501      	adds	r5, #1
 81096ea:	2301      	movs	r3, #1
 81096ec:	1076      	asrs	r6, r6, #1
 81096ee:	3708      	adds	r7, #8
 81096f0:	e777      	b.n	81095e2 <_dtoa_r+0x3ca>
 81096f2:	2502      	movs	r5, #2
 81096f4:	e779      	b.n	81095ea <_dtoa_r+0x3d2>
 81096f6:	9f00      	ldr	r7, [sp, #0]
 81096f8:	9e03      	ldr	r6, [sp, #12]
 81096fa:	e794      	b.n	8109626 <_dtoa_r+0x40e>
 81096fc:	9901      	ldr	r1, [sp, #4]
 81096fe:	4b4c      	ldr	r3, [pc, #304]	; (8109830 <_dtoa_r+0x618>)
 8109700:	4431      	add	r1, r6
 8109702:	910d      	str	r1, [sp, #52]	; 0x34
 8109704:	9908      	ldr	r1, [sp, #32]
 8109706:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 810970a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810970e:	2900      	cmp	r1, #0
 8109710:	d043      	beq.n	810979a <_dtoa_r+0x582>
 8109712:	494d      	ldr	r1, [pc, #308]	; (8109848 <_dtoa_r+0x630>)
 8109714:	2000      	movs	r0, #0
 8109716:	f7f7 f921 	bl	810095c <__aeabi_ddiv>
 810971a:	4652      	mov	r2, sl
 810971c:	465b      	mov	r3, fp
 810971e:	f7f6 fe3b 	bl	8100398 <__aeabi_dsub>
 8109722:	9d01      	ldr	r5, [sp, #4]
 8109724:	4682      	mov	sl, r0
 8109726:	468b      	mov	fp, r1
 8109728:	4649      	mov	r1, r9
 810972a:	4640      	mov	r0, r8
 810972c:	f7f7 fa9c 	bl	8100c68 <__aeabi_d2iz>
 8109730:	4606      	mov	r6, r0
 8109732:	f7f6 ff7f 	bl	8100634 <__aeabi_i2d>
 8109736:	4602      	mov	r2, r0
 8109738:	460b      	mov	r3, r1
 810973a:	4640      	mov	r0, r8
 810973c:	4649      	mov	r1, r9
 810973e:	f7f6 fe2b 	bl	8100398 <__aeabi_dsub>
 8109742:	3630      	adds	r6, #48	; 0x30
 8109744:	f805 6b01 	strb.w	r6, [r5], #1
 8109748:	4652      	mov	r2, sl
 810974a:	465b      	mov	r3, fp
 810974c:	4680      	mov	r8, r0
 810974e:	4689      	mov	r9, r1
 8109750:	f7f7 fa4c 	bl	8100bec <__aeabi_dcmplt>
 8109754:	2800      	cmp	r0, #0
 8109756:	d163      	bne.n	8109820 <_dtoa_r+0x608>
 8109758:	4642      	mov	r2, r8
 810975a:	464b      	mov	r3, r9
 810975c:	4936      	ldr	r1, [pc, #216]	; (8109838 <_dtoa_r+0x620>)
 810975e:	2000      	movs	r0, #0
 8109760:	f7f6 fe1a 	bl	8100398 <__aeabi_dsub>
 8109764:	4652      	mov	r2, sl
 8109766:	465b      	mov	r3, fp
 8109768:	f7f7 fa40 	bl	8100bec <__aeabi_dcmplt>
 810976c:	2800      	cmp	r0, #0
 810976e:	f040 80b5 	bne.w	81098dc <_dtoa_r+0x6c4>
 8109772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109774:	429d      	cmp	r5, r3
 8109776:	d081      	beq.n	810967c <_dtoa_r+0x464>
 8109778:	4b30      	ldr	r3, [pc, #192]	; (810983c <_dtoa_r+0x624>)
 810977a:	2200      	movs	r2, #0
 810977c:	4650      	mov	r0, sl
 810977e:	4659      	mov	r1, fp
 8109780:	f7f6 ffc2 	bl	8100708 <__aeabi_dmul>
 8109784:	4b2d      	ldr	r3, [pc, #180]	; (810983c <_dtoa_r+0x624>)
 8109786:	4682      	mov	sl, r0
 8109788:	468b      	mov	fp, r1
 810978a:	4640      	mov	r0, r8
 810978c:	4649      	mov	r1, r9
 810978e:	2200      	movs	r2, #0
 8109790:	f7f6 ffba 	bl	8100708 <__aeabi_dmul>
 8109794:	4680      	mov	r8, r0
 8109796:	4689      	mov	r9, r1
 8109798:	e7c6      	b.n	8109728 <_dtoa_r+0x510>
 810979a:	4650      	mov	r0, sl
 810979c:	4659      	mov	r1, fp
 810979e:	f7f6 ffb3 	bl	8100708 <__aeabi_dmul>
 81097a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81097a4:	9d01      	ldr	r5, [sp, #4]
 81097a6:	930f      	str	r3, [sp, #60]	; 0x3c
 81097a8:	4682      	mov	sl, r0
 81097aa:	468b      	mov	fp, r1
 81097ac:	4649      	mov	r1, r9
 81097ae:	4640      	mov	r0, r8
 81097b0:	f7f7 fa5a 	bl	8100c68 <__aeabi_d2iz>
 81097b4:	4606      	mov	r6, r0
 81097b6:	f7f6 ff3d 	bl	8100634 <__aeabi_i2d>
 81097ba:	3630      	adds	r6, #48	; 0x30
 81097bc:	4602      	mov	r2, r0
 81097be:	460b      	mov	r3, r1
 81097c0:	4640      	mov	r0, r8
 81097c2:	4649      	mov	r1, r9
 81097c4:	f7f6 fde8 	bl	8100398 <__aeabi_dsub>
 81097c8:	f805 6b01 	strb.w	r6, [r5], #1
 81097cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81097ce:	429d      	cmp	r5, r3
 81097d0:	4680      	mov	r8, r0
 81097d2:	4689      	mov	r9, r1
 81097d4:	f04f 0200 	mov.w	r2, #0
 81097d8:	d124      	bne.n	8109824 <_dtoa_r+0x60c>
 81097da:	4b1b      	ldr	r3, [pc, #108]	; (8109848 <_dtoa_r+0x630>)
 81097dc:	4650      	mov	r0, sl
 81097de:	4659      	mov	r1, fp
 81097e0:	f7f6 fddc 	bl	810039c <__adddf3>
 81097e4:	4602      	mov	r2, r0
 81097e6:	460b      	mov	r3, r1
 81097e8:	4640      	mov	r0, r8
 81097ea:	4649      	mov	r1, r9
 81097ec:	f7f7 fa1c 	bl	8100c28 <__aeabi_dcmpgt>
 81097f0:	2800      	cmp	r0, #0
 81097f2:	d173      	bne.n	81098dc <_dtoa_r+0x6c4>
 81097f4:	4652      	mov	r2, sl
 81097f6:	465b      	mov	r3, fp
 81097f8:	4913      	ldr	r1, [pc, #76]	; (8109848 <_dtoa_r+0x630>)
 81097fa:	2000      	movs	r0, #0
 81097fc:	f7f6 fdcc 	bl	8100398 <__aeabi_dsub>
 8109800:	4602      	mov	r2, r0
 8109802:	460b      	mov	r3, r1
 8109804:	4640      	mov	r0, r8
 8109806:	4649      	mov	r1, r9
 8109808:	f7f7 f9f0 	bl	8100bec <__aeabi_dcmplt>
 810980c:	2800      	cmp	r0, #0
 810980e:	f43f af35 	beq.w	810967c <_dtoa_r+0x464>
 8109812:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8109814:	1e6b      	subs	r3, r5, #1
 8109816:	930f      	str	r3, [sp, #60]	; 0x3c
 8109818:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810981c:	2b30      	cmp	r3, #48	; 0x30
 810981e:	d0f8      	beq.n	8109812 <_dtoa_r+0x5fa>
 8109820:	9700      	str	r7, [sp, #0]
 8109822:	e049      	b.n	81098b8 <_dtoa_r+0x6a0>
 8109824:	4b05      	ldr	r3, [pc, #20]	; (810983c <_dtoa_r+0x624>)
 8109826:	f7f6 ff6f 	bl	8100708 <__aeabi_dmul>
 810982a:	4680      	mov	r8, r0
 810982c:	4689      	mov	r9, r1
 810982e:	e7bd      	b.n	81097ac <_dtoa_r+0x594>
 8109830:	0810c4b8 	.word	0x0810c4b8
 8109834:	0810c490 	.word	0x0810c490
 8109838:	3ff00000 	.word	0x3ff00000
 810983c:	40240000 	.word	0x40240000
 8109840:	401c0000 	.word	0x401c0000
 8109844:	40140000 	.word	0x40140000
 8109848:	3fe00000 	.word	0x3fe00000
 810984c:	9d01      	ldr	r5, [sp, #4]
 810984e:	4656      	mov	r6, sl
 8109850:	465f      	mov	r7, fp
 8109852:	4642      	mov	r2, r8
 8109854:	464b      	mov	r3, r9
 8109856:	4630      	mov	r0, r6
 8109858:	4639      	mov	r1, r7
 810985a:	f7f7 f87f 	bl	810095c <__aeabi_ddiv>
 810985e:	f7f7 fa03 	bl	8100c68 <__aeabi_d2iz>
 8109862:	4682      	mov	sl, r0
 8109864:	f7f6 fee6 	bl	8100634 <__aeabi_i2d>
 8109868:	4642      	mov	r2, r8
 810986a:	464b      	mov	r3, r9
 810986c:	f7f6 ff4c 	bl	8100708 <__aeabi_dmul>
 8109870:	4602      	mov	r2, r0
 8109872:	460b      	mov	r3, r1
 8109874:	4630      	mov	r0, r6
 8109876:	4639      	mov	r1, r7
 8109878:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 810987c:	f7f6 fd8c 	bl	8100398 <__aeabi_dsub>
 8109880:	f805 6b01 	strb.w	r6, [r5], #1
 8109884:	9e01      	ldr	r6, [sp, #4]
 8109886:	9f03      	ldr	r7, [sp, #12]
 8109888:	1bae      	subs	r6, r5, r6
 810988a:	42b7      	cmp	r7, r6
 810988c:	4602      	mov	r2, r0
 810988e:	460b      	mov	r3, r1
 8109890:	d135      	bne.n	81098fe <_dtoa_r+0x6e6>
 8109892:	f7f6 fd83 	bl	810039c <__adddf3>
 8109896:	4642      	mov	r2, r8
 8109898:	464b      	mov	r3, r9
 810989a:	4606      	mov	r6, r0
 810989c:	460f      	mov	r7, r1
 810989e:	f7f7 f9c3 	bl	8100c28 <__aeabi_dcmpgt>
 81098a2:	b9d0      	cbnz	r0, 81098da <_dtoa_r+0x6c2>
 81098a4:	4642      	mov	r2, r8
 81098a6:	464b      	mov	r3, r9
 81098a8:	4630      	mov	r0, r6
 81098aa:	4639      	mov	r1, r7
 81098ac:	f7f7 f994 	bl	8100bd8 <__aeabi_dcmpeq>
 81098b0:	b110      	cbz	r0, 81098b8 <_dtoa_r+0x6a0>
 81098b2:	f01a 0f01 	tst.w	sl, #1
 81098b6:	d110      	bne.n	81098da <_dtoa_r+0x6c2>
 81098b8:	4620      	mov	r0, r4
 81098ba:	ee18 1a10 	vmov	r1, s16
 81098be:	f001 f885 	bl	810a9cc <_Bfree>
 81098c2:	2300      	movs	r3, #0
 81098c4:	9800      	ldr	r0, [sp, #0]
 81098c6:	702b      	strb	r3, [r5, #0]
 81098c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81098ca:	3001      	adds	r0, #1
 81098cc:	6018      	str	r0, [r3, #0]
 81098ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81098d0:	2b00      	cmp	r3, #0
 81098d2:	f43f acf1 	beq.w	81092b8 <_dtoa_r+0xa0>
 81098d6:	601d      	str	r5, [r3, #0]
 81098d8:	e4ee      	b.n	81092b8 <_dtoa_r+0xa0>
 81098da:	9f00      	ldr	r7, [sp, #0]
 81098dc:	462b      	mov	r3, r5
 81098de:	461d      	mov	r5, r3
 81098e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 81098e4:	2a39      	cmp	r2, #57	; 0x39
 81098e6:	d106      	bne.n	81098f6 <_dtoa_r+0x6de>
 81098e8:	9a01      	ldr	r2, [sp, #4]
 81098ea:	429a      	cmp	r2, r3
 81098ec:	d1f7      	bne.n	81098de <_dtoa_r+0x6c6>
 81098ee:	9901      	ldr	r1, [sp, #4]
 81098f0:	2230      	movs	r2, #48	; 0x30
 81098f2:	3701      	adds	r7, #1
 81098f4:	700a      	strb	r2, [r1, #0]
 81098f6:	781a      	ldrb	r2, [r3, #0]
 81098f8:	3201      	adds	r2, #1
 81098fa:	701a      	strb	r2, [r3, #0]
 81098fc:	e790      	b.n	8109820 <_dtoa_r+0x608>
 81098fe:	4ba6      	ldr	r3, [pc, #664]	; (8109b98 <_dtoa_r+0x980>)
 8109900:	2200      	movs	r2, #0
 8109902:	f7f6 ff01 	bl	8100708 <__aeabi_dmul>
 8109906:	2200      	movs	r2, #0
 8109908:	2300      	movs	r3, #0
 810990a:	4606      	mov	r6, r0
 810990c:	460f      	mov	r7, r1
 810990e:	f7f7 f963 	bl	8100bd8 <__aeabi_dcmpeq>
 8109912:	2800      	cmp	r0, #0
 8109914:	d09d      	beq.n	8109852 <_dtoa_r+0x63a>
 8109916:	e7cf      	b.n	81098b8 <_dtoa_r+0x6a0>
 8109918:	9a08      	ldr	r2, [sp, #32]
 810991a:	2a00      	cmp	r2, #0
 810991c:	f000 80d7 	beq.w	8109ace <_dtoa_r+0x8b6>
 8109920:	9a06      	ldr	r2, [sp, #24]
 8109922:	2a01      	cmp	r2, #1
 8109924:	f300 80ba 	bgt.w	8109a9c <_dtoa_r+0x884>
 8109928:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810992a:	2a00      	cmp	r2, #0
 810992c:	f000 80b2 	beq.w	8109a94 <_dtoa_r+0x87c>
 8109930:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8109934:	9e07      	ldr	r6, [sp, #28]
 8109936:	9d04      	ldr	r5, [sp, #16]
 8109938:	9a04      	ldr	r2, [sp, #16]
 810993a:	441a      	add	r2, r3
 810993c:	9204      	str	r2, [sp, #16]
 810993e:	9a05      	ldr	r2, [sp, #20]
 8109940:	2101      	movs	r1, #1
 8109942:	441a      	add	r2, r3
 8109944:	4620      	mov	r0, r4
 8109946:	9205      	str	r2, [sp, #20]
 8109948:	f001 f942 	bl	810abd0 <__i2b>
 810994c:	4607      	mov	r7, r0
 810994e:	2d00      	cmp	r5, #0
 8109950:	dd0c      	ble.n	810996c <_dtoa_r+0x754>
 8109952:	9b05      	ldr	r3, [sp, #20]
 8109954:	2b00      	cmp	r3, #0
 8109956:	dd09      	ble.n	810996c <_dtoa_r+0x754>
 8109958:	42ab      	cmp	r3, r5
 810995a:	9a04      	ldr	r2, [sp, #16]
 810995c:	bfa8      	it	ge
 810995e:	462b      	movge	r3, r5
 8109960:	1ad2      	subs	r2, r2, r3
 8109962:	9204      	str	r2, [sp, #16]
 8109964:	9a05      	ldr	r2, [sp, #20]
 8109966:	1aed      	subs	r5, r5, r3
 8109968:	1ad3      	subs	r3, r2, r3
 810996a:	9305      	str	r3, [sp, #20]
 810996c:	9b07      	ldr	r3, [sp, #28]
 810996e:	b31b      	cbz	r3, 81099b8 <_dtoa_r+0x7a0>
 8109970:	9b08      	ldr	r3, [sp, #32]
 8109972:	2b00      	cmp	r3, #0
 8109974:	f000 80af 	beq.w	8109ad6 <_dtoa_r+0x8be>
 8109978:	2e00      	cmp	r6, #0
 810997a:	dd13      	ble.n	81099a4 <_dtoa_r+0x78c>
 810997c:	4639      	mov	r1, r7
 810997e:	4632      	mov	r2, r6
 8109980:	4620      	mov	r0, r4
 8109982:	f001 f9e5 	bl	810ad50 <__pow5mult>
 8109986:	ee18 2a10 	vmov	r2, s16
 810998a:	4601      	mov	r1, r0
 810998c:	4607      	mov	r7, r0
 810998e:	4620      	mov	r0, r4
 8109990:	f001 f934 	bl	810abfc <__multiply>
 8109994:	ee18 1a10 	vmov	r1, s16
 8109998:	4680      	mov	r8, r0
 810999a:	4620      	mov	r0, r4
 810999c:	f001 f816 	bl	810a9cc <_Bfree>
 81099a0:	ee08 8a10 	vmov	s16, r8
 81099a4:	9b07      	ldr	r3, [sp, #28]
 81099a6:	1b9a      	subs	r2, r3, r6
 81099a8:	d006      	beq.n	81099b8 <_dtoa_r+0x7a0>
 81099aa:	ee18 1a10 	vmov	r1, s16
 81099ae:	4620      	mov	r0, r4
 81099b0:	f001 f9ce 	bl	810ad50 <__pow5mult>
 81099b4:	ee08 0a10 	vmov	s16, r0
 81099b8:	2101      	movs	r1, #1
 81099ba:	4620      	mov	r0, r4
 81099bc:	f001 f908 	bl	810abd0 <__i2b>
 81099c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81099c2:	2b00      	cmp	r3, #0
 81099c4:	4606      	mov	r6, r0
 81099c6:	f340 8088 	ble.w	8109ada <_dtoa_r+0x8c2>
 81099ca:	461a      	mov	r2, r3
 81099cc:	4601      	mov	r1, r0
 81099ce:	4620      	mov	r0, r4
 81099d0:	f001 f9be 	bl	810ad50 <__pow5mult>
 81099d4:	9b06      	ldr	r3, [sp, #24]
 81099d6:	2b01      	cmp	r3, #1
 81099d8:	4606      	mov	r6, r0
 81099da:	f340 8081 	ble.w	8109ae0 <_dtoa_r+0x8c8>
 81099de:	f04f 0800 	mov.w	r8, #0
 81099e2:	6933      	ldr	r3, [r6, #16]
 81099e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 81099e8:	6918      	ldr	r0, [r3, #16]
 81099ea:	f001 f8a1 	bl	810ab30 <__hi0bits>
 81099ee:	f1c0 0020 	rsb	r0, r0, #32
 81099f2:	9b05      	ldr	r3, [sp, #20]
 81099f4:	4418      	add	r0, r3
 81099f6:	f010 001f 	ands.w	r0, r0, #31
 81099fa:	f000 8092 	beq.w	8109b22 <_dtoa_r+0x90a>
 81099fe:	f1c0 0320 	rsb	r3, r0, #32
 8109a02:	2b04      	cmp	r3, #4
 8109a04:	f340 808a 	ble.w	8109b1c <_dtoa_r+0x904>
 8109a08:	f1c0 001c 	rsb	r0, r0, #28
 8109a0c:	9b04      	ldr	r3, [sp, #16]
 8109a0e:	4403      	add	r3, r0
 8109a10:	9304      	str	r3, [sp, #16]
 8109a12:	9b05      	ldr	r3, [sp, #20]
 8109a14:	4403      	add	r3, r0
 8109a16:	4405      	add	r5, r0
 8109a18:	9305      	str	r3, [sp, #20]
 8109a1a:	9b04      	ldr	r3, [sp, #16]
 8109a1c:	2b00      	cmp	r3, #0
 8109a1e:	dd07      	ble.n	8109a30 <_dtoa_r+0x818>
 8109a20:	ee18 1a10 	vmov	r1, s16
 8109a24:	461a      	mov	r2, r3
 8109a26:	4620      	mov	r0, r4
 8109a28:	f001 f9ec 	bl	810ae04 <__lshift>
 8109a2c:	ee08 0a10 	vmov	s16, r0
 8109a30:	9b05      	ldr	r3, [sp, #20]
 8109a32:	2b00      	cmp	r3, #0
 8109a34:	dd05      	ble.n	8109a42 <_dtoa_r+0x82a>
 8109a36:	4631      	mov	r1, r6
 8109a38:	461a      	mov	r2, r3
 8109a3a:	4620      	mov	r0, r4
 8109a3c:	f001 f9e2 	bl	810ae04 <__lshift>
 8109a40:	4606      	mov	r6, r0
 8109a42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109a44:	2b00      	cmp	r3, #0
 8109a46:	d06e      	beq.n	8109b26 <_dtoa_r+0x90e>
 8109a48:	ee18 0a10 	vmov	r0, s16
 8109a4c:	4631      	mov	r1, r6
 8109a4e:	f001 fa49 	bl	810aee4 <__mcmp>
 8109a52:	2800      	cmp	r0, #0
 8109a54:	da67      	bge.n	8109b26 <_dtoa_r+0x90e>
 8109a56:	9b00      	ldr	r3, [sp, #0]
 8109a58:	3b01      	subs	r3, #1
 8109a5a:	ee18 1a10 	vmov	r1, s16
 8109a5e:	9300      	str	r3, [sp, #0]
 8109a60:	220a      	movs	r2, #10
 8109a62:	2300      	movs	r3, #0
 8109a64:	4620      	mov	r0, r4
 8109a66:	f000 ffd3 	bl	810aa10 <__multadd>
 8109a6a:	9b08      	ldr	r3, [sp, #32]
 8109a6c:	ee08 0a10 	vmov	s16, r0
 8109a70:	2b00      	cmp	r3, #0
 8109a72:	f000 81b1 	beq.w	8109dd8 <_dtoa_r+0xbc0>
 8109a76:	2300      	movs	r3, #0
 8109a78:	4639      	mov	r1, r7
 8109a7a:	220a      	movs	r2, #10
 8109a7c:	4620      	mov	r0, r4
 8109a7e:	f000 ffc7 	bl	810aa10 <__multadd>
 8109a82:	9b02      	ldr	r3, [sp, #8]
 8109a84:	2b00      	cmp	r3, #0
 8109a86:	4607      	mov	r7, r0
 8109a88:	f300 808e 	bgt.w	8109ba8 <_dtoa_r+0x990>
 8109a8c:	9b06      	ldr	r3, [sp, #24]
 8109a8e:	2b02      	cmp	r3, #2
 8109a90:	dc51      	bgt.n	8109b36 <_dtoa_r+0x91e>
 8109a92:	e089      	b.n	8109ba8 <_dtoa_r+0x990>
 8109a94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8109a96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8109a9a:	e74b      	b.n	8109934 <_dtoa_r+0x71c>
 8109a9c:	9b03      	ldr	r3, [sp, #12]
 8109a9e:	1e5e      	subs	r6, r3, #1
 8109aa0:	9b07      	ldr	r3, [sp, #28]
 8109aa2:	42b3      	cmp	r3, r6
 8109aa4:	bfbf      	itttt	lt
 8109aa6:	9b07      	ldrlt	r3, [sp, #28]
 8109aa8:	9607      	strlt	r6, [sp, #28]
 8109aaa:	1af2      	sublt	r2, r6, r3
 8109aac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8109aae:	bfb6      	itet	lt
 8109ab0:	189b      	addlt	r3, r3, r2
 8109ab2:	1b9e      	subge	r6, r3, r6
 8109ab4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8109ab6:	9b03      	ldr	r3, [sp, #12]
 8109ab8:	bfb8      	it	lt
 8109aba:	2600      	movlt	r6, #0
 8109abc:	2b00      	cmp	r3, #0
 8109abe:	bfb7      	itett	lt
 8109ac0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8109ac4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8109ac8:	1a9d      	sublt	r5, r3, r2
 8109aca:	2300      	movlt	r3, #0
 8109acc:	e734      	b.n	8109938 <_dtoa_r+0x720>
 8109ace:	9e07      	ldr	r6, [sp, #28]
 8109ad0:	9d04      	ldr	r5, [sp, #16]
 8109ad2:	9f08      	ldr	r7, [sp, #32]
 8109ad4:	e73b      	b.n	810994e <_dtoa_r+0x736>
 8109ad6:	9a07      	ldr	r2, [sp, #28]
 8109ad8:	e767      	b.n	81099aa <_dtoa_r+0x792>
 8109ada:	9b06      	ldr	r3, [sp, #24]
 8109adc:	2b01      	cmp	r3, #1
 8109ade:	dc18      	bgt.n	8109b12 <_dtoa_r+0x8fa>
 8109ae0:	f1ba 0f00 	cmp.w	sl, #0
 8109ae4:	d115      	bne.n	8109b12 <_dtoa_r+0x8fa>
 8109ae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109aea:	b993      	cbnz	r3, 8109b12 <_dtoa_r+0x8fa>
 8109aec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109af0:	0d1b      	lsrs	r3, r3, #20
 8109af2:	051b      	lsls	r3, r3, #20
 8109af4:	b183      	cbz	r3, 8109b18 <_dtoa_r+0x900>
 8109af6:	9b04      	ldr	r3, [sp, #16]
 8109af8:	3301      	adds	r3, #1
 8109afa:	9304      	str	r3, [sp, #16]
 8109afc:	9b05      	ldr	r3, [sp, #20]
 8109afe:	3301      	adds	r3, #1
 8109b00:	9305      	str	r3, [sp, #20]
 8109b02:	f04f 0801 	mov.w	r8, #1
 8109b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109b08:	2b00      	cmp	r3, #0
 8109b0a:	f47f af6a 	bne.w	81099e2 <_dtoa_r+0x7ca>
 8109b0e:	2001      	movs	r0, #1
 8109b10:	e76f      	b.n	81099f2 <_dtoa_r+0x7da>
 8109b12:	f04f 0800 	mov.w	r8, #0
 8109b16:	e7f6      	b.n	8109b06 <_dtoa_r+0x8ee>
 8109b18:	4698      	mov	r8, r3
 8109b1a:	e7f4      	b.n	8109b06 <_dtoa_r+0x8ee>
 8109b1c:	f43f af7d 	beq.w	8109a1a <_dtoa_r+0x802>
 8109b20:	4618      	mov	r0, r3
 8109b22:	301c      	adds	r0, #28
 8109b24:	e772      	b.n	8109a0c <_dtoa_r+0x7f4>
 8109b26:	9b03      	ldr	r3, [sp, #12]
 8109b28:	2b00      	cmp	r3, #0
 8109b2a:	dc37      	bgt.n	8109b9c <_dtoa_r+0x984>
 8109b2c:	9b06      	ldr	r3, [sp, #24]
 8109b2e:	2b02      	cmp	r3, #2
 8109b30:	dd34      	ble.n	8109b9c <_dtoa_r+0x984>
 8109b32:	9b03      	ldr	r3, [sp, #12]
 8109b34:	9302      	str	r3, [sp, #8]
 8109b36:	9b02      	ldr	r3, [sp, #8]
 8109b38:	b96b      	cbnz	r3, 8109b56 <_dtoa_r+0x93e>
 8109b3a:	4631      	mov	r1, r6
 8109b3c:	2205      	movs	r2, #5
 8109b3e:	4620      	mov	r0, r4
 8109b40:	f000 ff66 	bl	810aa10 <__multadd>
 8109b44:	4601      	mov	r1, r0
 8109b46:	4606      	mov	r6, r0
 8109b48:	ee18 0a10 	vmov	r0, s16
 8109b4c:	f001 f9ca 	bl	810aee4 <__mcmp>
 8109b50:	2800      	cmp	r0, #0
 8109b52:	f73f adbb 	bgt.w	81096cc <_dtoa_r+0x4b4>
 8109b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109b58:	9d01      	ldr	r5, [sp, #4]
 8109b5a:	43db      	mvns	r3, r3
 8109b5c:	9300      	str	r3, [sp, #0]
 8109b5e:	f04f 0800 	mov.w	r8, #0
 8109b62:	4631      	mov	r1, r6
 8109b64:	4620      	mov	r0, r4
 8109b66:	f000 ff31 	bl	810a9cc <_Bfree>
 8109b6a:	2f00      	cmp	r7, #0
 8109b6c:	f43f aea4 	beq.w	81098b8 <_dtoa_r+0x6a0>
 8109b70:	f1b8 0f00 	cmp.w	r8, #0
 8109b74:	d005      	beq.n	8109b82 <_dtoa_r+0x96a>
 8109b76:	45b8      	cmp	r8, r7
 8109b78:	d003      	beq.n	8109b82 <_dtoa_r+0x96a>
 8109b7a:	4641      	mov	r1, r8
 8109b7c:	4620      	mov	r0, r4
 8109b7e:	f000 ff25 	bl	810a9cc <_Bfree>
 8109b82:	4639      	mov	r1, r7
 8109b84:	4620      	mov	r0, r4
 8109b86:	f000 ff21 	bl	810a9cc <_Bfree>
 8109b8a:	e695      	b.n	81098b8 <_dtoa_r+0x6a0>
 8109b8c:	2600      	movs	r6, #0
 8109b8e:	4637      	mov	r7, r6
 8109b90:	e7e1      	b.n	8109b56 <_dtoa_r+0x93e>
 8109b92:	9700      	str	r7, [sp, #0]
 8109b94:	4637      	mov	r7, r6
 8109b96:	e599      	b.n	81096cc <_dtoa_r+0x4b4>
 8109b98:	40240000 	.word	0x40240000
 8109b9c:	9b08      	ldr	r3, [sp, #32]
 8109b9e:	2b00      	cmp	r3, #0
 8109ba0:	f000 80ca 	beq.w	8109d38 <_dtoa_r+0xb20>
 8109ba4:	9b03      	ldr	r3, [sp, #12]
 8109ba6:	9302      	str	r3, [sp, #8]
 8109ba8:	2d00      	cmp	r5, #0
 8109baa:	dd05      	ble.n	8109bb8 <_dtoa_r+0x9a0>
 8109bac:	4639      	mov	r1, r7
 8109bae:	462a      	mov	r2, r5
 8109bb0:	4620      	mov	r0, r4
 8109bb2:	f001 f927 	bl	810ae04 <__lshift>
 8109bb6:	4607      	mov	r7, r0
 8109bb8:	f1b8 0f00 	cmp.w	r8, #0
 8109bbc:	d05b      	beq.n	8109c76 <_dtoa_r+0xa5e>
 8109bbe:	6879      	ldr	r1, [r7, #4]
 8109bc0:	4620      	mov	r0, r4
 8109bc2:	f000 fec3 	bl	810a94c <_Balloc>
 8109bc6:	4605      	mov	r5, r0
 8109bc8:	b928      	cbnz	r0, 8109bd6 <_dtoa_r+0x9be>
 8109bca:	4b87      	ldr	r3, [pc, #540]	; (8109de8 <_dtoa_r+0xbd0>)
 8109bcc:	4602      	mov	r2, r0
 8109bce:	f240 21ea 	movw	r1, #746	; 0x2ea
 8109bd2:	f7ff bb3b 	b.w	810924c <_dtoa_r+0x34>
 8109bd6:	693a      	ldr	r2, [r7, #16]
 8109bd8:	3202      	adds	r2, #2
 8109bda:	0092      	lsls	r2, r2, #2
 8109bdc:	f107 010c 	add.w	r1, r7, #12
 8109be0:	300c      	adds	r0, #12
 8109be2:	f7fd fbdb 	bl	810739c <memcpy>
 8109be6:	2201      	movs	r2, #1
 8109be8:	4629      	mov	r1, r5
 8109bea:	4620      	mov	r0, r4
 8109bec:	f001 f90a 	bl	810ae04 <__lshift>
 8109bf0:	9b01      	ldr	r3, [sp, #4]
 8109bf2:	f103 0901 	add.w	r9, r3, #1
 8109bf6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8109bfa:	4413      	add	r3, r2
 8109bfc:	9305      	str	r3, [sp, #20]
 8109bfe:	f00a 0301 	and.w	r3, sl, #1
 8109c02:	46b8      	mov	r8, r7
 8109c04:	9304      	str	r3, [sp, #16]
 8109c06:	4607      	mov	r7, r0
 8109c08:	4631      	mov	r1, r6
 8109c0a:	ee18 0a10 	vmov	r0, s16
 8109c0e:	f7ff fa77 	bl	8109100 <quorem>
 8109c12:	4641      	mov	r1, r8
 8109c14:	9002      	str	r0, [sp, #8]
 8109c16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8109c1a:	ee18 0a10 	vmov	r0, s16
 8109c1e:	f001 f961 	bl	810aee4 <__mcmp>
 8109c22:	463a      	mov	r2, r7
 8109c24:	9003      	str	r0, [sp, #12]
 8109c26:	4631      	mov	r1, r6
 8109c28:	4620      	mov	r0, r4
 8109c2a:	f001 f977 	bl	810af1c <__mdiff>
 8109c2e:	68c2      	ldr	r2, [r0, #12]
 8109c30:	f109 3bff 	add.w	fp, r9, #4294967295
 8109c34:	4605      	mov	r5, r0
 8109c36:	bb02      	cbnz	r2, 8109c7a <_dtoa_r+0xa62>
 8109c38:	4601      	mov	r1, r0
 8109c3a:	ee18 0a10 	vmov	r0, s16
 8109c3e:	f001 f951 	bl	810aee4 <__mcmp>
 8109c42:	4602      	mov	r2, r0
 8109c44:	4629      	mov	r1, r5
 8109c46:	4620      	mov	r0, r4
 8109c48:	9207      	str	r2, [sp, #28]
 8109c4a:	f000 febf 	bl	810a9cc <_Bfree>
 8109c4e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8109c52:	ea43 0102 	orr.w	r1, r3, r2
 8109c56:	9b04      	ldr	r3, [sp, #16]
 8109c58:	430b      	orrs	r3, r1
 8109c5a:	464d      	mov	r5, r9
 8109c5c:	d10f      	bne.n	8109c7e <_dtoa_r+0xa66>
 8109c5e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8109c62:	d02a      	beq.n	8109cba <_dtoa_r+0xaa2>
 8109c64:	9b03      	ldr	r3, [sp, #12]
 8109c66:	2b00      	cmp	r3, #0
 8109c68:	dd02      	ble.n	8109c70 <_dtoa_r+0xa58>
 8109c6a:	9b02      	ldr	r3, [sp, #8]
 8109c6c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8109c70:	f88b a000 	strb.w	sl, [fp]
 8109c74:	e775      	b.n	8109b62 <_dtoa_r+0x94a>
 8109c76:	4638      	mov	r0, r7
 8109c78:	e7ba      	b.n	8109bf0 <_dtoa_r+0x9d8>
 8109c7a:	2201      	movs	r2, #1
 8109c7c:	e7e2      	b.n	8109c44 <_dtoa_r+0xa2c>
 8109c7e:	9b03      	ldr	r3, [sp, #12]
 8109c80:	2b00      	cmp	r3, #0
 8109c82:	db04      	blt.n	8109c8e <_dtoa_r+0xa76>
 8109c84:	9906      	ldr	r1, [sp, #24]
 8109c86:	430b      	orrs	r3, r1
 8109c88:	9904      	ldr	r1, [sp, #16]
 8109c8a:	430b      	orrs	r3, r1
 8109c8c:	d122      	bne.n	8109cd4 <_dtoa_r+0xabc>
 8109c8e:	2a00      	cmp	r2, #0
 8109c90:	ddee      	ble.n	8109c70 <_dtoa_r+0xa58>
 8109c92:	ee18 1a10 	vmov	r1, s16
 8109c96:	2201      	movs	r2, #1
 8109c98:	4620      	mov	r0, r4
 8109c9a:	f001 f8b3 	bl	810ae04 <__lshift>
 8109c9e:	4631      	mov	r1, r6
 8109ca0:	ee08 0a10 	vmov	s16, r0
 8109ca4:	f001 f91e 	bl	810aee4 <__mcmp>
 8109ca8:	2800      	cmp	r0, #0
 8109caa:	dc03      	bgt.n	8109cb4 <_dtoa_r+0xa9c>
 8109cac:	d1e0      	bne.n	8109c70 <_dtoa_r+0xa58>
 8109cae:	f01a 0f01 	tst.w	sl, #1
 8109cb2:	d0dd      	beq.n	8109c70 <_dtoa_r+0xa58>
 8109cb4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8109cb8:	d1d7      	bne.n	8109c6a <_dtoa_r+0xa52>
 8109cba:	2339      	movs	r3, #57	; 0x39
 8109cbc:	f88b 3000 	strb.w	r3, [fp]
 8109cc0:	462b      	mov	r3, r5
 8109cc2:	461d      	mov	r5, r3
 8109cc4:	3b01      	subs	r3, #1
 8109cc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8109cca:	2a39      	cmp	r2, #57	; 0x39
 8109ccc:	d071      	beq.n	8109db2 <_dtoa_r+0xb9a>
 8109cce:	3201      	adds	r2, #1
 8109cd0:	701a      	strb	r2, [r3, #0]
 8109cd2:	e746      	b.n	8109b62 <_dtoa_r+0x94a>
 8109cd4:	2a00      	cmp	r2, #0
 8109cd6:	dd07      	ble.n	8109ce8 <_dtoa_r+0xad0>
 8109cd8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8109cdc:	d0ed      	beq.n	8109cba <_dtoa_r+0xaa2>
 8109cde:	f10a 0301 	add.w	r3, sl, #1
 8109ce2:	f88b 3000 	strb.w	r3, [fp]
 8109ce6:	e73c      	b.n	8109b62 <_dtoa_r+0x94a>
 8109ce8:	9b05      	ldr	r3, [sp, #20]
 8109cea:	f809 ac01 	strb.w	sl, [r9, #-1]
 8109cee:	4599      	cmp	r9, r3
 8109cf0:	d047      	beq.n	8109d82 <_dtoa_r+0xb6a>
 8109cf2:	ee18 1a10 	vmov	r1, s16
 8109cf6:	2300      	movs	r3, #0
 8109cf8:	220a      	movs	r2, #10
 8109cfa:	4620      	mov	r0, r4
 8109cfc:	f000 fe88 	bl	810aa10 <__multadd>
 8109d00:	45b8      	cmp	r8, r7
 8109d02:	ee08 0a10 	vmov	s16, r0
 8109d06:	f04f 0300 	mov.w	r3, #0
 8109d0a:	f04f 020a 	mov.w	r2, #10
 8109d0e:	4641      	mov	r1, r8
 8109d10:	4620      	mov	r0, r4
 8109d12:	d106      	bne.n	8109d22 <_dtoa_r+0xb0a>
 8109d14:	f000 fe7c 	bl	810aa10 <__multadd>
 8109d18:	4680      	mov	r8, r0
 8109d1a:	4607      	mov	r7, r0
 8109d1c:	f109 0901 	add.w	r9, r9, #1
 8109d20:	e772      	b.n	8109c08 <_dtoa_r+0x9f0>
 8109d22:	f000 fe75 	bl	810aa10 <__multadd>
 8109d26:	4639      	mov	r1, r7
 8109d28:	4680      	mov	r8, r0
 8109d2a:	2300      	movs	r3, #0
 8109d2c:	220a      	movs	r2, #10
 8109d2e:	4620      	mov	r0, r4
 8109d30:	f000 fe6e 	bl	810aa10 <__multadd>
 8109d34:	4607      	mov	r7, r0
 8109d36:	e7f1      	b.n	8109d1c <_dtoa_r+0xb04>
 8109d38:	9b03      	ldr	r3, [sp, #12]
 8109d3a:	9302      	str	r3, [sp, #8]
 8109d3c:	9d01      	ldr	r5, [sp, #4]
 8109d3e:	ee18 0a10 	vmov	r0, s16
 8109d42:	4631      	mov	r1, r6
 8109d44:	f7ff f9dc 	bl	8109100 <quorem>
 8109d48:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8109d4c:	9b01      	ldr	r3, [sp, #4]
 8109d4e:	f805 ab01 	strb.w	sl, [r5], #1
 8109d52:	1aea      	subs	r2, r5, r3
 8109d54:	9b02      	ldr	r3, [sp, #8]
 8109d56:	4293      	cmp	r3, r2
 8109d58:	dd09      	ble.n	8109d6e <_dtoa_r+0xb56>
 8109d5a:	ee18 1a10 	vmov	r1, s16
 8109d5e:	2300      	movs	r3, #0
 8109d60:	220a      	movs	r2, #10
 8109d62:	4620      	mov	r0, r4
 8109d64:	f000 fe54 	bl	810aa10 <__multadd>
 8109d68:	ee08 0a10 	vmov	s16, r0
 8109d6c:	e7e7      	b.n	8109d3e <_dtoa_r+0xb26>
 8109d6e:	9b02      	ldr	r3, [sp, #8]
 8109d70:	2b00      	cmp	r3, #0
 8109d72:	bfc8      	it	gt
 8109d74:	461d      	movgt	r5, r3
 8109d76:	9b01      	ldr	r3, [sp, #4]
 8109d78:	bfd8      	it	le
 8109d7a:	2501      	movle	r5, #1
 8109d7c:	441d      	add	r5, r3
 8109d7e:	f04f 0800 	mov.w	r8, #0
 8109d82:	ee18 1a10 	vmov	r1, s16
 8109d86:	2201      	movs	r2, #1
 8109d88:	4620      	mov	r0, r4
 8109d8a:	f001 f83b 	bl	810ae04 <__lshift>
 8109d8e:	4631      	mov	r1, r6
 8109d90:	ee08 0a10 	vmov	s16, r0
 8109d94:	f001 f8a6 	bl	810aee4 <__mcmp>
 8109d98:	2800      	cmp	r0, #0
 8109d9a:	dc91      	bgt.n	8109cc0 <_dtoa_r+0xaa8>
 8109d9c:	d102      	bne.n	8109da4 <_dtoa_r+0xb8c>
 8109d9e:	f01a 0f01 	tst.w	sl, #1
 8109da2:	d18d      	bne.n	8109cc0 <_dtoa_r+0xaa8>
 8109da4:	462b      	mov	r3, r5
 8109da6:	461d      	mov	r5, r3
 8109da8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8109dac:	2a30      	cmp	r2, #48	; 0x30
 8109dae:	d0fa      	beq.n	8109da6 <_dtoa_r+0xb8e>
 8109db0:	e6d7      	b.n	8109b62 <_dtoa_r+0x94a>
 8109db2:	9a01      	ldr	r2, [sp, #4]
 8109db4:	429a      	cmp	r2, r3
 8109db6:	d184      	bne.n	8109cc2 <_dtoa_r+0xaaa>
 8109db8:	9b00      	ldr	r3, [sp, #0]
 8109dba:	3301      	adds	r3, #1
 8109dbc:	9300      	str	r3, [sp, #0]
 8109dbe:	2331      	movs	r3, #49	; 0x31
 8109dc0:	7013      	strb	r3, [r2, #0]
 8109dc2:	e6ce      	b.n	8109b62 <_dtoa_r+0x94a>
 8109dc4:	4b09      	ldr	r3, [pc, #36]	; (8109dec <_dtoa_r+0xbd4>)
 8109dc6:	f7ff ba95 	b.w	81092f4 <_dtoa_r+0xdc>
 8109dca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109dcc:	2b00      	cmp	r3, #0
 8109dce:	f47f aa6e 	bne.w	81092ae <_dtoa_r+0x96>
 8109dd2:	4b07      	ldr	r3, [pc, #28]	; (8109df0 <_dtoa_r+0xbd8>)
 8109dd4:	f7ff ba8e 	b.w	81092f4 <_dtoa_r+0xdc>
 8109dd8:	9b02      	ldr	r3, [sp, #8]
 8109dda:	2b00      	cmp	r3, #0
 8109ddc:	dcae      	bgt.n	8109d3c <_dtoa_r+0xb24>
 8109dde:	9b06      	ldr	r3, [sp, #24]
 8109de0:	2b02      	cmp	r3, #2
 8109de2:	f73f aea8 	bgt.w	8109b36 <_dtoa_r+0x91e>
 8109de6:	e7a9      	b.n	8109d3c <_dtoa_r+0xb24>
 8109de8:	0810c340 	.word	0x0810c340
 8109dec:	0810c140 	.word	0x0810c140
 8109df0:	0810c2c1 	.word	0x0810c2c1

08109df4 <__sflush_r>:
 8109df4:	898a      	ldrh	r2, [r1, #12]
 8109df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109dfa:	4605      	mov	r5, r0
 8109dfc:	0710      	lsls	r0, r2, #28
 8109dfe:	460c      	mov	r4, r1
 8109e00:	d458      	bmi.n	8109eb4 <__sflush_r+0xc0>
 8109e02:	684b      	ldr	r3, [r1, #4]
 8109e04:	2b00      	cmp	r3, #0
 8109e06:	dc05      	bgt.n	8109e14 <__sflush_r+0x20>
 8109e08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8109e0a:	2b00      	cmp	r3, #0
 8109e0c:	dc02      	bgt.n	8109e14 <__sflush_r+0x20>
 8109e0e:	2000      	movs	r0, #0
 8109e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109e14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8109e16:	2e00      	cmp	r6, #0
 8109e18:	d0f9      	beq.n	8109e0e <__sflush_r+0x1a>
 8109e1a:	2300      	movs	r3, #0
 8109e1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8109e20:	682f      	ldr	r7, [r5, #0]
 8109e22:	602b      	str	r3, [r5, #0]
 8109e24:	d032      	beq.n	8109e8c <__sflush_r+0x98>
 8109e26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8109e28:	89a3      	ldrh	r3, [r4, #12]
 8109e2a:	075a      	lsls	r2, r3, #29
 8109e2c:	d505      	bpl.n	8109e3a <__sflush_r+0x46>
 8109e2e:	6863      	ldr	r3, [r4, #4]
 8109e30:	1ac0      	subs	r0, r0, r3
 8109e32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8109e34:	b10b      	cbz	r3, 8109e3a <__sflush_r+0x46>
 8109e36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8109e38:	1ac0      	subs	r0, r0, r3
 8109e3a:	2300      	movs	r3, #0
 8109e3c:	4602      	mov	r2, r0
 8109e3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8109e40:	6a21      	ldr	r1, [r4, #32]
 8109e42:	4628      	mov	r0, r5
 8109e44:	47b0      	blx	r6
 8109e46:	1c43      	adds	r3, r0, #1
 8109e48:	89a3      	ldrh	r3, [r4, #12]
 8109e4a:	d106      	bne.n	8109e5a <__sflush_r+0x66>
 8109e4c:	6829      	ldr	r1, [r5, #0]
 8109e4e:	291d      	cmp	r1, #29
 8109e50:	d82c      	bhi.n	8109eac <__sflush_r+0xb8>
 8109e52:	4a2a      	ldr	r2, [pc, #168]	; (8109efc <__sflush_r+0x108>)
 8109e54:	40ca      	lsrs	r2, r1
 8109e56:	07d6      	lsls	r6, r2, #31
 8109e58:	d528      	bpl.n	8109eac <__sflush_r+0xb8>
 8109e5a:	2200      	movs	r2, #0
 8109e5c:	6062      	str	r2, [r4, #4]
 8109e5e:	04d9      	lsls	r1, r3, #19
 8109e60:	6922      	ldr	r2, [r4, #16]
 8109e62:	6022      	str	r2, [r4, #0]
 8109e64:	d504      	bpl.n	8109e70 <__sflush_r+0x7c>
 8109e66:	1c42      	adds	r2, r0, #1
 8109e68:	d101      	bne.n	8109e6e <__sflush_r+0x7a>
 8109e6a:	682b      	ldr	r3, [r5, #0]
 8109e6c:	b903      	cbnz	r3, 8109e70 <__sflush_r+0x7c>
 8109e6e:	6560      	str	r0, [r4, #84]	; 0x54
 8109e70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8109e72:	602f      	str	r7, [r5, #0]
 8109e74:	2900      	cmp	r1, #0
 8109e76:	d0ca      	beq.n	8109e0e <__sflush_r+0x1a>
 8109e78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8109e7c:	4299      	cmp	r1, r3
 8109e7e:	d002      	beq.n	8109e86 <__sflush_r+0x92>
 8109e80:	4628      	mov	r0, r5
 8109e82:	f001 fa3b 	bl	810b2fc <_free_r>
 8109e86:	2000      	movs	r0, #0
 8109e88:	6360      	str	r0, [r4, #52]	; 0x34
 8109e8a:	e7c1      	b.n	8109e10 <__sflush_r+0x1c>
 8109e8c:	6a21      	ldr	r1, [r4, #32]
 8109e8e:	2301      	movs	r3, #1
 8109e90:	4628      	mov	r0, r5
 8109e92:	47b0      	blx	r6
 8109e94:	1c41      	adds	r1, r0, #1
 8109e96:	d1c7      	bne.n	8109e28 <__sflush_r+0x34>
 8109e98:	682b      	ldr	r3, [r5, #0]
 8109e9a:	2b00      	cmp	r3, #0
 8109e9c:	d0c4      	beq.n	8109e28 <__sflush_r+0x34>
 8109e9e:	2b1d      	cmp	r3, #29
 8109ea0:	d001      	beq.n	8109ea6 <__sflush_r+0xb2>
 8109ea2:	2b16      	cmp	r3, #22
 8109ea4:	d101      	bne.n	8109eaa <__sflush_r+0xb6>
 8109ea6:	602f      	str	r7, [r5, #0]
 8109ea8:	e7b1      	b.n	8109e0e <__sflush_r+0x1a>
 8109eaa:	89a3      	ldrh	r3, [r4, #12]
 8109eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8109eb0:	81a3      	strh	r3, [r4, #12]
 8109eb2:	e7ad      	b.n	8109e10 <__sflush_r+0x1c>
 8109eb4:	690f      	ldr	r7, [r1, #16]
 8109eb6:	2f00      	cmp	r7, #0
 8109eb8:	d0a9      	beq.n	8109e0e <__sflush_r+0x1a>
 8109eba:	0793      	lsls	r3, r2, #30
 8109ebc:	680e      	ldr	r6, [r1, #0]
 8109ebe:	bf08      	it	eq
 8109ec0:	694b      	ldreq	r3, [r1, #20]
 8109ec2:	600f      	str	r7, [r1, #0]
 8109ec4:	bf18      	it	ne
 8109ec6:	2300      	movne	r3, #0
 8109ec8:	eba6 0807 	sub.w	r8, r6, r7
 8109ecc:	608b      	str	r3, [r1, #8]
 8109ece:	f1b8 0f00 	cmp.w	r8, #0
 8109ed2:	dd9c      	ble.n	8109e0e <__sflush_r+0x1a>
 8109ed4:	6a21      	ldr	r1, [r4, #32]
 8109ed6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8109ed8:	4643      	mov	r3, r8
 8109eda:	463a      	mov	r2, r7
 8109edc:	4628      	mov	r0, r5
 8109ede:	47b0      	blx	r6
 8109ee0:	2800      	cmp	r0, #0
 8109ee2:	dc06      	bgt.n	8109ef2 <__sflush_r+0xfe>
 8109ee4:	89a3      	ldrh	r3, [r4, #12]
 8109ee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8109eea:	81a3      	strh	r3, [r4, #12]
 8109eec:	f04f 30ff 	mov.w	r0, #4294967295
 8109ef0:	e78e      	b.n	8109e10 <__sflush_r+0x1c>
 8109ef2:	4407      	add	r7, r0
 8109ef4:	eba8 0800 	sub.w	r8, r8, r0
 8109ef8:	e7e9      	b.n	8109ece <__sflush_r+0xda>
 8109efa:	bf00      	nop
 8109efc:	20400001 	.word	0x20400001

08109f00 <_fflush_r>:
 8109f00:	b538      	push	{r3, r4, r5, lr}
 8109f02:	690b      	ldr	r3, [r1, #16]
 8109f04:	4605      	mov	r5, r0
 8109f06:	460c      	mov	r4, r1
 8109f08:	b913      	cbnz	r3, 8109f10 <_fflush_r+0x10>
 8109f0a:	2500      	movs	r5, #0
 8109f0c:	4628      	mov	r0, r5
 8109f0e:	bd38      	pop	{r3, r4, r5, pc}
 8109f10:	b118      	cbz	r0, 8109f1a <_fflush_r+0x1a>
 8109f12:	6983      	ldr	r3, [r0, #24]
 8109f14:	b90b      	cbnz	r3, 8109f1a <_fflush_r+0x1a>
 8109f16:	f000 f887 	bl	810a028 <__sinit>
 8109f1a:	4b14      	ldr	r3, [pc, #80]	; (8109f6c <_fflush_r+0x6c>)
 8109f1c:	429c      	cmp	r4, r3
 8109f1e:	d11b      	bne.n	8109f58 <_fflush_r+0x58>
 8109f20:	686c      	ldr	r4, [r5, #4]
 8109f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8109f26:	2b00      	cmp	r3, #0
 8109f28:	d0ef      	beq.n	8109f0a <_fflush_r+0xa>
 8109f2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8109f2c:	07d0      	lsls	r0, r2, #31
 8109f2e:	d404      	bmi.n	8109f3a <_fflush_r+0x3a>
 8109f30:	0599      	lsls	r1, r3, #22
 8109f32:	d402      	bmi.n	8109f3a <_fflush_r+0x3a>
 8109f34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8109f36:	f000 fc88 	bl	810a84a <__retarget_lock_acquire_recursive>
 8109f3a:	4628      	mov	r0, r5
 8109f3c:	4621      	mov	r1, r4
 8109f3e:	f7ff ff59 	bl	8109df4 <__sflush_r>
 8109f42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8109f44:	07da      	lsls	r2, r3, #31
 8109f46:	4605      	mov	r5, r0
 8109f48:	d4e0      	bmi.n	8109f0c <_fflush_r+0xc>
 8109f4a:	89a3      	ldrh	r3, [r4, #12]
 8109f4c:	059b      	lsls	r3, r3, #22
 8109f4e:	d4dd      	bmi.n	8109f0c <_fflush_r+0xc>
 8109f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8109f52:	f000 fc7b 	bl	810a84c <__retarget_lock_release_recursive>
 8109f56:	e7d9      	b.n	8109f0c <_fflush_r+0xc>
 8109f58:	4b05      	ldr	r3, [pc, #20]	; (8109f70 <_fflush_r+0x70>)
 8109f5a:	429c      	cmp	r4, r3
 8109f5c:	d101      	bne.n	8109f62 <_fflush_r+0x62>
 8109f5e:	68ac      	ldr	r4, [r5, #8]
 8109f60:	e7df      	b.n	8109f22 <_fflush_r+0x22>
 8109f62:	4b04      	ldr	r3, [pc, #16]	; (8109f74 <_fflush_r+0x74>)
 8109f64:	429c      	cmp	r4, r3
 8109f66:	bf08      	it	eq
 8109f68:	68ec      	ldreq	r4, [r5, #12]
 8109f6a:	e7da      	b.n	8109f22 <_fflush_r+0x22>
 8109f6c:	0810c374 	.word	0x0810c374
 8109f70:	0810c394 	.word	0x0810c394
 8109f74:	0810c354 	.word	0x0810c354

08109f78 <std>:
 8109f78:	2300      	movs	r3, #0
 8109f7a:	b510      	push	{r4, lr}
 8109f7c:	4604      	mov	r4, r0
 8109f7e:	e9c0 3300 	strd	r3, r3, [r0]
 8109f82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8109f86:	6083      	str	r3, [r0, #8]
 8109f88:	8181      	strh	r1, [r0, #12]
 8109f8a:	6643      	str	r3, [r0, #100]	; 0x64
 8109f8c:	81c2      	strh	r2, [r0, #14]
 8109f8e:	6183      	str	r3, [r0, #24]
 8109f90:	4619      	mov	r1, r3
 8109f92:	2208      	movs	r2, #8
 8109f94:	305c      	adds	r0, #92	; 0x5c
 8109f96:	f7fd fa0f 	bl	81073b8 <memset>
 8109f9a:	4b05      	ldr	r3, [pc, #20]	; (8109fb0 <std+0x38>)
 8109f9c:	6263      	str	r3, [r4, #36]	; 0x24
 8109f9e:	4b05      	ldr	r3, [pc, #20]	; (8109fb4 <std+0x3c>)
 8109fa0:	62a3      	str	r3, [r4, #40]	; 0x28
 8109fa2:	4b05      	ldr	r3, [pc, #20]	; (8109fb8 <std+0x40>)
 8109fa4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8109fa6:	4b05      	ldr	r3, [pc, #20]	; (8109fbc <std+0x44>)
 8109fa8:	6224      	str	r4, [r4, #32]
 8109faa:	6323      	str	r3, [r4, #48]	; 0x30
 8109fac:	bd10      	pop	{r4, pc}
 8109fae:	bf00      	nop
 8109fb0:	0810ba59 	.word	0x0810ba59
 8109fb4:	0810ba7b 	.word	0x0810ba7b
 8109fb8:	0810bab3 	.word	0x0810bab3
 8109fbc:	0810bad7 	.word	0x0810bad7

08109fc0 <_cleanup_r>:
 8109fc0:	4901      	ldr	r1, [pc, #4]	; (8109fc8 <_cleanup_r+0x8>)
 8109fc2:	f000 b8af 	b.w	810a124 <_fwalk_reent>
 8109fc6:	bf00      	nop
 8109fc8:	08109f01 	.word	0x08109f01

08109fcc <__sfmoreglue>:
 8109fcc:	b570      	push	{r4, r5, r6, lr}
 8109fce:	2268      	movs	r2, #104	; 0x68
 8109fd0:	1e4d      	subs	r5, r1, #1
 8109fd2:	4355      	muls	r5, r2
 8109fd4:	460e      	mov	r6, r1
 8109fd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8109fda:	f001 f9fb 	bl	810b3d4 <_malloc_r>
 8109fde:	4604      	mov	r4, r0
 8109fe0:	b140      	cbz	r0, 8109ff4 <__sfmoreglue+0x28>
 8109fe2:	2100      	movs	r1, #0
 8109fe4:	e9c0 1600 	strd	r1, r6, [r0]
 8109fe8:	300c      	adds	r0, #12
 8109fea:	60a0      	str	r0, [r4, #8]
 8109fec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8109ff0:	f7fd f9e2 	bl	81073b8 <memset>
 8109ff4:	4620      	mov	r0, r4
 8109ff6:	bd70      	pop	{r4, r5, r6, pc}

08109ff8 <__sfp_lock_acquire>:
 8109ff8:	4801      	ldr	r0, [pc, #4]	; (810a000 <__sfp_lock_acquire+0x8>)
 8109ffa:	f000 bc26 	b.w	810a84a <__retarget_lock_acquire_recursive>
 8109ffe:	bf00      	nop
 810a000:	100002f5 	.word	0x100002f5

0810a004 <__sfp_lock_release>:
 810a004:	4801      	ldr	r0, [pc, #4]	; (810a00c <__sfp_lock_release+0x8>)
 810a006:	f000 bc21 	b.w	810a84c <__retarget_lock_release_recursive>
 810a00a:	bf00      	nop
 810a00c:	100002f5 	.word	0x100002f5

0810a010 <__sinit_lock_acquire>:
 810a010:	4801      	ldr	r0, [pc, #4]	; (810a018 <__sinit_lock_acquire+0x8>)
 810a012:	f000 bc1a 	b.w	810a84a <__retarget_lock_acquire_recursive>
 810a016:	bf00      	nop
 810a018:	100002f6 	.word	0x100002f6

0810a01c <__sinit_lock_release>:
 810a01c:	4801      	ldr	r0, [pc, #4]	; (810a024 <__sinit_lock_release+0x8>)
 810a01e:	f000 bc15 	b.w	810a84c <__retarget_lock_release_recursive>
 810a022:	bf00      	nop
 810a024:	100002f6 	.word	0x100002f6

0810a028 <__sinit>:
 810a028:	b510      	push	{r4, lr}
 810a02a:	4604      	mov	r4, r0
 810a02c:	f7ff fff0 	bl	810a010 <__sinit_lock_acquire>
 810a030:	69a3      	ldr	r3, [r4, #24]
 810a032:	b11b      	cbz	r3, 810a03c <__sinit+0x14>
 810a034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a038:	f7ff bff0 	b.w	810a01c <__sinit_lock_release>
 810a03c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810a040:	6523      	str	r3, [r4, #80]	; 0x50
 810a042:	4b13      	ldr	r3, [pc, #76]	; (810a090 <__sinit+0x68>)
 810a044:	4a13      	ldr	r2, [pc, #76]	; (810a094 <__sinit+0x6c>)
 810a046:	681b      	ldr	r3, [r3, #0]
 810a048:	62a2      	str	r2, [r4, #40]	; 0x28
 810a04a:	42a3      	cmp	r3, r4
 810a04c:	bf04      	itt	eq
 810a04e:	2301      	moveq	r3, #1
 810a050:	61a3      	streq	r3, [r4, #24]
 810a052:	4620      	mov	r0, r4
 810a054:	f000 f820 	bl	810a098 <__sfp>
 810a058:	6060      	str	r0, [r4, #4]
 810a05a:	4620      	mov	r0, r4
 810a05c:	f000 f81c 	bl	810a098 <__sfp>
 810a060:	60a0      	str	r0, [r4, #8]
 810a062:	4620      	mov	r0, r4
 810a064:	f000 f818 	bl	810a098 <__sfp>
 810a068:	2200      	movs	r2, #0
 810a06a:	60e0      	str	r0, [r4, #12]
 810a06c:	2104      	movs	r1, #4
 810a06e:	6860      	ldr	r0, [r4, #4]
 810a070:	f7ff ff82 	bl	8109f78 <std>
 810a074:	68a0      	ldr	r0, [r4, #8]
 810a076:	2201      	movs	r2, #1
 810a078:	2109      	movs	r1, #9
 810a07a:	f7ff ff7d 	bl	8109f78 <std>
 810a07e:	68e0      	ldr	r0, [r4, #12]
 810a080:	2202      	movs	r2, #2
 810a082:	2112      	movs	r1, #18
 810a084:	f7ff ff78 	bl	8109f78 <std>
 810a088:	2301      	movs	r3, #1
 810a08a:	61a3      	str	r3, [r4, #24]
 810a08c:	e7d2      	b.n	810a034 <__sinit+0xc>
 810a08e:	bf00      	nop
 810a090:	0810c12c 	.word	0x0810c12c
 810a094:	08109fc1 	.word	0x08109fc1

0810a098 <__sfp>:
 810a098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a09a:	4607      	mov	r7, r0
 810a09c:	f7ff ffac 	bl	8109ff8 <__sfp_lock_acquire>
 810a0a0:	4b1e      	ldr	r3, [pc, #120]	; (810a11c <__sfp+0x84>)
 810a0a2:	681e      	ldr	r6, [r3, #0]
 810a0a4:	69b3      	ldr	r3, [r6, #24]
 810a0a6:	b913      	cbnz	r3, 810a0ae <__sfp+0x16>
 810a0a8:	4630      	mov	r0, r6
 810a0aa:	f7ff ffbd 	bl	810a028 <__sinit>
 810a0ae:	3648      	adds	r6, #72	; 0x48
 810a0b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810a0b4:	3b01      	subs	r3, #1
 810a0b6:	d503      	bpl.n	810a0c0 <__sfp+0x28>
 810a0b8:	6833      	ldr	r3, [r6, #0]
 810a0ba:	b30b      	cbz	r3, 810a100 <__sfp+0x68>
 810a0bc:	6836      	ldr	r6, [r6, #0]
 810a0be:	e7f7      	b.n	810a0b0 <__sfp+0x18>
 810a0c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810a0c4:	b9d5      	cbnz	r5, 810a0fc <__sfp+0x64>
 810a0c6:	4b16      	ldr	r3, [pc, #88]	; (810a120 <__sfp+0x88>)
 810a0c8:	60e3      	str	r3, [r4, #12]
 810a0ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810a0ce:	6665      	str	r5, [r4, #100]	; 0x64
 810a0d0:	f000 fbba 	bl	810a848 <__retarget_lock_init_recursive>
 810a0d4:	f7ff ff96 	bl	810a004 <__sfp_lock_release>
 810a0d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810a0dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810a0e0:	6025      	str	r5, [r4, #0]
 810a0e2:	61a5      	str	r5, [r4, #24]
 810a0e4:	2208      	movs	r2, #8
 810a0e6:	4629      	mov	r1, r5
 810a0e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810a0ec:	f7fd f964 	bl	81073b8 <memset>
 810a0f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810a0f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810a0f8:	4620      	mov	r0, r4
 810a0fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a0fc:	3468      	adds	r4, #104	; 0x68
 810a0fe:	e7d9      	b.n	810a0b4 <__sfp+0x1c>
 810a100:	2104      	movs	r1, #4
 810a102:	4638      	mov	r0, r7
 810a104:	f7ff ff62 	bl	8109fcc <__sfmoreglue>
 810a108:	4604      	mov	r4, r0
 810a10a:	6030      	str	r0, [r6, #0]
 810a10c:	2800      	cmp	r0, #0
 810a10e:	d1d5      	bne.n	810a0bc <__sfp+0x24>
 810a110:	f7ff ff78 	bl	810a004 <__sfp_lock_release>
 810a114:	230c      	movs	r3, #12
 810a116:	603b      	str	r3, [r7, #0]
 810a118:	e7ee      	b.n	810a0f8 <__sfp+0x60>
 810a11a:	bf00      	nop
 810a11c:	0810c12c 	.word	0x0810c12c
 810a120:	ffff0001 	.word	0xffff0001

0810a124 <_fwalk_reent>:
 810a124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a128:	4606      	mov	r6, r0
 810a12a:	4688      	mov	r8, r1
 810a12c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810a130:	2700      	movs	r7, #0
 810a132:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810a136:	f1b9 0901 	subs.w	r9, r9, #1
 810a13a:	d505      	bpl.n	810a148 <_fwalk_reent+0x24>
 810a13c:	6824      	ldr	r4, [r4, #0]
 810a13e:	2c00      	cmp	r4, #0
 810a140:	d1f7      	bne.n	810a132 <_fwalk_reent+0xe>
 810a142:	4638      	mov	r0, r7
 810a144:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a148:	89ab      	ldrh	r3, [r5, #12]
 810a14a:	2b01      	cmp	r3, #1
 810a14c:	d907      	bls.n	810a15e <_fwalk_reent+0x3a>
 810a14e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810a152:	3301      	adds	r3, #1
 810a154:	d003      	beq.n	810a15e <_fwalk_reent+0x3a>
 810a156:	4629      	mov	r1, r5
 810a158:	4630      	mov	r0, r6
 810a15a:	47c0      	blx	r8
 810a15c:	4307      	orrs	r7, r0
 810a15e:	3568      	adds	r5, #104	; 0x68
 810a160:	e7e9      	b.n	810a136 <_fwalk_reent+0x12>

0810a162 <rshift>:
 810a162:	6903      	ldr	r3, [r0, #16]
 810a164:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810a168:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810a16c:	ea4f 1261 	mov.w	r2, r1, asr #5
 810a170:	f100 0414 	add.w	r4, r0, #20
 810a174:	dd45      	ble.n	810a202 <rshift+0xa0>
 810a176:	f011 011f 	ands.w	r1, r1, #31
 810a17a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810a17e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810a182:	d10c      	bne.n	810a19e <rshift+0x3c>
 810a184:	f100 0710 	add.w	r7, r0, #16
 810a188:	4629      	mov	r1, r5
 810a18a:	42b1      	cmp	r1, r6
 810a18c:	d334      	bcc.n	810a1f8 <rshift+0x96>
 810a18e:	1a9b      	subs	r3, r3, r2
 810a190:	009b      	lsls	r3, r3, #2
 810a192:	1eea      	subs	r2, r5, #3
 810a194:	4296      	cmp	r6, r2
 810a196:	bf38      	it	cc
 810a198:	2300      	movcc	r3, #0
 810a19a:	4423      	add	r3, r4
 810a19c:	e015      	b.n	810a1ca <rshift+0x68>
 810a19e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810a1a2:	f1c1 0820 	rsb	r8, r1, #32
 810a1a6:	40cf      	lsrs	r7, r1
 810a1a8:	f105 0e04 	add.w	lr, r5, #4
 810a1ac:	46a1      	mov	r9, r4
 810a1ae:	4576      	cmp	r6, lr
 810a1b0:	46f4      	mov	ip, lr
 810a1b2:	d815      	bhi.n	810a1e0 <rshift+0x7e>
 810a1b4:	1a9a      	subs	r2, r3, r2
 810a1b6:	0092      	lsls	r2, r2, #2
 810a1b8:	3a04      	subs	r2, #4
 810a1ba:	3501      	adds	r5, #1
 810a1bc:	42ae      	cmp	r6, r5
 810a1be:	bf38      	it	cc
 810a1c0:	2200      	movcc	r2, #0
 810a1c2:	18a3      	adds	r3, r4, r2
 810a1c4:	50a7      	str	r7, [r4, r2]
 810a1c6:	b107      	cbz	r7, 810a1ca <rshift+0x68>
 810a1c8:	3304      	adds	r3, #4
 810a1ca:	1b1a      	subs	r2, r3, r4
 810a1cc:	42a3      	cmp	r3, r4
 810a1ce:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810a1d2:	bf08      	it	eq
 810a1d4:	2300      	moveq	r3, #0
 810a1d6:	6102      	str	r2, [r0, #16]
 810a1d8:	bf08      	it	eq
 810a1da:	6143      	streq	r3, [r0, #20]
 810a1dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810a1e0:	f8dc c000 	ldr.w	ip, [ip]
 810a1e4:	fa0c fc08 	lsl.w	ip, ip, r8
 810a1e8:	ea4c 0707 	orr.w	r7, ip, r7
 810a1ec:	f849 7b04 	str.w	r7, [r9], #4
 810a1f0:	f85e 7b04 	ldr.w	r7, [lr], #4
 810a1f4:	40cf      	lsrs	r7, r1
 810a1f6:	e7da      	b.n	810a1ae <rshift+0x4c>
 810a1f8:	f851 cb04 	ldr.w	ip, [r1], #4
 810a1fc:	f847 cf04 	str.w	ip, [r7, #4]!
 810a200:	e7c3      	b.n	810a18a <rshift+0x28>
 810a202:	4623      	mov	r3, r4
 810a204:	e7e1      	b.n	810a1ca <rshift+0x68>

0810a206 <__hexdig_fun>:
 810a206:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810a20a:	2b09      	cmp	r3, #9
 810a20c:	d802      	bhi.n	810a214 <__hexdig_fun+0xe>
 810a20e:	3820      	subs	r0, #32
 810a210:	b2c0      	uxtb	r0, r0
 810a212:	4770      	bx	lr
 810a214:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810a218:	2b05      	cmp	r3, #5
 810a21a:	d801      	bhi.n	810a220 <__hexdig_fun+0x1a>
 810a21c:	3847      	subs	r0, #71	; 0x47
 810a21e:	e7f7      	b.n	810a210 <__hexdig_fun+0xa>
 810a220:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810a224:	2b05      	cmp	r3, #5
 810a226:	d801      	bhi.n	810a22c <__hexdig_fun+0x26>
 810a228:	3827      	subs	r0, #39	; 0x27
 810a22a:	e7f1      	b.n	810a210 <__hexdig_fun+0xa>
 810a22c:	2000      	movs	r0, #0
 810a22e:	4770      	bx	lr

0810a230 <__gethex>:
 810a230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a234:	ed2d 8b02 	vpush	{d8}
 810a238:	b089      	sub	sp, #36	; 0x24
 810a23a:	ee08 0a10 	vmov	s16, r0
 810a23e:	9304      	str	r3, [sp, #16]
 810a240:	4bb4      	ldr	r3, [pc, #720]	; (810a514 <__gethex+0x2e4>)
 810a242:	681b      	ldr	r3, [r3, #0]
 810a244:	9301      	str	r3, [sp, #4]
 810a246:	4618      	mov	r0, r3
 810a248:	468b      	mov	fp, r1
 810a24a:	4690      	mov	r8, r2
 810a24c:	f7f6 f848 	bl	81002e0 <strlen>
 810a250:	9b01      	ldr	r3, [sp, #4]
 810a252:	f8db 2000 	ldr.w	r2, [fp]
 810a256:	4403      	add	r3, r0
 810a258:	4682      	mov	sl, r0
 810a25a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810a25e:	9305      	str	r3, [sp, #20]
 810a260:	1c93      	adds	r3, r2, #2
 810a262:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810a266:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810a26a:	32fe      	adds	r2, #254	; 0xfe
 810a26c:	18d1      	adds	r1, r2, r3
 810a26e:	461f      	mov	r7, r3
 810a270:	f813 0b01 	ldrb.w	r0, [r3], #1
 810a274:	9100      	str	r1, [sp, #0]
 810a276:	2830      	cmp	r0, #48	; 0x30
 810a278:	d0f8      	beq.n	810a26c <__gethex+0x3c>
 810a27a:	f7ff ffc4 	bl	810a206 <__hexdig_fun>
 810a27e:	4604      	mov	r4, r0
 810a280:	2800      	cmp	r0, #0
 810a282:	d13a      	bne.n	810a2fa <__gethex+0xca>
 810a284:	9901      	ldr	r1, [sp, #4]
 810a286:	4652      	mov	r2, sl
 810a288:	4638      	mov	r0, r7
 810a28a:	f001 fc28 	bl	810bade <strncmp>
 810a28e:	4605      	mov	r5, r0
 810a290:	2800      	cmp	r0, #0
 810a292:	d168      	bne.n	810a366 <__gethex+0x136>
 810a294:	f817 000a 	ldrb.w	r0, [r7, sl]
 810a298:	eb07 060a 	add.w	r6, r7, sl
 810a29c:	f7ff ffb3 	bl	810a206 <__hexdig_fun>
 810a2a0:	2800      	cmp	r0, #0
 810a2a2:	d062      	beq.n	810a36a <__gethex+0x13a>
 810a2a4:	4633      	mov	r3, r6
 810a2a6:	7818      	ldrb	r0, [r3, #0]
 810a2a8:	2830      	cmp	r0, #48	; 0x30
 810a2aa:	461f      	mov	r7, r3
 810a2ac:	f103 0301 	add.w	r3, r3, #1
 810a2b0:	d0f9      	beq.n	810a2a6 <__gethex+0x76>
 810a2b2:	f7ff ffa8 	bl	810a206 <__hexdig_fun>
 810a2b6:	2301      	movs	r3, #1
 810a2b8:	fab0 f480 	clz	r4, r0
 810a2bc:	0964      	lsrs	r4, r4, #5
 810a2be:	4635      	mov	r5, r6
 810a2c0:	9300      	str	r3, [sp, #0]
 810a2c2:	463a      	mov	r2, r7
 810a2c4:	4616      	mov	r6, r2
 810a2c6:	3201      	adds	r2, #1
 810a2c8:	7830      	ldrb	r0, [r6, #0]
 810a2ca:	f7ff ff9c 	bl	810a206 <__hexdig_fun>
 810a2ce:	2800      	cmp	r0, #0
 810a2d0:	d1f8      	bne.n	810a2c4 <__gethex+0x94>
 810a2d2:	9901      	ldr	r1, [sp, #4]
 810a2d4:	4652      	mov	r2, sl
 810a2d6:	4630      	mov	r0, r6
 810a2d8:	f001 fc01 	bl	810bade <strncmp>
 810a2dc:	b980      	cbnz	r0, 810a300 <__gethex+0xd0>
 810a2de:	b94d      	cbnz	r5, 810a2f4 <__gethex+0xc4>
 810a2e0:	eb06 050a 	add.w	r5, r6, sl
 810a2e4:	462a      	mov	r2, r5
 810a2e6:	4616      	mov	r6, r2
 810a2e8:	3201      	adds	r2, #1
 810a2ea:	7830      	ldrb	r0, [r6, #0]
 810a2ec:	f7ff ff8b 	bl	810a206 <__hexdig_fun>
 810a2f0:	2800      	cmp	r0, #0
 810a2f2:	d1f8      	bne.n	810a2e6 <__gethex+0xb6>
 810a2f4:	1bad      	subs	r5, r5, r6
 810a2f6:	00ad      	lsls	r5, r5, #2
 810a2f8:	e004      	b.n	810a304 <__gethex+0xd4>
 810a2fa:	2400      	movs	r4, #0
 810a2fc:	4625      	mov	r5, r4
 810a2fe:	e7e0      	b.n	810a2c2 <__gethex+0x92>
 810a300:	2d00      	cmp	r5, #0
 810a302:	d1f7      	bne.n	810a2f4 <__gethex+0xc4>
 810a304:	7833      	ldrb	r3, [r6, #0]
 810a306:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810a30a:	2b50      	cmp	r3, #80	; 0x50
 810a30c:	d13b      	bne.n	810a386 <__gethex+0x156>
 810a30e:	7873      	ldrb	r3, [r6, #1]
 810a310:	2b2b      	cmp	r3, #43	; 0x2b
 810a312:	d02c      	beq.n	810a36e <__gethex+0x13e>
 810a314:	2b2d      	cmp	r3, #45	; 0x2d
 810a316:	d02e      	beq.n	810a376 <__gethex+0x146>
 810a318:	1c71      	adds	r1, r6, #1
 810a31a:	f04f 0900 	mov.w	r9, #0
 810a31e:	7808      	ldrb	r0, [r1, #0]
 810a320:	f7ff ff71 	bl	810a206 <__hexdig_fun>
 810a324:	1e43      	subs	r3, r0, #1
 810a326:	b2db      	uxtb	r3, r3
 810a328:	2b18      	cmp	r3, #24
 810a32a:	d82c      	bhi.n	810a386 <__gethex+0x156>
 810a32c:	f1a0 0210 	sub.w	r2, r0, #16
 810a330:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810a334:	f7ff ff67 	bl	810a206 <__hexdig_fun>
 810a338:	1e43      	subs	r3, r0, #1
 810a33a:	b2db      	uxtb	r3, r3
 810a33c:	2b18      	cmp	r3, #24
 810a33e:	d91d      	bls.n	810a37c <__gethex+0x14c>
 810a340:	f1b9 0f00 	cmp.w	r9, #0
 810a344:	d000      	beq.n	810a348 <__gethex+0x118>
 810a346:	4252      	negs	r2, r2
 810a348:	4415      	add	r5, r2
 810a34a:	f8cb 1000 	str.w	r1, [fp]
 810a34e:	b1e4      	cbz	r4, 810a38a <__gethex+0x15a>
 810a350:	9b00      	ldr	r3, [sp, #0]
 810a352:	2b00      	cmp	r3, #0
 810a354:	bf14      	ite	ne
 810a356:	2700      	movne	r7, #0
 810a358:	2706      	moveq	r7, #6
 810a35a:	4638      	mov	r0, r7
 810a35c:	b009      	add	sp, #36	; 0x24
 810a35e:	ecbd 8b02 	vpop	{d8}
 810a362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a366:	463e      	mov	r6, r7
 810a368:	4625      	mov	r5, r4
 810a36a:	2401      	movs	r4, #1
 810a36c:	e7ca      	b.n	810a304 <__gethex+0xd4>
 810a36e:	f04f 0900 	mov.w	r9, #0
 810a372:	1cb1      	adds	r1, r6, #2
 810a374:	e7d3      	b.n	810a31e <__gethex+0xee>
 810a376:	f04f 0901 	mov.w	r9, #1
 810a37a:	e7fa      	b.n	810a372 <__gethex+0x142>
 810a37c:	230a      	movs	r3, #10
 810a37e:	fb03 0202 	mla	r2, r3, r2, r0
 810a382:	3a10      	subs	r2, #16
 810a384:	e7d4      	b.n	810a330 <__gethex+0x100>
 810a386:	4631      	mov	r1, r6
 810a388:	e7df      	b.n	810a34a <__gethex+0x11a>
 810a38a:	1bf3      	subs	r3, r6, r7
 810a38c:	3b01      	subs	r3, #1
 810a38e:	4621      	mov	r1, r4
 810a390:	2b07      	cmp	r3, #7
 810a392:	dc0b      	bgt.n	810a3ac <__gethex+0x17c>
 810a394:	ee18 0a10 	vmov	r0, s16
 810a398:	f000 fad8 	bl	810a94c <_Balloc>
 810a39c:	4604      	mov	r4, r0
 810a39e:	b940      	cbnz	r0, 810a3b2 <__gethex+0x182>
 810a3a0:	4b5d      	ldr	r3, [pc, #372]	; (810a518 <__gethex+0x2e8>)
 810a3a2:	4602      	mov	r2, r0
 810a3a4:	21de      	movs	r1, #222	; 0xde
 810a3a6:	485d      	ldr	r0, [pc, #372]	; (810a51c <__gethex+0x2ec>)
 810a3a8:	f001 fbcc 	bl	810bb44 <__assert_func>
 810a3ac:	3101      	adds	r1, #1
 810a3ae:	105b      	asrs	r3, r3, #1
 810a3b0:	e7ee      	b.n	810a390 <__gethex+0x160>
 810a3b2:	f100 0914 	add.w	r9, r0, #20
 810a3b6:	f04f 0b00 	mov.w	fp, #0
 810a3ba:	f1ca 0301 	rsb	r3, sl, #1
 810a3be:	f8cd 9008 	str.w	r9, [sp, #8]
 810a3c2:	f8cd b000 	str.w	fp, [sp]
 810a3c6:	9306      	str	r3, [sp, #24]
 810a3c8:	42b7      	cmp	r7, r6
 810a3ca:	d340      	bcc.n	810a44e <__gethex+0x21e>
 810a3cc:	9802      	ldr	r0, [sp, #8]
 810a3ce:	9b00      	ldr	r3, [sp, #0]
 810a3d0:	f840 3b04 	str.w	r3, [r0], #4
 810a3d4:	eba0 0009 	sub.w	r0, r0, r9
 810a3d8:	1080      	asrs	r0, r0, #2
 810a3da:	0146      	lsls	r6, r0, #5
 810a3dc:	6120      	str	r0, [r4, #16]
 810a3de:	4618      	mov	r0, r3
 810a3e0:	f000 fba6 	bl	810ab30 <__hi0bits>
 810a3e4:	1a30      	subs	r0, r6, r0
 810a3e6:	f8d8 6000 	ldr.w	r6, [r8]
 810a3ea:	42b0      	cmp	r0, r6
 810a3ec:	dd63      	ble.n	810a4b6 <__gethex+0x286>
 810a3ee:	1b87      	subs	r7, r0, r6
 810a3f0:	4639      	mov	r1, r7
 810a3f2:	4620      	mov	r0, r4
 810a3f4:	f000 ff4a 	bl	810b28c <__any_on>
 810a3f8:	4682      	mov	sl, r0
 810a3fa:	b1a8      	cbz	r0, 810a428 <__gethex+0x1f8>
 810a3fc:	1e7b      	subs	r3, r7, #1
 810a3fe:	1159      	asrs	r1, r3, #5
 810a400:	f003 021f 	and.w	r2, r3, #31
 810a404:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810a408:	f04f 0a01 	mov.w	sl, #1
 810a40c:	fa0a f202 	lsl.w	r2, sl, r2
 810a410:	420a      	tst	r2, r1
 810a412:	d009      	beq.n	810a428 <__gethex+0x1f8>
 810a414:	4553      	cmp	r3, sl
 810a416:	dd05      	ble.n	810a424 <__gethex+0x1f4>
 810a418:	1eb9      	subs	r1, r7, #2
 810a41a:	4620      	mov	r0, r4
 810a41c:	f000 ff36 	bl	810b28c <__any_on>
 810a420:	2800      	cmp	r0, #0
 810a422:	d145      	bne.n	810a4b0 <__gethex+0x280>
 810a424:	f04f 0a02 	mov.w	sl, #2
 810a428:	4639      	mov	r1, r7
 810a42a:	4620      	mov	r0, r4
 810a42c:	f7ff fe99 	bl	810a162 <rshift>
 810a430:	443d      	add	r5, r7
 810a432:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810a436:	42ab      	cmp	r3, r5
 810a438:	da4c      	bge.n	810a4d4 <__gethex+0x2a4>
 810a43a:	ee18 0a10 	vmov	r0, s16
 810a43e:	4621      	mov	r1, r4
 810a440:	f000 fac4 	bl	810a9cc <_Bfree>
 810a444:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810a446:	2300      	movs	r3, #0
 810a448:	6013      	str	r3, [r2, #0]
 810a44a:	27a3      	movs	r7, #163	; 0xa3
 810a44c:	e785      	b.n	810a35a <__gethex+0x12a>
 810a44e:	1e73      	subs	r3, r6, #1
 810a450:	9a05      	ldr	r2, [sp, #20]
 810a452:	9303      	str	r3, [sp, #12]
 810a454:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810a458:	4293      	cmp	r3, r2
 810a45a:	d019      	beq.n	810a490 <__gethex+0x260>
 810a45c:	f1bb 0f20 	cmp.w	fp, #32
 810a460:	d107      	bne.n	810a472 <__gethex+0x242>
 810a462:	9b02      	ldr	r3, [sp, #8]
 810a464:	9a00      	ldr	r2, [sp, #0]
 810a466:	f843 2b04 	str.w	r2, [r3], #4
 810a46a:	9302      	str	r3, [sp, #8]
 810a46c:	2300      	movs	r3, #0
 810a46e:	9300      	str	r3, [sp, #0]
 810a470:	469b      	mov	fp, r3
 810a472:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810a476:	f7ff fec6 	bl	810a206 <__hexdig_fun>
 810a47a:	9b00      	ldr	r3, [sp, #0]
 810a47c:	f000 000f 	and.w	r0, r0, #15
 810a480:	fa00 f00b 	lsl.w	r0, r0, fp
 810a484:	4303      	orrs	r3, r0
 810a486:	9300      	str	r3, [sp, #0]
 810a488:	f10b 0b04 	add.w	fp, fp, #4
 810a48c:	9b03      	ldr	r3, [sp, #12]
 810a48e:	e00d      	b.n	810a4ac <__gethex+0x27c>
 810a490:	9b03      	ldr	r3, [sp, #12]
 810a492:	9a06      	ldr	r2, [sp, #24]
 810a494:	4413      	add	r3, r2
 810a496:	42bb      	cmp	r3, r7
 810a498:	d3e0      	bcc.n	810a45c <__gethex+0x22c>
 810a49a:	4618      	mov	r0, r3
 810a49c:	9901      	ldr	r1, [sp, #4]
 810a49e:	9307      	str	r3, [sp, #28]
 810a4a0:	4652      	mov	r2, sl
 810a4a2:	f001 fb1c 	bl	810bade <strncmp>
 810a4a6:	9b07      	ldr	r3, [sp, #28]
 810a4a8:	2800      	cmp	r0, #0
 810a4aa:	d1d7      	bne.n	810a45c <__gethex+0x22c>
 810a4ac:	461e      	mov	r6, r3
 810a4ae:	e78b      	b.n	810a3c8 <__gethex+0x198>
 810a4b0:	f04f 0a03 	mov.w	sl, #3
 810a4b4:	e7b8      	b.n	810a428 <__gethex+0x1f8>
 810a4b6:	da0a      	bge.n	810a4ce <__gethex+0x29e>
 810a4b8:	1a37      	subs	r7, r6, r0
 810a4ba:	4621      	mov	r1, r4
 810a4bc:	ee18 0a10 	vmov	r0, s16
 810a4c0:	463a      	mov	r2, r7
 810a4c2:	f000 fc9f 	bl	810ae04 <__lshift>
 810a4c6:	1bed      	subs	r5, r5, r7
 810a4c8:	4604      	mov	r4, r0
 810a4ca:	f100 0914 	add.w	r9, r0, #20
 810a4ce:	f04f 0a00 	mov.w	sl, #0
 810a4d2:	e7ae      	b.n	810a432 <__gethex+0x202>
 810a4d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810a4d8:	42a8      	cmp	r0, r5
 810a4da:	dd72      	ble.n	810a5c2 <__gethex+0x392>
 810a4dc:	1b45      	subs	r5, r0, r5
 810a4de:	42ae      	cmp	r6, r5
 810a4e0:	dc36      	bgt.n	810a550 <__gethex+0x320>
 810a4e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810a4e6:	2b02      	cmp	r3, #2
 810a4e8:	d02a      	beq.n	810a540 <__gethex+0x310>
 810a4ea:	2b03      	cmp	r3, #3
 810a4ec:	d02c      	beq.n	810a548 <__gethex+0x318>
 810a4ee:	2b01      	cmp	r3, #1
 810a4f0:	d11c      	bne.n	810a52c <__gethex+0x2fc>
 810a4f2:	42ae      	cmp	r6, r5
 810a4f4:	d11a      	bne.n	810a52c <__gethex+0x2fc>
 810a4f6:	2e01      	cmp	r6, #1
 810a4f8:	d112      	bne.n	810a520 <__gethex+0x2f0>
 810a4fa:	9a04      	ldr	r2, [sp, #16]
 810a4fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810a500:	6013      	str	r3, [r2, #0]
 810a502:	2301      	movs	r3, #1
 810a504:	6123      	str	r3, [r4, #16]
 810a506:	f8c9 3000 	str.w	r3, [r9]
 810a50a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a50c:	2762      	movs	r7, #98	; 0x62
 810a50e:	601c      	str	r4, [r3, #0]
 810a510:	e723      	b.n	810a35a <__gethex+0x12a>
 810a512:	bf00      	nop
 810a514:	0810c41c 	.word	0x0810c41c
 810a518:	0810c340 	.word	0x0810c340
 810a51c:	0810c3b4 	.word	0x0810c3b4
 810a520:	1e71      	subs	r1, r6, #1
 810a522:	4620      	mov	r0, r4
 810a524:	f000 feb2 	bl	810b28c <__any_on>
 810a528:	2800      	cmp	r0, #0
 810a52a:	d1e6      	bne.n	810a4fa <__gethex+0x2ca>
 810a52c:	ee18 0a10 	vmov	r0, s16
 810a530:	4621      	mov	r1, r4
 810a532:	f000 fa4b 	bl	810a9cc <_Bfree>
 810a536:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810a538:	2300      	movs	r3, #0
 810a53a:	6013      	str	r3, [r2, #0]
 810a53c:	2750      	movs	r7, #80	; 0x50
 810a53e:	e70c      	b.n	810a35a <__gethex+0x12a>
 810a540:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a542:	2b00      	cmp	r3, #0
 810a544:	d1f2      	bne.n	810a52c <__gethex+0x2fc>
 810a546:	e7d8      	b.n	810a4fa <__gethex+0x2ca>
 810a548:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a54a:	2b00      	cmp	r3, #0
 810a54c:	d1d5      	bne.n	810a4fa <__gethex+0x2ca>
 810a54e:	e7ed      	b.n	810a52c <__gethex+0x2fc>
 810a550:	1e6f      	subs	r7, r5, #1
 810a552:	f1ba 0f00 	cmp.w	sl, #0
 810a556:	d131      	bne.n	810a5bc <__gethex+0x38c>
 810a558:	b127      	cbz	r7, 810a564 <__gethex+0x334>
 810a55a:	4639      	mov	r1, r7
 810a55c:	4620      	mov	r0, r4
 810a55e:	f000 fe95 	bl	810b28c <__any_on>
 810a562:	4682      	mov	sl, r0
 810a564:	117b      	asrs	r3, r7, #5
 810a566:	2101      	movs	r1, #1
 810a568:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810a56c:	f007 071f 	and.w	r7, r7, #31
 810a570:	fa01 f707 	lsl.w	r7, r1, r7
 810a574:	421f      	tst	r7, r3
 810a576:	4629      	mov	r1, r5
 810a578:	4620      	mov	r0, r4
 810a57a:	bf18      	it	ne
 810a57c:	f04a 0a02 	orrne.w	sl, sl, #2
 810a580:	1b76      	subs	r6, r6, r5
 810a582:	f7ff fdee 	bl	810a162 <rshift>
 810a586:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810a58a:	2702      	movs	r7, #2
 810a58c:	f1ba 0f00 	cmp.w	sl, #0
 810a590:	d048      	beq.n	810a624 <__gethex+0x3f4>
 810a592:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810a596:	2b02      	cmp	r3, #2
 810a598:	d015      	beq.n	810a5c6 <__gethex+0x396>
 810a59a:	2b03      	cmp	r3, #3
 810a59c:	d017      	beq.n	810a5ce <__gethex+0x39e>
 810a59e:	2b01      	cmp	r3, #1
 810a5a0:	d109      	bne.n	810a5b6 <__gethex+0x386>
 810a5a2:	f01a 0f02 	tst.w	sl, #2
 810a5a6:	d006      	beq.n	810a5b6 <__gethex+0x386>
 810a5a8:	f8d9 0000 	ldr.w	r0, [r9]
 810a5ac:	ea4a 0a00 	orr.w	sl, sl, r0
 810a5b0:	f01a 0f01 	tst.w	sl, #1
 810a5b4:	d10e      	bne.n	810a5d4 <__gethex+0x3a4>
 810a5b6:	f047 0710 	orr.w	r7, r7, #16
 810a5ba:	e033      	b.n	810a624 <__gethex+0x3f4>
 810a5bc:	f04f 0a01 	mov.w	sl, #1
 810a5c0:	e7d0      	b.n	810a564 <__gethex+0x334>
 810a5c2:	2701      	movs	r7, #1
 810a5c4:	e7e2      	b.n	810a58c <__gethex+0x35c>
 810a5c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a5c8:	f1c3 0301 	rsb	r3, r3, #1
 810a5cc:	9315      	str	r3, [sp, #84]	; 0x54
 810a5ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a5d0:	2b00      	cmp	r3, #0
 810a5d2:	d0f0      	beq.n	810a5b6 <__gethex+0x386>
 810a5d4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810a5d8:	f104 0314 	add.w	r3, r4, #20
 810a5dc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810a5e0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810a5e4:	f04f 0c00 	mov.w	ip, #0
 810a5e8:	4618      	mov	r0, r3
 810a5ea:	f853 2b04 	ldr.w	r2, [r3], #4
 810a5ee:	f1b2 3fff 	cmp.w	r2, #4294967295
 810a5f2:	d01c      	beq.n	810a62e <__gethex+0x3fe>
 810a5f4:	3201      	adds	r2, #1
 810a5f6:	6002      	str	r2, [r0, #0]
 810a5f8:	2f02      	cmp	r7, #2
 810a5fa:	f104 0314 	add.w	r3, r4, #20
 810a5fe:	d13f      	bne.n	810a680 <__gethex+0x450>
 810a600:	f8d8 2000 	ldr.w	r2, [r8]
 810a604:	3a01      	subs	r2, #1
 810a606:	42b2      	cmp	r2, r6
 810a608:	d10a      	bne.n	810a620 <__gethex+0x3f0>
 810a60a:	1171      	asrs	r1, r6, #5
 810a60c:	2201      	movs	r2, #1
 810a60e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810a612:	f006 061f 	and.w	r6, r6, #31
 810a616:	fa02 f606 	lsl.w	r6, r2, r6
 810a61a:	421e      	tst	r6, r3
 810a61c:	bf18      	it	ne
 810a61e:	4617      	movne	r7, r2
 810a620:	f047 0720 	orr.w	r7, r7, #32
 810a624:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a626:	601c      	str	r4, [r3, #0]
 810a628:	9b04      	ldr	r3, [sp, #16]
 810a62a:	601d      	str	r5, [r3, #0]
 810a62c:	e695      	b.n	810a35a <__gethex+0x12a>
 810a62e:	4299      	cmp	r1, r3
 810a630:	f843 cc04 	str.w	ip, [r3, #-4]
 810a634:	d8d8      	bhi.n	810a5e8 <__gethex+0x3b8>
 810a636:	68a3      	ldr	r3, [r4, #8]
 810a638:	459b      	cmp	fp, r3
 810a63a:	db19      	blt.n	810a670 <__gethex+0x440>
 810a63c:	6861      	ldr	r1, [r4, #4]
 810a63e:	ee18 0a10 	vmov	r0, s16
 810a642:	3101      	adds	r1, #1
 810a644:	f000 f982 	bl	810a94c <_Balloc>
 810a648:	4681      	mov	r9, r0
 810a64a:	b918      	cbnz	r0, 810a654 <__gethex+0x424>
 810a64c:	4b1a      	ldr	r3, [pc, #104]	; (810a6b8 <__gethex+0x488>)
 810a64e:	4602      	mov	r2, r0
 810a650:	2184      	movs	r1, #132	; 0x84
 810a652:	e6a8      	b.n	810a3a6 <__gethex+0x176>
 810a654:	6922      	ldr	r2, [r4, #16]
 810a656:	3202      	adds	r2, #2
 810a658:	f104 010c 	add.w	r1, r4, #12
 810a65c:	0092      	lsls	r2, r2, #2
 810a65e:	300c      	adds	r0, #12
 810a660:	f7fc fe9c 	bl	810739c <memcpy>
 810a664:	4621      	mov	r1, r4
 810a666:	ee18 0a10 	vmov	r0, s16
 810a66a:	f000 f9af 	bl	810a9cc <_Bfree>
 810a66e:	464c      	mov	r4, r9
 810a670:	6923      	ldr	r3, [r4, #16]
 810a672:	1c5a      	adds	r2, r3, #1
 810a674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810a678:	6122      	str	r2, [r4, #16]
 810a67a:	2201      	movs	r2, #1
 810a67c:	615a      	str	r2, [r3, #20]
 810a67e:	e7bb      	b.n	810a5f8 <__gethex+0x3c8>
 810a680:	6922      	ldr	r2, [r4, #16]
 810a682:	455a      	cmp	r2, fp
 810a684:	dd0b      	ble.n	810a69e <__gethex+0x46e>
 810a686:	2101      	movs	r1, #1
 810a688:	4620      	mov	r0, r4
 810a68a:	f7ff fd6a 	bl	810a162 <rshift>
 810a68e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810a692:	3501      	adds	r5, #1
 810a694:	42ab      	cmp	r3, r5
 810a696:	f6ff aed0 	blt.w	810a43a <__gethex+0x20a>
 810a69a:	2701      	movs	r7, #1
 810a69c:	e7c0      	b.n	810a620 <__gethex+0x3f0>
 810a69e:	f016 061f 	ands.w	r6, r6, #31
 810a6a2:	d0fa      	beq.n	810a69a <__gethex+0x46a>
 810a6a4:	4453      	add	r3, sl
 810a6a6:	f1c6 0620 	rsb	r6, r6, #32
 810a6aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810a6ae:	f000 fa3f 	bl	810ab30 <__hi0bits>
 810a6b2:	42b0      	cmp	r0, r6
 810a6b4:	dbe7      	blt.n	810a686 <__gethex+0x456>
 810a6b6:	e7f0      	b.n	810a69a <__gethex+0x46a>
 810a6b8:	0810c340 	.word	0x0810c340

0810a6bc <L_shift>:
 810a6bc:	f1c2 0208 	rsb	r2, r2, #8
 810a6c0:	0092      	lsls	r2, r2, #2
 810a6c2:	b570      	push	{r4, r5, r6, lr}
 810a6c4:	f1c2 0620 	rsb	r6, r2, #32
 810a6c8:	6843      	ldr	r3, [r0, #4]
 810a6ca:	6804      	ldr	r4, [r0, #0]
 810a6cc:	fa03 f506 	lsl.w	r5, r3, r6
 810a6d0:	432c      	orrs	r4, r5
 810a6d2:	40d3      	lsrs	r3, r2
 810a6d4:	6004      	str	r4, [r0, #0]
 810a6d6:	f840 3f04 	str.w	r3, [r0, #4]!
 810a6da:	4288      	cmp	r0, r1
 810a6dc:	d3f4      	bcc.n	810a6c8 <L_shift+0xc>
 810a6de:	bd70      	pop	{r4, r5, r6, pc}

0810a6e0 <__match>:
 810a6e0:	b530      	push	{r4, r5, lr}
 810a6e2:	6803      	ldr	r3, [r0, #0]
 810a6e4:	3301      	adds	r3, #1
 810a6e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a6ea:	b914      	cbnz	r4, 810a6f2 <__match+0x12>
 810a6ec:	6003      	str	r3, [r0, #0]
 810a6ee:	2001      	movs	r0, #1
 810a6f0:	bd30      	pop	{r4, r5, pc}
 810a6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a6f6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810a6fa:	2d19      	cmp	r5, #25
 810a6fc:	bf98      	it	ls
 810a6fe:	3220      	addls	r2, #32
 810a700:	42a2      	cmp	r2, r4
 810a702:	d0f0      	beq.n	810a6e6 <__match+0x6>
 810a704:	2000      	movs	r0, #0
 810a706:	e7f3      	b.n	810a6f0 <__match+0x10>

0810a708 <__hexnan>:
 810a708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a70c:	680b      	ldr	r3, [r1, #0]
 810a70e:	115e      	asrs	r6, r3, #5
 810a710:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810a714:	f013 031f 	ands.w	r3, r3, #31
 810a718:	b087      	sub	sp, #28
 810a71a:	bf18      	it	ne
 810a71c:	3604      	addne	r6, #4
 810a71e:	2500      	movs	r5, #0
 810a720:	1f37      	subs	r7, r6, #4
 810a722:	4690      	mov	r8, r2
 810a724:	6802      	ldr	r2, [r0, #0]
 810a726:	9301      	str	r3, [sp, #4]
 810a728:	4682      	mov	sl, r0
 810a72a:	f846 5c04 	str.w	r5, [r6, #-4]
 810a72e:	46b9      	mov	r9, r7
 810a730:	463c      	mov	r4, r7
 810a732:	9502      	str	r5, [sp, #8]
 810a734:	46ab      	mov	fp, r5
 810a736:	7851      	ldrb	r1, [r2, #1]
 810a738:	1c53      	adds	r3, r2, #1
 810a73a:	9303      	str	r3, [sp, #12]
 810a73c:	b341      	cbz	r1, 810a790 <__hexnan+0x88>
 810a73e:	4608      	mov	r0, r1
 810a740:	9205      	str	r2, [sp, #20]
 810a742:	9104      	str	r1, [sp, #16]
 810a744:	f7ff fd5f 	bl	810a206 <__hexdig_fun>
 810a748:	2800      	cmp	r0, #0
 810a74a:	d14f      	bne.n	810a7ec <__hexnan+0xe4>
 810a74c:	9904      	ldr	r1, [sp, #16]
 810a74e:	9a05      	ldr	r2, [sp, #20]
 810a750:	2920      	cmp	r1, #32
 810a752:	d818      	bhi.n	810a786 <__hexnan+0x7e>
 810a754:	9b02      	ldr	r3, [sp, #8]
 810a756:	459b      	cmp	fp, r3
 810a758:	dd13      	ble.n	810a782 <__hexnan+0x7a>
 810a75a:	454c      	cmp	r4, r9
 810a75c:	d206      	bcs.n	810a76c <__hexnan+0x64>
 810a75e:	2d07      	cmp	r5, #7
 810a760:	dc04      	bgt.n	810a76c <__hexnan+0x64>
 810a762:	462a      	mov	r2, r5
 810a764:	4649      	mov	r1, r9
 810a766:	4620      	mov	r0, r4
 810a768:	f7ff ffa8 	bl	810a6bc <L_shift>
 810a76c:	4544      	cmp	r4, r8
 810a76e:	d950      	bls.n	810a812 <__hexnan+0x10a>
 810a770:	2300      	movs	r3, #0
 810a772:	f1a4 0904 	sub.w	r9, r4, #4
 810a776:	f844 3c04 	str.w	r3, [r4, #-4]
 810a77a:	f8cd b008 	str.w	fp, [sp, #8]
 810a77e:	464c      	mov	r4, r9
 810a780:	461d      	mov	r5, r3
 810a782:	9a03      	ldr	r2, [sp, #12]
 810a784:	e7d7      	b.n	810a736 <__hexnan+0x2e>
 810a786:	2929      	cmp	r1, #41	; 0x29
 810a788:	d156      	bne.n	810a838 <__hexnan+0x130>
 810a78a:	3202      	adds	r2, #2
 810a78c:	f8ca 2000 	str.w	r2, [sl]
 810a790:	f1bb 0f00 	cmp.w	fp, #0
 810a794:	d050      	beq.n	810a838 <__hexnan+0x130>
 810a796:	454c      	cmp	r4, r9
 810a798:	d206      	bcs.n	810a7a8 <__hexnan+0xa0>
 810a79a:	2d07      	cmp	r5, #7
 810a79c:	dc04      	bgt.n	810a7a8 <__hexnan+0xa0>
 810a79e:	462a      	mov	r2, r5
 810a7a0:	4649      	mov	r1, r9
 810a7a2:	4620      	mov	r0, r4
 810a7a4:	f7ff ff8a 	bl	810a6bc <L_shift>
 810a7a8:	4544      	cmp	r4, r8
 810a7aa:	d934      	bls.n	810a816 <__hexnan+0x10e>
 810a7ac:	f1a8 0204 	sub.w	r2, r8, #4
 810a7b0:	4623      	mov	r3, r4
 810a7b2:	f853 1b04 	ldr.w	r1, [r3], #4
 810a7b6:	f842 1f04 	str.w	r1, [r2, #4]!
 810a7ba:	429f      	cmp	r7, r3
 810a7bc:	d2f9      	bcs.n	810a7b2 <__hexnan+0xaa>
 810a7be:	1b3b      	subs	r3, r7, r4
 810a7c0:	f023 0303 	bic.w	r3, r3, #3
 810a7c4:	3304      	adds	r3, #4
 810a7c6:	3401      	adds	r4, #1
 810a7c8:	3e03      	subs	r6, #3
 810a7ca:	42b4      	cmp	r4, r6
 810a7cc:	bf88      	it	hi
 810a7ce:	2304      	movhi	r3, #4
 810a7d0:	4443      	add	r3, r8
 810a7d2:	2200      	movs	r2, #0
 810a7d4:	f843 2b04 	str.w	r2, [r3], #4
 810a7d8:	429f      	cmp	r7, r3
 810a7da:	d2fb      	bcs.n	810a7d4 <__hexnan+0xcc>
 810a7dc:	683b      	ldr	r3, [r7, #0]
 810a7de:	b91b      	cbnz	r3, 810a7e8 <__hexnan+0xe0>
 810a7e0:	4547      	cmp	r7, r8
 810a7e2:	d127      	bne.n	810a834 <__hexnan+0x12c>
 810a7e4:	2301      	movs	r3, #1
 810a7e6:	603b      	str	r3, [r7, #0]
 810a7e8:	2005      	movs	r0, #5
 810a7ea:	e026      	b.n	810a83a <__hexnan+0x132>
 810a7ec:	3501      	adds	r5, #1
 810a7ee:	2d08      	cmp	r5, #8
 810a7f0:	f10b 0b01 	add.w	fp, fp, #1
 810a7f4:	dd06      	ble.n	810a804 <__hexnan+0xfc>
 810a7f6:	4544      	cmp	r4, r8
 810a7f8:	d9c3      	bls.n	810a782 <__hexnan+0x7a>
 810a7fa:	2300      	movs	r3, #0
 810a7fc:	f844 3c04 	str.w	r3, [r4, #-4]
 810a800:	2501      	movs	r5, #1
 810a802:	3c04      	subs	r4, #4
 810a804:	6822      	ldr	r2, [r4, #0]
 810a806:	f000 000f 	and.w	r0, r0, #15
 810a80a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810a80e:	6022      	str	r2, [r4, #0]
 810a810:	e7b7      	b.n	810a782 <__hexnan+0x7a>
 810a812:	2508      	movs	r5, #8
 810a814:	e7b5      	b.n	810a782 <__hexnan+0x7a>
 810a816:	9b01      	ldr	r3, [sp, #4]
 810a818:	2b00      	cmp	r3, #0
 810a81a:	d0df      	beq.n	810a7dc <__hexnan+0xd4>
 810a81c:	f04f 32ff 	mov.w	r2, #4294967295
 810a820:	f1c3 0320 	rsb	r3, r3, #32
 810a824:	fa22 f303 	lsr.w	r3, r2, r3
 810a828:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810a82c:	401a      	ands	r2, r3
 810a82e:	f846 2c04 	str.w	r2, [r6, #-4]
 810a832:	e7d3      	b.n	810a7dc <__hexnan+0xd4>
 810a834:	3f04      	subs	r7, #4
 810a836:	e7d1      	b.n	810a7dc <__hexnan+0xd4>
 810a838:	2004      	movs	r0, #4
 810a83a:	b007      	add	sp, #28
 810a83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810a840 <_localeconv_r>:
 810a840:	4800      	ldr	r0, [pc, #0]	; (810a844 <_localeconv_r+0x4>)
 810a842:	4770      	bx	lr
 810a844:	10000174 	.word	0x10000174

0810a848 <__retarget_lock_init_recursive>:
 810a848:	4770      	bx	lr

0810a84a <__retarget_lock_acquire_recursive>:
 810a84a:	4770      	bx	lr

0810a84c <__retarget_lock_release_recursive>:
 810a84c:	4770      	bx	lr

0810a84e <__swhatbuf_r>:
 810a84e:	b570      	push	{r4, r5, r6, lr}
 810a850:	460e      	mov	r6, r1
 810a852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a856:	2900      	cmp	r1, #0
 810a858:	b096      	sub	sp, #88	; 0x58
 810a85a:	4614      	mov	r4, r2
 810a85c:	461d      	mov	r5, r3
 810a85e:	da08      	bge.n	810a872 <__swhatbuf_r+0x24>
 810a860:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 810a864:	2200      	movs	r2, #0
 810a866:	602a      	str	r2, [r5, #0]
 810a868:	061a      	lsls	r2, r3, #24
 810a86a:	d410      	bmi.n	810a88e <__swhatbuf_r+0x40>
 810a86c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810a870:	e00e      	b.n	810a890 <__swhatbuf_r+0x42>
 810a872:	466a      	mov	r2, sp
 810a874:	f001 f9a6 	bl	810bbc4 <_fstat_r>
 810a878:	2800      	cmp	r0, #0
 810a87a:	dbf1      	blt.n	810a860 <__swhatbuf_r+0x12>
 810a87c:	9a01      	ldr	r2, [sp, #4]
 810a87e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810a882:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810a886:	425a      	negs	r2, r3
 810a888:	415a      	adcs	r2, r3
 810a88a:	602a      	str	r2, [r5, #0]
 810a88c:	e7ee      	b.n	810a86c <__swhatbuf_r+0x1e>
 810a88e:	2340      	movs	r3, #64	; 0x40
 810a890:	2000      	movs	r0, #0
 810a892:	6023      	str	r3, [r4, #0]
 810a894:	b016      	add	sp, #88	; 0x58
 810a896:	bd70      	pop	{r4, r5, r6, pc}

0810a898 <__smakebuf_r>:
 810a898:	898b      	ldrh	r3, [r1, #12]
 810a89a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810a89c:	079d      	lsls	r5, r3, #30
 810a89e:	4606      	mov	r6, r0
 810a8a0:	460c      	mov	r4, r1
 810a8a2:	d507      	bpl.n	810a8b4 <__smakebuf_r+0x1c>
 810a8a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810a8a8:	6023      	str	r3, [r4, #0]
 810a8aa:	6123      	str	r3, [r4, #16]
 810a8ac:	2301      	movs	r3, #1
 810a8ae:	6163      	str	r3, [r4, #20]
 810a8b0:	b002      	add	sp, #8
 810a8b2:	bd70      	pop	{r4, r5, r6, pc}
 810a8b4:	ab01      	add	r3, sp, #4
 810a8b6:	466a      	mov	r2, sp
 810a8b8:	f7ff ffc9 	bl	810a84e <__swhatbuf_r>
 810a8bc:	9900      	ldr	r1, [sp, #0]
 810a8be:	4605      	mov	r5, r0
 810a8c0:	4630      	mov	r0, r6
 810a8c2:	f000 fd87 	bl	810b3d4 <_malloc_r>
 810a8c6:	b948      	cbnz	r0, 810a8dc <__smakebuf_r+0x44>
 810a8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a8cc:	059a      	lsls	r2, r3, #22
 810a8ce:	d4ef      	bmi.n	810a8b0 <__smakebuf_r+0x18>
 810a8d0:	f023 0303 	bic.w	r3, r3, #3
 810a8d4:	f043 0302 	orr.w	r3, r3, #2
 810a8d8:	81a3      	strh	r3, [r4, #12]
 810a8da:	e7e3      	b.n	810a8a4 <__smakebuf_r+0xc>
 810a8dc:	4b0d      	ldr	r3, [pc, #52]	; (810a914 <__smakebuf_r+0x7c>)
 810a8de:	62b3      	str	r3, [r6, #40]	; 0x28
 810a8e0:	89a3      	ldrh	r3, [r4, #12]
 810a8e2:	6020      	str	r0, [r4, #0]
 810a8e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810a8e8:	81a3      	strh	r3, [r4, #12]
 810a8ea:	9b00      	ldr	r3, [sp, #0]
 810a8ec:	6163      	str	r3, [r4, #20]
 810a8ee:	9b01      	ldr	r3, [sp, #4]
 810a8f0:	6120      	str	r0, [r4, #16]
 810a8f2:	b15b      	cbz	r3, 810a90c <__smakebuf_r+0x74>
 810a8f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a8f8:	4630      	mov	r0, r6
 810a8fa:	f001 f975 	bl	810bbe8 <_isatty_r>
 810a8fe:	b128      	cbz	r0, 810a90c <__smakebuf_r+0x74>
 810a900:	89a3      	ldrh	r3, [r4, #12]
 810a902:	f023 0303 	bic.w	r3, r3, #3
 810a906:	f043 0301 	orr.w	r3, r3, #1
 810a90a:	81a3      	strh	r3, [r4, #12]
 810a90c:	89a0      	ldrh	r0, [r4, #12]
 810a90e:	4305      	orrs	r5, r0
 810a910:	81a5      	strh	r5, [r4, #12]
 810a912:	e7cd      	b.n	810a8b0 <__smakebuf_r+0x18>
 810a914:	08109fc1 	.word	0x08109fc1

0810a918 <malloc>:
 810a918:	4b02      	ldr	r3, [pc, #8]	; (810a924 <malloc+0xc>)
 810a91a:	4601      	mov	r1, r0
 810a91c:	6818      	ldr	r0, [r3, #0]
 810a91e:	f000 bd59 	b.w	810b3d4 <_malloc_r>
 810a922:	bf00      	nop
 810a924:	1000001c 	.word	0x1000001c

0810a928 <__ascii_mbtowc>:
 810a928:	b082      	sub	sp, #8
 810a92a:	b901      	cbnz	r1, 810a92e <__ascii_mbtowc+0x6>
 810a92c:	a901      	add	r1, sp, #4
 810a92e:	b142      	cbz	r2, 810a942 <__ascii_mbtowc+0x1a>
 810a930:	b14b      	cbz	r3, 810a946 <__ascii_mbtowc+0x1e>
 810a932:	7813      	ldrb	r3, [r2, #0]
 810a934:	600b      	str	r3, [r1, #0]
 810a936:	7812      	ldrb	r2, [r2, #0]
 810a938:	1e10      	subs	r0, r2, #0
 810a93a:	bf18      	it	ne
 810a93c:	2001      	movne	r0, #1
 810a93e:	b002      	add	sp, #8
 810a940:	4770      	bx	lr
 810a942:	4610      	mov	r0, r2
 810a944:	e7fb      	b.n	810a93e <__ascii_mbtowc+0x16>
 810a946:	f06f 0001 	mvn.w	r0, #1
 810a94a:	e7f8      	b.n	810a93e <__ascii_mbtowc+0x16>

0810a94c <_Balloc>:
 810a94c:	b570      	push	{r4, r5, r6, lr}
 810a94e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810a950:	4604      	mov	r4, r0
 810a952:	460d      	mov	r5, r1
 810a954:	b976      	cbnz	r6, 810a974 <_Balloc+0x28>
 810a956:	2010      	movs	r0, #16
 810a958:	f7ff ffde 	bl	810a918 <malloc>
 810a95c:	4602      	mov	r2, r0
 810a95e:	6260      	str	r0, [r4, #36]	; 0x24
 810a960:	b920      	cbnz	r0, 810a96c <_Balloc+0x20>
 810a962:	4b18      	ldr	r3, [pc, #96]	; (810a9c4 <_Balloc+0x78>)
 810a964:	4818      	ldr	r0, [pc, #96]	; (810a9c8 <_Balloc+0x7c>)
 810a966:	2166      	movs	r1, #102	; 0x66
 810a968:	f001 f8ec 	bl	810bb44 <__assert_func>
 810a96c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810a970:	6006      	str	r6, [r0, #0]
 810a972:	60c6      	str	r6, [r0, #12]
 810a974:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810a976:	68f3      	ldr	r3, [r6, #12]
 810a978:	b183      	cbz	r3, 810a99c <_Balloc+0x50>
 810a97a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a97c:	68db      	ldr	r3, [r3, #12]
 810a97e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810a982:	b9b8      	cbnz	r0, 810a9b4 <_Balloc+0x68>
 810a984:	2101      	movs	r1, #1
 810a986:	fa01 f605 	lsl.w	r6, r1, r5
 810a98a:	1d72      	adds	r2, r6, #5
 810a98c:	0092      	lsls	r2, r2, #2
 810a98e:	4620      	mov	r0, r4
 810a990:	f000 fc9d 	bl	810b2ce <_calloc_r>
 810a994:	b160      	cbz	r0, 810a9b0 <_Balloc+0x64>
 810a996:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810a99a:	e00e      	b.n	810a9ba <_Balloc+0x6e>
 810a99c:	2221      	movs	r2, #33	; 0x21
 810a99e:	2104      	movs	r1, #4
 810a9a0:	4620      	mov	r0, r4
 810a9a2:	f000 fc94 	bl	810b2ce <_calloc_r>
 810a9a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a9a8:	60f0      	str	r0, [r6, #12]
 810a9aa:	68db      	ldr	r3, [r3, #12]
 810a9ac:	2b00      	cmp	r3, #0
 810a9ae:	d1e4      	bne.n	810a97a <_Balloc+0x2e>
 810a9b0:	2000      	movs	r0, #0
 810a9b2:	bd70      	pop	{r4, r5, r6, pc}
 810a9b4:	6802      	ldr	r2, [r0, #0]
 810a9b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810a9ba:	2300      	movs	r3, #0
 810a9bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810a9c0:	e7f7      	b.n	810a9b2 <_Balloc+0x66>
 810a9c2:	bf00      	nop
 810a9c4:	0810c2ce 	.word	0x0810c2ce
 810a9c8:	0810c430 	.word	0x0810c430

0810a9cc <_Bfree>:
 810a9cc:	b570      	push	{r4, r5, r6, lr}
 810a9ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810a9d0:	4605      	mov	r5, r0
 810a9d2:	460c      	mov	r4, r1
 810a9d4:	b976      	cbnz	r6, 810a9f4 <_Bfree+0x28>
 810a9d6:	2010      	movs	r0, #16
 810a9d8:	f7ff ff9e 	bl	810a918 <malloc>
 810a9dc:	4602      	mov	r2, r0
 810a9de:	6268      	str	r0, [r5, #36]	; 0x24
 810a9e0:	b920      	cbnz	r0, 810a9ec <_Bfree+0x20>
 810a9e2:	4b09      	ldr	r3, [pc, #36]	; (810aa08 <_Bfree+0x3c>)
 810a9e4:	4809      	ldr	r0, [pc, #36]	; (810aa0c <_Bfree+0x40>)
 810a9e6:	218a      	movs	r1, #138	; 0x8a
 810a9e8:	f001 f8ac 	bl	810bb44 <__assert_func>
 810a9ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810a9f0:	6006      	str	r6, [r0, #0]
 810a9f2:	60c6      	str	r6, [r0, #12]
 810a9f4:	b13c      	cbz	r4, 810aa06 <_Bfree+0x3a>
 810a9f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810a9f8:	6862      	ldr	r2, [r4, #4]
 810a9fa:	68db      	ldr	r3, [r3, #12]
 810a9fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810aa00:	6021      	str	r1, [r4, #0]
 810aa02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810aa06:	bd70      	pop	{r4, r5, r6, pc}
 810aa08:	0810c2ce 	.word	0x0810c2ce
 810aa0c:	0810c430 	.word	0x0810c430

0810aa10 <__multadd>:
 810aa10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810aa14:	690d      	ldr	r5, [r1, #16]
 810aa16:	4607      	mov	r7, r0
 810aa18:	460c      	mov	r4, r1
 810aa1a:	461e      	mov	r6, r3
 810aa1c:	f101 0c14 	add.w	ip, r1, #20
 810aa20:	2000      	movs	r0, #0
 810aa22:	f8dc 3000 	ldr.w	r3, [ip]
 810aa26:	b299      	uxth	r1, r3
 810aa28:	fb02 6101 	mla	r1, r2, r1, r6
 810aa2c:	0c1e      	lsrs	r6, r3, #16
 810aa2e:	0c0b      	lsrs	r3, r1, #16
 810aa30:	fb02 3306 	mla	r3, r2, r6, r3
 810aa34:	b289      	uxth	r1, r1
 810aa36:	3001      	adds	r0, #1
 810aa38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810aa3c:	4285      	cmp	r5, r0
 810aa3e:	f84c 1b04 	str.w	r1, [ip], #4
 810aa42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810aa46:	dcec      	bgt.n	810aa22 <__multadd+0x12>
 810aa48:	b30e      	cbz	r6, 810aa8e <__multadd+0x7e>
 810aa4a:	68a3      	ldr	r3, [r4, #8]
 810aa4c:	42ab      	cmp	r3, r5
 810aa4e:	dc19      	bgt.n	810aa84 <__multadd+0x74>
 810aa50:	6861      	ldr	r1, [r4, #4]
 810aa52:	4638      	mov	r0, r7
 810aa54:	3101      	adds	r1, #1
 810aa56:	f7ff ff79 	bl	810a94c <_Balloc>
 810aa5a:	4680      	mov	r8, r0
 810aa5c:	b928      	cbnz	r0, 810aa6a <__multadd+0x5a>
 810aa5e:	4602      	mov	r2, r0
 810aa60:	4b0c      	ldr	r3, [pc, #48]	; (810aa94 <__multadd+0x84>)
 810aa62:	480d      	ldr	r0, [pc, #52]	; (810aa98 <__multadd+0x88>)
 810aa64:	21b5      	movs	r1, #181	; 0xb5
 810aa66:	f001 f86d 	bl	810bb44 <__assert_func>
 810aa6a:	6922      	ldr	r2, [r4, #16]
 810aa6c:	3202      	adds	r2, #2
 810aa6e:	f104 010c 	add.w	r1, r4, #12
 810aa72:	0092      	lsls	r2, r2, #2
 810aa74:	300c      	adds	r0, #12
 810aa76:	f7fc fc91 	bl	810739c <memcpy>
 810aa7a:	4621      	mov	r1, r4
 810aa7c:	4638      	mov	r0, r7
 810aa7e:	f7ff ffa5 	bl	810a9cc <_Bfree>
 810aa82:	4644      	mov	r4, r8
 810aa84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810aa88:	3501      	adds	r5, #1
 810aa8a:	615e      	str	r6, [r3, #20]
 810aa8c:	6125      	str	r5, [r4, #16]
 810aa8e:	4620      	mov	r0, r4
 810aa90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810aa94:	0810c340 	.word	0x0810c340
 810aa98:	0810c430 	.word	0x0810c430

0810aa9c <__s2b>:
 810aa9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810aaa0:	460c      	mov	r4, r1
 810aaa2:	4615      	mov	r5, r2
 810aaa4:	461f      	mov	r7, r3
 810aaa6:	2209      	movs	r2, #9
 810aaa8:	3308      	adds	r3, #8
 810aaaa:	4606      	mov	r6, r0
 810aaac:	fb93 f3f2 	sdiv	r3, r3, r2
 810aab0:	2100      	movs	r1, #0
 810aab2:	2201      	movs	r2, #1
 810aab4:	429a      	cmp	r2, r3
 810aab6:	db09      	blt.n	810aacc <__s2b+0x30>
 810aab8:	4630      	mov	r0, r6
 810aaba:	f7ff ff47 	bl	810a94c <_Balloc>
 810aabe:	b940      	cbnz	r0, 810aad2 <__s2b+0x36>
 810aac0:	4602      	mov	r2, r0
 810aac2:	4b19      	ldr	r3, [pc, #100]	; (810ab28 <__s2b+0x8c>)
 810aac4:	4819      	ldr	r0, [pc, #100]	; (810ab2c <__s2b+0x90>)
 810aac6:	21ce      	movs	r1, #206	; 0xce
 810aac8:	f001 f83c 	bl	810bb44 <__assert_func>
 810aacc:	0052      	lsls	r2, r2, #1
 810aace:	3101      	adds	r1, #1
 810aad0:	e7f0      	b.n	810aab4 <__s2b+0x18>
 810aad2:	9b08      	ldr	r3, [sp, #32]
 810aad4:	6143      	str	r3, [r0, #20]
 810aad6:	2d09      	cmp	r5, #9
 810aad8:	f04f 0301 	mov.w	r3, #1
 810aadc:	6103      	str	r3, [r0, #16]
 810aade:	dd16      	ble.n	810ab0e <__s2b+0x72>
 810aae0:	f104 0909 	add.w	r9, r4, #9
 810aae4:	46c8      	mov	r8, r9
 810aae6:	442c      	add	r4, r5
 810aae8:	f818 3b01 	ldrb.w	r3, [r8], #1
 810aaec:	4601      	mov	r1, r0
 810aaee:	3b30      	subs	r3, #48	; 0x30
 810aaf0:	220a      	movs	r2, #10
 810aaf2:	4630      	mov	r0, r6
 810aaf4:	f7ff ff8c 	bl	810aa10 <__multadd>
 810aaf8:	45a0      	cmp	r8, r4
 810aafa:	d1f5      	bne.n	810aae8 <__s2b+0x4c>
 810aafc:	f1a5 0408 	sub.w	r4, r5, #8
 810ab00:	444c      	add	r4, r9
 810ab02:	1b2d      	subs	r5, r5, r4
 810ab04:	1963      	adds	r3, r4, r5
 810ab06:	42bb      	cmp	r3, r7
 810ab08:	db04      	blt.n	810ab14 <__s2b+0x78>
 810ab0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810ab0e:	340a      	adds	r4, #10
 810ab10:	2509      	movs	r5, #9
 810ab12:	e7f6      	b.n	810ab02 <__s2b+0x66>
 810ab14:	f814 3b01 	ldrb.w	r3, [r4], #1
 810ab18:	4601      	mov	r1, r0
 810ab1a:	3b30      	subs	r3, #48	; 0x30
 810ab1c:	220a      	movs	r2, #10
 810ab1e:	4630      	mov	r0, r6
 810ab20:	f7ff ff76 	bl	810aa10 <__multadd>
 810ab24:	e7ee      	b.n	810ab04 <__s2b+0x68>
 810ab26:	bf00      	nop
 810ab28:	0810c340 	.word	0x0810c340
 810ab2c:	0810c430 	.word	0x0810c430

0810ab30 <__hi0bits>:
 810ab30:	0c03      	lsrs	r3, r0, #16
 810ab32:	041b      	lsls	r3, r3, #16
 810ab34:	b9d3      	cbnz	r3, 810ab6c <__hi0bits+0x3c>
 810ab36:	0400      	lsls	r0, r0, #16
 810ab38:	2310      	movs	r3, #16
 810ab3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810ab3e:	bf04      	itt	eq
 810ab40:	0200      	lsleq	r0, r0, #8
 810ab42:	3308      	addeq	r3, #8
 810ab44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810ab48:	bf04      	itt	eq
 810ab4a:	0100      	lsleq	r0, r0, #4
 810ab4c:	3304      	addeq	r3, #4
 810ab4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810ab52:	bf04      	itt	eq
 810ab54:	0080      	lsleq	r0, r0, #2
 810ab56:	3302      	addeq	r3, #2
 810ab58:	2800      	cmp	r0, #0
 810ab5a:	db05      	blt.n	810ab68 <__hi0bits+0x38>
 810ab5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810ab60:	f103 0301 	add.w	r3, r3, #1
 810ab64:	bf08      	it	eq
 810ab66:	2320      	moveq	r3, #32
 810ab68:	4618      	mov	r0, r3
 810ab6a:	4770      	bx	lr
 810ab6c:	2300      	movs	r3, #0
 810ab6e:	e7e4      	b.n	810ab3a <__hi0bits+0xa>

0810ab70 <__lo0bits>:
 810ab70:	6803      	ldr	r3, [r0, #0]
 810ab72:	f013 0207 	ands.w	r2, r3, #7
 810ab76:	4601      	mov	r1, r0
 810ab78:	d00b      	beq.n	810ab92 <__lo0bits+0x22>
 810ab7a:	07da      	lsls	r2, r3, #31
 810ab7c:	d423      	bmi.n	810abc6 <__lo0bits+0x56>
 810ab7e:	0798      	lsls	r0, r3, #30
 810ab80:	bf49      	itett	mi
 810ab82:	085b      	lsrmi	r3, r3, #1
 810ab84:	089b      	lsrpl	r3, r3, #2
 810ab86:	2001      	movmi	r0, #1
 810ab88:	600b      	strmi	r3, [r1, #0]
 810ab8a:	bf5c      	itt	pl
 810ab8c:	600b      	strpl	r3, [r1, #0]
 810ab8e:	2002      	movpl	r0, #2
 810ab90:	4770      	bx	lr
 810ab92:	b298      	uxth	r0, r3
 810ab94:	b9a8      	cbnz	r0, 810abc2 <__lo0bits+0x52>
 810ab96:	0c1b      	lsrs	r3, r3, #16
 810ab98:	2010      	movs	r0, #16
 810ab9a:	b2da      	uxtb	r2, r3
 810ab9c:	b90a      	cbnz	r2, 810aba2 <__lo0bits+0x32>
 810ab9e:	3008      	adds	r0, #8
 810aba0:	0a1b      	lsrs	r3, r3, #8
 810aba2:	071a      	lsls	r2, r3, #28
 810aba4:	bf04      	itt	eq
 810aba6:	091b      	lsreq	r3, r3, #4
 810aba8:	3004      	addeq	r0, #4
 810abaa:	079a      	lsls	r2, r3, #30
 810abac:	bf04      	itt	eq
 810abae:	089b      	lsreq	r3, r3, #2
 810abb0:	3002      	addeq	r0, #2
 810abb2:	07da      	lsls	r2, r3, #31
 810abb4:	d403      	bmi.n	810abbe <__lo0bits+0x4e>
 810abb6:	085b      	lsrs	r3, r3, #1
 810abb8:	f100 0001 	add.w	r0, r0, #1
 810abbc:	d005      	beq.n	810abca <__lo0bits+0x5a>
 810abbe:	600b      	str	r3, [r1, #0]
 810abc0:	4770      	bx	lr
 810abc2:	4610      	mov	r0, r2
 810abc4:	e7e9      	b.n	810ab9a <__lo0bits+0x2a>
 810abc6:	2000      	movs	r0, #0
 810abc8:	4770      	bx	lr
 810abca:	2020      	movs	r0, #32
 810abcc:	4770      	bx	lr
	...

0810abd0 <__i2b>:
 810abd0:	b510      	push	{r4, lr}
 810abd2:	460c      	mov	r4, r1
 810abd4:	2101      	movs	r1, #1
 810abd6:	f7ff feb9 	bl	810a94c <_Balloc>
 810abda:	4602      	mov	r2, r0
 810abdc:	b928      	cbnz	r0, 810abea <__i2b+0x1a>
 810abde:	4b05      	ldr	r3, [pc, #20]	; (810abf4 <__i2b+0x24>)
 810abe0:	4805      	ldr	r0, [pc, #20]	; (810abf8 <__i2b+0x28>)
 810abe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810abe6:	f000 ffad 	bl	810bb44 <__assert_func>
 810abea:	2301      	movs	r3, #1
 810abec:	6144      	str	r4, [r0, #20]
 810abee:	6103      	str	r3, [r0, #16]
 810abf0:	bd10      	pop	{r4, pc}
 810abf2:	bf00      	nop
 810abf4:	0810c340 	.word	0x0810c340
 810abf8:	0810c430 	.word	0x0810c430

0810abfc <__multiply>:
 810abfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ac00:	4691      	mov	r9, r2
 810ac02:	690a      	ldr	r2, [r1, #16]
 810ac04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810ac08:	429a      	cmp	r2, r3
 810ac0a:	bfb8      	it	lt
 810ac0c:	460b      	movlt	r3, r1
 810ac0e:	460c      	mov	r4, r1
 810ac10:	bfbc      	itt	lt
 810ac12:	464c      	movlt	r4, r9
 810ac14:	4699      	movlt	r9, r3
 810ac16:	6927      	ldr	r7, [r4, #16]
 810ac18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 810ac1c:	68a3      	ldr	r3, [r4, #8]
 810ac1e:	6861      	ldr	r1, [r4, #4]
 810ac20:	eb07 060a 	add.w	r6, r7, sl
 810ac24:	42b3      	cmp	r3, r6
 810ac26:	b085      	sub	sp, #20
 810ac28:	bfb8      	it	lt
 810ac2a:	3101      	addlt	r1, #1
 810ac2c:	f7ff fe8e 	bl	810a94c <_Balloc>
 810ac30:	b930      	cbnz	r0, 810ac40 <__multiply+0x44>
 810ac32:	4602      	mov	r2, r0
 810ac34:	4b44      	ldr	r3, [pc, #272]	; (810ad48 <__multiply+0x14c>)
 810ac36:	4845      	ldr	r0, [pc, #276]	; (810ad4c <__multiply+0x150>)
 810ac38:	f240 115d 	movw	r1, #349	; 0x15d
 810ac3c:	f000 ff82 	bl	810bb44 <__assert_func>
 810ac40:	f100 0514 	add.w	r5, r0, #20
 810ac44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810ac48:	462b      	mov	r3, r5
 810ac4a:	2200      	movs	r2, #0
 810ac4c:	4543      	cmp	r3, r8
 810ac4e:	d321      	bcc.n	810ac94 <__multiply+0x98>
 810ac50:	f104 0314 	add.w	r3, r4, #20
 810ac54:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 810ac58:	f109 0314 	add.w	r3, r9, #20
 810ac5c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 810ac60:	9202      	str	r2, [sp, #8]
 810ac62:	1b3a      	subs	r2, r7, r4
 810ac64:	3a15      	subs	r2, #21
 810ac66:	f022 0203 	bic.w	r2, r2, #3
 810ac6a:	3204      	adds	r2, #4
 810ac6c:	f104 0115 	add.w	r1, r4, #21
 810ac70:	428f      	cmp	r7, r1
 810ac72:	bf38      	it	cc
 810ac74:	2204      	movcc	r2, #4
 810ac76:	9201      	str	r2, [sp, #4]
 810ac78:	9a02      	ldr	r2, [sp, #8]
 810ac7a:	9303      	str	r3, [sp, #12]
 810ac7c:	429a      	cmp	r2, r3
 810ac7e:	d80c      	bhi.n	810ac9a <__multiply+0x9e>
 810ac80:	2e00      	cmp	r6, #0
 810ac82:	dd03      	ble.n	810ac8c <__multiply+0x90>
 810ac84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810ac88:	2b00      	cmp	r3, #0
 810ac8a:	d05a      	beq.n	810ad42 <__multiply+0x146>
 810ac8c:	6106      	str	r6, [r0, #16]
 810ac8e:	b005      	add	sp, #20
 810ac90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ac94:	f843 2b04 	str.w	r2, [r3], #4
 810ac98:	e7d8      	b.n	810ac4c <__multiply+0x50>
 810ac9a:	f8b3 a000 	ldrh.w	sl, [r3]
 810ac9e:	f1ba 0f00 	cmp.w	sl, #0
 810aca2:	d024      	beq.n	810acee <__multiply+0xf2>
 810aca4:	f104 0e14 	add.w	lr, r4, #20
 810aca8:	46a9      	mov	r9, r5
 810acaa:	f04f 0c00 	mov.w	ip, #0
 810acae:	f85e 2b04 	ldr.w	r2, [lr], #4
 810acb2:	f8d9 1000 	ldr.w	r1, [r9]
 810acb6:	fa1f fb82 	uxth.w	fp, r2
 810acba:	b289      	uxth	r1, r1
 810acbc:	fb0a 110b 	mla	r1, sl, fp, r1
 810acc0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 810acc4:	f8d9 2000 	ldr.w	r2, [r9]
 810acc8:	4461      	add	r1, ip
 810acca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810acce:	fb0a c20b 	mla	r2, sl, fp, ip
 810acd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 810acd6:	b289      	uxth	r1, r1
 810acd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 810acdc:	4577      	cmp	r7, lr
 810acde:	f849 1b04 	str.w	r1, [r9], #4
 810ace2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810ace6:	d8e2      	bhi.n	810acae <__multiply+0xb2>
 810ace8:	9a01      	ldr	r2, [sp, #4]
 810acea:	f845 c002 	str.w	ip, [r5, r2]
 810acee:	9a03      	ldr	r2, [sp, #12]
 810acf0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810acf4:	3304      	adds	r3, #4
 810acf6:	f1b9 0f00 	cmp.w	r9, #0
 810acfa:	d020      	beq.n	810ad3e <__multiply+0x142>
 810acfc:	6829      	ldr	r1, [r5, #0]
 810acfe:	f104 0c14 	add.w	ip, r4, #20
 810ad02:	46ae      	mov	lr, r5
 810ad04:	f04f 0a00 	mov.w	sl, #0
 810ad08:	f8bc b000 	ldrh.w	fp, [ip]
 810ad0c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 810ad10:	fb09 220b 	mla	r2, r9, fp, r2
 810ad14:	4492      	add	sl, r2
 810ad16:	b289      	uxth	r1, r1
 810ad18:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 810ad1c:	f84e 1b04 	str.w	r1, [lr], #4
 810ad20:	f85c 2b04 	ldr.w	r2, [ip], #4
 810ad24:	f8be 1000 	ldrh.w	r1, [lr]
 810ad28:	0c12      	lsrs	r2, r2, #16
 810ad2a:	fb09 1102 	mla	r1, r9, r2, r1
 810ad2e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 810ad32:	4567      	cmp	r7, ip
 810ad34:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 810ad38:	d8e6      	bhi.n	810ad08 <__multiply+0x10c>
 810ad3a:	9a01      	ldr	r2, [sp, #4]
 810ad3c:	50a9      	str	r1, [r5, r2]
 810ad3e:	3504      	adds	r5, #4
 810ad40:	e79a      	b.n	810ac78 <__multiply+0x7c>
 810ad42:	3e01      	subs	r6, #1
 810ad44:	e79c      	b.n	810ac80 <__multiply+0x84>
 810ad46:	bf00      	nop
 810ad48:	0810c340 	.word	0x0810c340
 810ad4c:	0810c430 	.word	0x0810c430

0810ad50 <__pow5mult>:
 810ad50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ad54:	4615      	mov	r5, r2
 810ad56:	f012 0203 	ands.w	r2, r2, #3
 810ad5a:	4606      	mov	r6, r0
 810ad5c:	460f      	mov	r7, r1
 810ad5e:	d007      	beq.n	810ad70 <__pow5mult+0x20>
 810ad60:	4c25      	ldr	r4, [pc, #148]	; (810adf8 <__pow5mult+0xa8>)
 810ad62:	3a01      	subs	r2, #1
 810ad64:	2300      	movs	r3, #0
 810ad66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810ad6a:	f7ff fe51 	bl	810aa10 <__multadd>
 810ad6e:	4607      	mov	r7, r0
 810ad70:	10ad      	asrs	r5, r5, #2
 810ad72:	d03d      	beq.n	810adf0 <__pow5mult+0xa0>
 810ad74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810ad76:	b97c      	cbnz	r4, 810ad98 <__pow5mult+0x48>
 810ad78:	2010      	movs	r0, #16
 810ad7a:	f7ff fdcd 	bl	810a918 <malloc>
 810ad7e:	4602      	mov	r2, r0
 810ad80:	6270      	str	r0, [r6, #36]	; 0x24
 810ad82:	b928      	cbnz	r0, 810ad90 <__pow5mult+0x40>
 810ad84:	4b1d      	ldr	r3, [pc, #116]	; (810adfc <__pow5mult+0xac>)
 810ad86:	481e      	ldr	r0, [pc, #120]	; (810ae00 <__pow5mult+0xb0>)
 810ad88:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810ad8c:	f000 feda 	bl	810bb44 <__assert_func>
 810ad90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810ad94:	6004      	str	r4, [r0, #0]
 810ad96:	60c4      	str	r4, [r0, #12]
 810ad98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810ad9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810ada0:	b94c      	cbnz	r4, 810adb6 <__pow5mult+0x66>
 810ada2:	f240 2171 	movw	r1, #625	; 0x271
 810ada6:	4630      	mov	r0, r6
 810ada8:	f7ff ff12 	bl	810abd0 <__i2b>
 810adac:	2300      	movs	r3, #0
 810adae:	f8c8 0008 	str.w	r0, [r8, #8]
 810adb2:	4604      	mov	r4, r0
 810adb4:	6003      	str	r3, [r0, #0]
 810adb6:	f04f 0900 	mov.w	r9, #0
 810adba:	07eb      	lsls	r3, r5, #31
 810adbc:	d50a      	bpl.n	810add4 <__pow5mult+0x84>
 810adbe:	4639      	mov	r1, r7
 810adc0:	4622      	mov	r2, r4
 810adc2:	4630      	mov	r0, r6
 810adc4:	f7ff ff1a 	bl	810abfc <__multiply>
 810adc8:	4639      	mov	r1, r7
 810adca:	4680      	mov	r8, r0
 810adcc:	4630      	mov	r0, r6
 810adce:	f7ff fdfd 	bl	810a9cc <_Bfree>
 810add2:	4647      	mov	r7, r8
 810add4:	106d      	asrs	r5, r5, #1
 810add6:	d00b      	beq.n	810adf0 <__pow5mult+0xa0>
 810add8:	6820      	ldr	r0, [r4, #0]
 810adda:	b938      	cbnz	r0, 810adec <__pow5mult+0x9c>
 810addc:	4622      	mov	r2, r4
 810adde:	4621      	mov	r1, r4
 810ade0:	4630      	mov	r0, r6
 810ade2:	f7ff ff0b 	bl	810abfc <__multiply>
 810ade6:	6020      	str	r0, [r4, #0]
 810ade8:	f8c0 9000 	str.w	r9, [r0]
 810adec:	4604      	mov	r4, r0
 810adee:	e7e4      	b.n	810adba <__pow5mult+0x6a>
 810adf0:	4638      	mov	r0, r7
 810adf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810adf6:	bf00      	nop
 810adf8:	0810c580 	.word	0x0810c580
 810adfc:	0810c2ce 	.word	0x0810c2ce
 810ae00:	0810c430 	.word	0x0810c430

0810ae04 <__lshift>:
 810ae04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810ae08:	460c      	mov	r4, r1
 810ae0a:	6849      	ldr	r1, [r1, #4]
 810ae0c:	6923      	ldr	r3, [r4, #16]
 810ae0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810ae12:	68a3      	ldr	r3, [r4, #8]
 810ae14:	4607      	mov	r7, r0
 810ae16:	4691      	mov	r9, r2
 810ae18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810ae1c:	f108 0601 	add.w	r6, r8, #1
 810ae20:	42b3      	cmp	r3, r6
 810ae22:	db0b      	blt.n	810ae3c <__lshift+0x38>
 810ae24:	4638      	mov	r0, r7
 810ae26:	f7ff fd91 	bl	810a94c <_Balloc>
 810ae2a:	4605      	mov	r5, r0
 810ae2c:	b948      	cbnz	r0, 810ae42 <__lshift+0x3e>
 810ae2e:	4602      	mov	r2, r0
 810ae30:	4b2a      	ldr	r3, [pc, #168]	; (810aedc <__lshift+0xd8>)
 810ae32:	482b      	ldr	r0, [pc, #172]	; (810aee0 <__lshift+0xdc>)
 810ae34:	f240 11d9 	movw	r1, #473	; 0x1d9
 810ae38:	f000 fe84 	bl	810bb44 <__assert_func>
 810ae3c:	3101      	adds	r1, #1
 810ae3e:	005b      	lsls	r3, r3, #1
 810ae40:	e7ee      	b.n	810ae20 <__lshift+0x1c>
 810ae42:	2300      	movs	r3, #0
 810ae44:	f100 0114 	add.w	r1, r0, #20
 810ae48:	f100 0210 	add.w	r2, r0, #16
 810ae4c:	4618      	mov	r0, r3
 810ae4e:	4553      	cmp	r3, sl
 810ae50:	db37      	blt.n	810aec2 <__lshift+0xbe>
 810ae52:	6920      	ldr	r0, [r4, #16]
 810ae54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810ae58:	f104 0314 	add.w	r3, r4, #20
 810ae5c:	f019 091f 	ands.w	r9, r9, #31
 810ae60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810ae64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 810ae68:	d02f      	beq.n	810aeca <__lshift+0xc6>
 810ae6a:	f1c9 0e20 	rsb	lr, r9, #32
 810ae6e:	468a      	mov	sl, r1
 810ae70:	f04f 0c00 	mov.w	ip, #0
 810ae74:	681a      	ldr	r2, [r3, #0]
 810ae76:	fa02 f209 	lsl.w	r2, r2, r9
 810ae7a:	ea42 020c 	orr.w	r2, r2, ip
 810ae7e:	f84a 2b04 	str.w	r2, [sl], #4
 810ae82:	f853 2b04 	ldr.w	r2, [r3], #4
 810ae86:	4298      	cmp	r0, r3
 810ae88:	fa22 fc0e 	lsr.w	ip, r2, lr
 810ae8c:	d8f2      	bhi.n	810ae74 <__lshift+0x70>
 810ae8e:	1b03      	subs	r3, r0, r4
 810ae90:	3b15      	subs	r3, #21
 810ae92:	f023 0303 	bic.w	r3, r3, #3
 810ae96:	3304      	adds	r3, #4
 810ae98:	f104 0215 	add.w	r2, r4, #21
 810ae9c:	4290      	cmp	r0, r2
 810ae9e:	bf38      	it	cc
 810aea0:	2304      	movcc	r3, #4
 810aea2:	f841 c003 	str.w	ip, [r1, r3]
 810aea6:	f1bc 0f00 	cmp.w	ip, #0
 810aeaa:	d001      	beq.n	810aeb0 <__lshift+0xac>
 810aeac:	f108 0602 	add.w	r6, r8, #2
 810aeb0:	3e01      	subs	r6, #1
 810aeb2:	4638      	mov	r0, r7
 810aeb4:	612e      	str	r6, [r5, #16]
 810aeb6:	4621      	mov	r1, r4
 810aeb8:	f7ff fd88 	bl	810a9cc <_Bfree>
 810aebc:	4628      	mov	r0, r5
 810aebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810aec2:	f842 0f04 	str.w	r0, [r2, #4]!
 810aec6:	3301      	adds	r3, #1
 810aec8:	e7c1      	b.n	810ae4e <__lshift+0x4a>
 810aeca:	3904      	subs	r1, #4
 810aecc:	f853 2b04 	ldr.w	r2, [r3], #4
 810aed0:	f841 2f04 	str.w	r2, [r1, #4]!
 810aed4:	4298      	cmp	r0, r3
 810aed6:	d8f9      	bhi.n	810aecc <__lshift+0xc8>
 810aed8:	e7ea      	b.n	810aeb0 <__lshift+0xac>
 810aeda:	bf00      	nop
 810aedc:	0810c340 	.word	0x0810c340
 810aee0:	0810c430 	.word	0x0810c430

0810aee4 <__mcmp>:
 810aee4:	b530      	push	{r4, r5, lr}
 810aee6:	6902      	ldr	r2, [r0, #16]
 810aee8:	690c      	ldr	r4, [r1, #16]
 810aeea:	1b12      	subs	r2, r2, r4
 810aeec:	d10e      	bne.n	810af0c <__mcmp+0x28>
 810aeee:	f100 0314 	add.w	r3, r0, #20
 810aef2:	3114      	adds	r1, #20
 810aef4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810aef8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810aefc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810af00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810af04:	42a5      	cmp	r5, r4
 810af06:	d003      	beq.n	810af10 <__mcmp+0x2c>
 810af08:	d305      	bcc.n	810af16 <__mcmp+0x32>
 810af0a:	2201      	movs	r2, #1
 810af0c:	4610      	mov	r0, r2
 810af0e:	bd30      	pop	{r4, r5, pc}
 810af10:	4283      	cmp	r3, r0
 810af12:	d3f3      	bcc.n	810aefc <__mcmp+0x18>
 810af14:	e7fa      	b.n	810af0c <__mcmp+0x28>
 810af16:	f04f 32ff 	mov.w	r2, #4294967295
 810af1a:	e7f7      	b.n	810af0c <__mcmp+0x28>

0810af1c <__mdiff>:
 810af1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810af20:	460c      	mov	r4, r1
 810af22:	4606      	mov	r6, r0
 810af24:	4611      	mov	r1, r2
 810af26:	4620      	mov	r0, r4
 810af28:	4690      	mov	r8, r2
 810af2a:	f7ff ffdb 	bl	810aee4 <__mcmp>
 810af2e:	1e05      	subs	r5, r0, #0
 810af30:	d110      	bne.n	810af54 <__mdiff+0x38>
 810af32:	4629      	mov	r1, r5
 810af34:	4630      	mov	r0, r6
 810af36:	f7ff fd09 	bl	810a94c <_Balloc>
 810af3a:	b930      	cbnz	r0, 810af4a <__mdiff+0x2e>
 810af3c:	4b3a      	ldr	r3, [pc, #232]	; (810b028 <__mdiff+0x10c>)
 810af3e:	4602      	mov	r2, r0
 810af40:	f240 2132 	movw	r1, #562	; 0x232
 810af44:	4839      	ldr	r0, [pc, #228]	; (810b02c <__mdiff+0x110>)
 810af46:	f000 fdfd 	bl	810bb44 <__assert_func>
 810af4a:	2301      	movs	r3, #1
 810af4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810af50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810af54:	bfa4      	itt	ge
 810af56:	4643      	movge	r3, r8
 810af58:	46a0      	movge	r8, r4
 810af5a:	4630      	mov	r0, r6
 810af5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810af60:	bfa6      	itte	ge
 810af62:	461c      	movge	r4, r3
 810af64:	2500      	movge	r5, #0
 810af66:	2501      	movlt	r5, #1
 810af68:	f7ff fcf0 	bl	810a94c <_Balloc>
 810af6c:	b920      	cbnz	r0, 810af78 <__mdiff+0x5c>
 810af6e:	4b2e      	ldr	r3, [pc, #184]	; (810b028 <__mdiff+0x10c>)
 810af70:	4602      	mov	r2, r0
 810af72:	f44f 7110 	mov.w	r1, #576	; 0x240
 810af76:	e7e5      	b.n	810af44 <__mdiff+0x28>
 810af78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 810af7c:	6926      	ldr	r6, [r4, #16]
 810af7e:	60c5      	str	r5, [r0, #12]
 810af80:	f104 0914 	add.w	r9, r4, #20
 810af84:	f108 0514 	add.w	r5, r8, #20
 810af88:	f100 0e14 	add.w	lr, r0, #20
 810af8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 810af90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 810af94:	f108 0210 	add.w	r2, r8, #16
 810af98:	46f2      	mov	sl, lr
 810af9a:	2100      	movs	r1, #0
 810af9c:	f859 3b04 	ldr.w	r3, [r9], #4
 810afa0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810afa4:	fa1f f883 	uxth.w	r8, r3
 810afa8:	fa11 f18b 	uxtah	r1, r1, fp
 810afac:	0c1b      	lsrs	r3, r3, #16
 810afae:	eba1 0808 	sub.w	r8, r1, r8
 810afb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810afb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810afba:	fa1f f888 	uxth.w	r8, r8
 810afbe:	1419      	asrs	r1, r3, #16
 810afc0:	454e      	cmp	r6, r9
 810afc2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810afc6:	f84a 3b04 	str.w	r3, [sl], #4
 810afca:	d8e7      	bhi.n	810af9c <__mdiff+0x80>
 810afcc:	1b33      	subs	r3, r6, r4
 810afce:	3b15      	subs	r3, #21
 810afd0:	f023 0303 	bic.w	r3, r3, #3
 810afd4:	3304      	adds	r3, #4
 810afd6:	3415      	adds	r4, #21
 810afd8:	42a6      	cmp	r6, r4
 810afda:	bf38      	it	cc
 810afdc:	2304      	movcc	r3, #4
 810afde:	441d      	add	r5, r3
 810afe0:	4473      	add	r3, lr
 810afe2:	469e      	mov	lr, r3
 810afe4:	462e      	mov	r6, r5
 810afe6:	4566      	cmp	r6, ip
 810afe8:	d30e      	bcc.n	810b008 <__mdiff+0xec>
 810afea:	f10c 0203 	add.w	r2, ip, #3
 810afee:	1b52      	subs	r2, r2, r5
 810aff0:	f022 0203 	bic.w	r2, r2, #3
 810aff4:	3d03      	subs	r5, #3
 810aff6:	45ac      	cmp	ip, r5
 810aff8:	bf38      	it	cc
 810affa:	2200      	movcc	r2, #0
 810affc:	441a      	add	r2, r3
 810affe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810b002:	b17b      	cbz	r3, 810b024 <__mdiff+0x108>
 810b004:	6107      	str	r7, [r0, #16]
 810b006:	e7a3      	b.n	810af50 <__mdiff+0x34>
 810b008:	f856 8b04 	ldr.w	r8, [r6], #4
 810b00c:	fa11 f288 	uxtah	r2, r1, r8
 810b010:	1414      	asrs	r4, r2, #16
 810b012:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 810b016:	b292      	uxth	r2, r2
 810b018:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 810b01c:	f84e 2b04 	str.w	r2, [lr], #4
 810b020:	1421      	asrs	r1, r4, #16
 810b022:	e7e0      	b.n	810afe6 <__mdiff+0xca>
 810b024:	3f01      	subs	r7, #1
 810b026:	e7ea      	b.n	810affe <__mdiff+0xe2>
 810b028:	0810c340 	.word	0x0810c340
 810b02c:	0810c430 	.word	0x0810c430

0810b030 <__ulp>:
 810b030:	b082      	sub	sp, #8
 810b032:	ed8d 0b00 	vstr	d0, [sp]
 810b036:	9b01      	ldr	r3, [sp, #4]
 810b038:	4912      	ldr	r1, [pc, #72]	; (810b084 <__ulp+0x54>)
 810b03a:	4019      	ands	r1, r3
 810b03c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810b040:	2900      	cmp	r1, #0
 810b042:	dd05      	ble.n	810b050 <__ulp+0x20>
 810b044:	2200      	movs	r2, #0
 810b046:	460b      	mov	r3, r1
 810b048:	ec43 2b10 	vmov	d0, r2, r3
 810b04c:	b002      	add	sp, #8
 810b04e:	4770      	bx	lr
 810b050:	4249      	negs	r1, r1
 810b052:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810b056:	ea4f 5021 	mov.w	r0, r1, asr #20
 810b05a:	f04f 0200 	mov.w	r2, #0
 810b05e:	f04f 0300 	mov.w	r3, #0
 810b062:	da04      	bge.n	810b06e <__ulp+0x3e>
 810b064:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810b068:	fa41 f300 	asr.w	r3, r1, r0
 810b06c:	e7ec      	b.n	810b048 <__ulp+0x18>
 810b06e:	f1a0 0114 	sub.w	r1, r0, #20
 810b072:	291e      	cmp	r1, #30
 810b074:	bfda      	itte	le
 810b076:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810b07a:	fa20 f101 	lsrle.w	r1, r0, r1
 810b07e:	2101      	movgt	r1, #1
 810b080:	460a      	mov	r2, r1
 810b082:	e7e1      	b.n	810b048 <__ulp+0x18>
 810b084:	7ff00000 	.word	0x7ff00000

0810b088 <__b2d>:
 810b088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b08a:	6905      	ldr	r5, [r0, #16]
 810b08c:	f100 0714 	add.w	r7, r0, #20
 810b090:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810b094:	1f2e      	subs	r6, r5, #4
 810b096:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810b09a:	4620      	mov	r0, r4
 810b09c:	f7ff fd48 	bl	810ab30 <__hi0bits>
 810b0a0:	f1c0 0320 	rsb	r3, r0, #32
 810b0a4:	280a      	cmp	r0, #10
 810b0a6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810b124 <__b2d+0x9c>
 810b0aa:	600b      	str	r3, [r1, #0]
 810b0ac:	dc14      	bgt.n	810b0d8 <__b2d+0x50>
 810b0ae:	f1c0 0e0b 	rsb	lr, r0, #11
 810b0b2:	fa24 f10e 	lsr.w	r1, r4, lr
 810b0b6:	42b7      	cmp	r7, r6
 810b0b8:	ea41 030c 	orr.w	r3, r1, ip
 810b0bc:	bf34      	ite	cc
 810b0be:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810b0c2:	2100      	movcs	r1, #0
 810b0c4:	3015      	adds	r0, #21
 810b0c6:	fa04 f000 	lsl.w	r0, r4, r0
 810b0ca:	fa21 f10e 	lsr.w	r1, r1, lr
 810b0ce:	ea40 0201 	orr.w	r2, r0, r1
 810b0d2:	ec43 2b10 	vmov	d0, r2, r3
 810b0d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b0d8:	42b7      	cmp	r7, r6
 810b0da:	bf3a      	itte	cc
 810b0dc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810b0e0:	f1a5 0608 	subcc.w	r6, r5, #8
 810b0e4:	2100      	movcs	r1, #0
 810b0e6:	380b      	subs	r0, #11
 810b0e8:	d017      	beq.n	810b11a <__b2d+0x92>
 810b0ea:	f1c0 0c20 	rsb	ip, r0, #32
 810b0ee:	fa04 f500 	lsl.w	r5, r4, r0
 810b0f2:	42be      	cmp	r6, r7
 810b0f4:	fa21 f40c 	lsr.w	r4, r1, ip
 810b0f8:	ea45 0504 	orr.w	r5, r5, r4
 810b0fc:	bf8c      	ite	hi
 810b0fe:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810b102:	2400      	movls	r4, #0
 810b104:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810b108:	fa01 f000 	lsl.w	r0, r1, r0
 810b10c:	fa24 f40c 	lsr.w	r4, r4, ip
 810b110:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810b114:	ea40 0204 	orr.w	r2, r0, r4
 810b118:	e7db      	b.n	810b0d2 <__b2d+0x4a>
 810b11a:	ea44 030c 	orr.w	r3, r4, ip
 810b11e:	460a      	mov	r2, r1
 810b120:	e7d7      	b.n	810b0d2 <__b2d+0x4a>
 810b122:	bf00      	nop
 810b124:	3ff00000 	.word	0x3ff00000

0810b128 <__d2b>:
 810b128:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810b12c:	4689      	mov	r9, r1
 810b12e:	2101      	movs	r1, #1
 810b130:	ec57 6b10 	vmov	r6, r7, d0
 810b134:	4690      	mov	r8, r2
 810b136:	f7ff fc09 	bl	810a94c <_Balloc>
 810b13a:	4604      	mov	r4, r0
 810b13c:	b930      	cbnz	r0, 810b14c <__d2b+0x24>
 810b13e:	4602      	mov	r2, r0
 810b140:	4b25      	ldr	r3, [pc, #148]	; (810b1d8 <__d2b+0xb0>)
 810b142:	4826      	ldr	r0, [pc, #152]	; (810b1dc <__d2b+0xb4>)
 810b144:	f240 310a 	movw	r1, #778	; 0x30a
 810b148:	f000 fcfc 	bl	810bb44 <__assert_func>
 810b14c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810b150:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810b154:	bb35      	cbnz	r5, 810b1a4 <__d2b+0x7c>
 810b156:	2e00      	cmp	r6, #0
 810b158:	9301      	str	r3, [sp, #4]
 810b15a:	d028      	beq.n	810b1ae <__d2b+0x86>
 810b15c:	4668      	mov	r0, sp
 810b15e:	9600      	str	r6, [sp, #0]
 810b160:	f7ff fd06 	bl	810ab70 <__lo0bits>
 810b164:	9900      	ldr	r1, [sp, #0]
 810b166:	b300      	cbz	r0, 810b1aa <__d2b+0x82>
 810b168:	9a01      	ldr	r2, [sp, #4]
 810b16a:	f1c0 0320 	rsb	r3, r0, #32
 810b16e:	fa02 f303 	lsl.w	r3, r2, r3
 810b172:	430b      	orrs	r3, r1
 810b174:	40c2      	lsrs	r2, r0
 810b176:	6163      	str	r3, [r4, #20]
 810b178:	9201      	str	r2, [sp, #4]
 810b17a:	9b01      	ldr	r3, [sp, #4]
 810b17c:	61a3      	str	r3, [r4, #24]
 810b17e:	2b00      	cmp	r3, #0
 810b180:	bf14      	ite	ne
 810b182:	2202      	movne	r2, #2
 810b184:	2201      	moveq	r2, #1
 810b186:	6122      	str	r2, [r4, #16]
 810b188:	b1d5      	cbz	r5, 810b1c0 <__d2b+0x98>
 810b18a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810b18e:	4405      	add	r5, r0
 810b190:	f8c9 5000 	str.w	r5, [r9]
 810b194:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810b198:	f8c8 0000 	str.w	r0, [r8]
 810b19c:	4620      	mov	r0, r4
 810b19e:	b003      	add	sp, #12
 810b1a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b1a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810b1a8:	e7d5      	b.n	810b156 <__d2b+0x2e>
 810b1aa:	6161      	str	r1, [r4, #20]
 810b1ac:	e7e5      	b.n	810b17a <__d2b+0x52>
 810b1ae:	a801      	add	r0, sp, #4
 810b1b0:	f7ff fcde 	bl	810ab70 <__lo0bits>
 810b1b4:	9b01      	ldr	r3, [sp, #4]
 810b1b6:	6163      	str	r3, [r4, #20]
 810b1b8:	2201      	movs	r2, #1
 810b1ba:	6122      	str	r2, [r4, #16]
 810b1bc:	3020      	adds	r0, #32
 810b1be:	e7e3      	b.n	810b188 <__d2b+0x60>
 810b1c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810b1c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810b1c8:	f8c9 0000 	str.w	r0, [r9]
 810b1cc:	6918      	ldr	r0, [r3, #16]
 810b1ce:	f7ff fcaf 	bl	810ab30 <__hi0bits>
 810b1d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810b1d6:	e7df      	b.n	810b198 <__d2b+0x70>
 810b1d8:	0810c340 	.word	0x0810c340
 810b1dc:	0810c430 	.word	0x0810c430

0810b1e0 <__ratio>:
 810b1e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b1e4:	4688      	mov	r8, r1
 810b1e6:	4669      	mov	r1, sp
 810b1e8:	4681      	mov	r9, r0
 810b1ea:	f7ff ff4d 	bl	810b088 <__b2d>
 810b1ee:	a901      	add	r1, sp, #4
 810b1f0:	4640      	mov	r0, r8
 810b1f2:	ec55 4b10 	vmov	r4, r5, d0
 810b1f6:	f7ff ff47 	bl	810b088 <__b2d>
 810b1fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810b1fe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810b202:	eba3 0c02 	sub.w	ip, r3, r2
 810b206:	e9dd 3200 	ldrd	r3, r2, [sp]
 810b20a:	1a9b      	subs	r3, r3, r2
 810b20c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810b210:	ec51 0b10 	vmov	r0, r1, d0
 810b214:	2b00      	cmp	r3, #0
 810b216:	bfd6      	itet	le
 810b218:	460a      	movle	r2, r1
 810b21a:	462a      	movgt	r2, r5
 810b21c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810b220:	468b      	mov	fp, r1
 810b222:	462f      	mov	r7, r5
 810b224:	bfd4      	ite	le
 810b226:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810b22a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810b22e:	4620      	mov	r0, r4
 810b230:	ee10 2a10 	vmov	r2, s0
 810b234:	465b      	mov	r3, fp
 810b236:	4639      	mov	r1, r7
 810b238:	f7f5 fb90 	bl	810095c <__aeabi_ddiv>
 810b23c:	ec41 0b10 	vmov	d0, r0, r1
 810b240:	b003      	add	sp, #12
 810b242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810b246 <__copybits>:
 810b246:	3901      	subs	r1, #1
 810b248:	b570      	push	{r4, r5, r6, lr}
 810b24a:	1149      	asrs	r1, r1, #5
 810b24c:	6914      	ldr	r4, [r2, #16]
 810b24e:	3101      	adds	r1, #1
 810b250:	f102 0314 	add.w	r3, r2, #20
 810b254:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810b258:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810b25c:	1f05      	subs	r5, r0, #4
 810b25e:	42a3      	cmp	r3, r4
 810b260:	d30c      	bcc.n	810b27c <__copybits+0x36>
 810b262:	1aa3      	subs	r3, r4, r2
 810b264:	3b11      	subs	r3, #17
 810b266:	f023 0303 	bic.w	r3, r3, #3
 810b26a:	3211      	adds	r2, #17
 810b26c:	42a2      	cmp	r2, r4
 810b26e:	bf88      	it	hi
 810b270:	2300      	movhi	r3, #0
 810b272:	4418      	add	r0, r3
 810b274:	2300      	movs	r3, #0
 810b276:	4288      	cmp	r0, r1
 810b278:	d305      	bcc.n	810b286 <__copybits+0x40>
 810b27a:	bd70      	pop	{r4, r5, r6, pc}
 810b27c:	f853 6b04 	ldr.w	r6, [r3], #4
 810b280:	f845 6f04 	str.w	r6, [r5, #4]!
 810b284:	e7eb      	b.n	810b25e <__copybits+0x18>
 810b286:	f840 3b04 	str.w	r3, [r0], #4
 810b28a:	e7f4      	b.n	810b276 <__copybits+0x30>

0810b28c <__any_on>:
 810b28c:	f100 0214 	add.w	r2, r0, #20
 810b290:	6900      	ldr	r0, [r0, #16]
 810b292:	114b      	asrs	r3, r1, #5
 810b294:	4298      	cmp	r0, r3
 810b296:	b510      	push	{r4, lr}
 810b298:	db11      	blt.n	810b2be <__any_on+0x32>
 810b29a:	dd0a      	ble.n	810b2b2 <__any_on+0x26>
 810b29c:	f011 011f 	ands.w	r1, r1, #31
 810b2a0:	d007      	beq.n	810b2b2 <__any_on+0x26>
 810b2a2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810b2a6:	fa24 f001 	lsr.w	r0, r4, r1
 810b2aa:	fa00 f101 	lsl.w	r1, r0, r1
 810b2ae:	428c      	cmp	r4, r1
 810b2b0:	d10b      	bne.n	810b2ca <__any_on+0x3e>
 810b2b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810b2b6:	4293      	cmp	r3, r2
 810b2b8:	d803      	bhi.n	810b2c2 <__any_on+0x36>
 810b2ba:	2000      	movs	r0, #0
 810b2bc:	bd10      	pop	{r4, pc}
 810b2be:	4603      	mov	r3, r0
 810b2c0:	e7f7      	b.n	810b2b2 <__any_on+0x26>
 810b2c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810b2c6:	2900      	cmp	r1, #0
 810b2c8:	d0f5      	beq.n	810b2b6 <__any_on+0x2a>
 810b2ca:	2001      	movs	r0, #1
 810b2cc:	e7f6      	b.n	810b2bc <__any_on+0x30>

0810b2ce <_calloc_r>:
 810b2ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810b2d0:	fba1 2402 	umull	r2, r4, r1, r2
 810b2d4:	b94c      	cbnz	r4, 810b2ea <_calloc_r+0x1c>
 810b2d6:	4611      	mov	r1, r2
 810b2d8:	9201      	str	r2, [sp, #4]
 810b2da:	f000 f87b 	bl	810b3d4 <_malloc_r>
 810b2de:	9a01      	ldr	r2, [sp, #4]
 810b2e0:	4605      	mov	r5, r0
 810b2e2:	b930      	cbnz	r0, 810b2f2 <_calloc_r+0x24>
 810b2e4:	4628      	mov	r0, r5
 810b2e6:	b003      	add	sp, #12
 810b2e8:	bd30      	pop	{r4, r5, pc}
 810b2ea:	220c      	movs	r2, #12
 810b2ec:	6002      	str	r2, [r0, #0]
 810b2ee:	2500      	movs	r5, #0
 810b2f0:	e7f8      	b.n	810b2e4 <_calloc_r+0x16>
 810b2f2:	4621      	mov	r1, r4
 810b2f4:	f7fc f860 	bl	81073b8 <memset>
 810b2f8:	e7f4      	b.n	810b2e4 <_calloc_r+0x16>
	...

0810b2fc <_free_r>:
 810b2fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810b2fe:	2900      	cmp	r1, #0
 810b300:	d044      	beq.n	810b38c <_free_r+0x90>
 810b302:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810b306:	9001      	str	r0, [sp, #4]
 810b308:	2b00      	cmp	r3, #0
 810b30a:	f1a1 0404 	sub.w	r4, r1, #4
 810b30e:	bfb8      	it	lt
 810b310:	18e4      	addlt	r4, r4, r3
 810b312:	f000 fca5 	bl	810bc60 <__malloc_lock>
 810b316:	4a1e      	ldr	r2, [pc, #120]	; (810b390 <_free_r+0x94>)
 810b318:	9801      	ldr	r0, [sp, #4]
 810b31a:	6813      	ldr	r3, [r2, #0]
 810b31c:	b933      	cbnz	r3, 810b32c <_free_r+0x30>
 810b31e:	6063      	str	r3, [r4, #4]
 810b320:	6014      	str	r4, [r2, #0]
 810b322:	b003      	add	sp, #12
 810b324:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810b328:	f000 bca0 	b.w	810bc6c <__malloc_unlock>
 810b32c:	42a3      	cmp	r3, r4
 810b32e:	d908      	bls.n	810b342 <_free_r+0x46>
 810b330:	6825      	ldr	r5, [r4, #0]
 810b332:	1961      	adds	r1, r4, r5
 810b334:	428b      	cmp	r3, r1
 810b336:	bf01      	itttt	eq
 810b338:	6819      	ldreq	r1, [r3, #0]
 810b33a:	685b      	ldreq	r3, [r3, #4]
 810b33c:	1949      	addeq	r1, r1, r5
 810b33e:	6021      	streq	r1, [r4, #0]
 810b340:	e7ed      	b.n	810b31e <_free_r+0x22>
 810b342:	461a      	mov	r2, r3
 810b344:	685b      	ldr	r3, [r3, #4]
 810b346:	b10b      	cbz	r3, 810b34c <_free_r+0x50>
 810b348:	42a3      	cmp	r3, r4
 810b34a:	d9fa      	bls.n	810b342 <_free_r+0x46>
 810b34c:	6811      	ldr	r1, [r2, #0]
 810b34e:	1855      	adds	r5, r2, r1
 810b350:	42a5      	cmp	r5, r4
 810b352:	d10b      	bne.n	810b36c <_free_r+0x70>
 810b354:	6824      	ldr	r4, [r4, #0]
 810b356:	4421      	add	r1, r4
 810b358:	1854      	adds	r4, r2, r1
 810b35a:	42a3      	cmp	r3, r4
 810b35c:	6011      	str	r1, [r2, #0]
 810b35e:	d1e0      	bne.n	810b322 <_free_r+0x26>
 810b360:	681c      	ldr	r4, [r3, #0]
 810b362:	685b      	ldr	r3, [r3, #4]
 810b364:	6053      	str	r3, [r2, #4]
 810b366:	4421      	add	r1, r4
 810b368:	6011      	str	r1, [r2, #0]
 810b36a:	e7da      	b.n	810b322 <_free_r+0x26>
 810b36c:	d902      	bls.n	810b374 <_free_r+0x78>
 810b36e:	230c      	movs	r3, #12
 810b370:	6003      	str	r3, [r0, #0]
 810b372:	e7d6      	b.n	810b322 <_free_r+0x26>
 810b374:	6825      	ldr	r5, [r4, #0]
 810b376:	1961      	adds	r1, r4, r5
 810b378:	428b      	cmp	r3, r1
 810b37a:	bf04      	itt	eq
 810b37c:	6819      	ldreq	r1, [r3, #0]
 810b37e:	685b      	ldreq	r3, [r3, #4]
 810b380:	6063      	str	r3, [r4, #4]
 810b382:	bf04      	itt	eq
 810b384:	1949      	addeq	r1, r1, r5
 810b386:	6021      	streq	r1, [r4, #0]
 810b388:	6054      	str	r4, [r2, #4]
 810b38a:	e7ca      	b.n	810b322 <_free_r+0x26>
 810b38c:	b003      	add	sp, #12
 810b38e:	bd30      	pop	{r4, r5, pc}
 810b390:	100002f8 	.word	0x100002f8

0810b394 <sbrk_aligned>:
 810b394:	b570      	push	{r4, r5, r6, lr}
 810b396:	4e0e      	ldr	r6, [pc, #56]	; (810b3d0 <sbrk_aligned+0x3c>)
 810b398:	460c      	mov	r4, r1
 810b39a:	6831      	ldr	r1, [r6, #0]
 810b39c:	4605      	mov	r5, r0
 810b39e:	b911      	cbnz	r1, 810b3a6 <sbrk_aligned+0x12>
 810b3a0:	f000 fb4a 	bl	810ba38 <_sbrk_r>
 810b3a4:	6030      	str	r0, [r6, #0]
 810b3a6:	4621      	mov	r1, r4
 810b3a8:	4628      	mov	r0, r5
 810b3aa:	f000 fb45 	bl	810ba38 <_sbrk_r>
 810b3ae:	1c43      	adds	r3, r0, #1
 810b3b0:	d00a      	beq.n	810b3c8 <sbrk_aligned+0x34>
 810b3b2:	1cc4      	adds	r4, r0, #3
 810b3b4:	f024 0403 	bic.w	r4, r4, #3
 810b3b8:	42a0      	cmp	r0, r4
 810b3ba:	d007      	beq.n	810b3cc <sbrk_aligned+0x38>
 810b3bc:	1a21      	subs	r1, r4, r0
 810b3be:	4628      	mov	r0, r5
 810b3c0:	f000 fb3a 	bl	810ba38 <_sbrk_r>
 810b3c4:	3001      	adds	r0, #1
 810b3c6:	d101      	bne.n	810b3cc <sbrk_aligned+0x38>
 810b3c8:	f04f 34ff 	mov.w	r4, #4294967295
 810b3cc:	4620      	mov	r0, r4
 810b3ce:	bd70      	pop	{r4, r5, r6, pc}
 810b3d0:	100002fc 	.word	0x100002fc

0810b3d4 <_malloc_r>:
 810b3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b3d8:	1ccd      	adds	r5, r1, #3
 810b3da:	f025 0503 	bic.w	r5, r5, #3
 810b3de:	3508      	adds	r5, #8
 810b3e0:	2d0c      	cmp	r5, #12
 810b3e2:	bf38      	it	cc
 810b3e4:	250c      	movcc	r5, #12
 810b3e6:	2d00      	cmp	r5, #0
 810b3e8:	4607      	mov	r7, r0
 810b3ea:	db01      	blt.n	810b3f0 <_malloc_r+0x1c>
 810b3ec:	42a9      	cmp	r1, r5
 810b3ee:	d905      	bls.n	810b3fc <_malloc_r+0x28>
 810b3f0:	230c      	movs	r3, #12
 810b3f2:	603b      	str	r3, [r7, #0]
 810b3f4:	2600      	movs	r6, #0
 810b3f6:	4630      	mov	r0, r6
 810b3f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810b3fc:	4e2e      	ldr	r6, [pc, #184]	; (810b4b8 <_malloc_r+0xe4>)
 810b3fe:	f000 fc2f 	bl	810bc60 <__malloc_lock>
 810b402:	6833      	ldr	r3, [r6, #0]
 810b404:	461c      	mov	r4, r3
 810b406:	bb34      	cbnz	r4, 810b456 <_malloc_r+0x82>
 810b408:	4629      	mov	r1, r5
 810b40a:	4638      	mov	r0, r7
 810b40c:	f7ff ffc2 	bl	810b394 <sbrk_aligned>
 810b410:	1c43      	adds	r3, r0, #1
 810b412:	4604      	mov	r4, r0
 810b414:	d14d      	bne.n	810b4b2 <_malloc_r+0xde>
 810b416:	6834      	ldr	r4, [r6, #0]
 810b418:	4626      	mov	r6, r4
 810b41a:	2e00      	cmp	r6, #0
 810b41c:	d140      	bne.n	810b4a0 <_malloc_r+0xcc>
 810b41e:	6823      	ldr	r3, [r4, #0]
 810b420:	4631      	mov	r1, r6
 810b422:	4638      	mov	r0, r7
 810b424:	eb04 0803 	add.w	r8, r4, r3
 810b428:	f000 fb06 	bl	810ba38 <_sbrk_r>
 810b42c:	4580      	cmp	r8, r0
 810b42e:	d13a      	bne.n	810b4a6 <_malloc_r+0xd2>
 810b430:	6821      	ldr	r1, [r4, #0]
 810b432:	3503      	adds	r5, #3
 810b434:	1a6d      	subs	r5, r5, r1
 810b436:	f025 0503 	bic.w	r5, r5, #3
 810b43a:	3508      	adds	r5, #8
 810b43c:	2d0c      	cmp	r5, #12
 810b43e:	bf38      	it	cc
 810b440:	250c      	movcc	r5, #12
 810b442:	4629      	mov	r1, r5
 810b444:	4638      	mov	r0, r7
 810b446:	f7ff ffa5 	bl	810b394 <sbrk_aligned>
 810b44a:	3001      	adds	r0, #1
 810b44c:	d02b      	beq.n	810b4a6 <_malloc_r+0xd2>
 810b44e:	6823      	ldr	r3, [r4, #0]
 810b450:	442b      	add	r3, r5
 810b452:	6023      	str	r3, [r4, #0]
 810b454:	e00e      	b.n	810b474 <_malloc_r+0xa0>
 810b456:	6822      	ldr	r2, [r4, #0]
 810b458:	1b52      	subs	r2, r2, r5
 810b45a:	d41e      	bmi.n	810b49a <_malloc_r+0xc6>
 810b45c:	2a0b      	cmp	r2, #11
 810b45e:	d916      	bls.n	810b48e <_malloc_r+0xba>
 810b460:	1961      	adds	r1, r4, r5
 810b462:	42a3      	cmp	r3, r4
 810b464:	6025      	str	r5, [r4, #0]
 810b466:	bf18      	it	ne
 810b468:	6059      	strne	r1, [r3, #4]
 810b46a:	6863      	ldr	r3, [r4, #4]
 810b46c:	bf08      	it	eq
 810b46e:	6031      	streq	r1, [r6, #0]
 810b470:	5162      	str	r2, [r4, r5]
 810b472:	604b      	str	r3, [r1, #4]
 810b474:	4638      	mov	r0, r7
 810b476:	f104 060b 	add.w	r6, r4, #11
 810b47a:	f000 fbf7 	bl	810bc6c <__malloc_unlock>
 810b47e:	f026 0607 	bic.w	r6, r6, #7
 810b482:	1d23      	adds	r3, r4, #4
 810b484:	1af2      	subs	r2, r6, r3
 810b486:	d0b6      	beq.n	810b3f6 <_malloc_r+0x22>
 810b488:	1b9b      	subs	r3, r3, r6
 810b48a:	50a3      	str	r3, [r4, r2]
 810b48c:	e7b3      	b.n	810b3f6 <_malloc_r+0x22>
 810b48e:	6862      	ldr	r2, [r4, #4]
 810b490:	42a3      	cmp	r3, r4
 810b492:	bf0c      	ite	eq
 810b494:	6032      	streq	r2, [r6, #0]
 810b496:	605a      	strne	r2, [r3, #4]
 810b498:	e7ec      	b.n	810b474 <_malloc_r+0xa0>
 810b49a:	4623      	mov	r3, r4
 810b49c:	6864      	ldr	r4, [r4, #4]
 810b49e:	e7b2      	b.n	810b406 <_malloc_r+0x32>
 810b4a0:	4634      	mov	r4, r6
 810b4a2:	6876      	ldr	r6, [r6, #4]
 810b4a4:	e7b9      	b.n	810b41a <_malloc_r+0x46>
 810b4a6:	230c      	movs	r3, #12
 810b4a8:	603b      	str	r3, [r7, #0]
 810b4aa:	4638      	mov	r0, r7
 810b4ac:	f000 fbde 	bl	810bc6c <__malloc_unlock>
 810b4b0:	e7a1      	b.n	810b3f6 <_malloc_r+0x22>
 810b4b2:	6025      	str	r5, [r4, #0]
 810b4b4:	e7de      	b.n	810b474 <_malloc_r+0xa0>
 810b4b6:	bf00      	nop
 810b4b8:	100002f8 	.word	0x100002f8

0810b4bc <__ssputs_r>:
 810b4bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b4c0:	688e      	ldr	r6, [r1, #8]
 810b4c2:	429e      	cmp	r6, r3
 810b4c4:	4682      	mov	sl, r0
 810b4c6:	460c      	mov	r4, r1
 810b4c8:	4690      	mov	r8, r2
 810b4ca:	461f      	mov	r7, r3
 810b4cc:	d838      	bhi.n	810b540 <__ssputs_r+0x84>
 810b4ce:	898a      	ldrh	r2, [r1, #12]
 810b4d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810b4d4:	d032      	beq.n	810b53c <__ssputs_r+0x80>
 810b4d6:	6825      	ldr	r5, [r4, #0]
 810b4d8:	6909      	ldr	r1, [r1, #16]
 810b4da:	eba5 0901 	sub.w	r9, r5, r1
 810b4de:	6965      	ldr	r5, [r4, #20]
 810b4e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810b4e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810b4e8:	3301      	adds	r3, #1
 810b4ea:	444b      	add	r3, r9
 810b4ec:	106d      	asrs	r5, r5, #1
 810b4ee:	429d      	cmp	r5, r3
 810b4f0:	bf38      	it	cc
 810b4f2:	461d      	movcc	r5, r3
 810b4f4:	0553      	lsls	r3, r2, #21
 810b4f6:	d531      	bpl.n	810b55c <__ssputs_r+0xa0>
 810b4f8:	4629      	mov	r1, r5
 810b4fa:	f7ff ff6b 	bl	810b3d4 <_malloc_r>
 810b4fe:	4606      	mov	r6, r0
 810b500:	b950      	cbnz	r0, 810b518 <__ssputs_r+0x5c>
 810b502:	230c      	movs	r3, #12
 810b504:	f8ca 3000 	str.w	r3, [sl]
 810b508:	89a3      	ldrh	r3, [r4, #12]
 810b50a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b50e:	81a3      	strh	r3, [r4, #12]
 810b510:	f04f 30ff 	mov.w	r0, #4294967295
 810b514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b518:	6921      	ldr	r1, [r4, #16]
 810b51a:	464a      	mov	r2, r9
 810b51c:	f7fb ff3e 	bl	810739c <memcpy>
 810b520:	89a3      	ldrh	r3, [r4, #12]
 810b522:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810b526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810b52a:	81a3      	strh	r3, [r4, #12]
 810b52c:	6126      	str	r6, [r4, #16]
 810b52e:	6165      	str	r5, [r4, #20]
 810b530:	444e      	add	r6, r9
 810b532:	eba5 0509 	sub.w	r5, r5, r9
 810b536:	6026      	str	r6, [r4, #0]
 810b538:	60a5      	str	r5, [r4, #8]
 810b53a:	463e      	mov	r6, r7
 810b53c:	42be      	cmp	r6, r7
 810b53e:	d900      	bls.n	810b542 <__ssputs_r+0x86>
 810b540:	463e      	mov	r6, r7
 810b542:	6820      	ldr	r0, [r4, #0]
 810b544:	4632      	mov	r2, r6
 810b546:	4641      	mov	r1, r8
 810b548:	f000 fb70 	bl	810bc2c <memmove>
 810b54c:	68a3      	ldr	r3, [r4, #8]
 810b54e:	1b9b      	subs	r3, r3, r6
 810b550:	60a3      	str	r3, [r4, #8]
 810b552:	6823      	ldr	r3, [r4, #0]
 810b554:	4433      	add	r3, r6
 810b556:	6023      	str	r3, [r4, #0]
 810b558:	2000      	movs	r0, #0
 810b55a:	e7db      	b.n	810b514 <__ssputs_r+0x58>
 810b55c:	462a      	mov	r2, r5
 810b55e:	f000 fb8b 	bl	810bc78 <_realloc_r>
 810b562:	4606      	mov	r6, r0
 810b564:	2800      	cmp	r0, #0
 810b566:	d1e1      	bne.n	810b52c <__ssputs_r+0x70>
 810b568:	6921      	ldr	r1, [r4, #16]
 810b56a:	4650      	mov	r0, sl
 810b56c:	f7ff fec6 	bl	810b2fc <_free_r>
 810b570:	e7c7      	b.n	810b502 <__ssputs_r+0x46>
	...

0810b574 <_svfiprintf_r>:
 810b574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b578:	4698      	mov	r8, r3
 810b57a:	898b      	ldrh	r3, [r1, #12]
 810b57c:	061b      	lsls	r3, r3, #24
 810b57e:	b09d      	sub	sp, #116	; 0x74
 810b580:	4607      	mov	r7, r0
 810b582:	460d      	mov	r5, r1
 810b584:	4614      	mov	r4, r2
 810b586:	d50e      	bpl.n	810b5a6 <_svfiprintf_r+0x32>
 810b588:	690b      	ldr	r3, [r1, #16]
 810b58a:	b963      	cbnz	r3, 810b5a6 <_svfiprintf_r+0x32>
 810b58c:	2140      	movs	r1, #64	; 0x40
 810b58e:	f7ff ff21 	bl	810b3d4 <_malloc_r>
 810b592:	6028      	str	r0, [r5, #0]
 810b594:	6128      	str	r0, [r5, #16]
 810b596:	b920      	cbnz	r0, 810b5a2 <_svfiprintf_r+0x2e>
 810b598:	230c      	movs	r3, #12
 810b59a:	603b      	str	r3, [r7, #0]
 810b59c:	f04f 30ff 	mov.w	r0, #4294967295
 810b5a0:	e0d1      	b.n	810b746 <_svfiprintf_r+0x1d2>
 810b5a2:	2340      	movs	r3, #64	; 0x40
 810b5a4:	616b      	str	r3, [r5, #20]
 810b5a6:	2300      	movs	r3, #0
 810b5a8:	9309      	str	r3, [sp, #36]	; 0x24
 810b5aa:	2320      	movs	r3, #32
 810b5ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810b5b0:	f8cd 800c 	str.w	r8, [sp, #12]
 810b5b4:	2330      	movs	r3, #48	; 0x30
 810b5b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810b760 <_svfiprintf_r+0x1ec>
 810b5ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810b5be:	f04f 0901 	mov.w	r9, #1
 810b5c2:	4623      	mov	r3, r4
 810b5c4:	469a      	mov	sl, r3
 810b5c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b5ca:	b10a      	cbz	r2, 810b5d0 <_svfiprintf_r+0x5c>
 810b5cc:	2a25      	cmp	r2, #37	; 0x25
 810b5ce:	d1f9      	bne.n	810b5c4 <_svfiprintf_r+0x50>
 810b5d0:	ebba 0b04 	subs.w	fp, sl, r4
 810b5d4:	d00b      	beq.n	810b5ee <_svfiprintf_r+0x7a>
 810b5d6:	465b      	mov	r3, fp
 810b5d8:	4622      	mov	r2, r4
 810b5da:	4629      	mov	r1, r5
 810b5dc:	4638      	mov	r0, r7
 810b5de:	f7ff ff6d 	bl	810b4bc <__ssputs_r>
 810b5e2:	3001      	adds	r0, #1
 810b5e4:	f000 80aa 	beq.w	810b73c <_svfiprintf_r+0x1c8>
 810b5e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b5ea:	445a      	add	r2, fp
 810b5ec:	9209      	str	r2, [sp, #36]	; 0x24
 810b5ee:	f89a 3000 	ldrb.w	r3, [sl]
 810b5f2:	2b00      	cmp	r3, #0
 810b5f4:	f000 80a2 	beq.w	810b73c <_svfiprintf_r+0x1c8>
 810b5f8:	2300      	movs	r3, #0
 810b5fa:	f04f 32ff 	mov.w	r2, #4294967295
 810b5fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810b602:	f10a 0a01 	add.w	sl, sl, #1
 810b606:	9304      	str	r3, [sp, #16]
 810b608:	9307      	str	r3, [sp, #28]
 810b60a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810b60e:	931a      	str	r3, [sp, #104]	; 0x68
 810b610:	4654      	mov	r4, sl
 810b612:	2205      	movs	r2, #5
 810b614:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b618:	4851      	ldr	r0, [pc, #324]	; (810b760 <_svfiprintf_r+0x1ec>)
 810b61a:	f7f4 fe69 	bl	81002f0 <memchr>
 810b61e:	9a04      	ldr	r2, [sp, #16]
 810b620:	b9d8      	cbnz	r0, 810b65a <_svfiprintf_r+0xe6>
 810b622:	06d0      	lsls	r0, r2, #27
 810b624:	bf44      	itt	mi
 810b626:	2320      	movmi	r3, #32
 810b628:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b62c:	0711      	lsls	r1, r2, #28
 810b62e:	bf44      	itt	mi
 810b630:	232b      	movmi	r3, #43	; 0x2b
 810b632:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b636:	f89a 3000 	ldrb.w	r3, [sl]
 810b63a:	2b2a      	cmp	r3, #42	; 0x2a
 810b63c:	d015      	beq.n	810b66a <_svfiprintf_r+0xf6>
 810b63e:	9a07      	ldr	r2, [sp, #28]
 810b640:	4654      	mov	r4, sl
 810b642:	2000      	movs	r0, #0
 810b644:	f04f 0c0a 	mov.w	ip, #10
 810b648:	4621      	mov	r1, r4
 810b64a:	f811 3b01 	ldrb.w	r3, [r1], #1
 810b64e:	3b30      	subs	r3, #48	; 0x30
 810b650:	2b09      	cmp	r3, #9
 810b652:	d94e      	bls.n	810b6f2 <_svfiprintf_r+0x17e>
 810b654:	b1b0      	cbz	r0, 810b684 <_svfiprintf_r+0x110>
 810b656:	9207      	str	r2, [sp, #28]
 810b658:	e014      	b.n	810b684 <_svfiprintf_r+0x110>
 810b65a:	eba0 0308 	sub.w	r3, r0, r8
 810b65e:	fa09 f303 	lsl.w	r3, r9, r3
 810b662:	4313      	orrs	r3, r2
 810b664:	9304      	str	r3, [sp, #16]
 810b666:	46a2      	mov	sl, r4
 810b668:	e7d2      	b.n	810b610 <_svfiprintf_r+0x9c>
 810b66a:	9b03      	ldr	r3, [sp, #12]
 810b66c:	1d19      	adds	r1, r3, #4
 810b66e:	681b      	ldr	r3, [r3, #0]
 810b670:	9103      	str	r1, [sp, #12]
 810b672:	2b00      	cmp	r3, #0
 810b674:	bfbb      	ittet	lt
 810b676:	425b      	neglt	r3, r3
 810b678:	f042 0202 	orrlt.w	r2, r2, #2
 810b67c:	9307      	strge	r3, [sp, #28]
 810b67e:	9307      	strlt	r3, [sp, #28]
 810b680:	bfb8      	it	lt
 810b682:	9204      	strlt	r2, [sp, #16]
 810b684:	7823      	ldrb	r3, [r4, #0]
 810b686:	2b2e      	cmp	r3, #46	; 0x2e
 810b688:	d10c      	bne.n	810b6a4 <_svfiprintf_r+0x130>
 810b68a:	7863      	ldrb	r3, [r4, #1]
 810b68c:	2b2a      	cmp	r3, #42	; 0x2a
 810b68e:	d135      	bne.n	810b6fc <_svfiprintf_r+0x188>
 810b690:	9b03      	ldr	r3, [sp, #12]
 810b692:	1d1a      	adds	r2, r3, #4
 810b694:	681b      	ldr	r3, [r3, #0]
 810b696:	9203      	str	r2, [sp, #12]
 810b698:	2b00      	cmp	r3, #0
 810b69a:	bfb8      	it	lt
 810b69c:	f04f 33ff 	movlt.w	r3, #4294967295
 810b6a0:	3402      	adds	r4, #2
 810b6a2:	9305      	str	r3, [sp, #20]
 810b6a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810b770 <_svfiprintf_r+0x1fc>
 810b6a8:	7821      	ldrb	r1, [r4, #0]
 810b6aa:	2203      	movs	r2, #3
 810b6ac:	4650      	mov	r0, sl
 810b6ae:	f7f4 fe1f 	bl	81002f0 <memchr>
 810b6b2:	b140      	cbz	r0, 810b6c6 <_svfiprintf_r+0x152>
 810b6b4:	2340      	movs	r3, #64	; 0x40
 810b6b6:	eba0 000a 	sub.w	r0, r0, sl
 810b6ba:	fa03 f000 	lsl.w	r0, r3, r0
 810b6be:	9b04      	ldr	r3, [sp, #16]
 810b6c0:	4303      	orrs	r3, r0
 810b6c2:	3401      	adds	r4, #1
 810b6c4:	9304      	str	r3, [sp, #16]
 810b6c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b6ca:	4826      	ldr	r0, [pc, #152]	; (810b764 <_svfiprintf_r+0x1f0>)
 810b6cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810b6d0:	2206      	movs	r2, #6
 810b6d2:	f7f4 fe0d 	bl	81002f0 <memchr>
 810b6d6:	2800      	cmp	r0, #0
 810b6d8:	d038      	beq.n	810b74c <_svfiprintf_r+0x1d8>
 810b6da:	4b23      	ldr	r3, [pc, #140]	; (810b768 <_svfiprintf_r+0x1f4>)
 810b6dc:	bb1b      	cbnz	r3, 810b726 <_svfiprintf_r+0x1b2>
 810b6de:	9b03      	ldr	r3, [sp, #12]
 810b6e0:	3307      	adds	r3, #7
 810b6e2:	f023 0307 	bic.w	r3, r3, #7
 810b6e6:	3308      	adds	r3, #8
 810b6e8:	9303      	str	r3, [sp, #12]
 810b6ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b6ec:	4433      	add	r3, r6
 810b6ee:	9309      	str	r3, [sp, #36]	; 0x24
 810b6f0:	e767      	b.n	810b5c2 <_svfiprintf_r+0x4e>
 810b6f2:	fb0c 3202 	mla	r2, ip, r2, r3
 810b6f6:	460c      	mov	r4, r1
 810b6f8:	2001      	movs	r0, #1
 810b6fa:	e7a5      	b.n	810b648 <_svfiprintf_r+0xd4>
 810b6fc:	2300      	movs	r3, #0
 810b6fe:	3401      	adds	r4, #1
 810b700:	9305      	str	r3, [sp, #20]
 810b702:	4619      	mov	r1, r3
 810b704:	f04f 0c0a 	mov.w	ip, #10
 810b708:	4620      	mov	r0, r4
 810b70a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810b70e:	3a30      	subs	r2, #48	; 0x30
 810b710:	2a09      	cmp	r2, #9
 810b712:	d903      	bls.n	810b71c <_svfiprintf_r+0x1a8>
 810b714:	2b00      	cmp	r3, #0
 810b716:	d0c5      	beq.n	810b6a4 <_svfiprintf_r+0x130>
 810b718:	9105      	str	r1, [sp, #20]
 810b71a:	e7c3      	b.n	810b6a4 <_svfiprintf_r+0x130>
 810b71c:	fb0c 2101 	mla	r1, ip, r1, r2
 810b720:	4604      	mov	r4, r0
 810b722:	2301      	movs	r3, #1
 810b724:	e7f0      	b.n	810b708 <_svfiprintf_r+0x194>
 810b726:	ab03      	add	r3, sp, #12
 810b728:	9300      	str	r3, [sp, #0]
 810b72a:	462a      	mov	r2, r5
 810b72c:	4b0f      	ldr	r3, [pc, #60]	; (810b76c <_svfiprintf_r+0x1f8>)
 810b72e:	a904      	add	r1, sp, #16
 810b730:	4638      	mov	r0, r7
 810b732:	f7fb fee9 	bl	8107508 <_printf_float>
 810b736:	1c42      	adds	r2, r0, #1
 810b738:	4606      	mov	r6, r0
 810b73a:	d1d6      	bne.n	810b6ea <_svfiprintf_r+0x176>
 810b73c:	89ab      	ldrh	r3, [r5, #12]
 810b73e:	065b      	lsls	r3, r3, #25
 810b740:	f53f af2c 	bmi.w	810b59c <_svfiprintf_r+0x28>
 810b744:	9809      	ldr	r0, [sp, #36]	; 0x24
 810b746:	b01d      	add	sp, #116	; 0x74
 810b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b74c:	ab03      	add	r3, sp, #12
 810b74e:	9300      	str	r3, [sp, #0]
 810b750:	462a      	mov	r2, r5
 810b752:	4b06      	ldr	r3, [pc, #24]	; (810b76c <_svfiprintf_r+0x1f8>)
 810b754:	a904      	add	r1, sp, #16
 810b756:	4638      	mov	r0, r7
 810b758:	f7fc f97a 	bl	8107a50 <_printf_i>
 810b75c:	e7eb      	b.n	810b736 <_svfiprintf_r+0x1c2>
 810b75e:	bf00      	nop
 810b760:	0810c58c 	.word	0x0810c58c
 810b764:	0810c596 	.word	0x0810c596
 810b768:	08107509 	.word	0x08107509
 810b76c:	0810b4bd 	.word	0x0810b4bd
 810b770:	0810c592 	.word	0x0810c592

0810b774 <__sfputc_r>:
 810b774:	6893      	ldr	r3, [r2, #8]
 810b776:	3b01      	subs	r3, #1
 810b778:	2b00      	cmp	r3, #0
 810b77a:	b410      	push	{r4}
 810b77c:	6093      	str	r3, [r2, #8]
 810b77e:	da08      	bge.n	810b792 <__sfputc_r+0x1e>
 810b780:	6994      	ldr	r4, [r2, #24]
 810b782:	42a3      	cmp	r3, r4
 810b784:	db01      	blt.n	810b78a <__sfputc_r+0x16>
 810b786:	290a      	cmp	r1, #10
 810b788:	d103      	bne.n	810b792 <__sfputc_r+0x1e>
 810b78a:	f85d 4b04 	ldr.w	r4, [sp], #4
 810b78e:	f7fd bbf7 	b.w	8108f80 <__swbuf_r>
 810b792:	6813      	ldr	r3, [r2, #0]
 810b794:	1c58      	adds	r0, r3, #1
 810b796:	6010      	str	r0, [r2, #0]
 810b798:	7019      	strb	r1, [r3, #0]
 810b79a:	4608      	mov	r0, r1
 810b79c:	f85d 4b04 	ldr.w	r4, [sp], #4
 810b7a0:	4770      	bx	lr

0810b7a2 <__sfputs_r>:
 810b7a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b7a4:	4606      	mov	r6, r0
 810b7a6:	460f      	mov	r7, r1
 810b7a8:	4614      	mov	r4, r2
 810b7aa:	18d5      	adds	r5, r2, r3
 810b7ac:	42ac      	cmp	r4, r5
 810b7ae:	d101      	bne.n	810b7b4 <__sfputs_r+0x12>
 810b7b0:	2000      	movs	r0, #0
 810b7b2:	e007      	b.n	810b7c4 <__sfputs_r+0x22>
 810b7b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b7b8:	463a      	mov	r2, r7
 810b7ba:	4630      	mov	r0, r6
 810b7bc:	f7ff ffda 	bl	810b774 <__sfputc_r>
 810b7c0:	1c43      	adds	r3, r0, #1
 810b7c2:	d1f3      	bne.n	810b7ac <__sfputs_r+0xa>
 810b7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810b7c8 <_vfiprintf_r>:
 810b7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b7cc:	460d      	mov	r5, r1
 810b7ce:	b09d      	sub	sp, #116	; 0x74
 810b7d0:	4614      	mov	r4, r2
 810b7d2:	4698      	mov	r8, r3
 810b7d4:	4606      	mov	r6, r0
 810b7d6:	b118      	cbz	r0, 810b7e0 <_vfiprintf_r+0x18>
 810b7d8:	6983      	ldr	r3, [r0, #24]
 810b7da:	b90b      	cbnz	r3, 810b7e0 <_vfiprintf_r+0x18>
 810b7dc:	f7fe fc24 	bl	810a028 <__sinit>
 810b7e0:	4b89      	ldr	r3, [pc, #548]	; (810ba08 <_vfiprintf_r+0x240>)
 810b7e2:	429d      	cmp	r5, r3
 810b7e4:	d11b      	bne.n	810b81e <_vfiprintf_r+0x56>
 810b7e6:	6875      	ldr	r5, [r6, #4]
 810b7e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b7ea:	07d9      	lsls	r1, r3, #31
 810b7ec:	d405      	bmi.n	810b7fa <_vfiprintf_r+0x32>
 810b7ee:	89ab      	ldrh	r3, [r5, #12]
 810b7f0:	059a      	lsls	r2, r3, #22
 810b7f2:	d402      	bmi.n	810b7fa <_vfiprintf_r+0x32>
 810b7f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b7f6:	f7ff f828 	bl	810a84a <__retarget_lock_acquire_recursive>
 810b7fa:	89ab      	ldrh	r3, [r5, #12]
 810b7fc:	071b      	lsls	r3, r3, #28
 810b7fe:	d501      	bpl.n	810b804 <_vfiprintf_r+0x3c>
 810b800:	692b      	ldr	r3, [r5, #16]
 810b802:	b9eb      	cbnz	r3, 810b840 <_vfiprintf_r+0x78>
 810b804:	4629      	mov	r1, r5
 810b806:	4630      	mov	r0, r6
 810b808:	f7fd fc0c 	bl	8109024 <__swsetup_r>
 810b80c:	b1c0      	cbz	r0, 810b840 <_vfiprintf_r+0x78>
 810b80e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b810:	07dc      	lsls	r4, r3, #31
 810b812:	d50e      	bpl.n	810b832 <_vfiprintf_r+0x6a>
 810b814:	f04f 30ff 	mov.w	r0, #4294967295
 810b818:	b01d      	add	sp, #116	; 0x74
 810b81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b81e:	4b7b      	ldr	r3, [pc, #492]	; (810ba0c <_vfiprintf_r+0x244>)
 810b820:	429d      	cmp	r5, r3
 810b822:	d101      	bne.n	810b828 <_vfiprintf_r+0x60>
 810b824:	68b5      	ldr	r5, [r6, #8]
 810b826:	e7df      	b.n	810b7e8 <_vfiprintf_r+0x20>
 810b828:	4b79      	ldr	r3, [pc, #484]	; (810ba10 <_vfiprintf_r+0x248>)
 810b82a:	429d      	cmp	r5, r3
 810b82c:	bf08      	it	eq
 810b82e:	68f5      	ldreq	r5, [r6, #12]
 810b830:	e7da      	b.n	810b7e8 <_vfiprintf_r+0x20>
 810b832:	89ab      	ldrh	r3, [r5, #12]
 810b834:	0598      	lsls	r0, r3, #22
 810b836:	d4ed      	bmi.n	810b814 <_vfiprintf_r+0x4c>
 810b838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b83a:	f7ff f807 	bl	810a84c <__retarget_lock_release_recursive>
 810b83e:	e7e9      	b.n	810b814 <_vfiprintf_r+0x4c>
 810b840:	2300      	movs	r3, #0
 810b842:	9309      	str	r3, [sp, #36]	; 0x24
 810b844:	2320      	movs	r3, #32
 810b846:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810b84a:	f8cd 800c 	str.w	r8, [sp, #12]
 810b84e:	2330      	movs	r3, #48	; 0x30
 810b850:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810ba14 <_vfiprintf_r+0x24c>
 810b854:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810b858:	f04f 0901 	mov.w	r9, #1
 810b85c:	4623      	mov	r3, r4
 810b85e:	469a      	mov	sl, r3
 810b860:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b864:	b10a      	cbz	r2, 810b86a <_vfiprintf_r+0xa2>
 810b866:	2a25      	cmp	r2, #37	; 0x25
 810b868:	d1f9      	bne.n	810b85e <_vfiprintf_r+0x96>
 810b86a:	ebba 0b04 	subs.w	fp, sl, r4
 810b86e:	d00b      	beq.n	810b888 <_vfiprintf_r+0xc0>
 810b870:	465b      	mov	r3, fp
 810b872:	4622      	mov	r2, r4
 810b874:	4629      	mov	r1, r5
 810b876:	4630      	mov	r0, r6
 810b878:	f7ff ff93 	bl	810b7a2 <__sfputs_r>
 810b87c:	3001      	adds	r0, #1
 810b87e:	f000 80aa 	beq.w	810b9d6 <_vfiprintf_r+0x20e>
 810b882:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b884:	445a      	add	r2, fp
 810b886:	9209      	str	r2, [sp, #36]	; 0x24
 810b888:	f89a 3000 	ldrb.w	r3, [sl]
 810b88c:	2b00      	cmp	r3, #0
 810b88e:	f000 80a2 	beq.w	810b9d6 <_vfiprintf_r+0x20e>
 810b892:	2300      	movs	r3, #0
 810b894:	f04f 32ff 	mov.w	r2, #4294967295
 810b898:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810b89c:	f10a 0a01 	add.w	sl, sl, #1
 810b8a0:	9304      	str	r3, [sp, #16]
 810b8a2:	9307      	str	r3, [sp, #28]
 810b8a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810b8a8:	931a      	str	r3, [sp, #104]	; 0x68
 810b8aa:	4654      	mov	r4, sl
 810b8ac:	2205      	movs	r2, #5
 810b8ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b8b2:	4858      	ldr	r0, [pc, #352]	; (810ba14 <_vfiprintf_r+0x24c>)
 810b8b4:	f7f4 fd1c 	bl	81002f0 <memchr>
 810b8b8:	9a04      	ldr	r2, [sp, #16]
 810b8ba:	b9d8      	cbnz	r0, 810b8f4 <_vfiprintf_r+0x12c>
 810b8bc:	06d1      	lsls	r1, r2, #27
 810b8be:	bf44      	itt	mi
 810b8c0:	2320      	movmi	r3, #32
 810b8c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b8c6:	0713      	lsls	r3, r2, #28
 810b8c8:	bf44      	itt	mi
 810b8ca:	232b      	movmi	r3, #43	; 0x2b
 810b8cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b8d0:	f89a 3000 	ldrb.w	r3, [sl]
 810b8d4:	2b2a      	cmp	r3, #42	; 0x2a
 810b8d6:	d015      	beq.n	810b904 <_vfiprintf_r+0x13c>
 810b8d8:	9a07      	ldr	r2, [sp, #28]
 810b8da:	4654      	mov	r4, sl
 810b8dc:	2000      	movs	r0, #0
 810b8de:	f04f 0c0a 	mov.w	ip, #10
 810b8e2:	4621      	mov	r1, r4
 810b8e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 810b8e8:	3b30      	subs	r3, #48	; 0x30
 810b8ea:	2b09      	cmp	r3, #9
 810b8ec:	d94e      	bls.n	810b98c <_vfiprintf_r+0x1c4>
 810b8ee:	b1b0      	cbz	r0, 810b91e <_vfiprintf_r+0x156>
 810b8f0:	9207      	str	r2, [sp, #28]
 810b8f2:	e014      	b.n	810b91e <_vfiprintf_r+0x156>
 810b8f4:	eba0 0308 	sub.w	r3, r0, r8
 810b8f8:	fa09 f303 	lsl.w	r3, r9, r3
 810b8fc:	4313      	orrs	r3, r2
 810b8fe:	9304      	str	r3, [sp, #16]
 810b900:	46a2      	mov	sl, r4
 810b902:	e7d2      	b.n	810b8aa <_vfiprintf_r+0xe2>
 810b904:	9b03      	ldr	r3, [sp, #12]
 810b906:	1d19      	adds	r1, r3, #4
 810b908:	681b      	ldr	r3, [r3, #0]
 810b90a:	9103      	str	r1, [sp, #12]
 810b90c:	2b00      	cmp	r3, #0
 810b90e:	bfbb      	ittet	lt
 810b910:	425b      	neglt	r3, r3
 810b912:	f042 0202 	orrlt.w	r2, r2, #2
 810b916:	9307      	strge	r3, [sp, #28]
 810b918:	9307      	strlt	r3, [sp, #28]
 810b91a:	bfb8      	it	lt
 810b91c:	9204      	strlt	r2, [sp, #16]
 810b91e:	7823      	ldrb	r3, [r4, #0]
 810b920:	2b2e      	cmp	r3, #46	; 0x2e
 810b922:	d10c      	bne.n	810b93e <_vfiprintf_r+0x176>
 810b924:	7863      	ldrb	r3, [r4, #1]
 810b926:	2b2a      	cmp	r3, #42	; 0x2a
 810b928:	d135      	bne.n	810b996 <_vfiprintf_r+0x1ce>
 810b92a:	9b03      	ldr	r3, [sp, #12]
 810b92c:	1d1a      	adds	r2, r3, #4
 810b92e:	681b      	ldr	r3, [r3, #0]
 810b930:	9203      	str	r2, [sp, #12]
 810b932:	2b00      	cmp	r3, #0
 810b934:	bfb8      	it	lt
 810b936:	f04f 33ff 	movlt.w	r3, #4294967295
 810b93a:	3402      	adds	r4, #2
 810b93c:	9305      	str	r3, [sp, #20]
 810b93e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810ba24 <_vfiprintf_r+0x25c>
 810b942:	7821      	ldrb	r1, [r4, #0]
 810b944:	2203      	movs	r2, #3
 810b946:	4650      	mov	r0, sl
 810b948:	f7f4 fcd2 	bl	81002f0 <memchr>
 810b94c:	b140      	cbz	r0, 810b960 <_vfiprintf_r+0x198>
 810b94e:	2340      	movs	r3, #64	; 0x40
 810b950:	eba0 000a 	sub.w	r0, r0, sl
 810b954:	fa03 f000 	lsl.w	r0, r3, r0
 810b958:	9b04      	ldr	r3, [sp, #16]
 810b95a:	4303      	orrs	r3, r0
 810b95c:	3401      	adds	r4, #1
 810b95e:	9304      	str	r3, [sp, #16]
 810b960:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b964:	482c      	ldr	r0, [pc, #176]	; (810ba18 <_vfiprintf_r+0x250>)
 810b966:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810b96a:	2206      	movs	r2, #6
 810b96c:	f7f4 fcc0 	bl	81002f0 <memchr>
 810b970:	2800      	cmp	r0, #0
 810b972:	d03f      	beq.n	810b9f4 <_vfiprintf_r+0x22c>
 810b974:	4b29      	ldr	r3, [pc, #164]	; (810ba1c <_vfiprintf_r+0x254>)
 810b976:	bb1b      	cbnz	r3, 810b9c0 <_vfiprintf_r+0x1f8>
 810b978:	9b03      	ldr	r3, [sp, #12]
 810b97a:	3307      	adds	r3, #7
 810b97c:	f023 0307 	bic.w	r3, r3, #7
 810b980:	3308      	adds	r3, #8
 810b982:	9303      	str	r3, [sp, #12]
 810b984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b986:	443b      	add	r3, r7
 810b988:	9309      	str	r3, [sp, #36]	; 0x24
 810b98a:	e767      	b.n	810b85c <_vfiprintf_r+0x94>
 810b98c:	fb0c 3202 	mla	r2, ip, r2, r3
 810b990:	460c      	mov	r4, r1
 810b992:	2001      	movs	r0, #1
 810b994:	e7a5      	b.n	810b8e2 <_vfiprintf_r+0x11a>
 810b996:	2300      	movs	r3, #0
 810b998:	3401      	adds	r4, #1
 810b99a:	9305      	str	r3, [sp, #20]
 810b99c:	4619      	mov	r1, r3
 810b99e:	f04f 0c0a 	mov.w	ip, #10
 810b9a2:	4620      	mov	r0, r4
 810b9a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 810b9a8:	3a30      	subs	r2, #48	; 0x30
 810b9aa:	2a09      	cmp	r2, #9
 810b9ac:	d903      	bls.n	810b9b6 <_vfiprintf_r+0x1ee>
 810b9ae:	2b00      	cmp	r3, #0
 810b9b0:	d0c5      	beq.n	810b93e <_vfiprintf_r+0x176>
 810b9b2:	9105      	str	r1, [sp, #20]
 810b9b4:	e7c3      	b.n	810b93e <_vfiprintf_r+0x176>
 810b9b6:	fb0c 2101 	mla	r1, ip, r1, r2
 810b9ba:	4604      	mov	r4, r0
 810b9bc:	2301      	movs	r3, #1
 810b9be:	e7f0      	b.n	810b9a2 <_vfiprintf_r+0x1da>
 810b9c0:	ab03      	add	r3, sp, #12
 810b9c2:	9300      	str	r3, [sp, #0]
 810b9c4:	462a      	mov	r2, r5
 810b9c6:	4b16      	ldr	r3, [pc, #88]	; (810ba20 <_vfiprintf_r+0x258>)
 810b9c8:	a904      	add	r1, sp, #16
 810b9ca:	4630      	mov	r0, r6
 810b9cc:	f7fb fd9c 	bl	8107508 <_printf_float>
 810b9d0:	4607      	mov	r7, r0
 810b9d2:	1c78      	adds	r0, r7, #1
 810b9d4:	d1d6      	bne.n	810b984 <_vfiprintf_r+0x1bc>
 810b9d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810b9d8:	07d9      	lsls	r1, r3, #31
 810b9da:	d405      	bmi.n	810b9e8 <_vfiprintf_r+0x220>
 810b9dc:	89ab      	ldrh	r3, [r5, #12]
 810b9de:	059a      	lsls	r2, r3, #22
 810b9e0:	d402      	bmi.n	810b9e8 <_vfiprintf_r+0x220>
 810b9e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810b9e4:	f7fe ff32 	bl	810a84c <__retarget_lock_release_recursive>
 810b9e8:	89ab      	ldrh	r3, [r5, #12]
 810b9ea:	065b      	lsls	r3, r3, #25
 810b9ec:	f53f af12 	bmi.w	810b814 <_vfiprintf_r+0x4c>
 810b9f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 810b9f2:	e711      	b.n	810b818 <_vfiprintf_r+0x50>
 810b9f4:	ab03      	add	r3, sp, #12
 810b9f6:	9300      	str	r3, [sp, #0]
 810b9f8:	462a      	mov	r2, r5
 810b9fa:	4b09      	ldr	r3, [pc, #36]	; (810ba20 <_vfiprintf_r+0x258>)
 810b9fc:	a904      	add	r1, sp, #16
 810b9fe:	4630      	mov	r0, r6
 810ba00:	f7fc f826 	bl	8107a50 <_printf_i>
 810ba04:	e7e4      	b.n	810b9d0 <_vfiprintf_r+0x208>
 810ba06:	bf00      	nop
 810ba08:	0810c374 	.word	0x0810c374
 810ba0c:	0810c394 	.word	0x0810c394
 810ba10:	0810c354 	.word	0x0810c354
 810ba14:	0810c58c 	.word	0x0810c58c
 810ba18:	0810c596 	.word	0x0810c596
 810ba1c:	08107509 	.word	0x08107509
 810ba20:	0810b7a3 	.word	0x0810b7a3
 810ba24:	0810c592 	.word	0x0810c592

0810ba28 <nan>:
 810ba28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810ba30 <nan+0x8>
 810ba2c:	4770      	bx	lr
 810ba2e:	bf00      	nop
 810ba30:	00000000 	.word	0x00000000
 810ba34:	7ff80000 	.word	0x7ff80000

0810ba38 <_sbrk_r>:
 810ba38:	b538      	push	{r3, r4, r5, lr}
 810ba3a:	4d06      	ldr	r5, [pc, #24]	; (810ba54 <_sbrk_r+0x1c>)
 810ba3c:	2300      	movs	r3, #0
 810ba3e:	4604      	mov	r4, r0
 810ba40:	4608      	mov	r0, r1
 810ba42:	602b      	str	r3, [r5, #0]
 810ba44:	f7f6 fcd2 	bl	81023ec <_sbrk>
 810ba48:	1c43      	adds	r3, r0, #1
 810ba4a:	d102      	bne.n	810ba52 <_sbrk_r+0x1a>
 810ba4c:	682b      	ldr	r3, [r5, #0]
 810ba4e:	b103      	cbz	r3, 810ba52 <_sbrk_r+0x1a>
 810ba50:	6023      	str	r3, [r4, #0]
 810ba52:	bd38      	pop	{r3, r4, r5, pc}
 810ba54:	10000300 	.word	0x10000300

0810ba58 <__sread>:
 810ba58:	b510      	push	{r4, lr}
 810ba5a:	460c      	mov	r4, r1
 810ba5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ba60:	f000 f93a 	bl	810bcd8 <_read_r>
 810ba64:	2800      	cmp	r0, #0
 810ba66:	bfab      	itete	ge
 810ba68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810ba6a:	89a3      	ldrhlt	r3, [r4, #12]
 810ba6c:	181b      	addge	r3, r3, r0
 810ba6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810ba72:	bfac      	ite	ge
 810ba74:	6563      	strge	r3, [r4, #84]	; 0x54
 810ba76:	81a3      	strhlt	r3, [r4, #12]
 810ba78:	bd10      	pop	{r4, pc}

0810ba7a <__swrite>:
 810ba7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ba7e:	461f      	mov	r7, r3
 810ba80:	898b      	ldrh	r3, [r1, #12]
 810ba82:	05db      	lsls	r3, r3, #23
 810ba84:	4605      	mov	r5, r0
 810ba86:	460c      	mov	r4, r1
 810ba88:	4616      	mov	r6, r2
 810ba8a:	d505      	bpl.n	810ba98 <__swrite+0x1e>
 810ba8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810ba90:	2302      	movs	r3, #2
 810ba92:	2200      	movs	r2, #0
 810ba94:	f000 f8b8 	bl	810bc08 <_lseek_r>
 810ba98:	89a3      	ldrh	r3, [r4, #12]
 810ba9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810ba9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810baa2:	81a3      	strh	r3, [r4, #12]
 810baa4:	4632      	mov	r2, r6
 810baa6:	463b      	mov	r3, r7
 810baa8:	4628      	mov	r0, r5
 810baaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810baae:	f000 b837 	b.w	810bb20 <_write_r>

0810bab2 <__sseek>:
 810bab2:	b510      	push	{r4, lr}
 810bab4:	460c      	mov	r4, r1
 810bab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810baba:	f000 f8a5 	bl	810bc08 <_lseek_r>
 810babe:	1c43      	adds	r3, r0, #1
 810bac0:	89a3      	ldrh	r3, [r4, #12]
 810bac2:	bf15      	itete	ne
 810bac4:	6560      	strne	r0, [r4, #84]	; 0x54
 810bac6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810baca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810bace:	81a3      	strheq	r3, [r4, #12]
 810bad0:	bf18      	it	ne
 810bad2:	81a3      	strhne	r3, [r4, #12]
 810bad4:	bd10      	pop	{r4, pc}

0810bad6 <__sclose>:
 810bad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810bada:	f000 b851 	b.w	810bb80 <_close_r>

0810bade <strncmp>:
 810bade:	b510      	push	{r4, lr}
 810bae0:	b17a      	cbz	r2, 810bb02 <strncmp+0x24>
 810bae2:	4603      	mov	r3, r0
 810bae4:	3901      	subs	r1, #1
 810bae6:	1884      	adds	r4, r0, r2
 810bae8:	f813 0b01 	ldrb.w	r0, [r3], #1
 810baec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810baf0:	4290      	cmp	r0, r2
 810baf2:	d101      	bne.n	810baf8 <strncmp+0x1a>
 810baf4:	42a3      	cmp	r3, r4
 810baf6:	d101      	bne.n	810bafc <strncmp+0x1e>
 810baf8:	1a80      	subs	r0, r0, r2
 810bafa:	bd10      	pop	{r4, pc}
 810bafc:	2800      	cmp	r0, #0
 810bafe:	d1f3      	bne.n	810bae8 <strncmp+0xa>
 810bb00:	e7fa      	b.n	810baf8 <strncmp+0x1a>
 810bb02:	4610      	mov	r0, r2
 810bb04:	e7f9      	b.n	810bafa <strncmp+0x1c>

0810bb06 <__ascii_wctomb>:
 810bb06:	b149      	cbz	r1, 810bb1c <__ascii_wctomb+0x16>
 810bb08:	2aff      	cmp	r2, #255	; 0xff
 810bb0a:	bf85      	ittet	hi
 810bb0c:	238a      	movhi	r3, #138	; 0x8a
 810bb0e:	6003      	strhi	r3, [r0, #0]
 810bb10:	700a      	strbls	r2, [r1, #0]
 810bb12:	f04f 30ff 	movhi.w	r0, #4294967295
 810bb16:	bf98      	it	ls
 810bb18:	2001      	movls	r0, #1
 810bb1a:	4770      	bx	lr
 810bb1c:	4608      	mov	r0, r1
 810bb1e:	4770      	bx	lr

0810bb20 <_write_r>:
 810bb20:	b538      	push	{r3, r4, r5, lr}
 810bb22:	4d07      	ldr	r5, [pc, #28]	; (810bb40 <_write_r+0x20>)
 810bb24:	4604      	mov	r4, r0
 810bb26:	4608      	mov	r0, r1
 810bb28:	4611      	mov	r1, r2
 810bb2a:	2200      	movs	r2, #0
 810bb2c:	602a      	str	r2, [r5, #0]
 810bb2e:	461a      	mov	r2, r3
 810bb30:	f7f6 fc0c 	bl	810234c <_write>
 810bb34:	1c43      	adds	r3, r0, #1
 810bb36:	d102      	bne.n	810bb3e <_write_r+0x1e>
 810bb38:	682b      	ldr	r3, [r5, #0]
 810bb3a:	b103      	cbz	r3, 810bb3e <_write_r+0x1e>
 810bb3c:	6023      	str	r3, [r4, #0]
 810bb3e:	bd38      	pop	{r3, r4, r5, pc}
 810bb40:	10000300 	.word	0x10000300

0810bb44 <__assert_func>:
 810bb44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810bb46:	4614      	mov	r4, r2
 810bb48:	461a      	mov	r2, r3
 810bb4a:	4b09      	ldr	r3, [pc, #36]	; (810bb70 <__assert_func+0x2c>)
 810bb4c:	681b      	ldr	r3, [r3, #0]
 810bb4e:	4605      	mov	r5, r0
 810bb50:	68d8      	ldr	r0, [r3, #12]
 810bb52:	b14c      	cbz	r4, 810bb68 <__assert_func+0x24>
 810bb54:	4b07      	ldr	r3, [pc, #28]	; (810bb74 <__assert_func+0x30>)
 810bb56:	9100      	str	r1, [sp, #0]
 810bb58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810bb5c:	4906      	ldr	r1, [pc, #24]	; (810bb78 <__assert_func+0x34>)
 810bb5e:	462b      	mov	r3, r5
 810bb60:	f000 f81e 	bl	810bba0 <fiprintf>
 810bb64:	f000 f8ca 	bl	810bcfc <abort>
 810bb68:	4b04      	ldr	r3, [pc, #16]	; (810bb7c <__assert_func+0x38>)
 810bb6a:	461c      	mov	r4, r3
 810bb6c:	e7f3      	b.n	810bb56 <__assert_func+0x12>
 810bb6e:	bf00      	nop
 810bb70:	1000001c 	.word	0x1000001c
 810bb74:	0810c59d 	.word	0x0810c59d
 810bb78:	0810c5aa 	.word	0x0810c5aa
 810bb7c:	0810c5d8 	.word	0x0810c5d8

0810bb80 <_close_r>:
 810bb80:	b538      	push	{r3, r4, r5, lr}
 810bb82:	4d06      	ldr	r5, [pc, #24]	; (810bb9c <_close_r+0x1c>)
 810bb84:	2300      	movs	r3, #0
 810bb86:	4604      	mov	r4, r0
 810bb88:	4608      	mov	r0, r1
 810bb8a:	602b      	str	r3, [r5, #0]
 810bb8c:	f7f6 fbfa 	bl	8102384 <_close>
 810bb90:	1c43      	adds	r3, r0, #1
 810bb92:	d102      	bne.n	810bb9a <_close_r+0x1a>
 810bb94:	682b      	ldr	r3, [r5, #0]
 810bb96:	b103      	cbz	r3, 810bb9a <_close_r+0x1a>
 810bb98:	6023      	str	r3, [r4, #0]
 810bb9a:	bd38      	pop	{r3, r4, r5, pc}
 810bb9c:	10000300 	.word	0x10000300

0810bba0 <fiprintf>:
 810bba0:	b40e      	push	{r1, r2, r3}
 810bba2:	b503      	push	{r0, r1, lr}
 810bba4:	4601      	mov	r1, r0
 810bba6:	ab03      	add	r3, sp, #12
 810bba8:	4805      	ldr	r0, [pc, #20]	; (810bbc0 <fiprintf+0x20>)
 810bbaa:	f853 2b04 	ldr.w	r2, [r3], #4
 810bbae:	6800      	ldr	r0, [r0, #0]
 810bbb0:	9301      	str	r3, [sp, #4]
 810bbb2:	f7ff fe09 	bl	810b7c8 <_vfiprintf_r>
 810bbb6:	b002      	add	sp, #8
 810bbb8:	f85d eb04 	ldr.w	lr, [sp], #4
 810bbbc:	b003      	add	sp, #12
 810bbbe:	4770      	bx	lr
 810bbc0:	1000001c 	.word	0x1000001c

0810bbc4 <_fstat_r>:
 810bbc4:	b538      	push	{r3, r4, r5, lr}
 810bbc6:	4d07      	ldr	r5, [pc, #28]	; (810bbe4 <_fstat_r+0x20>)
 810bbc8:	2300      	movs	r3, #0
 810bbca:	4604      	mov	r4, r0
 810bbcc:	4608      	mov	r0, r1
 810bbce:	4611      	mov	r1, r2
 810bbd0:	602b      	str	r3, [r5, #0]
 810bbd2:	f7f6 fbe3 	bl	810239c <_fstat>
 810bbd6:	1c43      	adds	r3, r0, #1
 810bbd8:	d102      	bne.n	810bbe0 <_fstat_r+0x1c>
 810bbda:	682b      	ldr	r3, [r5, #0]
 810bbdc:	b103      	cbz	r3, 810bbe0 <_fstat_r+0x1c>
 810bbde:	6023      	str	r3, [r4, #0]
 810bbe0:	bd38      	pop	{r3, r4, r5, pc}
 810bbe2:	bf00      	nop
 810bbe4:	10000300 	.word	0x10000300

0810bbe8 <_isatty_r>:
 810bbe8:	b538      	push	{r3, r4, r5, lr}
 810bbea:	4d06      	ldr	r5, [pc, #24]	; (810bc04 <_isatty_r+0x1c>)
 810bbec:	2300      	movs	r3, #0
 810bbee:	4604      	mov	r4, r0
 810bbf0:	4608      	mov	r0, r1
 810bbf2:	602b      	str	r3, [r5, #0]
 810bbf4:	f7f6 fbe2 	bl	81023bc <_isatty>
 810bbf8:	1c43      	adds	r3, r0, #1
 810bbfa:	d102      	bne.n	810bc02 <_isatty_r+0x1a>
 810bbfc:	682b      	ldr	r3, [r5, #0]
 810bbfe:	b103      	cbz	r3, 810bc02 <_isatty_r+0x1a>
 810bc00:	6023      	str	r3, [r4, #0]
 810bc02:	bd38      	pop	{r3, r4, r5, pc}
 810bc04:	10000300 	.word	0x10000300

0810bc08 <_lseek_r>:
 810bc08:	b538      	push	{r3, r4, r5, lr}
 810bc0a:	4d07      	ldr	r5, [pc, #28]	; (810bc28 <_lseek_r+0x20>)
 810bc0c:	4604      	mov	r4, r0
 810bc0e:	4608      	mov	r0, r1
 810bc10:	4611      	mov	r1, r2
 810bc12:	2200      	movs	r2, #0
 810bc14:	602a      	str	r2, [r5, #0]
 810bc16:	461a      	mov	r2, r3
 810bc18:	f7f6 fbdb 	bl	81023d2 <_lseek>
 810bc1c:	1c43      	adds	r3, r0, #1
 810bc1e:	d102      	bne.n	810bc26 <_lseek_r+0x1e>
 810bc20:	682b      	ldr	r3, [r5, #0]
 810bc22:	b103      	cbz	r3, 810bc26 <_lseek_r+0x1e>
 810bc24:	6023      	str	r3, [r4, #0]
 810bc26:	bd38      	pop	{r3, r4, r5, pc}
 810bc28:	10000300 	.word	0x10000300

0810bc2c <memmove>:
 810bc2c:	4288      	cmp	r0, r1
 810bc2e:	b510      	push	{r4, lr}
 810bc30:	eb01 0402 	add.w	r4, r1, r2
 810bc34:	d902      	bls.n	810bc3c <memmove+0x10>
 810bc36:	4284      	cmp	r4, r0
 810bc38:	4623      	mov	r3, r4
 810bc3a:	d807      	bhi.n	810bc4c <memmove+0x20>
 810bc3c:	1e43      	subs	r3, r0, #1
 810bc3e:	42a1      	cmp	r1, r4
 810bc40:	d008      	beq.n	810bc54 <memmove+0x28>
 810bc42:	f811 2b01 	ldrb.w	r2, [r1], #1
 810bc46:	f803 2f01 	strb.w	r2, [r3, #1]!
 810bc4a:	e7f8      	b.n	810bc3e <memmove+0x12>
 810bc4c:	4402      	add	r2, r0
 810bc4e:	4601      	mov	r1, r0
 810bc50:	428a      	cmp	r2, r1
 810bc52:	d100      	bne.n	810bc56 <memmove+0x2a>
 810bc54:	bd10      	pop	{r4, pc}
 810bc56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810bc5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810bc5e:	e7f7      	b.n	810bc50 <memmove+0x24>

0810bc60 <__malloc_lock>:
 810bc60:	4801      	ldr	r0, [pc, #4]	; (810bc68 <__malloc_lock+0x8>)
 810bc62:	f7fe bdf2 	b.w	810a84a <__retarget_lock_acquire_recursive>
 810bc66:	bf00      	nop
 810bc68:	100002f4 	.word	0x100002f4

0810bc6c <__malloc_unlock>:
 810bc6c:	4801      	ldr	r0, [pc, #4]	; (810bc74 <__malloc_unlock+0x8>)
 810bc6e:	f7fe bded 	b.w	810a84c <__retarget_lock_release_recursive>
 810bc72:	bf00      	nop
 810bc74:	100002f4 	.word	0x100002f4

0810bc78 <_realloc_r>:
 810bc78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810bc7c:	4680      	mov	r8, r0
 810bc7e:	4614      	mov	r4, r2
 810bc80:	460e      	mov	r6, r1
 810bc82:	b921      	cbnz	r1, 810bc8e <_realloc_r+0x16>
 810bc84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810bc88:	4611      	mov	r1, r2
 810bc8a:	f7ff bba3 	b.w	810b3d4 <_malloc_r>
 810bc8e:	b92a      	cbnz	r2, 810bc9c <_realloc_r+0x24>
 810bc90:	f7ff fb34 	bl	810b2fc <_free_r>
 810bc94:	4625      	mov	r5, r4
 810bc96:	4628      	mov	r0, r5
 810bc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810bc9c:	f000 f835 	bl	810bd0a <_malloc_usable_size_r>
 810bca0:	4284      	cmp	r4, r0
 810bca2:	4607      	mov	r7, r0
 810bca4:	d802      	bhi.n	810bcac <_realloc_r+0x34>
 810bca6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810bcaa:	d812      	bhi.n	810bcd2 <_realloc_r+0x5a>
 810bcac:	4621      	mov	r1, r4
 810bcae:	4640      	mov	r0, r8
 810bcb0:	f7ff fb90 	bl	810b3d4 <_malloc_r>
 810bcb4:	4605      	mov	r5, r0
 810bcb6:	2800      	cmp	r0, #0
 810bcb8:	d0ed      	beq.n	810bc96 <_realloc_r+0x1e>
 810bcba:	42bc      	cmp	r4, r7
 810bcbc:	4622      	mov	r2, r4
 810bcbe:	4631      	mov	r1, r6
 810bcc0:	bf28      	it	cs
 810bcc2:	463a      	movcs	r2, r7
 810bcc4:	f7fb fb6a 	bl	810739c <memcpy>
 810bcc8:	4631      	mov	r1, r6
 810bcca:	4640      	mov	r0, r8
 810bccc:	f7ff fb16 	bl	810b2fc <_free_r>
 810bcd0:	e7e1      	b.n	810bc96 <_realloc_r+0x1e>
 810bcd2:	4635      	mov	r5, r6
 810bcd4:	e7df      	b.n	810bc96 <_realloc_r+0x1e>
	...

0810bcd8 <_read_r>:
 810bcd8:	b538      	push	{r3, r4, r5, lr}
 810bcda:	4d07      	ldr	r5, [pc, #28]	; (810bcf8 <_read_r+0x20>)
 810bcdc:	4604      	mov	r4, r0
 810bcde:	4608      	mov	r0, r1
 810bce0:	4611      	mov	r1, r2
 810bce2:	2200      	movs	r2, #0
 810bce4:	602a      	str	r2, [r5, #0]
 810bce6:	461a      	mov	r2, r3
 810bce8:	f7f6 fb13 	bl	8102312 <_read>
 810bcec:	1c43      	adds	r3, r0, #1
 810bcee:	d102      	bne.n	810bcf6 <_read_r+0x1e>
 810bcf0:	682b      	ldr	r3, [r5, #0]
 810bcf2:	b103      	cbz	r3, 810bcf6 <_read_r+0x1e>
 810bcf4:	6023      	str	r3, [r4, #0]
 810bcf6:	bd38      	pop	{r3, r4, r5, pc}
 810bcf8:	10000300 	.word	0x10000300

0810bcfc <abort>:
 810bcfc:	b508      	push	{r3, lr}
 810bcfe:	2006      	movs	r0, #6
 810bd00:	f000 f834 	bl	810bd6c <raise>
 810bd04:	2001      	movs	r0, #1
 810bd06:	f7f6 fafa 	bl	81022fe <_exit>

0810bd0a <_malloc_usable_size_r>:
 810bd0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810bd0e:	1f18      	subs	r0, r3, #4
 810bd10:	2b00      	cmp	r3, #0
 810bd12:	bfbc      	itt	lt
 810bd14:	580b      	ldrlt	r3, [r1, r0]
 810bd16:	18c0      	addlt	r0, r0, r3
 810bd18:	4770      	bx	lr

0810bd1a <_raise_r>:
 810bd1a:	291f      	cmp	r1, #31
 810bd1c:	b538      	push	{r3, r4, r5, lr}
 810bd1e:	4604      	mov	r4, r0
 810bd20:	460d      	mov	r5, r1
 810bd22:	d904      	bls.n	810bd2e <_raise_r+0x14>
 810bd24:	2316      	movs	r3, #22
 810bd26:	6003      	str	r3, [r0, #0]
 810bd28:	f04f 30ff 	mov.w	r0, #4294967295
 810bd2c:	bd38      	pop	{r3, r4, r5, pc}
 810bd2e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810bd30:	b112      	cbz	r2, 810bd38 <_raise_r+0x1e>
 810bd32:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810bd36:	b94b      	cbnz	r3, 810bd4c <_raise_r+0x32>
 810bd38:	4620      	mov	r0, r4
 810bd3a:	f000 f831 	bl	810bda0 <_getpid_r>
 810bd3e:	462a      	mov	r2, r5
 810bd40:	4601      	mov	r1, r0
 810bd42:	4620      	mov	r0, r4
 810bd44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810bd48:	f000 b818 	b.w	810bd7c <_kill_r>
 810bd4c:	2b01      	cmp	r3, #1
 810bd4e:	d00a      	beq.n	810bd66 <_raise_r+0x4c>
 810bd50:	1c59      	adds	r1, r3, #1
 810bd52:	d103      	bne.n	810bd5c <_raise_r+0x42>
 810bd54:	2316      	movs	r3, #22
 810bd56:	6003      	str	r3, [r0, #0]
 810bd58:	2001      	movs	r0, #1
 810bd5a:	e7e7      	b.n	810bd2c <_raise_r+0x12>
 810bd5c:	2400      	movs	r4, #0
 810bd5e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810bd62:	4628      	mov	r0, r5
 810bd64:	4798      	blx	r3
 810bd66:	2000      	movs	r0, #0
 810bd68:	e7e0      	b.n	810bd2c <_raise_r+0x12>
	...

0810bd6c <raise>:
 810bd6c:	4b02      	ldr	r3, [pc, #8]	; (810bd78 <raise+0xc>)
 810bd6e:	4601      	mov	r1, r0
 810bd70:	6818      	ldr	r0, [r3, #0]
 810bd72:	f7ff bfd2 	b.w	810bd1a <_raise_r>
 810bd76:	bf00      	nop
 810bd78:	1000001c 	.word	0x1000001c

0810bd7c <_kill_r>:
 810bd7c:	b538      	push	{r3, r4, r5, lr}
 810bd7e:	4d07      	ldr	r5, [pc, #28]	; (810bd9c <_kill_r+0x20>)
 810bd80:	2300      	movs	r3, #0
 810bd82:	4604      	mov	r4, r0
 810bd84:	4608      	mov	r0, r1
 810bd86:	4611      	mov	r1, r2
 810bd88:	602b      	str	r3, [r5, #0]
 810bd8a:	f7f6 faa8 	bl	81022de <_kill>
 810bd8e:	1c43      	adds	r3, r0, #1
 810bd90:	d102      	bne.n	810bd98 <_kill_r+0x1c>
 810bd92:	682b      	ldr	r3, [r5, #0]
 810bd94:	b103      	cbz	r3, 810bd98 <_kill_r+0x1c>
 810bd96:	6023      	str	r3, [r4, #0]
 810bd98:	bd38      	pop	{r3, r4, r5, pc}
 810bd9a:	bf00      	nop
 810bd9c:	10000300 	.word	0x10000300

0810bda0 <_getpid_r>:
 810bda0:	f7f6 ba95 	b.w	81022ce <_getpid>

0810bda4 <_init>:
 810bda4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810bda6:	bf00      	nop
 810bda8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810bdaa:	bc08      	pop	{r3}
 810bdac:	469e      	mov	lr, r3
 810bdae:	4770      	bx	lr

0810bdb0 <_fini>:
 810bdb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810bdb2:	bf00      	nop
 810bdb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810bdb6:	bc08      	pop	{r3}
 810bdb8:	469e      	mov	lr, r3
 810bdba:	4770      	bx	lr
