5 11 101 37 *
8 /ptmp/covered/diags/verilog -t main -vcd fsm7.4.vcd -o fsm7.4.cdd -v fsm7.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm7.4.v 1 61 1
2 1 16 110013 25 1 100c 0 0 1 1 clk
2 2 16 90013 38 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 34003d 4 1 100c 0 0 2 1 next_state
2 4 16 270030 1 32 1004 0 0 2 1 STATE_IDLE
2 5 16 1f0030 6 1a 10cc 3 4 2 18 0 3 3 3 0 0
2 6 16 1f0023 2 1 100c 0 0 1 1 reset
2 7 16 1f003d 6 19 100c 5 6 2 18 0 3 3 3 0 0
2 8 16 16001a 0 1 1410 0 0 2 1 state
2 9 16 16003d 12 38 e 7 8
2 10 21 230026 3 1 100c 0 0 1 1 tail
2 11 21 230026 3 29 1008 10 0 1 18 0 1 0 0 0 0
2 12 21 1a001e 3 1 100c 0 0 1 1 valid
2 13 21 1a001e 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 21 120015 3 1 100c 0 0 1 1 head
2 15 21 120015 3 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 21 9000d 4 1 100c 0 0 2 1 state
2 17 21 9000d 4 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 21 90015 6 2b 1008 15 17 1 18 0 1 0 0 0 0
2 19 21 9001e 6 2b 1008 13 18 1 18 0 1 0 0 0 0
2 20 21 90026 d 2b 100a 11 19 1 18 0 1 0 0 0 0
2 21 22 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 56 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 0 0 6 1 100e 0 0 2 1 next_state
2 24 0 0 5 1 100e 0 0 2 1 state
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
1 clk 1 8 87000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 14 87000b 1 0 1 0 2 17 0 3 0 3 3 0
4 24 f 24 24
4 23 f 23 23
4 9 6 2 2
4 2 1 9 0
4 21 6 20 0
4 20 1 21 0
4 22 1 0 0
6 24 23 1  1 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 1 1
3 1 main.$u0 "main.$u0" fsm7.4.v 0 29 1
2 25 24 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 26 23 9000d d 1 100e 0 0 2 1 state
2 27 24 0 6 2d 114e 25 26 1 18 0 1 1 1 0 0
2 28 25 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 29 25 0 3 2d 120e 28 26 1 18 0 1 1 1 0 0
2 30 26 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 31 26 0 2 2d 1206 30 26 1 18 0 1 1 0 0 0
2 32 27 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 33 27 0 2 2d 120e 32 26 1 18 0 1 1 1 0 0
2 34 27 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 35 27 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 36 27 1f0039 1 1a 1104 34 35 2 18 0 3 3 0 0 0
2 37 27 28002b 1 1 1004 0 0 1 1 head
2 38 27 200024 1 1 1004 0 0 1 1 valid
2 39 27 20002b 1 8 1044 37 38 1 18 0 1 1 1 0 0
2 40 27 1f0046 1 19 1004 36 39 2 18 0 3 3 0 0 0
2 41 27 12001b 0 1 1410 0 0 2 1 next_state
2 42 27 120046 1 37 16 40 41
2 43 26 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 44 26 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 45 26 1f0039 0 1a 1030 43 44 2 18 0 3 0 0 0 0
2 46 26 28002b 0 1 1010 0 0 1 1 tail
2 47 26 200024 0 1 1010 0 0 1 1 valid
2 48 26 20002b 0 8 1030 46 47 1 18 0 1 0 0 0 0
2 49 26 1f0046 0 19 1030 45 48 2 18 0 3 0 0 0 0
2 50 26 12001b 0 1 1410 0 0 2 1 next_state
2 51 26 120046 0 37 32 49 50
2 52 25 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 53 25 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 54 25 1f0039 1 1a 1208 52 53 2 18 0 3 0 3 0 0
2 55 25 28002b 1 1 1018 0 0 1 1 tail
2 56 25 200024 1 1 1018 0 0 1 1 valid
2 57 25 20002b 1 8 1238 55 56 1 18 0 1 0 0 1 0
2 58 25 1f0046 1 19 1038 54 57 2 18 0 3 0 3 0 0
2 59 25 12001b 0 1 1410 0 0 2 1 next_state
2 60 25 120046 1 37 3a 58 59
2 61 24 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 62 24 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 63 24 1f0039 3 1a 110c 61 62 2 18 0 3 3 1 0 0
2 64 24 28002b 3 1 100c 0 0 1 1 head
2 65 24 200024 3 1 100c 0 0 1 1 valid
2 66 24 20002b 3 8 124c 64 65 1 18 0 1 1 1 1 0
2 67 24 1f0046 3 19 100c 63 66 2 18 0 3 3 1 0 0
2 68 24 12001b 0 1 1410 0 0 2 1 next_state
2 69 24 120046 3 37 e 67 68
4 42 0 0 0
4 33 0 42 0
4 51 0 0 0
4 31 0 51 33
4 60 0 0 0
4 29 0 60 31
4 69 0 0 0
4 27 11 69 29
3 1 main.$u1 "main.$u1" fsm7.4.v 0 54 1
3 1 main.$u2 "main.$u2" fsm7.4.v 0 59 1
2 70 57 7000a 1 0 21004 0 0 1 16 0 0
2 71 57 10003 0 1 1410 0 0 1 1 clk
2 72 57 1000a 1 37 16 70 71
2 73 58 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 74 58 120012 1 0 1008 0 0 32 48 2 0
2 75 58 100013 49 2c 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 58 1c001e 24 1 101c 0 0 1 1 clk
2 77 58 1b001b 24 1b 102c 76 0 1 18 0 1 1 1 0 0
2 78 58 150017 0 1 1410 0 0 1 1 clk
2 79 58 15001e 24 37 3e 77 78
4 79 6 75 75
4 75 0 79 0
4 73 0 0 75
4 72 11 73 73
