library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity ripp_carry is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
           B : in STD_LOGIC_VECTOR (3 downto 0);
           Cin : in STD_LOGIC;
           S : out STD_LOGIC_VECTOR (3 downto 0);
           Cout : out STD_LOGIC);
end ripp_carry;

architecture Structural of ripp_carry is
component full_add_ckt is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Cin : in STD_LOGIC;
           S : out STD_LOGIC;
           Cout : out STD_LOGIC);
end component;
signal c1,c2,c3 : STD_LOGIC := '0';
begin
A1 : full_add_ckt port map (A(0),B(0),Cin,S(0),c1);  
A2 : full_add_ckt port map (A(1),B(1),c1,S(1),c2);  
A3 : full_add_ckt port map (A(2),B(2),c2,S(2),c3);  
A4 : full_add_ckt port map (A(3),B(3),c3,S(3),Cout);  

end Structural;