ISim log file
Running: D:\New folder (6)\group no 14\group no 14\test bench\PIPELINE_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/New folder (6)/group no 14/group no 14/test bench/PIPELINE_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.

** Failure:arguments of overloaded 'or' operator are not of the same length
User(VHDL) Code Called Simulation Stop
In process pipp.vhd:334 
 
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
