

================================================================
== Vivado HLS Report for 'separate_complex_wlo'
================================================================
* Date:           Sun Jul 31 13:35:40 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.482|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- separation  |   52|   52|         2|          1|          1|    52|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     49|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     128|     42|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     146|    154|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |DNN_wlo_sptohp_32bkb_U1  |DNN_wlo_sptohp_32bkb  |        0|      0|  64|  21|    0|
    |DNN_wlo_sptohp_32bkb_U2  |DNN_wlo_sptohp_32bkb  |        0|      0|  64|  21|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |Total                    |                      |        0|      0| 128|  42|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln484_fu_154_p2               |     +    |      0|  0|  15|           6|           7|
    |i_fu_111_p2                       |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln480_fu_105_p2              |   icmp   |      0|  0|  11|           6|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  49|          23|          18|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |LS_stream_TDATA_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_89_p4  |   9|          2|    6|         12|
    |i_0_reg_85                   |   9|          2|    6|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         13|   15|         33|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_0_reg_85               |  6|   0|    6|          0|
    |i_reg_169                |  6|   0|    6|          0|
    |icmp_ln480_reg_165       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_start          |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_done           | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_idle           | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_ready          | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|LS_stream_TDATA   |  in |   64|    axis    |   LS_stream_V_data   |    pointer   |
|LS_stream_TVALID  |  in |    1|    axis    |   LS_stream_V_data   |    pointer   |
|LS_stream_TREADY  | out |    1|    axis    |  LS_stream_V_last_V  |    pointer   |
|LS_stream_TLAST   |  in |    1|    axis    |  LS_stream_V_last_V  |    pointer   |
|sep_address0      | out |    7|  ap_memory |          sep         |     array    |
|sep_ce0           | out |    1|  ap_memory |          sep         |     array    |
|sep_we0           | out |    1|  ap_memory |          sep         |     array    |
|sep_d0            | out |   16|  ap_memory |          sep         |     array    |
|sep_address1      | out |    7|  ap_memory |          sep         |     array    |
|sep_ce1           | out |    1|  ap_memory |          sep         |     array    |
|sep_we1           | out |    1|  ap_memory |          sep         |     array    |
|sep_d1            | out |   16|  ap_memory |          sep         |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:480]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.22>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %separation ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%icmp_ln480 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:480]   --->   Operation 8 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:480]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %2, label %separation" [dnn/dnn.cpp:480]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_9 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V)" [dnn/dnn.cpp:482]   --->   Operation 12 'read' 'empty_9' <Predicate = (!icmp_ln480)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%LS_stream_V_data_val = extractvalue { i64, i1 } %empty_9, 0" [dnn/dnn.cpp:482]   --->   Operation 13 'extractvalue' 'LS_stream_V_data_val' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %LS_stream_V_data_val to i32" [dnn/dnn.h:16->dnn/dnn.cpp:482]   --->   Operation 14 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %trunc_ln16 to float" [dnn/dnn.h:16->dnn/dnn.cpp:482]   --->   Operation 15 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_M_imag_loa = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %LS_stream_V_data_val, i32 32, i32 63)" [dnn/dnn.h:16->dnn/dnn.cpp:482]   --->   Operation 16 'partselect' 'tmp_data_M_imag_loa' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %tmp_data_M_imag_loa to float" [dnn/dnn.h:16->dnn/dnn.cpp:482]   --->   Operation 17 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (5.22ns)   --->   "%tmp = fptrunc float %bitcast_ln16 to half" [dnn/dnn.cpp:483]   --->   Operation 18 'sptohp' 'tmp' <Predicate = (!icmp_ln480)> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [2/2] (5.22ns)   --->   "%tmp_1 = fptrunc float %bitcast_ln16_1 to half" [dnn/dnn.cpp:483]   --->   Operation 19 'sptohp' 'tmp_1' <Predicate = (!icmp_ln480)> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.48>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i6 %i_0 to i7" [dnn/dnn.cpp:480]   --->   Operation 20 'zext' 'zext_ln480' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dnn/dnn.cpp:480]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [dnn/dnn.cpp:480]   --->   Operation 22 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:481]   --->   Operation 23 'specpipeline' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (5.22ns)   --->   "%tmp = fptrunc float %bitcast_ln16 to half" [dnn/dnn.cpp:483]   --->   Operation 24 'sptohp' 'tmp' <Predicate = (!icmp_ln480)> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 25 [1/2] (5.22ns)   --->   "%tmp_1 = fptrunc float %bitcast_ln16_1 to half" [dnn/dnn.cpp:483]   --->   Operation 25 'sptohp' 'tmp_1' <Predicate = (!icmp_ln480)> <Delay = 5.22> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i6 %i_0 to i64" [dnn/dnn.cpp:483]   --->   Operation 26 'zext' 'zext_ln483' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sep_addr = getelementptr [104 x half]* %sep, i64 0, i64 %zext_ln483" [dnn/dnn.cpp:483]   --->   Operation 27 'getelementptr' 'sep_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "store half %tmp, half* %sep_addr, align 2" [dnn/dnn.cpp:483]   --->   Operation 28 'store' <Predicate = (!icmp_ln480)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_3 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln484 = add i7 52, %zext_ln480" [dnn/dnn.cpp:484]   --->   Operation 29 'add' 'add_ln484' <Predicate = (!icmp_ln480)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i7 %add_ln484 to i64" [dnn/dnn.cpp:484]   --->   Operation 30 'zext' 'zext_ln484' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sep_addr_1 = getelementptr [104 x half]* %sep, i64 0, i64 %zext_ln484" [dnn/dnn.cpp:484]   --->   Operation 31 'getelementptr' 'sep_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store half %tmp_1, half* %sep_addr_1, align 2" [dnn/dnn.cpp:484]   --->   Operation 32 'store' <Predicate = (!icmp_ln480)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_2)" [dnn/dnn.cpp:485]   --->   Operation 33 'specregionend' 'empty_10' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:480]   --->   Operation 34 'br' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:487]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ LS_stream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ LS_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 00000]
br_ln480             (br               ) [ 01110]
i_0                  (phi              ) [ 00110]
icmp_ln480           (icmp             ) [ 00110]
empty                (speclooptripcount) [ 00000]
i                    (add              ) [ 01110]
br_ln480             (br               ) [ 00000]
empty_9              (read             ) [ 00000]
LS_stream_V_data_val (extractvalue     ) [ 00000]
trunc_ln16           (trunc            ) [ 00000]
bitcast_ln16         (bitcast          ) [ 00110]
tmp_data_M_imag_loa  (partselect       ) [ 00000]
bitcast_ln16_1       (bitcast          ) [ 00110]
zext_ln480           (zext             ) [ 00000]
specloopname_ln480   (specloopname     ) [ 00000]
tmp_2                (specregionbegin  ) [ 00000]
specpipeline_ln481   (specpipeline     ) [ 00000]
tmp                  (sptohp           ) [ 00000]
tmp_1                (sptohp           ) [ 00000]
zext_ln483           (zext             ) [ 00000]
sep_addr             (getelementptr    ) [ 00000]
store_ln483          (store            ) [ 00000]
add_ln484            (add              ) [ 00000]
zext_ln484           (zext             ) [ 00000]
sep_addr_1           (getelementptr    ) [ 00000]
store_ln484          (store            ) [ 00000]
empty_10             (specregionend    ) [ 00000]
br_ln480             (br               ) [ 01110]
ret_ln487            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="LS_stream_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LS_stream_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sep">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sep"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_9_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="65" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sep_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="7" slack="0"/>
<pin id="81" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="83" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln483/3 store_ln484/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sep_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_addr_1/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="1"/>
<pin id="87" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sptohp(532) " fcode="sptohp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sptohp(532) " fcode="sptohp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln480_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="LS_stream_V_data_val_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="65" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="LS_stream_V_data_val/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln16_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bitcast_ln16_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_data_M_imag_loa_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="0" index="3" bw="7" slack="0"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_M_imag_loa/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bitcast_ln16_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln480_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="1"/>
<pin id="147" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln480/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln483_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln483/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln484_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln484/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln484_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln484/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="icmp_ln480_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln480 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="174" class="1005" name="bitcast_ln16_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="179" class="1005" name="bitcast_ln16_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="97" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="109"><net_src comp="89" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="89" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="52" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="117" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="148"><net_src comp="85" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="85" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="145" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="168"><net_src comp="105" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="111" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="177"><net_src comp="125" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="182"><net_src comp="140" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LS_stream_V_data | {}
	Port: LS_stream_V_last_V | {}
	Port: sep | {3 }
 - Input state : 
	Port: separate_complex_wlo : LS_stream_V_data | {2 }
	Port: separate_complex_wlo : LS_stream_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln480 : 1
		i : 1
		br_ln480 : 2
		trunc_ln16 : 1
		bitcast_ln16 : 2
		tmp_data_M_imag_loa : 1
		bitcast_ln16_1 : 2
		tmp : 3
		tmp_1 : 3
	State 3
		sep_addr : 1
		store_ln483 : 2
		add_ln484 : 1
		zext_ln484 : 2
		sep_addr_1 : 3
		store_ln484 : 4
		empty_10 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|  sptohp  |          grp_fu_97          |    0    |    64   |    21   |
|          |          grp_fu_101         |    0    |    64   |    21   |
|----------|-----------------------------|---------|---------|---------|
|    add   |           i_fu_111          |    0    |    0    |    15   |
|          |       add_ln484_fu_154      |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln480_fu_105      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   read   |      empty_9_read_fu_52     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|extractvalue| LS_stream_V_data_val_fu_117 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln16_fu_121      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|  tmp_data_M_imag_loa_fu_130 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln480_fu_145      |    0    |    0    |    0    |
|   zext   |      zext_ln483_fu_149      |    0    |    0    |    0    |
|          |      zext_ln484_fu_160      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   128   |    83   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln16_1_reg_179|   32   |
| bitcast_ln16_reg_174 |   32   |
|      i_0_reg_85      |    6   |
|       i_reg_169      |    6   |
|  icmp_ln480_reg_165  |    1   |
+----------------------+--------+
|         Total        |   77   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_0_reg_85 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_fu_97 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   140  ||  5.307  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   128  |   83   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   77   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   205  |   110  |
+-----------+--------+--------+--------+--------+
