$date
	Wed Jan  1 11:01:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gatelevel $end
$var wire 1 ! e $end
$var wire 1 " d $end
$var wire 1 # c $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 $ a_input $end
$var wire 1 % b_input $end
$var wire 1 # c_and $end
$var wire 1 " d_or $end
$var wire 1 ! e_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#1
1"
1!
1%
b1 &
#2
1#
0!
1$
b10 &
#3
b11 &
#4
0#
1!
0%
b100 &
#5
1#
0!
1%
b101 &
#6
0#
1!
0$
b110 &
#7
0%
1$
b111 &
#8
b1000 &
#9
b1001 &
#10
1#
0!
1%
b1010 &
#11
0#
1!
0$
b1011 &
#12
0"
0!
0%
b1100 &
#13
1"
1!
1%
b1101 &
#14
b1110 &
#15
1#
0!
1$
b1111 &
#16
0#
1!
0%
b10000 &
#17
0"
0!
0$
b10001 &
#18
1"
1!
1%
b10010 &
#19
b10011 &
#20
1#
0!
1$
b10100 &
