Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC.qsys --block-symbol-file --output-directory=D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 15.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.0]
Progress: Parameterizing module KEY
Progress: Adding TESTLED [altera_avalon_pio 15.0]
Progress: Parameterizing module TESTLED
Progress: Adding TIMER [altera_avalon_timer 15.0]
Progress: Parameterizing module TIMER
Progress: Adding TOUCHDATA [altera_avalon_pio 15.0]
Progress: Parameterizing module TOUCHDATA
Progress: Adding TURN [altera_avalon_pio 15.0]
Progress: Parameterizing module TURN
Progress: Adding cycloneSPI_0 [cycloneSPI 1.0]
Progress: Parameterizing module cycloneSPI_0
Progress: Adding mapTransfer [mapTransfer3 1.0]
Progress: Parameterizing module mapTransfer
Progress: Adding mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module mem
Progress: Adding mtl_interface_irq_0 [mtl_interface_irq 1.0]
Progress: Parameterizing module mtl_interface_irq_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.CPU: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: MTL_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC.TOUCHDATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: MTL_SOPC.CLK_50.clk/cycloneSPI_0.clock: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.CLK_50.clk_reset/cycloneSPI_0.reset: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.clock_sink must be connected to a clock output
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.reset_sink must be connected to a reset source
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC.qsys --synthesis=VERILOG --output-directory=D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 15.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.0]
Progress: Parameterizing module KEY
Progress: Adding TESTLED [altera_avalon_pio 15.0]
Progress: Parameterizing module TESTLED
Progress: Adding TIMER [altera_avalon_timer 15.0]
Progress: Parameterizing module TIMER
Progress: Adding TOUCHDATA [altera_avalon_pio 15.0]
Progress: Parameterizing module TOUCHDATA
Progress: Adding TURN [altera_avalon_pio 15.0]
Progress: Parameterizing module TURN
Progress: Adding cycloneSPI_0 [cycloneSPI 1.0]
Progress: Parameterizing module cycloneSPI_0
Progress: Adding mapTransfer [mapTransfer3 1.0]
Progress: Parameterizing module mapTransfer
Progress: Adding mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module mem
Progress: Adding mtl_interface_irq_0 [mtl_interface_irq 1.0]
Progress: Parameterizing module mtl_interface_irq_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.CPU: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: MTL_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC.TOUCHDATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: MTL_SOPC.CLK_50.clk/cycloneSPI_0.clock: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.CLK_50.clk_reset/cycloneSPI_0.reset: Missing connection end (try "Remove Dangling Connections")
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.clock_sink must be connected to a clock output
Error: MTL_SOPC.cycloneSPI_0: cycloneSPI_0.reset_sink must be connected to a reset source
Info: MTL_SOPC: Generating MTL_SOPC "MTL_SOPC" for QUARTUS_SYNTH
Error: cycloneSPI_0_avs_s0_translator.avalon_anti_slave_0: Cannot connect cycloneSPI_0_avs_s0_translator.reset because cycloneSPI_0.reset_sink is not connected 
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Warning: MTL_SOPC: "No matching role found for CLK_50:clk:clk_out (clk)"
Warning: MTL_SOPC: "No matching role found for CLK_50:clk_reset:reset_n_out (reset)"
Info: MTL_SOPC: Done "MTL_SOPC" with 1 modules, 0 files
Error: ip-generate failed with exit code 1: 5 Errors, 3 Warnings
Info: Finished: Create HDL design files for synthesis
