<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
    <title>Yazeed&#x27;s Blog - Hardware</title>
    <subtitle>Notes on systems and low-level software.</subtitle>
    <link rel="self" type="application/atom+xml" href="https://yazeed1s.github.io/tags/hardware/atom.xml"/>
    <link rel="alternate" type="text/html" href="https://yazeed1s.github.io"/>
    <generator uri="https://www.getzola.org/">Zola</generator>
    <updated>2026-02-05T00:00:00+00:00</updated>
    <id>https://yazeed1s.github.io/tags/hardware/atom.xml</id>
    <entry xml:lang="en">
        <title>CXL: Why Datacenter Memory is Getting a New Tier</title>
        <published>2026-02-05T00:00:00+00:00</published>
        <updated>2026-02-05T00:00:00+00:00</updated>
        
        <author>
          <name>
            
              Unknown
            
          </name>
        </author>
        
        <link rel="alternate" type="text/html" href="https://yazeed1s.github.io/posts/cxl/"/>
        <id>https://yazeed1s.github.io/posts/cxl/</id>
        
        <content type="html" xml:base="https://yazeed1s.github.io/posts/cxl/">&lt;hr &#x2F;&gt;
&lt;p&gt;CXL keeps appearing everywhere I read about memory disaggregation. Every paper mentions it as &lt;em&gt;&quot;the future&quot;&lt;&#x2F;em&gt; of remote memory access. And I think I finally sat down to understand what it actually is.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;the-problem-it-s-solving&quot;&gt;the problem it&#x27;s solving&lt;&#x2F;h2&gt;
&lt;p&gt;Memory is expensive, especially in datacenters. DRAM can be 50% of server cost. And it&#x27;s wasted constantly. One machine thrashes while another sits at 30% usage. Many research papers have shown that memory usage is highly imbalanced across servers in a datacenter, and memory underutilization is 70% in some cases. So what do we do?&lt;&#x2F;p&gt;
&lt;p&gt;The obvious fix is to let machines share memory. Pool it like storage. So instead of the memory setting idle in one server, it can be used by another server.&lt;&#x2F;p&gt;
&lt;p&gt;But memory access is different from storage. Storage can tolerate milliseconds. Memory access happens in nanoseconds. A cache miss to DRAM is ~100ns. Going over the network adds orders of magnitude. RDMA gets you down to single-digit microseconds. Still 10-50x slower than local memory.&lt;&#x2F;p&gt;
&lt;p&gt;CXL is supposed to close that gap.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;what-cxl-actually-is&quot;&gt;what cxl actually is&lt;&#x2F;h2&gt;
&lt;p&gt;CXL stands for Compute Express Link. It&#x27;s a standard built on top of PCIe physical layer. You use the same cables and slots.&lt;&#x2F;p&gt;
&lt;p&gt;The key thing: it&#x27;s cache-coherent. The CPU can do normal load&#x2F;store to CXL-attached memory. The memory controller handles it. No special APIs. No registration like RDMA. Just... memory.&lt;&#x2F;p&gt;
&lt;p&gt;Three protocols in CXL:&lt;&#x2F;p&gt;
&lt;p&gt;&lt;strong&gt;CXL.io&lt;&#x2F;strong&gt; — basically PCIe. For discovery, configuration, interrupts. Boring stuff.&lt;&#x2F;p&gt;
&lt;p&gt;&lt;strong&gt;CXL.cache&lt;&#x2F;strong&gt; — lets devices cache host memory. Useful for accelerators that want to share data with the CPU without explicit copies.&lt;&#x2F;p&gt;
&lt;p&gt;&lt;strong&gt;CXL.mem&lt;&#x2F;strong&gt; — the interesting one. Lets the host access device-attached memory. The CPU sees it as another memory region. Different NUMA node, slower latency, but addressable like regular RAM.&lt;&#x2F;p&gt;
&lt;p&gt;CXL 1.0&#x2F;1.1 is mostly expansion cards. Plug a CXL card with extra DRAM into PCIe slot. Your system gets more memory. Latency is worse than local DIMMs (maybe 200-300ns instead of 100ns), but it&#x27;s still memory, not storage.&lt;&#x2F;p&gt;
&lt;p&gt;CXL 2.0 adds switching. Multiple hosts can connect to a shared memory pool. CXL 3.0 pushes this further with fabric.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;mixing-memory-types&quot;&gt;mixing memory types&lt;&#x2F;h2&gt;
&lt;p&gt;This is the part that took me a while to get.&lt;&#x2F;p&gt;
&lt;p&gt;Normally, your CPU&#x27;s memory controller dictates what DRAM you use. DDR5 system? All your DIMMs are DDR5. Same speed, same density rules. You can&#x27;t just plug DDR4 into a DDR5 slot.&lt;&#x2F;p&gt;
&lt;p&gt;CXL breaks this. The CXL device has its own memory controller. It can use whatever DRAM it wants. DDR4, DDR5, older stuff, slower but denser chips. The CPU doesn&#x27;t care. It just sees CXL memory at some address range.&lt;&#x2F;p&gt;
&lt;p&gt;So you could have a system with local DDR5 for hot data, and a CXL card with cheaper DDR4 as a slower tier. Or high-capacity, high-density modules that wouldn&#x27;t work in your native DIMM slots.&lt;&#x2F;p&gt;
&lt;p&gt;This is interesting from a cost angle. You&#x27;re not stuck with whatever generation your motherboard supports. Want to keep using old DRAM you already bought? Stick it behind CXL. Want the newest high-density stuff that doesn&#x27;t fit your memory controller&#x27;s timing specs? CXL device can handle it.&lt;&#x2F;p&gt;
&lt;p&gt;The tradeoff is latency. CXL adds overhead. But if you&#x27;re using it for capacity expansion (not latency-critical paths), maybe that&#x27;s fine.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;why-not-just-use-rdma&quot;&gt;why not just use rdma&lt;&#x2F;h2&gt;
&lt;p&gt;I kept wondering this. RDMA already gives you fast remote memory access. Infiniswap uses it. Works today.&lt;&#x2F;p&gt;
&lt;p&gt;But RDMA is different:&lt;&#x2F;p&gt;
&lt;ol&gt;
&lt;li&gt;You need explicit verbs. Post work request, poll completion. Not load&#x2F;store.&lt;&#x2F;li&gt;
&lt;li&gt;Memory registration overhead. Pin pages, get keys, share keys.&lt;&#x2F;li&gt;
&lt;li&gt;One-sided ops are async. CPU doesn&#x27;t know when remote writes land unless you signal.&lt;&#x2F;li&gt;
&lt;li&gt;~1-5μs latency. Fast for network, slow for memory.&lt;&#x2F;li&gt;
&lt;&#x2F;ol&gt;
&lt;p&gt;CXL is supposed to be ~200-500ns for pooled memory. Still slower than local, but closer. And it&#x27;s transparent to software. Your malloc can return CXL memory. The app doesn&#x27;t know.&lt;&#x2F;p&gt;
&lt;p&gt;This is the promise anyway. Shipping hardware today is mostly local expansion, not pooled.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;the-latency-question&quot;&gt;the latency question&lt;&#x2F;h2&gt;
&lt;p&gt;This is where I&#x27;m not fully convinced.&lt;&#x2F;p&gt;
&lt;p&gt;Local DRAM: ~100ns. CXL local expansion: ~200-300ns. CXL pooled (through switch): ~500-1000ns.&lt;&#x2F;p&gt;
&lt;p&gt;Okay so CXL pool is 5-10x slower than local. That&#x27;s... a lot? For some workloads, maybe fine. For tight loops hitting memory constantly, this seems expensive.&lt;&#x2F;p&gt;
&lt;p&gt;The pitch is: better than swapping to SSD (100μs) or going over RDMA. And you get more capacity.&lt;&#x2F;p&gt;
&lt;p&gt;I think the mental model is tiering. Hot data in local DRAM. Warm data in CXL pool. Cold data in SSD or remote. The kernel or some runtime migrates pages between tiers based on access patterns.&lt;&#x2F;p&gt;
&lt;p&gt;Linux already has this machinery. NUMA balancing, DAMON, tiered memory support merged recently. Whether it works well in practice is another question.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;cache-coherence-across-hosts&quot;&gt;cache coherence across hosts&lt;&#x2F;h2&gt;
&lt;p&gt;CXL 3.0 talks about shared memory. Multiple hosts access same bytes. Hardware maintains coherence.&lt;&#x2F;p&gt;
&lt;p&gt;This sounds amazing and also scary.&lt;&#x2F;p&gt;
&lt;p&gt;Cache coherence doesn&#x27;t scale. We learned this from distributed shared memory systems in the 90s. Beyond a few nodes, the coherence traffic kills you.&lt;&#x2F;p&gt;
&lt;p&gt;CXL spec people know this. The scope is limited. Maybe a rack. Maybe less. The vision isn&#x27;t &quot;coherent memory across datacenter.&quot; It&#x27;s more like: within a pod or blade, you get shared memory semantics. Beyond that, you&#x27;re back to message passing or RDMA-style access.&lt;&#x2F;p&gt;
&lt;p&gt;Still, even rack-scale shared memory is interesting for some workloads. Databases that want to share buffer caches. ML jobs that share model weights.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;what-s-shipping&quot;&gt;what&#x27;s shipping&lt;&#x2F;h2&gt;
&lt;p&gt;CXL 1.1 devices exist. Samsung, SK Hynix, others have memory expanders. Mostly used to add capacity to memory-hungry workloads. Intel Sapphire Rapids supports CXL.&lt;&#x2F;p&gt;
&lt;p&gt;CXL switches are... not really there yet. Some prototypes. Production deployments of pooled CXL memory are probably 2-3 years out.&lt;&#x2F;p&gt;
&lt;p&gt;So when papers say &quot;CXL will enable this&quot;, they&#x27;re often talking about future hardware. The concepts matter but the ecosystem is young.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;what-i-m-still-unsure-about&quot;&gt;what i&#x27;m still unsure about&lt;&#x2F;h2&gt;
&lt;p&gt;&lt;strong&gt;Is the latency worth it?&lt;&#x2F;strong&gt; 5-10x slower than local. Yes better than SSD. But memory-intensive apps might just thrash the CXL tier. Need tiering policies that actually work.&lt;&#x2F;p&gt;
&lt;p&gt;&lt;strong&gt;Will the ecosystem mature?&lt;&#x2F;strong&gt; RDMA took years to get right. CXL is newer. Drivers, kernel support, allocation policies, debugging tools. All need to catch up.&lt;&#x2F;p&gt;
&lt;p&gt;&lt;strong&gt;Who actually benefits?&lt;&#x2F;strong&gt; Big cloud providers with massive memory imbalance probably. Smaller deployments might not see ROI with current hardware costs.&lt;&#x2F;p&gt;
&lt;hr &#x2F;&gt;
&lt;h2 id=&quot;notes&quot;&gt;notes&lt;&#x2F;h2&gt;
&lt;ul&gt;
&lt;li&gt;CXL consortium: Intel, AMD, ARM, NVIDIA, Samsung, etc.&lt;&#x2F;li&gt;
&lt;li&gt;Built on PCIe 5.0&#x2F;6.0 physical layer. Same slots and cables.&lt;&#x2F;li&gt;
&lt;li&gt;Latency estimates vary by source. Local expansion seems around 200-300ns. Pooled depends heavily on topology.&lt;&#x2F;li&gt;
&lt;li&gt;Linux kernel CXL support: drivers&#x2F;cxl&#x2F;. Device enumeration works. Memory tiering still evolving.&lt;&#x2F;li&gt;
&lt;li&gt;Related specs: Gen-Z (dead?), CCIX (absorbed into CXL)&lt;&#x2F;li&gt;
&lt;li&gt;Good overview: &lt;a rel=&quot;external&quot; href=&quot;https:&#x2F;&#x2F;www.computeexpresslink.org&#x2F;&quot;&gt;CXL Consortium spec&lt;&#x2F;a&gt;&lt;&#x2F;li&gt;
&lt;li&gt;For memory disaggregation context: Aguilera et al., &quot;Memory disaggregation: why now and what are the challenges&quot;&lt;&#x2F;li&gt;
&lt;&#x2F;ul&gt;
</content>
        
    </entry>
</feed>
