
LED_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08006770  08006770  00016770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006aa8  08006aa8  00016aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006aac  08006aac  00016aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f8  20000000  08006ab0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201f8  2**0
                  CONTENTS
  7 .bss          000002d4  200001f8  200001f8  000201f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200004cc  200004cc  000201f8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015f66  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000292b  00000000  00000000  0003618e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007c26  00000000  00000000  00038ab9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009e8  00000000  00000000  000406e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000df0  00000000  00000000  000410c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005f1b  00000000  00000000  00041eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000040a2  00000000  00000000  00047dd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004be75  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002b90  00000000  00000000  0004bef4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006754 	.word	0x08006754

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	08006754 	.word	0x08006754

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c90:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c92:	4a0e      	ldr	r2, [pc, #56]	; (8000ccc <HAL_InitTick+0x3c>)
 8000c94:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_InitTick+0x40>)
{
 8000c96:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c98:	7818      	ldrb	r0, [r3, #0]
 8000c9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c9e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ca2:	6810      	ldr	r0, [r2, #0]
 8000ca4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ca8:	f000 f88c 	bl	8000dc4 <HAL_SYSTICK_Config>
 8000cac:	4604      	mov	r4, r0
 8000cae:	b958      	cbnz	r0, 8000cc8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cb0:	2d0f      	cmp	r5, #15
 8000cb2:	d809      	bhi.n	8000cc8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	4629      	mov	r1, r5
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f000 f842 	bl	8000d44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cc0:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <HAL_InitTick+0x44>)
 8000cc2:	4620      	mov	r0, r4
 8000cc4:	601d      	str	r5, [r3, #0]
 8000cc6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000cc8:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000cca:	bd38      	pop	{r3, r4, r5, pc}
 8000ccc:	20000020 	.word	0x20000020
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	20000004 	.word	0x20000004

08000cd8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <HAL_Init+0x20>)
{
 8000cda:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	6813      	ldr	r3, [r2, #0]
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f81b 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff ffd0 	bl	8000c90 <HAL_InitTick>
  HAL_MspInit();
 8000cf0:	f002 fa7c 	bl	80031ec <HAL_MspInit>
}
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	bd08      	pop	{r3, pc}
 8000cf8:	40022000 	.word	0x40022000

08000cfc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000cfc:	4a03      	ldr	r2, [pc, #12]	; (8000d0c <HAL_IncTick+0x10>)
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <HAL_IncTick+0x14>)
 8000d00:	6811      	ldr	r1, [r2, #0]
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	440b      	add	r3, r1
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000220 	.word	0x20000220
 8000d10:	20000000 	.word	0x20000000

08000d14 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000d14:	4b01      	ldr	r3, [pc, #4]	; (8000d1c <HAL_GetTick+0x8>)
 8000d16:	6818      	ldr	r0, [r3, #0]
}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	20000220 	.word	0x20000220

08000d20 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d20:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d22:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d24:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d28:	041b      	lsls	r3, r3, #16
 8000d2a:	0c1b      	lsrs	r3, r3, #16
 8000d2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d30:	0200      	lsls	r0, r0, #8
 8000d32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d36:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000d3a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000d3c:	60d3      	str	r3, [r2, #12]
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d44:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d46:	b530      	push	{r4, r5, lr}
 8000d48:	68dc      	ldr	r4, [r3, #12]
 8000d4a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d4e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d52:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	2b04      	cmp	r3, #4
 8000d56:	bf28      	it	cs
 8000d58:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d5c:	f04f 0501 	mov.w	r5, #1
 8000d60:	fa05 f303 	lsl.w	r3, r5, r3
 8000d64:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d68:	bf8c      	ite	hi
 8000d6a:	3c03      	subhi	r4, #3
 8000d6c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6e:	4019      	ands	r1, r3
 8000d70:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d72:	fa05 f404 	lsl.w	r4, r5, r4
 8000d76:	3c01      	subs	r4, #1
 8000d78:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000d7a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	ea42 0201 	orr.w	r2, r2, r1
 8000d80:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	bfaf      	iteee	ge
 8000d86:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d8a:	f000 000f 	andlt.w	r0, r0, #15
 8000d8e:	4b06      	ldrlt	r3, [pc, #24]	; (8000da8 <HAL_NVIC_SetPriority+0x64>)
 8000d90:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d92:	bfa5      	ittet	ge
 8000d94:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000d98:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000da0:	bd30      	pop	{r4, r5, pc}
 8000da2:	bf00      	nop
 8000da4:	e000ed00 	.word	0xe000ed00
 8000da8:	e000ed14 	.word	0xe000ed14

08000dac <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000dac:	0942      	lsrs	r2, r0, #5
 8000dae:	2301      	movs	r3, #1
 8000db0:	f000 001f 	and.w	r0, r0, #31
 8000db4:	fa03 f000 	lsl.w	r0, r3, r0
 8000db8:	4b01      	ldr	r3, [pc, #4]	; (8000dc0 <HAL_NVIC_EnableIRQ+0x14>)
 8000dba:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000dbe:	4770      	bx	lr
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc4:	3801      	subs	r0, #1
 8000dc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000dca:	d20a      	bcs.n	8000de2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dce:	4a07      	ldr	r2, [pc, #28]	; (8000dec <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd2:	21f0      	movs	r1, #240	; 0xf0
 8000dd4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dda:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ddc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000de2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000e010 	.word	0xe000e010
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000df0:	6801      	ldr	r1, [r0, #0]
 8000df2:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <DMA_CalcBaseAndBitshift+0x34>)
 8000df4:	4299      	cmp	r1, r3
{
 8000df6:	b510      	push	{r4, lr}
 8000df8:	f04f 0414 	mov.w	r4, #20
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000dfc:	d809      	bhi.n	8000e12 <DMA_CalcBaseAndBitshift+0x22>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	; (8000e28 <DMA_CalcBaseAndBitshift+0x38>)
 8000e00:	440a      	add	r2, r1
 8000e02:	fbb2 f2f4 	udiv	r2, r2, r4
 8000e06:	0092      	lsls	r2, r2, #2
 8000e08:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8000e0a:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 8000e0e:	63c3      	str	r3, [r0, #60]	; 0x3c
 8000e10:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <DMA_CalcBaseAndBitshift+0x3c>)
 8000e14:	440b      	add	r3, r1
 8000e16:	fbb3 f3f4 	udiv	r3, r3, r4
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000e1e:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <DMA_CalcBaseAndBitshift+0x40>)
 8000e20:	e7f5      	b.n	8000e0e <DMA_CalcBaseAndBitshift+0x1e>
 8000e22:	bf00      	nop
 8000e24:	40020407 	.word	0x40020407
 8000e28:	bffdfff8 	.word	0xbffdfff8
 8000e2c:	bffdfbf8 	.word	0xbffdfbf8
 8000e30:	40020400 	.word	0x40020400

08000e34 <HAL_DMA_Init>:
{ 
 8000e34:	b538      	push	{r3, r4, r5, lr}
  if(NULL == hdma)
 8000e36:	4604      	mov	r4, r0
 8000e38:	b308      	cbz	r0, 8000e7e <HAL_DMA_Init+0x4a>
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e3a:	2302      	movs	r3, #2
  tmp |=  hdma->Init.Direction        |
 8000e3c:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e3e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp |=  hdma->Init.Direction        |
 8000e42:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8000e44:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 8000e46:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e48:	68c5      	ldr	r5, [r0, #12]
  tmp = hdma->Instance->CCR;
 8000e4a:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e4c:	432b      	orrs	r3, r5
 8000e4e:	6905      	ldr	r5, [r0, #16]
 8000e50:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e52:	6945      	ldr	r5, [r0, #20]
 8000e54:	432b      	orrs	r3, r5
 8000e56:	6985      	ldr	r5, [r0, #24]
 8000e58:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e5a:	69c5      	ldr	r5, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e5c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8000e60:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e64:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8000e66:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8000e68:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8000e6a:	f7ff ffc1 	bl	8000df0 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e6e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000e70:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e72:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8000e74:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8000e78:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 8000e7c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000e7e:	2001      	movs	r0, #1
}  
 8000e80:	bd38      	pop	{r3, r4, r5, pc}

08000e82 <HAL_DMA_Start_IT>:
{
 8000e82:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000e84:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000e88:	2c01      	cmp	r4, #1
 8000e8a:	d035      	beq.n	8000ef8 <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e8c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000e90:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e92:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8000e94:	f880 4020 	strb.w	r4, [r0, #32]
 8000e98:	f04f 0600 	mov.w	r6, #0
 8000e9c:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ea0:	d128      	bne.n	8000ef4 <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000ea2:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ea6:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ea8:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000eaa:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000eac:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000eae:	f026 0601 	bic.w	r6, r6, #1
 8000eb2:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000eb4:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000eb6:	40bd      	lsls	r5, r7
 8000eb8:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8000eba:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ebc:	6843      	ldr	r3, [r0, #4]
 8000ebe:	6805      	ldr	r5, [r0, #0]
 8000ec0:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8000ec2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8000ec4:	bf0b      	itete	eq
 8000ec6:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8000ec8:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000eca:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8000ecc:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000ece:	b14b      	cbz	r3, 8000ee4 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ed0:	6823      	ldr	r3, [r4, #0]
 8000ed2:	f043 030e 	orr.w	r3, r3, #14
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ed6:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000ed8:	682b      	ldr	r3, [r5, #0]
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	602b      	str	r3, [r5, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000ee4:	6823      	ldr	r3, [r4, #0]
 8000ee6:	f043 030a 	orr.w	r3, r3, #10
 8000eea:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	f023 0304 	bic.w	r3, r3, #4
 8000ef2:	e7f0      	b.n	8000ed6 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000ef4:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000ef8:	2002      	movs	r0, #2
} 
 8000efa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000efc <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000efc:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8000f00:	2a02      	cmp	r2, #2
{  
 8000f02:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f04:	d003      	beq.n	8000f0e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f06:	2204      	movs	r2, #4
 8000f08:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f0e:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f10:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f12:	6811      	ldr	r1, [r2, #0]
    if(hdma->XferAbortCallback != NULL)
 8000f14:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f16:	f021 010e 	bic.w	r1, r1, #14
 8000f1a:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f1c:	6811      	ldr	r1, [r2, #0]
 8000f1e:	f021 0101 	bic.w	r1, r1, #1
 8000f22:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f24:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000f26:	2101      	movs	r1, #1
 8000f28:	fa01 f202 	lsl.w	r2, r1, r2
 8000f2c:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000f2e:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000f30:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000f34:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000f38:	b113      	cbz	r3, 8000f40 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 8000f3a:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	bd10      	pop	{r4, pc}
 8000f40:	4618      	mov	r0, r3
}
 8000f42:	bd10      	pop	{r4, pc}

08000f44 <HAL_DMA_IRQHandler>:
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f44:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000f46:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8000f48:	6803      	ldr	r3, [r0, #0]
{
 8000f4a:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f4c:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000f4e:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000f50:	2404      	movs	r4, #4
 8000f52:	4094      	lsls	r4, r2
 8000f54:	4226      	tst	r6, r4
 8000f56:	d00e      	beq.n	8000f76 <HAL_DMA_IRQHandler+0x32>
 8000f58:	f015 0f04 	tst.w	r5, #4
 8000f5c:	d00b      	beq.n	8000f76 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	0692      	lsls	r2, r2, #26
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f62:	bf5e      	ittt	pl
 8000f64:	681a      	ldrpl	r2, [r3, #0]
 8000f66:	f022 0204 	bicpl.w	r2, r2, #4
 8000f6a:	601a      	strpl	r2, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000f6c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000f6e:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8000f70:	b373      	cbz	r3, 8000fd0 <HAL_DMA_IRQHandler+0x8c>
}  
 8000f72:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8000f74:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000f76:	2402      	movs	r4, #2
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	4226      	tst	r6, r4
 8000f7c:	d012      	beq.n	8000fa4 <HAL_DMA_IRQHandler+0x60>
 8000f7e:	f015 0f02 	tst.w	r5, #2
 8000f82:	d00f      	beq.n	8000fa4 <HAL_DMA_IRQHandler+0x60>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	0695      	lsls	r5, r2, #26
 8000f88:	d406      	bmi.n	8000f98 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	f022 020a 	bic.w	r2, r2, #10
 8000f90:	601a      	str	r2, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000f92:	2301      	movs	r3, #1
 8000f94:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	__HAL_UNLOCK(hdma);
 8000f98:	2300      	movs	r3, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000f9a:	604c      	str	r4, [r1, #4]
  	__HAL_UNLOCK(hdma);
 8000f9c:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8000fa0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000fa2:	e7e5      	b.n	8000f70 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000fa4:	2408      	movs	r4, #8
 8000fa6:	4094      	lsls	r4, r2
 8000fa8:	4234      	tst	r4, r6
 8000faa:	d011      	beq.n	8000fd0 <HAL_DMA_IRQHandler+0x8c>
 8000fac:	072c      	lsls	r4, r5, #28
 8000fae:	d50f      	bpl.n	8000fd0 <HAL_DMA_IRQHandler+0x8c>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000fb0:	681c      	ldr	r4, [r3, #0]
 8000fb2:	f024 040e 	bic.w	r4, r4, #14
 8000fb6:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	fa03 f202 	lsl.w	r2, r3, r2
 8000fbe:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000fc0:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000fc2:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8000fcc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000fce:	e7cf      	b.n	8000f70 <HAL_DMA_IRQHandler+0x2c>
}  
 8000fd0:	bc70      	pop	{r4, r5, r6}
 8000fd2:	4770      	bx	lr

08000fd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000fd8:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fdc:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8001170 <HAL_GPIO_Init+0x19c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fe0:	4a61      	ldr	r2, [pc, #388]	; (8001168 <HAL_GPIO_Init+0x194>)
  uint32_t position = 0x00U;
 8000fe2:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000fe4:	fa38 f403 	lsrs.w	r4, r8, r3
 8000fe8:	d102      	bne.n	8000ff0 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  }
}
 8000fea:	b003      	add	sp, #12
 8000fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ff0:	f04f 0e01 	mov.w	lr, #1
 8000ff4:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 8000ff8:	ea18 060e 	ands.w	r6, r8, lr
 8000ffc:	f000 80a6 	beq.w	800114c <HAL_GPIO_Init+0x178>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001000:	684c      	ldr	r4, [r1, #4]
 8001002:	f024 0710 	bic.w	r7, r4, #16
 8001006:	2f02      	cmp	r7, #2
 8001008:	d116      	bne.n	8001038 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 800100a:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 800100e:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001012:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001016:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800101a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800101e:	f04f 0c0f 	mov.w	ip, #15
 8001022:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001026:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800102a:	690d      	ldr	r5, [r1, #16]
 800102c:	fa05 f50b 	lsl.w	r5, r5, fp
 8001030:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8001034:	f8ca 5020 	str.w	r5, [sl, #32]
 8001038:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800103e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001042:	fa05 f50a 	lsl.w	r5, r5, sl
 8001046:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001048:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800104c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001050:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001054:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001056:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800105a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800105c:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001060:	d811      	bhi.n	8001086 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001062:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001064:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001068:	68cf      	ldr	r7, [r1, #12]
 800106a:	fa07 fc0a 	lsl.w	ip, r7, sl
 800106e:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001072:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001074:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001076:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800107a:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800107e:	409f      	lsls	r7, r3
 8001080:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001084:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001086:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001088:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800108a:	688f      	ldr	r7, [r1, #8]
 800108c:	fa07 f70a 	lsl.w	r7, r7, sl
 8001090:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001092:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001094:	00e5      	lsls	r5, r4, #3
 8001096:	d559      	bpl.n	800114c <HAL_GPIO_Init+0x178>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001098:	f8d9 5018 	ldr.w	r5, [r9, #24]
 800109c:	f045 0501 	orr.w	r5, r5, #1
 80010a0:	f8c9 5018 	str.w	r5, [r9, #24]
 80010a4:	f8d9 5018 	ldr.w	r5, [r9, #24]
 80010a8:	f023 0703 	bic.w	r7, r3, #3
 80010ac:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80010b0:	f005 0501 	and.w	r5, r5, #1
 80010b4:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80010b8:	9501      	str	r5, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80010ba:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010be:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80010c0:	68bd      	ldr	r5, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80010c2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80010c6:	f04f 0e0f 	mov.w	lr, #15
 80010ca:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010ce:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80010d2:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010d6:	d03b      	beq.n	8001150 <HAL_GPIO_Init+0x17c>
 80010d8:	4d24      	ldr	r5, [pc, #144]	; (800116c <HAL_GPIO_Init+0x198>)
 80010da:	42a8      	cmp	r0, r5
 80010dc:	d03a      	beq.n	8001154 <HAL_GPIO_Init+0x180>
 80010de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010e2:	42a8      	cmp	r0, r5
 80010e4:	d038      	beq.n	8001158 <HAL_GPIO_Init+0x184>
 80010e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010ea:	42a8      	cmp	r0, r5
 80010ec:	d036      	beq.n	800115c <HAL_GPIO_Init+0x188>
 80010ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010f2:	42a8      	cmp	r0, r5
 80010f4:	d034      	beq.n	8001160 <HAL_GPIO_Init+0x18c>
 80010f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010fa:	42a8      	cmp	r0, r5
 80010fc:	d032      	beq.n	8001164 <HAL_GPIO_Init+0x190>
 80010fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001102:	42a8      	cmp	r0, r5
 8001104:	bf14      	ite	ne
 8001106:	2507      	movne	r5, #7
 8001108:	2506      	moveq	r5, #6
 800110a:	fa05 f50c 	lsl.w	r5, r5, ip
 800110e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001112:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001114:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001116:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001118:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800111c:	bf0c      	ite	eq
 800111e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001120:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8001122:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001124:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001126:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800112a:	bf0c      	ite	eq
 800112c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800112e:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8001130:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001132:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001134:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001138:	bf0c      	ite	eq
 800113a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800113c:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 800113e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001140:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001142:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001144:	bf54      	ite	pl
 8001146:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8001148:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 800114a:	60d5      	str	r5, [r2, #12]
    position++;
 800114c:	3301      	adds	r3, #1
 800114e:	e749      	b.n	8000fe4 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001150:	2500      	movs	r5, #0
 8001152:	e7da      	b.n	800110a <HAL_GPIO_Init+0x136>
 8001154:	2501      	movs	r5, #1
 8001156:	e7d8      	b.n	800110a <HAL_GPIO_Init+0x136>
 8001158:	2502      	movs	r5, #2
 800115a:	e7d6      	b.n	800110a <HAL_GPIO_Init+0x136>
 800115c:	2503      	movs	r5, #3
 800115e:	e7d4      	b.n	800110a <HAL_GPIO_Init+0x136>
 8001160:	2504      	movs	r5, #4
 8001162:	e7d2      	b.n	800110a <HAL_GPIO_Init+0x136>
 8001164:	2505      	movs	r5, #5
 8001166:	e7d0      	b.n	800110a <HAL_GPIO_Init+0x136>
 8001168:	40010400 	.word	0x40010400
 800116c:	48000400 	.word	0x48000400
 8001170:	40021000 	.word	0x40021000

08001174 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001174:	b10a      	cbz	r2, 800117a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001176:	6181      	str	r1, [r0, #24]
 8001178:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800117a:	6281      	str	r1, [r0, #40]	; 0x28
 800117c:	4770      	bx	lr

0800117e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800117e:	6943      	ldr	r3, [r0, #20]
 8001180:	4059      	eors	r1, r3
 8001182:	6141      	str	r1, [r0, #20]
 8001184:	4770      	bx	lr
	...

08001188 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001188:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800118c:	4605      	mov	r5, r0
 800118e:	b918      	cbnz	r0, 8001198 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001190:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8001192:	b002      	add	sp, #8
 8001194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001198:	6803      	ldr	r3, [r0, #0]
 800119a:	07df      	lsls	r7, r3, #31
 800119c:	d411      	bmi.n	80011c2 <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119e:	682b      	ldr	r3, [r5, #0]
 80011a0:	079e      	lsls	r6, r3, #30
 80011a2:	f100 8088 	bmi.w	80012b6 <HAL_RCC_OscConfig+0x12e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011a6:	682b      	ldr	r3, [r5, #0]
 80011a8:	071c      	lsls	r4, r3, #28
 80011aa:	f100 80fc 	bmi.w	80013a6 <HAL_RCC_OscConfig+0x21e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011ae:	682b      	ldr	r3, [r5, #0]
 80011b0:	0758      	lsls	r0, r3, #29
 80011b2:	f100 8145 	bmi.w	8001440 <HAL_RCC_OscConfig+0x2b8>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011b6:	69aa      	ldr	r2, [r5, #24]
 80011b8:	2a00      	cmp	r2, #0
 80011ba:	f040 81dc 	bne.w	8001576 <HAL_RCC_OscConfig+0x3ee>
  return HAL_OK;
 80011be:	2000      	movs	r0, #0
 80011c0:	e7e7      	b.n	8001192 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011c2:	4cbd      	ldr	r4, [pc, #756]	; (80014b8 <HAL_RCC_OscConfig+0x330>)
 80011c4:	6863      	ldr	r3, [r4, #4]
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	d00a      	beq.n	80011e4 <HAL_RCC_OscConfig+0x5c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011ce:	6863      	ldr	r3, [r4, #4]
 80011d0:	f003 030c 	and.w	r3, r3, #12
 80011d4:	2b08      	cmp	r3, #8
 80011d6:	d119      	bne.n	800120c <HAL_RCC_OscConfig+0x84>
 80011d8:	6863      	ldr	r3, [r4, #4]
 80011da:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80011de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011e2:	d113      	bne.n	800120c <HAL_RCC_OscConfig+0x84>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011e8:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ec:	6821      	ldr	r1, [r4, #0]
 80011ee:	fa93 f3a3 	rbit	r3, r3
 80011f2:	fab3 f383 	clz	r3, r3
 80011f6:	f003 031f 	and.w	r3, r3, #31
 80011fa:	2201      	movs	r2, #1
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	420b      	tst	r3, r1
 8001202:	d0cc      	beq.n	800119e <HAL_RCC_OscConfig+0x16>
 8001204:	686b      	ldr	r3, [r5, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1c9      	bne.n	800119e <HAL_RCC_OscConfig+0x16>
 800120a:	e7c1      	b.n	8001190 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800120c:	686b      	ldr	r3, [r5, #4]
 800120e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001212:	d11e      	bne.n	8001252 <HAL_RCC_OscConfig+0xca>
 8001214:	6823      	ldr	r3, [r4, #0]
 8001216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800121a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800121c:	f7ff fd7a 	bl	8000d14 <HAL_GetTick>
 8001220:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001224:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001226:	2701      	movs	r7, #1
 8001228:	fa96 f3a6 	rbit	r3, r6
 800122c:	6822      	ldr	r2, [r4, #0]
 800122e:	fa96 f3a6 	rbit	r3, r6
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	f003 031f 	and.w	r3, r3, #31
 800123a:	fa07 f303 	lsl.w	r3, r7, r3
 800123e:	4213      	tst	r3, r2
 8001240:	d1ad      	bne.n	800119e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001242:	f7ff fd67 	bl	8000d14 <HAL_GetTick>
 8001246:	eba0 0008 	sub.w	r0, r0, r8
 800124a:	2864      	cmp	r0, #100	; 0x64
 800124c:	d9ec      	bls.n	8001228 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 800124e:	2003      	movs	r0, #3
 8001250:	e79f      	b.n	8001192 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001252:	bb0b      	cbnz	r3, 8001298 <HAL_RCC_OscConfig+0x110>
 8001254:	6823      	ldr	r3, [r4, #0]
 8001256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800125a:	6023      	str	r3, [r4, #0]
 800125c:	6823      	ldr	r3, [r4, #0]
 800125e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001262:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001264:	f7ff fd56 	bl	8000d14 <HAL_GetTick>
 8001268:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 800126c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800126e:	2701      	movs	r7, #1
 8001270:	fa96 f3a6 	rbit	r3, r6
 8001274:	6822      	ldr	r2, [r4, #0]
 8001276:	fa96 f3a6 	rbit	r3, r6
 800127a:	fab3 f383 	clz	r3, r3
 800127e:	f003 031f 	and.w	r3, r3, #31
 8001282:	fa07 f303 	lsl.w	r3, r7, r3
 8001286:	4213      	tst	r3, r2
 8001288:	d089      	beq.n	800119e <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800128a:	f7ff fd43 	bl	8000d14 <HAL_GetTick>
 800128e:	eba0 0008 	sub.w	r0, r0, r8
 8001292:	2864      	cmp	r0, #100	; 0x64
 8001294:	d9ec      	bls.n	8001270 <HAL_RCC_OscConfig+0xe8>
 8001296:	e7da      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001298:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800129c:	6823      	ldr	r3, [r4, #0]
 800129e:	d103      	bne.n	80012a8 <HAL_RCC_OscConfig+0x120>
 80012a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a4:	6023      	str	r3, [r4, #0]
 80012a6:	e7b5      	b.n	8001214 <HAL_RCC_OscConfig+0x8c>
 80012a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012ac:	6023      	str	r3, [r4, #0]
 80012ae:	6823      	ldr	r3, [r4, #0]
 80012b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012b4:	e7b1      	b.n	800121a <HAL_RCC_OscConfig+0x92>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80012b6:	4c80      	ldr	r4, [pc, #512]	; (80014b8 <HAL_RCC_OscConfig+0x330>)
 80012b8:	6863      	ldr	r3, [r4, #4]
 80012ba:	f013 0f0c 	tst.w	r3, #12
 80012be:	d00a      	beq.n	80012d6 <HAL_RCC_OscConfig+0x14e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80012c0:	6863      	ldr	r3, [r4, #4]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	2b08      	cmp	r3, #8
 80012c8:	d125      	bne.n	8001316 <HAL_RCC_OscConfig+0x18e>
 80012ca:	6863      	ldr	r3, [r4, #4]
 80012cc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80012d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012d4:	d11f      	bne.n	8001316 <HAL_RCC_OscConfig+0x18e>
 80012d6:	2302      	movs	r3, #2
 80012d8:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012dc:	6821      	ldr	r1, [r4, #0]
 80012de:	fa93 f3a3 	rbit	r3, r3
 80012e2:	fab3 f383 	clz	r3, r3
 80012e6:	f003 031f 	and.w	r3, r3, #31
 80012ea:	2201      	movs	r2, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	420b      	tst	r3, r1
 80012f2:	d003      	beq.n	80012fc <HAL_RCC_OscConfig+0x174>
 80012f4:	68eb      	ldr	r3, [r5, #12]
 80012f6:	4293      	cmp	r3, r2
 80012f8:	f47f af4a 	bne.w	8001190 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012fc:	6821      	ldr	r1, [r4, #0]
 80012fe:	23f8      	movs	r3, #248	; 0xf8
 8001300:	fa93 f3a3 	rbit	r3, r3
 8001304:	fab3 f283 	clz	r2, r3
 8001308:	692b      	ldr	r3, [r5, #16]
 800130a:	4093      	lsls	r3, r2
 800130c:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8001310:	4313      	orrs	r3, r2
 8001312:	6023      	str	r3, [r4, #0]
 8001314:	e747      	b.n	80011a6 <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001316:	68ea      	ldr	r2, [r5, #12]
 8001318:	2601      	movs	r6, #1
 800131a:	b30a      	cbz	r2, 8001360 <HAL_RCC_OscConfig+0x1d8>
 800131c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8001320:	fab3 f383 	clz	r3, r3
 8001324:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001328:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	2702      	movs	r7, #2
 8001330:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001332:	f7ff fcef 	bl	8000d14 <HAL_GetTick>
 8001336:	4680      	mov	r8, r0
 8001338:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133c:	6822      	ldr	r2, [r4, #0]
 800133e:	fa97 f3a7 	rbit	r3, r7
 8001342:	fab3 f383 	clz	r3, r3
 8001346:	f003 031f 	and.w	r3, r3, #31
 800134a:	fa06 f303 	lsl.w	r3, r6, r3
 800134e:	4213      	tst	r3, r2
 8001350:	d1d4      	bne.n	80012fc <HAL_RCC_OscConfig+0x174>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001352:	f7ff fcdf 	bl	8000d14 <HAL_GetTick>
 8001356:	eba0 0008 	sub.w	r0, r0, r8
 800135a:	2802      	cmp	r0, #2
 800135c:	d9ec      	bls.n	8001338 <HAL_RCC_OscConfig+0x1b0>
 800135e:	e776      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
 8001360:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8001364:	fab3 f383 	clz	r3, r3
 8001368:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800136c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	2702      	movs	r7, #2
 8001374:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001376:	f7ff fccd 	bl	8000d14 <HAL_GetTick>
 800137a:	4680      	mov	r8, r0
 800137c:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001380:	6822      	ldr	r2, [r4, #0]
 8001382:	fa97 f3a7 	rbit	r3, r7
 8001386:	fab3 f383 	clz	r3, r3
 800138a:	f003 031f 	and.w	r3, r3, #31
 800138e:	fa06 f303 	lsl.w	r3, r6, r3
 8001392:	4213      	tst	r3, r2
 8001394:	f43f af07 	beq.w	80011a6 <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001398:	f7ff fcbc 	bl	8000d14 <HAL_GetTick>
 800139c:	eba0 0008 	sub.w	r0, r0, r8
 80013a0:	2802      	cmp	r0, #2
 80013a2:	d9eb      	bls.n	800137c <HAL_RCC_OscConfig+0x1f4>
 80013a4:	e753      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a6:	696a      	ldr	r2, [r5, #20]
 80013a8:	4e43      	ldr	r6, [pc, #268]	; (80014b8 <HAL_RCC_OscConfig+0x330>)
 80013aa:	4944      	ldr	r1, [pc, #272]	; (80014bc <HAL_RCC_OscConfig+0x334>)
 80013ac:	2401      	movs	r4, #1
 80013ae:	b31a      	cbz	r2, 80013f8 <HAL_RCC_OscConfig+0x270>
 80013b0:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80013b4:	fab3 f383 	clz	r3, r3
 80013b8:	440b      	add	r3, r1
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	2702      	movs	r7, #2
 80013be:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80013c0:	f7ff fca8 	bl	8000d14 <HAL_GetTick>
 80013c4:	4680      	mov	r8, r0
 80013c6:	fa97 f3a7 	rbit	r3, r7
 80013ca:	fa97 f3a7 	rbit	r3, r7
 80013ce:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d2:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80013d4:	fa97 f3a7 	rbit	r3, r7
 80013d8:	fab3 f383 	clz	r3, r3
 80013dc:	f003 031f 	and.w	r3, r3, #31
 80013e0:	fa04 f303 	lsl.w	r3, r4, r3
 80013e4:	4213      	tst	r3, r2
 80013e6:	f47f aee2 	bne.w	80011ae <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ea:	f7ff fc93 	bl	8000d14 <HAL_GetTick>
 80013ee:	eba0 0008 	sub.w	r0, r0, r8
 80013f2:	2802      	cmp	r0, #2
 80013f4:	d9e7      	bls.n	80013c6 <HAL_RCC_OscConfig+0x23e>
 80013f6:	e72a      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
 80013f8:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 80013fc:	fab3 f383 	clz	r3, r3
 8001400:	440b      	add	r3, r1
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	2702      	movs	r7, #2
 8001406:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001408:	f7ff fc84 	bl	8000d14 <HAL_GetTick>
 800140c:	4680      	mov	r8, r0
 800140e:	fa97 f3a7 	rbit	r3, r7
 8001412:	fa97 f3a7 	rbit	r3, r7
 8001416:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800141a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800141c:	fa97 f3a7 	rbit	r3, r7
 8001420:	fab3 f383 	clz	r3, r3
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	fa04 f303 	lsl.w	r3, r4, r3
 800142c:	4213      	tst	r3, r2
 800142e:	f43f aebe 	beq.w	80011ae <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001432:	f7ff fc6f 	bl	8000d14 <HAL_GetTick>
 8001436:	eba0 0008 	sub.w	r0, r0, r8
 800143a:	2802      	cmp	r0, #2
 800143c:	d9e7      	bls.n	800140e <HAL_RCC_OscConfig+0x286>
 800143e:	e706      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001440:	4c1d      	ldr	r4, [pc, #116]	; (80014b8 <HAL_RCC_OscConfig+0x330>)
 8001442:	69e3      	ldr	r3, [r4, #28]
 8001444:	00d9      	lsls	r1, r3, #3
 8001446:	d434      	bmi.n	80014b2 <HAL_RCC_OscConfig+0x32a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001448:	69e3      	ldr	r3, [r4, #28]
 800144a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800144e:	61e3      	str	r3, [r4, #28]
 8001450:	69e3      	ldr	r3, [r4, #28]
 8001452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001456:	9301      	str	r3, [sp, #4]
 8001458:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800145a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	4f18      	ldr	r7, [pc, #96]	; (80014c0 <HAL_RCC_OscConfig+0x338>)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	05da      	lsls	r2, r3, #23
 8001462:	d52f      	bpl.n	80014c4 <HAL_RCC_OscConfig+0x33c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001464:	68ab      	ldr	r3, [r5, #8]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d13d      	bne.n	80014e6 <HAL_RCC_OscConfig+0x35e>
 800146a:	6a23      	ldr	r3, [r4, #32]
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001472:	f7ff fc4f 	bl	8000d14 <HAL_GetTick>
 8001476:	2702      	movs	r7, #2
 8001478:	4682      	mov	sl, r0
 800147a:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147c:	f04f 0801 	mov.w	r8, #1
 8001480:	fa97 f3a7 	rbit	r3, r7
 8001484:	fa97 f3a7 	rbit	r3, r7
 8001488:	2b00      	cmp	r3, #0
 800148a:	d06c      	beq.n	8001566 <HAL_RCC_OscConfig+0x3de>
 800148c:	6a22      	ldr	r2, [r4, #32]
 800148e:	fa99 f3a9 	rbit	r3, r9
 8001492:	fab3 f383 	clz	r3, r3
 8001496:	f003 031f 	and.w	r3, r3, #31
 800149a:	fa08 f303 	lsl.w	r3, r8, r3
 800149e:	4213      	tst	r3, r2
 80014a0:	d058      	beq.n	8001554 <HAL_RCC_OscConfig+0x3cc>
    if(pwrclkchanged == SET)
 80014a2:	2e00      	cmp	r6, #0
 80014a4:	f43f ae87 	beq.w	80011b6 <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a8:	69e3      	ldr	r3, [r4, #28]
 80014aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ae:	61e3      	str	r3, [r4, #28]
 80014b0:	e681      	b.n	80011b6 <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 80014b2:	2600      	movs	r6, #0
 80014b4:	e7d2      	b.n	800145c <HAL_RCC_OscConfig+0x2d4>
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000
 80014bc:	10908120 	.word	0x10908120
 80014c0:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ca:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80014cc:	f7ff fc22 	bl	8000d14 <HAL_GetTick>
 80014d0:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	05db      	lsls	r3, r3, #23
 80014d6:	d4c5      	bmi.n	8001464 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d8:	f7ff fc1c 	bl	8000d14 <HAL_GetTick>
 80014dc:	eba0 0008 	sub.w	r0, r0, r8
 80014e0:	2864      	cmp	r0, #100	; 0x64
 80014e2:	d9f6      	bls.n	80014d2 <HAL_RCC_OscConfig+0x34a>
 80014e4:	e6b3      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e6:	bb3b      	cbnz	r3, 8001538 <HAL_RCC_OscConfig+0x3b0>
 80014e8:	6a23      	ldr	r3, [r4, #32]
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	6223      	str	r3, [r4, #32]
 80014f0:	6a23      	ldr	r3, [r4, #32]
 80014f2:	f023 0304 	bic.w	r3, r3, #4
 80014f6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80014f8:	f7ff fc0c 	bl	8000d14 <HAL_GetTick>
 80014fc:	2702      	movs	r7, #2
 80014fe:	4682      	mov	sl, r0
 8001500:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001502:	f04f 0801 	mov.w	r8, #1
 8001506:	fa97 f3a7 	rbit	r3, r7
 800150a:	fa97 f3a7 	rbit	r3, r7
 800150e:	b373      	cbz	r3, 800156e <HAL_RCC_OscConfig+0x3e6>
 8001510:	6a22      	ldr	r2, [r4, #32]
 8001512:	fa99 f3a9 	rbit	r3, r9
 8001516:	fab3 f383 	clz	r3, r3
 800151a:	f003 031f 	and.w	r3, r3, #31
 800151e:	fa08 f303 	lsl.w	r3, r8, r3
 8001522:	4213      	tst	r3, r2
 8001524:	d0bd      	beq.n	80014a2 <HAL_RCC_OscConfig+0x31a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001526:	f7ff fbf5 	bl	8000d14 <HAL_GetTick>
 800152a:	f241 3388 	movw	r3, #5000	; 0x1388
 800152e:	eba0 000a 	sub.w	r0, r0, sl
 8001532:	4298      	cmp	r0, r3
 8001534:	d9e7      	bls.n	8001506 <HAL_RCC_OscConfig+0x37e>
 8001536:	e68a      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001538:	2b05      	cmp	r3, #5
 800153a:	6a23      	ldr	r3, [r4, #32]
 800153c:	d103      	bne.n	8001546 <HAL_RCC_OscConfig+0x3be>
 800153e:	f043 0304 	orr.w	r3, r3, #4
 8001542:	6223      	str	r3, [r4, #32]
 8001544:	e791      	b.n	800146a <HAL_RCC_OscConfig+0x2e2>
 8001546:	f023 0301 	bic.w	r3, r3, #1
 800154a:	6223      	str	r3, [r4, #32]
 800154c:	6a23      	ldr	r3, [r4, #32]
 800154e:	f023 0304 	bic.w	r3, r3, #4
 8001552:	e78d      	b.n	8001470 <HAL_RCC_OscConfig+0x2e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001554:	f7ff fbde 	bl	8000d14 <HAL_GetTick>
 8001558:	f241 3388 	movw	r3, #5000	; 0x1388
 800155c:	eba0 000a 	sub.w	r0, r0, sl
 8001560:	4298      	cmp	r0, r3
 8001562:	d98d      	bls.n	8001480 <HAL_RCC_OscConfig+0x2f8>
 8001564:	e673      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
 8001566:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800156a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800156c:	e78f      	b.n	800148e <HAL_RCC_OscConfig+0x306>
 800156e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001572:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001574:	e7cd      	b.n	8001512 <HAL_RCC_OscConfig+0x38a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001576:	4c44      	ldr	r4, [pc, #272]	; (8001688 <HAL_RCC_OscConfig+0x500>)
 8001578:	6863      	ldr	r3, [r4, #4]
 800157a:	f003 030c 	and.w	r3, r3, #12
 800157e:	2b08      	cmp	r3, #8
 8001580:	f43f ae06 	beq.w	8001190 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001584:	2a02      	cmp	r2, #2
 8001586:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800158a:	d158      	bne.n	800163e <HAL_RCC_OscConfig+0x4b6>
 800158c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001590:	fab3 f383 	clz	r3, r3
 8001594:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001598:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015a2:	f7ff fbb7 	bl	8000d14 <HAL_GetTick>
 80015a6:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80015aa:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ac:	2601      	movs	r6, #1
 80015ae:	fa97 f3a7 	rbit	r3, r7
 80015b2:	6822      	ldr	r2, [r4, #0]
 80015b4:	fa97 f3a7 	rbit	r3, r7
 80015b8:	fab3 f383 	clz	r3, r3
 80015bc:	f003 031f 	and.w	r3, r3, #31
 80015c0:	fa06 f303 	lsl.w	r3, r6, r3
 80015c4:	4213      	tst	r3, r2
 80015c6:	d133      	bne.n	8001630 <HAL_RCC_OscConfig+0x4a8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80015ca:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80015cc:	f023 030f 	bic.w	r3, r3, #15
 80015d0:	4313      	orrs	r3, r2
 80015d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80015d4:	6862      	ldr	r2, [r4, #4]
 80015d6:	6a2b      	ldr	r3, [r5, #32]
 80015d8:	69e9      	ldr	r1, [r5, #28]
 80015da:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 80015de:	430b      	orrs	r3, r1
 80015e0:	4313      	orrs	r3, r2
 80015e2:	6063      	str	r3, [r4, #4]
 80015e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015e8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80015ec:	fab3 f383 	clz	r3, r3
 80015f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015f4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80015fe:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001600:	f7ff fb88 	bl	8000d14 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001604:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8001606:	4607      	mov	r7, r0
 8001608:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800160c:	6822      	ldr	r2, [r4, #0]
 800160e:	fa95 f3a5 	rbit	r3, r5
 8001612:	fab3 f383 	clz	r3, r3
 8001616:	f003 031f 	and.w	r3, r3, #31
 800161a:	fa06 f303 	lsl.w	r3, r6, r3
 800161e:	4213      	tst	r3, r2
 8001620:	f47f adcd 	bne.w	80011be <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001624:	f7ff fb76 	bl	8000d14 <HAL_GetTick>
 8001628:	1bc0      	subs	r0, r0, r7
 800162a:	2802      	cmp	r0, #2
 800162c:	d9ec      	bls.n	8001608 <HAL_RCC_OscConfig+0x480>
 800162e:	e60e      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff fb70 	bl	8000d14 <HAL_GetTick>
 8001634:	eba0 0008 	sub.w	r0, r0, r8
 8001638:	2802      	cmp	r0, #2
 800163a:	d9b8      	bls.n	80015ae <HAL_RCC_OscConfig+0x426>
 800163c:	e607      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
 800163e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001642:	fab3 f383 	clz	r3, r3
 8001646:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800164a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001654:	f7ff fb5e 	bl	8000d14 <HAL_GetTick>
 8001658:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800165c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800165e:	2601      	movs	r6, #1
 8001660:	fa95 f3a5 	rbit	r3, r5
 8001664:	6822      	ldr	r2, [r4, #0]
 8001666:	fa95 f3a5 	rbit	r3, r5
 800166a:	fab3 f383 	clz	r3, r3
 800166e:	f003 031f 	and.w	r3, r3, #31
 8001672:	fa06 f303 	lsl.w	r3, r6, r3
 8001676:	4213      	tst	r3, r2
 8001678:	f43f ada1 	beq.w	80011be <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800167c:	f7ff fb4a 	bl	8000d14 <HAL_GetTick>
 8001680:	1bc0      	subs	r0, r0, r7
 8001682:	2802      	cmp	r0, #2
 8001684:	d9ec      	bls.n	8001660 <HAL_RCC_OscConfig+0x4d8>
 8001686:	e5e2      	b.n	800124e <HAL_RCC_OscConfig+0xc6>
 8001688:	40021000 	.word	0x40021000

0800168c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800168c:	4911      	ldr	r1, [pc, #68]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x48>)
 800168e:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001690:	f003 020c 	and.w	r2, r3, #12
 8001694:	2a08      	cmp	r2, #8
 8001696:	d11a      	bne.n	80016ce <HAL_RCC_GetSysClockFreq+0x42>
 8001698:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800169c:	fa92 f2a2 	rbit	r2, r2
 80016a0:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80016a2:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80016a6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80016a8:	fa90 f0a0 	rbit	r0, r0
 80016ac:	fab0 f080 	clz	r0, r0
 80016b0:	f001 010f 	and.w	r1, r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80016b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80016b8:	40d3      	lsrs	r3, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80016ba:	40c1      	lsrs	r1, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80016bc:	4a06      	ldr	r2, [pc, #24]	; (80016d8 <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80016be:	4807      	ldr	r0, [pc, #28]	; (80016dc <HAL_RCC_GetSysClockFreq+0x50>)
 80016c0:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80016c2:	4807      	ldr	r0, [pc, #28]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x54>)
 80016c4:	fbb0 f1f1 	udiv	r1, r0, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80016c8:	5cd0      	ldrb	r0, [r2, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80016ca:	4348      	muls	r0, r1
 80016cc:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80016ce:	4804      	ldr	r0, [pc, #16]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000
 80016d8:	08006770 	.word	0x08006770
 80016dc:	08006780 	.word	0x08006780
 80016e0:	007a1200 	.word	0x007a1200

080016e4 <HAL_RCC_ClockConfig>:
{
 80016e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016e8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80016ea:	4604      	mov	r4, r0
 80016ec:	b910      	cbnz	r0, 80016f4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80016ee:	2001      	movs	r0, #1
 80016f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016f4:	4a4c      	ldr	r2, [pc, #304]	; (8001828 <HAL_RCC_ClockConfig+0x144>)
 80016f6:	6813      	ldr	r3, [r2, #0]
 80016f8:	f003 0307 	and.w	r3, r3, #7
 80016fc:	428b      	cmp	r3, r1
 80016fe:	d32e      	bcc.n	800175e <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001700:	6822      	ldr	r2, [r4, #0]
 8001702:	0791      	lsls	r1, r2, #30
 8001704:	d436      	bmi.n	8001774 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001706:	07d2      	lsls	r2, r2, #31
 8001708:	d43c      	bmi.n	8001784 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800170a:	4a47      	ldr	r2, [pc, #284]	; (8001828 <HAL_RCC_ClockConfig+0x144>)
 800170c:	6813      	ldr	r3, [r2, #0]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	429d      	cmp	r5, r3
 8001714:	d375      	bcc.n	8001802 <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001716:	6822      	ldr	r2, [r4, #0]
 8001718:	4d44      	ldr	r5, [pc, #272]	; (800182c <HAL_RCC_ClockConfig+0x148>)
 800171a:	f012 0f04 	tst.w	r2, #4
 800171e:	d17c      	bne.n	800181a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001720:	0713      	lsls	r3, r2, #28
 8001722:	d506      	bpl.n	8001732 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001724:	686b      	ldr	r3, [r5, #4]
 8001726:	6922      	ldr	r2, [r4, #16]
 8001728:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800172c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001730:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001732:	f7ff ffab 	bl	800168c <HAL_RCC_GetSysClockFreq>
 8001736:	686b      	ldr	r3, [r5, #4]
 8001738:	22f0      	movs	r2, #240	; 0xf0
 800173a:	fa92 f2a2 	rbit	r2, r2
 800173e:	fab2 f282 	clz	r2, r2
 8001742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001746:	40d3      	lsrs	r3, r2
 8001748:	4a39      	ldr	r2, [pc, #228]	; (8001830 <HAL_RCC_ClockConfig+0x14c>)
 800174a:	5cd3      	ldrb	r3, [r2, r3]
 800174c:	40d8      	lsrs	r0, r3
 800174e:	4b39      	ldr	r3, [pc, #228]	; (8001834 <HAL_RCC_ClockConfig+0x150>)
 8001750:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001752:	2000      	movs	r0, #0
 8001754:	f7ff fa9c 	bl	8000c90 <HAL_InitTick>
  return HAL_OK;
 8001758:	2000      	movs	r0, #0
 800175a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175e:	6813      	ldr	r3, [r2, #0]
 8001760:	f023 0307 	bic.w	r3, r3, #7
 8001764:	430b      	orrs	r3, r1
 8001766:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001768:	6813      	ldr	r3, [r2, #0]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	4299      	cmp	r1, r3
 8001770:	d1bd      	bne.n	80016ee <HAL_RCC_ClockConfig+0xa>
 8001772:	e7c5      	b.n	8001700 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001774:	492d      	ldr	r1, [pc, #180]	; (800182c <HAL_RCC_ClockConfig+0x148>)
 8001776:	68a0      	ldr	r0, [r4, #8]
 8001778:	684b      	ldr	r3, [r1, #4]
 800177a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800177e:	4303      	orrs	r3, r0
 8001780:	604b      	str	r3, [r1, #4]
 8001782:	e7c0      	b.n	8001706 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001784:	6862      	ldr	r2, [r4, #4]
 8001786:	4e29      	ldr	r6, [pc, #164]	; (800182c <HAL_RCC_ClockConfig+0x148>)
 8001788:	2a01      	cmp	r2, #1
 800178a:	d127      	bne.n	80017dc <HAL_RCC_ClockConfig+0xf8>
 800178c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001790:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001794:	6831      	ldr	r1, [r6, #0]
 8001796:	fa93 f3a3 	rbit	r3, r3
 800179a:	fab3 f383 	clz	r3, r3
 800179e:	f003 031f 	and.w	r3, r3, #31
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a8:	d0a1      	beq.n	80016ee <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017aa:	6873      	ldr	r3, [r6, #4]
 80017ac:	f023 0303 	bic.w	r3, r3, #3
 80017b0:	431a      	orrs	r2, r3
 80017b2:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 80017b4:	f7ff faae 	bl	8000d14 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80017bc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017be:	6873      	ldr	r3, [r6, #4]
 80017c0:	6862      	ldr	r2, [r4, #4]
 80017c2:	f003 030c 	and.w	r3, r3, #12
 80017c6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80017ca:	d09e      	beq.n	800170a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017cc:	f7ff faa2 	bl	8000d14 <HAL_GetTick>
 80017d0:	1bc0      	subs	r0, r0, r7
 80017d2:	4540      	cmp	r0, r8
 80017d4:	d9f3      	bls.n	80017be <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 80017d6:	2003      	movs	r0, #3
}
 80017d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017dc:	2a02      	cmp	r2, #2
 80017de:	bf0c      	ite	eq
 80017e0:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80017e4:	2302      	movne	r3, #2
 80017e6:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ea:	6830      	ldr	r0, [r6, #0]
 80017ec:	fa93 f3a3 	rbit	r3, r3
 80017f0:	fab3 f383 	clz	r3, r3
 80017f4:	f003 031f 	and.w	r3, r3, #31
 80017f8:	2101      	movs	r1, #1
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	4203      	tst	r3, r0
 8001800:	e7d2      	b.n	80017a8 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001802:	6813      	ldr	r3, [r2, #0]
 8001804:	f023 0307 	bic.w	r3, r3, #7
 8001808:	432b      	orrs	r3, r5
 800180a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800180c:	6813      	ldr	r3, [r2, #0]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	429d      	cmp	r5, r3
 8001814:	f47f af6b 	bne.w	80016ee <HAL_RCC_ClockConfig+0xa>
 8001818:	e77d      	b.n	8001716 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800181a:	686b      	ldr	r3, [r5, #4]
 800181c:	68e1      	ldr	r1, [r4, #12]
 800181e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001822:	430b      	orrs	r3, r1
 8001824:	606b      	str	r3, [r5, #4]
 8001826:	e77b      	b.n	8001720 <HAL_RCC_ClockConfig+0x3c>
 8001828:	40022000 	.word	0x40022000
 800182c:	40021000 	.word	0x40021000
 8001830:	080067ad 	.word	0x080067ad
 8001834:	20000020 	.word	0x20000020

08001838 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <HAL_RCC_GetPCLK1Freq+0x24>)
 800183a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	fa92 f2a2 	rbit	r2, r2
 8001844:	fab2 f282 	clz	r2, r2
 8001848:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800184c:	40d3      	lsrs	r3, r2
 800184e:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001850:	5cd3      	ldrb	r3, [r2, r3]
 8001852:	4a04      	ldr	r2, [pc, #16]	; (8001864 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001854:	6810      	ldr	r0, [r2, #0]
}    
 8001856:	40d8      	lsrs	r0, r3
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40021000 	.word	0x40021000
 8001860:	080067bd 	.word	0x080067bd
 8001864:	20000020 	.word	0x20000020

08001868 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <HAL_RCC_GetPCLK2Freq+0x24>)
 800186a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	fa92 f2a2 	rbit	r2, r2
 8001874:	fab2 f282 	clz	r2, r2
 8001878:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800187c:	40d3      	lsrs	r3, r2
 800187e:	4a04      	ldr	r2, [pc, #16]	; (8001890 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001880:	5cd3      	ldrb	r3, [r2, r3]
 8001882:	4a04      	ldr	r2, [pc, #16]	; (8001894 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001884:	6810      	ldr	r0, [r2, #0]
} 
 8001886:	40d8      	lsrs	r0, r3
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	40021000 	.word	0x40021000
 8001890:	080067bd 	.word	0x080067bd
 8001894:	20000020 	.word	0x20000020

08001898 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001898:	6803      	ldr	r3, [r0, #0]
{
 800189a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800189e:	03df      	lsls	r7, r3, #15
{
 80018a0:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018a2:	d523      	bpl.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x54>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018a4:	4d9b      	ldr	r5, [pc, #620]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018a6:	69eb      	ldr	r3, [r5, #28]
 80018a8:	00de      	lsls	r6, r3, #3
 80018aa:	f100 80d7 	bmi.w	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ae:	69eb      	ldr	r3, [r5, #28]
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b4:	61eb      	str	r3, [r5, #28]
 80018b6:	69eb      	ldr	r3, [r5, #28]
 80018b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80018c0:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c2:	4f95      	ldr	r7, [pc, #596]	; (8001b18 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	05d8      	lsls	r0, r3, #23
 80018c8:	f140 80ca 	bpl.w	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018cc:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018ce:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80018d2:	f040 80da 	bne.w	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80018d6:	6a2b      	ldr	r3, [r5, #32]
 80018d8:	6862      	ldr	r2, [r4, #4]
 80018da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018de:	4313      	orrs	r3, r2
 80018e0:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018e2:	b11e      	cbz	r6, 80018ec <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e4:	69eb      	ldr	r3, [r5, #28]
 80018e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ea:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80018ec:	6820      	ldr	r0, [r4, #0]
 80018ee:	07c3      	lsls	r3, r0, #31
 80018f0:	d506      	bpl.n	8001900 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80018f2:	4a88      	ldr	r2, [pc, #544]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80018f4:	68a1      	ldr	r1, [r4, #8]
 80018f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80018f8:	f023 0303 	bic.w	r3, r3, #3
 80018fc:	430b      	orrs	r3, r1
 80018fe:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001900:	0787      	lsls	r7, r0, #30
 8001902:	d506      	bpl.n	8001912 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001904:	4a83      	ldr	r2, [pc, #524]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001906:	68e1      	ldr	r1, [r4, #12]
 8001908:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800190a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800190e:	430b      	orrs	r3, r1
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001912:	0746      	lsls	r6, r0, #29
 8001914:	d506      	bpl.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001916:	4a7f      	ldr	r2, [pc, #508]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001918:	6921      	ldr	r1, [r4, #16]
 800191a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800191c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001920:	430b      	orrs	r3, r1
 8001922:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001924:	0685      	lsls	r5, r0, #26
 8001926:	d506      	bpl.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001928:	4a7a      	ldr	r2, [pc, #488]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800192a:	69e1      	ldr	r1, [r4, #28]
 800192c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800192e:	f023 0310 	bic.w	r3, r3, #16
 8001932:	430b      	orrs	r3, r1
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001936:	0381      	lsls	r1, r0, #14
 8001938:	d506      	bpl.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800193a:	4a76      	ldr	r2, [pc, #472]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800193c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800193e:	6853      	ldr	r3, [r2, #4]
 8001940:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001944:	430b      	orrs	r3, r1
 8001946:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001948:	0642      	lsls	r2, r0, #25
 800194a:	d506      	bpl.n	800195a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800194c:	4a71      	ldr	r2, [pc, #452]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800194e:	6a21      	ldr	r1, [r4, #32]
 8001950:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001952:	f023 0320 	bic.w	r3, r3, #32
 8001956:	430b      	orrs	r3, r1
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800195a:	0343      	lsls	r3, r0, #13
 800195c:	d506      	bpl.n	800196c <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800195e:	4a6d      	ldr	r2, [pc, #436]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001960:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001962:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001964:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001968:	430b      	orrs	r3, r1
 800196a:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800196c:	0707      	lsls	r7, r0, #28
 800196e:	d506      	bpl.n	800197e <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001970:	4a68      	ldr	r2, [pc, #416]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001972:	6961      	ldr	r1, [r4, #20]
 8001974:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001976:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800197a:	430b      	orrs	r3, r1
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800197e:	06c6      	lsls	r6, r0, #27
 8001980:	d506      	bpl.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001982:	4a64      	ldr	r2, [pc, #400]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001984:	69a1      	ldr	r1, [r4, #24]
 8001986:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001988:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800198c:	430b      	orrs	r3, r1
 800198e:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001990:	0585      	lsls	r5, r0, #22
 8001992:	d506      	bpl.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001994:	4a5f      	ldr	r2, [pc, #380]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001996:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001998:	6853      	ldr	r3, [r2, #4]
 800199a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800199e:	430b      	orrs	r3, r1
 80019a0:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80019a2:	0601      	lsls	r1, r0, #24
 80019a4:	d506      	bpl.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80019a6:	4a5b      	ldr	r2, [pc, #364]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80019a8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80019aa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80019ac:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80019b0:	430b      	orrs	r3, r1
 80019b2:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80019b4:	05c2      	lsls	r2, r0, #23
 80019b6:	d506      	bpl.n	80019c6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80019b8:	4a56      	ldr	r2, [pc, #344]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80019ba:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80019bc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80019be:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 80019c2:	430b      	orrs	r3, r1
 80019c4:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80019c6:	04c3      	lsls	r3, r0, #19
 80019c8:	d506      	bpl.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80019ca:	4a52      	ldr	r2, [pc, #328]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80019cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80019ce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80019d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019d4:	430b      	orrs	r3, r1
 80019d6:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80019d8:	0487      	lsls	r7, r0, #18
 80019da:	d506      	bpl.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80019dc:	4a4d      	ldr	r2, [pc, #308]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80019de:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80019e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80019e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80019e6:	430b      	orrs	r3, r1
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80019ea:	02c6      	lsls	r6, r0, #11
 80019ec:	d506      	bpl.n	80019fc <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80019ee:	4a49      	ldr	r2, [pc, #292]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80019f0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80019f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80019f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019f8:	430b      	orrs	r3, r1
 80019fa:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80019fc:	0285      	lsls	r5, r0, #10
 80019fe:	d506      	bpl.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001a00:	4a44      	ldr	r2, [pc, #272]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001a02:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001a04:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a06:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001a0a:	430b      	orrs	r3, r1
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001a0e:	0241      	lsls	r1, r0, #9
 8001a10:	d506      	bpl.n	8001a20 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001a12:	4a40      	ldr	r2, [pc, #256]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001a14:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001a16:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001a20:	0202      	lsls	r2, r0, #8
 8001a22:	d506      	bpl.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001a24:	4a3b      	ldr	r2, [pc, #236]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001a26:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001a28:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a2e:	430b      	orrs	r3, r1
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001a32:	01c3      	lsls	r3, r0, #7
 8001a34:	d506      	bpl.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8001a36:	4a37      	ldr	r2, [pc, #220]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001a38:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8001a3a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a40:	430b      	orrs	r3, r1
 8001a42:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8001a44:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8001a48:	d01c      	beq.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8001a4a:	4a32      	ldr	r2, [pc, #200]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8001a4c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001a4e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a50:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001a54:	430b      	orrs	r3, r1
 8001a56:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001a58:	2000      	movs	r0, #0
 8001a5a:	e013      	b.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    FlagStatus       pwrclkchanged = RESET;
 8001a5c:	2600      	movs	r6, #0
 8001a5e:	e730      	b.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a66:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001a68:	f7ff f954 	bl	8000d14 <HAL_GetTick>
 8001a6c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	05d9      	lsls	r1, r3, #23
 8001a72:	f53f af2b 	bmi.w	80018cc <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a76:	f7ff f94d 	bl	8000d14 <HAL_GetTick>
 8001a7a:	eba0 0008 	sub.w	r0, r0, r8
 8001a7e:	2864      	cmp	r0, #100	; 0x64
 8001a80:	d9f5      	bls.n	8001a6e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
          return HAL_TIMEOUT;
 8001a82:	2003      	movs	r0, #3
}
 8001a84:	b002      	add	sp, #8
 8001a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a8a:	6862      	ldr	r2, [r4, #4]
 8001a8c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001a90:	4293      	cmp	r3, r2
 8001a92:	f43f af20 	beq.w	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a96:	6a29      	ldr	r1, [r5, #32]
 8001a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a9c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001aa0:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001aa4:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001b1c <HAL_RCCEx_PeriphCLKConfig+0x284>
 8001aa8:	fab2 f282 	clz	r2, r2
 8001aac:	4472      	add	r2, lr
 8001aae:	0092      	lsls	r2, r2, #2
 8001ab0:	2701      	movs	r7, #1
 8001ab2:	6017      	str	r7, [r2, #0]
 8001ab4:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ab8:	fab3 f383 	clz	r3, r3
 8001abc:	4473      	add	r3, lr
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ac4:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8001ac6:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ac8:	f57f af05 	bpl.w	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8001acc:	f7ff f922 	bl	8000d14 <HAL_GetTick>
 8001ad0:	f04f 0802 	mov.w	r8, #2
 8001ad4:	4682      	mov	sl, r0
 8001ad6:	46c1      	mov	r9, r8
 8001ad8:	fa98 f3a8 	rbit	r3, r8
 8001adc:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae0:	b1a3      	cbz	r3, 8001b0c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001ae2:	6a2a      	ldr	r2, [r5, #32]
 8001ae4:	fa99 f3a9 	rbit	r3, r9
 8001ae8:	fab3 f383 	clz	r3, r3
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	fa07 f303 	lsl.w	r3, r7, r3
 8001af4:	4213      	tst	r3, r2
 8001af6:	f47f aeee 	bne.w	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7ff f90b 	bl	8000d14 <HAL_GetTick>
 8001afe:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b02:	eba0 000a 	sub.w	r0, r0, sl
 8001b06:	4298      	cmp	r0, r3
 8001b08:	d9e6      	bls.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8001b0a:	e7ba      	b.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8001b0c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b10:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001b12:	e7e7      	b.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40007000 	.word	0x40007000
 8001b1c:	10908100 	.word	0x10908100

08001b20 <HAL_TIM_PWM_MspInit>:
 8001b20:	4770      	bx	lr
	...

08001b24 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b24:	4a32      	ldr	r2, [pc, #200]	; (8001bf0 <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 8001b26:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b28:	4290      	cmp	r0, r2
 8001b2a:	d012      	beq.n	8001b52 <TIM_Base_SetConfig+0x2e>
 8001b2c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b30:	d00f      	beq.n	8001b52 <TIM_Base_SetConfig+0x2e>
 8001b32:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b36:	4290      	cmp	r0, r2
 8001b38:	d00b      	beq.n	8001b52 <TIM_Base_SetConfig+0x2e>
 8001b3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b3e:	4290      	cmp	r0, r2
 8001b40:	d007      	beq.n	8001b52 <TIM_Base_SetConfig+0x2e>
 8001b42:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001b46:	4290      	cmp	r0, r2
 8001b48:	d003      	beq.n	8001b52 <TIM_Base_SetConfig+0x2e>
 8001b4a:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8001b4e:	4290      	cmp	r0, r2
 8001b50:	d115      	bne.n	8001b7e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001b52:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b58:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b5a:	4a25      	ldr	r2, [pc, #148]	; (8001bf0 <TIM_Base_SetConfig+0xcc>)
 8001b5c:	4290      	cmp	r0, r2
 8001b5e:	d01d      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b64:	d01a      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b66:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b6a:	4290      	cmp	r0, r2
 8001b6c:	d016      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b72:	4290      	cmp	r0, r2
 8001b74:	d012      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b76:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8001b7a:	4290      	cmp	r0, r2
 8001b7c:	d00e      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b7e:	4a1d      	ldr	r2, [pc, #116]	; (8001bf4 <TIM_Base_SetConfig+0xd0>)
 8001b80:	4290      	cmp	r0, r2
 8001b82:	d00b      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b88:	4290      	cmp	r0, r2
 8001b8a:	d007      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b90:	4290      	cmp	r0, r2
 8001b92:	d003      	beq.n	8001b9c <TIM_Base_SetConfig+0x78>
 8001b94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b98:	4290      	cmp	r0, r2
 8001b9a:	d103      	bne.n	8001ba4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b9c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ba2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ba4:	694a      	ldr	r2, [r1, #20]
 8001ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001baa:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001bac:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bae:	688b      	ldr	r3, [r1, #8]
 8001bb0:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001bb2:	680b      	ldr	r3, [r1, #0]
 8001bb4:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <TIM_Base_SetConfig+0xcc>)
 8001bb8:	4298      	cmp	r0, r3
 8001bba:	d013      	beq.n	8001be4 <TIM_Base_SetConfig+0xc0>
 8001bbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001bc0:	4298      	cmp	r0, r3
 8001bc2:	d00f      	beq.n	8001be4 <TIM_Base_SetConfig+0xc0>
 8001bc4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001bc8:	4298      	cmp	r0, r3
 8001bca:	d00b      	beq.n	8001be4 <TIM_Base_SetConfig+0xc0>
 8001bcc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bd0:	4298      	cmp	r0, r3
 8001bd2:	d007      	beq.n	8001be4 <TIM_Base_SetConfig+0xc0>
 8001bd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bd8:	4298      	cmp	r0, r3
 8001bda:	d003      	beq.n	8001be4 <TIM_Base_SetConfig+0xc0>
 8001bdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001be0:	4298      	cmp	r0, r3
 8001be2:	d101      	bne.n	8001be8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001be4:	690b      	ldr	r3, [r1, #16]
 8001be6:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001be8:	2301      	movs	r3, #1
 8001bea:	6143      	str	r3, [r0, #20]
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40012c00 	.word	0x40012c00
 8001bf4:	40014000 	.word	0x40014000

08001bf8 <HAL_TIM_Base_Init>:
{ 
 8001bf8:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001bfa:	4604      	mov	r4, r0
 8001bfc:	b1a0      	cbz	r0, 8001c28 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001bfe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c02:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c06:	b91b      	cbnz	r3, 8001c10 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c08:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001c0c:	f001 fb0a 	bl	8003224 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c10:	2302      	movs	r3, #2
 8001c12:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001c16:	6820      	ldr	r0, [r4, #0]
 8001c18:	1d21      	adds	r1, r4, #4
 8001c1a:	f7ff ff83 	bl	8001b24 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c24:	2000      	movs	r0, #0
 8001c26:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c28:	2001      	movs	r0, #1
}
 8001c2a:	bd10      	pop	{r4, pc}

08001c2c <HAL_TIM_PWM_Init>:
{
 8001c2c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001c2e:	4604      	mov	r4, r0
 8001c30:	b1a0      	cbz	r0, 8001c5c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c32:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c36:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c3a:	b91b      	cbnz	r3, 8001c44 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c3c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001c40:	f7ff ff6e 	bl	8001b20 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c44:	2302      	movs	r3, #2
 8001c46:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001c4a:	6820      	ldr	r0, [r4, #0]
 8001c4c:	1d21      	adds	r1, r4, #4
 8001c4e:	f7ff ff69 	bl	8001b24 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001c52:	2301      	movs	r3, #1
 8001c54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c58:	2000      	movs	r0, #0
 8001c5a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c5c:	2001      	movs	r0, #1
}
 8001c5e:	bd10      	pop	{r4, pc}

08001c60 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c60:	6a03      	ldr	r3, [r0, #32]
 8001c62:	f023 0301 	bic.w	r3, r3, #1
 8001c66:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c68:	6a03      	ldr	r3, [r0, #32]
{
 8001c6a:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001c6c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c6e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c72:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c76:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001c7a:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c7c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001c7e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001c82:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001c84:	4d1f      	ldr	r5, [pc, #124]	; (8001d04 <TIM_OC1_SetConfig+0xa4>)
 8001c86:	42a8      	cmp	r0, r5
 8001c88:	d013      	beq.n	8001cb2 <TIM_OC1_SetConfig+0x52>
 8001c8a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001c8e:	42a8      	cmp	r0, r5
 8001c90:	d00f      	beq.n	8001cb2 <TIM_OC1_SetConfig+0x52>
 8001c92:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001c96:	42a8      	cmp	r0, r5
 8001c98:	d00b      	beq.n	8001cb2 <TIM_OC1_SetConfig+0x52>
 8001c9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c9e:	42a8      	cmp	r0, r5
 8001ca0:	d007      	beq.n	8001cb2 <TIM_OC1_SetConfig+0x52>
 8001ca2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ca6:	42a8      	cmp	r0, r5
 8001ca8:	d003      	beq.n	8001cb2 <TIM_OC1_SetConfig+0x52>
 8001caa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001cae:	42a8      	cmp	r0, r5
 8001cb0:	d122      	bne.n	8001cf8 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001cb2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001cb4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001cb8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001cba:	4d12      	ldr	r5, [pc, #72]	; (8001d04 <TIM_OC1_SetConfig+0xa4>)
 8001cbc:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001cbe:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001cc2:	d013      	beq.n	8001cec <TIM_OC1_SetConfig+0x8c>
 8001cc4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001cc8:	42a8      	cmp	r0, r5
 8001cca:	d00f      	beq.n	8001cec <TIM_OC1_SetConfig+0x8c>
 8001ccc:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001cd0:	42a8      	cmp	r0, r5
 8001cd2:	d00b      	beq.n	8001cec <TIM_OC1_SetConfig+0x8c>
 8001cd4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001cd8:	42a8      	cmp	r0, r5
 8001cda:	d007      	beq.n	8001cec <TIM_OC1_SetConfig+0x8c>
 8001cdc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ce0:	42a8      	cmp	r0, r5
 8001ce2:	d003      	beq.n	8001cec <TIM_OC1_SetConfig+0x8c>
 8001ce4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001ce8:	42a8      	cmp	r0, r5
 8001cea:	d105      	bne.n	8001cf8 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001cec:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cf0:	698e      	ldr	r6, [r1, #24]
 8001cf2:	694c      	ldr	r4, [r1, #20]
 8001cf4:	4334      	orrs	r4, r6
 8001cf6:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cf8:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001cfa:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001cfc:	684a      	ldr	r2, [r1, #4]
 8001cfe:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001d00:	6203      	str	r3, [r0, #32]
 8001d02:	bd70      	pop	{r4, r5, r6, pc}
 8001d04:	40012c00 	.word	0x40012c00

08001d08 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d08:	6a03      	ldr	r3, [r0, #32]
 8001d0a:	f023 0310 	bic.w	r3, r3, #16
 8001d0e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d10:	6a03      	ldr	r3, [r0, #32]
{
 8001d12:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001d14:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d16:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d1a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001d1e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d22:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d26:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001d28:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d2c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d30:	4d1a      	ldr	r5, [pc, #104]	; (8001d9c <TIM_OC2_SetConfig+0x94>)
 8001d32:	42a8      	cmp	r0, r5
 8001d34:	d007      	beq.n	8001d46 <TIM_OC2_SetConfig+0x3e>
 8001d36:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d3a:	42a8      	cmp	r0, r5
 8001d3c:	d003      	beq.n	8001d46 <TIM_OC2_SetConfig+0x3e>
 8001d3e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8001d42:	42a8      	cmp	r0, r5
 8001d44:	d10d      	bne.n	8001d62 <TIM_OC2_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d46:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001d50:	4d12      	ldr	r5, [pc, #72]	; (8001d9c <TIM_OC2_SetConfig+0x94>)
 8001d52:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001d54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001d58:	d012      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d5a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d5e:	42a8      	cmp	r0, r5
 8001d60:	d00e      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d62:	4d0f      	ldr	r5, [pc, #60]	; (8001da0 <TIM_OC2_SetConfig+0x98>)
 8001d64:	42a8      	cmp	r0, r5
 8001d66:	d00b      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d68:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d6c:	42a8      	cmp	r0, r5
 8001d6e:	d007      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d70:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d74:	42a8      	cmp	r0, r5
 8001d76:	d003      	beq.n	8001d80 <TIM_OC2_SetConfig+0x78>
 8001d78:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d7c:	42a8      	cmp	r0, r5
 8001d7e:	d106      	bne.n	8001d8e <TIM_OC2_SetConfig+0x86>
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d80:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d84:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001d86:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d88:	4334      	orrs	r4, r6
 8001d8a:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d8e:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d90:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001d92:	684a      	ldr	r2, [r1, #4]
 8001d94:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001d96:	6203      	str	r3, [r0, #32]
 8001d98:	bd70      	pop	{r4, r5, r6, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40012c00 	.word	0x40012c00
 8001da0:	40014000 	.word	0x40014000

08001da4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001da4:	6a03      	ldr	r3, [r0, #32]
 8001da6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001daa:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001dac:	6a03      	ldr	r3, [r0, #32]
{
 8001dae:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001db0:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001db2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001db4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8001db6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001dba:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001dbe:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001dc0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001dc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001dc6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001dca:	4d1a      	ldr	r5, [pc, #104]	; (8001e34 <TIM_OC3_SetConfig+0x90>)
 8001dcc:	42a8      	cmp	r0, r5
 8001dce:	d007      	beq.n	8001de0 <TIM_OC3_SetConfig+0x3c>
 8001dd0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001dd4:	42a8      	cmp	r0, r5
 8001dd6:	d003      	beq.n	8001de0 <TIM_OC3_SetConfig+0x3c>
 8001dd8:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8001ddc:	42a8      	cmp	r0, r5
 8001dde:	d10d      	bne.n	8001dfc <TIM_OC3_SetConfig+0x58>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001de0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001de2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001de6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001dea:	4d12      	ldr	r5, [pc, #72]	; (8001e34 <TIM_OC3_SetConfig+0x90>)
 8001dec:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001dee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001df2:	d012      	beq.n	8001e1a <TIM_OC3_SetConfig+0x76>
 8001df4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001df8:	42a8      	cmp	r0, r5
 8001dfa:	d00e      	beq.n	8001e1a <TIM_OC3_SetConfig+0x76>
 8001dfc:	4d0e      	ldr	r5, [pc, #56]	; (8001e38 <TIM_OC3_SetConfig+0x94>)
 8001dfe:	42a8      	cmp	r0, r5
 8001e00:	d00b      	beq.n	8001e1a <TIM_OC3_SetConfig+0x76>
 8001e02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e06:	42a8      	cmp	r0, r5
 8001e08:	d007      	beq.n	8001e1a <TIM_OC3_SetConfig+0x76>
 8001e0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e0e:	42a8      	cmp	r0, r5
 8001e10:	d003      	beq.n	8001e1a <TIM_OC3_SetConfig+0x76>
 8001e12:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001e16:	42a8      	cmp	r0, r5
 8001e18:	d106      	bne.n	8001e28 <TIM_OC3_SetConfig+0x84>

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e1a:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e1e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001e20:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e22:	4334      	orrs	r4, r6
 8001e24:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e28:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e2a:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001e2c:	684a      	ldr	r2, [r1, #4]
 8001e2e:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001e30:	6203      	str	r3, [r0, #32]
 8001e32:	bd70      	pop	{r4, r5, r6, pc}
 8001e34:	40012c00 	.word	0x40012c00
 8001e38:	40014000 	.word	0x40014000

08001e3c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e3c:	6a03      	ldr	r3, [r0, #32]
 8001e3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e42:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e44:	6a03      	ldr	r3, [r0, #32]
{
 8001e46:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001e48:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e4a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001e4e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001e52:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e56:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001e5a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001e5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001e60:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001e64:	4d10      	ldr	r5, [pc, #64]	; (8001ea8 <TIM_OC4_SetConfig+0x6c>)
 8001e66:	42a8      	cmp	r0, r5
 8001e68:	d013      	beq.n	8001e92 <TIM_OC4_SetConfig+0x56>
 8001e6a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001e6e:	42a8      	cmp	r0, r5
 8001e70:	d00f      	beq.n	8001e92 <TIM_OC4_SetConfig+0x56>
 8001e72:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001e76:	42a8      	cmp	r0, r5
 8001e78:	d00b      	beq.n	8001e92 <TIM_OC4_SetConfig+0x56>
 8001e7a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e7e:	42a8      	cmp	r0, r5
 8001e80:	d007      	beq.n	8001e92 <TIM_OC4_SetConfig+0x56>
 8001e82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e86:	42a8      	cmp	r0, r5
 8001e88:	d003      	beq.n	8001e92 <TIM_OC4_SetConfig+0x56>
 8001e8a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001e8e:	42a8      	cmp	r0, r5
 8001e90:	d104      	bne.n	8001e9c <TIM_OC4_SetConfig+0x60>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001e92:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001e94:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001e98:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e9c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e9e:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ea0:	684a      	ldr	r2, [r1, #4]
 8001ea2:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001ea4:	6203      	str	r3, [r0, #32]
 8001ea6:	bd30      	pop	{r4, r5, pc}
 8001ea8:	40012c00 	.word	0x40012c00

08001eac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001eac:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001eae:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001eb0:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001eb2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001eb6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001eba:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ebc:	6083      	str	r3, [r0, #8]
 8001ebe:	bd10      	pop	{r4, pc}

08001ec0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001ec0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001ec4:	2b01      	cmp	r3, #1
{
 8001ec6:	b570      	push	{r4, r5, r6, lr}
 8001ec8:	4604      	mov	r4, r0
 8001eca:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001ece:	d01a      	beq.n	8001f06 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ed0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001ed4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001edc:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ede:	4b52      	ldr	r3, [pc, #328]	; (8002028 <HAL_TIM_ConfigClockSource+0x168>)
 8001ee0:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001ee2:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001ee4:	680b      	ldr	r3, [r1, #0]
 8001ee6:	2b40      	cmp	r3, #64	; 0x40
 8001ee8:	d075      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0x116>
 8001eea:	d818      	bhi.n	8001f1e <HAL_TIM_ConfigClockSource+0x5e>
 8001eec:	2b10      	cmp	r3, #16
 8001eee:	f000 808f 	beq.w	8002010 <HAL_TIM_ConfigClockSource+0x150>
 8001ef2:	d809      	bhi.n	8001f08 <HAL_TIM_ConfigClockSource+0x48>
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f000 8085 	beq.w	8002004 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 8001efa:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001efc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001efe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f02:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001f06:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	f000 8087 	beq.w	800201c <HAL_TIM_ConfigClockSource+0x15c>
 8001f0e:	2b30      	cmp	r3, #48	; 0x30
 8001f10:	d1f3      	bne.n	8001efa <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8001f12:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001f18:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8001f1c:	e033      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001f1e:	2b70      	cmp	r3, #112	; 0x70
 8001f20:	d033      	beq.n	8001f8a <HAL_TIM_ConfigClockSource+0xca>
 8001f22:	d81b      	bhi.n	8001f5c <HAL_TIM_ConfigClockSource+0x9c>
 8001f24:	2b50      	cmp	r3, #80	; 0x50
 8001f26:	d03f      	beq.n	8001fa8 <HAL_TIM_ConfigClockSource+0xe8>
 8001f28:	2b60      	cmp	r3, #96	; 0x60
 8001f2a:	d1e6      	bne.n	8001efa <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001f2c:	684d      	ldr	r5, [r1, #4]
 8001f2e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f30:	6a01      	ldr	r1, [r0, #32]
 8001f32:	f021 0110 	bic.w	r1, r1, #16
 8001f36:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f38:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001f3a:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f3c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001f44:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f48:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001f4c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001f4e:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001f50:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001f56:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001f5a:	e014      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f60:	d00c      	beq.n	8001f7c <HAL_TIM_ConfigClockSource+0xbc>
 8001f62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f66:	d1c8      	bne.n	8001efa <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001f68:	68cb      	ldr	r3, [r1, #12]
 8001f6a:	684a      	ldr	r2, [r1, #4]
 8001f6c:	6889      	ldr	r1, [r1, #8]
 8001f6e:	f7ff ff9d 	bl	8001eac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f72:	6822      	ldr	r2, [r4, #0]
 8001f74:	6893      	ldr	r3, [r2, #8]
 8001f76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f7a:	e013      	b.n	8001fa4 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f7c:	6883      	ldr	r3, [r0, #8]
 8001f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f82:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 8001f86:	6083      	str	r3, [r0, #8]
 8001f88:	e7b7      	b.n	8001efa <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001f8a:	68cb      	ldr	r3, [r1, #12]
 8001f8c:	684a      	ldr	r2, [r1, #4]
 8001f8e:	6889      	ldr	r1, [r1, #8]
 8001f90:	f7ff ff8c 	bl	8001eac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001f94:	6822      	ldr	r2, [r4, #0]
 8001f96:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f9c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001fa0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001fa4:	6093      	str	r3, [r2, #8]
    break;
 8001fa6:	e7a8      	b.n	8001efa <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001fa8:	684a      	ldr	r2, [r1, #4]
 8001faa:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001fac:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fae:	6a05      	ldr	r5, [r0, #32]
 8001fb0:	f025 0501 	bic.w	r5, r5, #1
 8001fb4:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001fb6:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fb8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fc0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001fc4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001fc6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001fc8:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001fca:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001fcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001fd0:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8001fd4:	e7d7      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001fd6:	684a      	ldr	r2, [r1, #4]
 8001fd8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001fda:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fdc:	6a05      	ldr	r5, [r0, #32]
 8001fde:	f025 0501 	bic.w	r5, r5, #1
 8001fe2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001fe4:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fe6:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fee:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001ff2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001ff4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ff6:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001ff8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ffe:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002002:	e7c0      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002004:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800200a:	f043 0307 	orr.w	r3, r3, #7
 800200e:	e7ba      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002010:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002016:	f043 0317 	orr.w	r3, r3, #23
 800201a:	e7b4      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 800201c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800201e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002022:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8002026:	e7ae      	b.n	8001f86 <HAL_TIM_ConfigClockSource+0xc6>
 8002028:	fffe0088 	.word	0xfffe0088

0800202c <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800202c:	6a03      	ldr	r3, [r0, #32]
{
 800202e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8002030:	2401      	movs	r4, #1
 8002032:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002034:	ea23 0304 	bic.w	r3, r3, r4
 8002038:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800203a:	6a03      	ldr	r3, [r0, #32]
 800203c:	408a      	lsls	r2, r1
 800203e:	431a      	orrs	r2, r3
 8002040:	6202      	str	r2, [r0, #32]
 8002042:	bd10      	pop	{r4, pc}

08002044 <HAL_TIM_PWM_Start>:
{
 8002044:	b510      	push	{r4, lr}
 8002046:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002048:	2201      	movs	r2, #1
 800204a:	6800      	ldr	r0, [r0, #0]
 800204c:	f7ff ffee 	bl	800202c <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002050:	6823      	ldr	r3, [r4, #0]
 8002052:	4a10      	ldr	r2, [pc, #64]	; (8002094 <HAL_TIM_PWM_Start+0x50>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d013      	beq.n	8002080 <HAL_TIM_PWM_Start+0x3c>
 8002058:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800205c:	4293      	cmp	r3, r2
 800205e:	d00f      	beq.n	8002080 <HAL_TIM_PWM_Start+0x3c>
 8002060:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002064:	4293      	cmp	r3, r2
 8002066:	d00b      	beq.n	8002080 <HAL_TIM_PWM_Start+0x3c>
 8002068:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800206c:	4293      	cmp	r3, r2
 800206e:	d007      	beq.n	8002080 <HAL_TIM_PWM_Start+0x3c>
 8002070:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002074:	4293      	cmp	r3, r2
 8002076:	d003      	beq.n	8002080 <HAL_TIM_PWM_Start+0x3c>
 8002078:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800207c:	4293      	cmp	r3, r2
 800207e:	d103      	bne.n	8002088 <HAL_TIM_PWM_Start+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 8002080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002082:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002086:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	f042 0201 	orr.w	r2, r2, #1
 800208e:	601a      	str	r2, [r3, #0]
} 
 8002090:	2000      	movs	r0, #0
 8002092:	bd10      	pop	{r4, pc}
 8002094:	40012c00 	.word	0x40012c00

08002098 <TIM_CCxNChannelCmd>:
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8002098:	6a03      	ldr	r3, [r0, #32]
{
 800209a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1NE << Channel;
 800209c:	2404      	movs	r4, #4
 800209e:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 80020a0:	ea23 0304 	bic.w	r3, r3, r4
 80020a4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 80020a6:	6a03      	ldr	r3, [r0, #32]
 80020a8:	408a      	lsls	r2, r1
 80020aa:	431a      	orrs	r2, r3
 80020ac:	6202      	str	r2, [r0, #32]
 80020ae:	bd10      	pop	{r4, pc}

080020b0 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80020b0:	6a03      	ldr	r3, [r0, #32]
 80020b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020b6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020b8:	6a03      	ldr	r3, [r0, #32]
{
 80020ba:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80020bc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80020be:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020c0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80020c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80020ca:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80020cc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80020ce:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80020d2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80020d6:	4d11      	ldr	r5, [pc, #68]	; (800211c <TIM_OC5_SetConfig+0x6c>)
 80020d8:	42a8      	cmp	r0, r5
 80020da:	d013      	beq.n	8002104 <TIM_OC5_SetConfig+0x54>
 80020dc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80020e0:	42a8      	cmp	r0, r5
 80020e2:	d00f      	beq.n	8002104 <TIM_OC5_SetConfig+0x54>
 80020e4:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80020e8:	42a8      	cmp	r0, r5
 80020ea:	d00b      	beq.n	8002104 <TIM_OC5_SetConfig+0x54>
 80020ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020f0:	42a8      	cmp	r0, r5
 80020f2:	d007      	beq.n	8002104 <TIM_OC5_SetConfig+0x54>
 80020f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020f8:	42a8      	cmp	r0, r5
 80020fa:	d003      	beq.n	8002104 <TIM_OC5_SetConfig+0x54>
 80020fc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002100:	42a8      	cmp	r0, r5
 8002102:	d104      	bne.n	800210e <TIM_OC5_SetConfig+0x5e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002104:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002106:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800210a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800210e:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002110:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002112:	684a      	ldr	r2, [r1, #4]
 8002114:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002116:	6203      	str	r3, [r0, #32]
 8002118:	bd30      	pop	{r4, r5, pc}
 800211a:	bf00      	nop
 800211c:	40012c00 	.word	0x40012c00

08002120 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002120:	6a03      	ldr	r3, [r0, #32]
 8002122:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002126:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002128:	6a03      	ldr	r3, [r0, #32]
{
 800212a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800212c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800212e:	6d42      	ldr	r2, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002130:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002132:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002136:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800213a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800213e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002140:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002144:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002148:	4d10      	ldr	r5, [pc, #64]	; (800218c <TIM_OC6_SetConfig+0x6c>)
 800214a:	42a8      	cmp	r0, r5
 800214c:	d013      	beq.n	8002176 <TIM_OC6_SetConfig+0x56>
 800214e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002152:	42a8      	cmp	r0, r5
 8002154:	d00f      	beq.n	8002176 <TIM_OC6_SetConfig+0x56>
 8002156:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800215a:	42a8      	cmp	r0, r5
 800215c:	d00b      	beq.n	8002176 <TIM_OC6_SetConfig+0x56>
 800215e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002162:	42a8      	cmp	r0, r5
 8002164:	d007      	beq.n	8002176 <TIM_OC6_SetConfig+0x56>
 8002166:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800216a:	42a8      	cmp	r0, r5
 800216c:	d003      	beq.n	8002176 <TIM_OC6_SetConfig+0x56>
 800216e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002172:	42a8      	cmp	r0, r5
 8002174:	d104      	bne.n	8002180 <TIM_OC6_SetConfig+0x60>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002176:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002178:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800217c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002180:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002182:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002184:	684a      	ldr	r2, [r1, #4]
 8002186:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002188:	6203      	str	r3, [r0, #32]
 800218a:	bd30      	pop	{r4, r5, pc}
 800218c:	40012c00 	.word	0x40012c00

08002190 <HAL_TIMEx_PWMN_Start>:
{
 8002190:	b510      	push	{r4, lr}
 8002192:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8002194:	2204      	movs	r2, #4
 8002196:	6800      	ldr	r0, [r0, #0]
 8002198:	f7ff ff7e 	bl	8002098 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800219c:	6823      	ldr	r3, [r4, #0]
 800219e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021a4:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	f042 0201 	orr.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]
} 
 80021ae:	2000      	movs	r0, #0
 80021b0:	bd10      	pop	{r4, pc}

080021b2 <HAL_TIM_PWM_ConfigChannel>:
{
 80021b2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80021b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80021b8:	2b01      	cmp	r3, #1
{
 80021ba:	4604      	mov	r4, r0
 80021bc:	460d      	mov	r5, r1
 80021be:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80021c2:	d010      	beq.n	80021e6 <HAL_TIM_PWM_ConfigChannel+0x34>
 80021c4:	2301      	movs	r3, #1
  switch (Channel)
 80021c6:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 80021c8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80021cc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80021d0:	d043      	beq.n	800225a <HAL_TIM_PWM_ConfigChannel+0xa8>
 80021d2:	d809      	bhi.n	80021e8 <HAL_TIM_PWM_ConfigChannel+0x36>
 80021d4:	b1fa      	cbz	r2, 8002216 <HAL_TIM_PWM_ConfigChannel+0x64>
 80021d6:	2a04      	cmp	r2, #4
 80021d8:	d02e      	beq.n	8002238 <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 80021da:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80021dc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80021de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80021e2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80021e6:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80021e8:	2a10      	cmp	r2, #16
 80021ea:	d047      	beq.n	800227c <HAL_TIM_PWM_ConfigChannel+0xca>
 80021ec:	2a14      	cmp	r2, #20
 80021ee:	d056      	beq.n	800229e <HAL_TIM_PWM_ConfigChannel+0xec>
 80021f0:	2a0c      	cmp	r2, #12
 80021f2:	d1f2      	bne.n	80021da <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021f4:	6820      	ldr	r0, [r4, #0]
 80021f6:	f7ff fe21 	bl	8001e3c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021fa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80021fc:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021fe:	69da      	ldr	r2, [r3, #28]
 8002200:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002204:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002206:	69da      	ldr	r2, [r3, #28]
 8002208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800220c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800220e:	69da      	ldr	r2, [r3, #28]
 8002210:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002214:	e030      	b.n	8002278 <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002216:	6820      	ldr	r0, [r4, #0]
 8002218:	f7ff fd22 	bl	8001c60 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800221c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800221e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	f042 0208 	orr.w	r2, r2, #8
 8002226:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002228:	699a      	ldr	r2, [r3, #24]
 800222a:	f022 0204 	bic.w	r2, r2, #4
 800222e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002230:	699a      	ldr	r2, [r3, #24]
 8002232:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002234:	619a      	str	r2, [r3, #24]
    break;
 8002236:	e7d0      	b.n	80021da <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002238:	6820      	ldr	r0, [r4, #0]
 800223a:	f7ff fd65 	bl	8001d08 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800223e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002240:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002242:	699a      	ldr	r2, [r3, #24]
 8002244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002248:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800224a:	699a      	ldr	r2, [r3, #24]
 800224c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002250:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002252:	699a      	ldr	r2, [r3, #24]
 8002254:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002258:	e7ec      	b.n	8002234 <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800225a:	6820      	ldr	r0, [r4, #0]
 800225c:	f7ff fda2 	bl	8001da4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002260:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002262:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002264:	69da      	ldr	r2, [r3, #28]
 8002266:	f042 0208 	orr.w	r2, r2, #8
 800226a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800226c:	69da      	ldr	r2, [r3, #28]
 800226e:	f022 0204 	bic.w	r2, r2, #4
 8002272:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002274:	69da      	ldr	r2, [r3, #28]
 8002276:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002278:	61da      	str	r2, [r3, #28]
    break;
 800227a:	e7ae      	b.n	80021da <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800227c:	6820      	ldr	r0, [r4, #0]
 800227e:	f7ff ff17 	bl	80020b0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002282:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002284:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002286:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002288:	f042 0208 	orr.w	r2, r2, #8
 800228c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800228e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002290:	f022 0204 	bic.w	r2, r2, #4
 8002294:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002296:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002298:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800229a:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800229c:	e79d      	b.n	80021da <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800229e:	6820      	ldr	r0, [r4, #0]
 80022a0:	f7ff ff3e 	bl	8002120 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80022a4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 80022a6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80022a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80022aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80022b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80022b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 80022b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80022ba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022be:	e7ec      	b.n	800229a <HAL_TIM_PWM_ConfigChannel+0xe8>

080022c0 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80022c0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80022c4:	2b01      	cmp	r3, #1
{
 80022c6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80022c8:	d020      	beq.n	800230c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  tmpcr2 = htim->Instance->CR2;
 80022ca:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80022cc:	4d10      	ldr	r5, [pc, #64]	; (8002310 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
  tmpcr2 = htim->Instance->CR2;
 80022ce:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80022d0:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80022d2:	42aa      	cmp	r2, r5
 80022d4:	d007      	beq.n	80022e6 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80022d6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80022da:	42aa      	cmp	r2, r5
 80022dc:	d003      	beq.n	80022e6 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80022de:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80022e2:	42aa      	cmp	r2, r5
 80022e4:	d103      	bne.n	80022ee <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80022e6:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80022e8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80022ec:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022ee:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022f0:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80022f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022f6:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80022f8:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 80022fc:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022fe:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 8002300:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8002302:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002304:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002308:	4618      	mov	r0, r3
 800230a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 800230c:	2002      	movs	r0, #2
} 
 800230e:	bd30      	pop	{r4, r5, pc}
 8002310:	40012c00 	.word	0x40012c00

08002314 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8002314:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002318:	2b01      	cmp	r3, #1
{
 800231a:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800231c:	d03c      	beq.n	8002398 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800231e:	68cb      	ldr	r3, [r1, #12]
 8002320:	688a      	ldr	r2, [r1, #8]
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002322:	4c1e      	ldr	r4, [pc, #120]	; (800239c <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002328:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800232a:	684a      	ldr	r2, [r1, #4]
 800232c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002330:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002332:	680a      	ldr	r2, [r1, #0]
 8002334:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002338:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800233a:	690a      	ldr	r2, [r1, #16]
 800233c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002340:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002342:	694a      	ldr	r2, [r1, #20]
 8002344:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002348:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800234a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800234c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002350:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8002352:	698a      	ldr	r2, [r1, #24]
 8002354:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002358:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800235c:	6802      	ldr	r2, [r0, #0]
 800235e:	42a2      	cmp	r2, r4
 8002360:	d007      	beq.n	8002372 <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 8002362:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8002366:	42a2      	cmp	r2, r4
 8002368:	d003      	beq.n	8002372 <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 800236a:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 800236e:	42a2      	cmp	r2, r4
 8002370:	d10c      	bne.n	800238c <HAL_TIMEx_ConfigBreakDeadTime+0x78>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002372:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002374:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002378:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800237c:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800237e:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002380:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002384:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002386:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800238a:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800238c:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800238e:	2300      	movs	r3, #0
 8002390:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002394:	4618      	mov	r0, r3
 8002396:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8002398:	2002      	movs	r0, #2
}
 800239a:	bd10      	pop	{r4, pc}
 800239c:	40012c00 	.word	0x40012c00

080023a0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023a0:	6803      	ldr	r3, [r0, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80023a8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	f022 0201 	bic.w	r2, r2, #1
 80023b0:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023b2:	2320      	movs	r3, #32
 80023b4:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 80023b8:	4770      	bx	lr

080023ba <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 80023ba:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80023be:	2b20      	cmp	r3, #32
 80023c0:	d11a      	bne.n	80023f8 <HAL_UART_Transmit_IT+0x3e>
    if((pData == NULL ) || (Size == 0U))
 80023c2:	b1b9      	cbz	r1, 80023f4 <HAL_UART_Transmit_IT+0x3a>
 80023c4:	b1b2      	cbz	r2, 80023f4 <HAL_UART_Transmit_IT+0x3a>
    __HAL_LOCK(huart);
 80023c6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d014      	beq.n	80023f8 <HAL_UART_Transmit_IT+0x3e>
    huart->TxXferCount = Size;
 80023ce:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->pTxBuffPtr = pData;
 80023d2:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize = Size;
 80023d4:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d8:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80023da:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023dc:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023de:	2221      	movs	r2, #33	; 0x21
 80023e0:	f880 2069 	strb.w	r2, [r0, #105]	; 0x69
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80023e4:	680a      	ldr	r2, [r1, #0]
    __HAL_UNLOCK(huart);
 80023e6:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80023ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023ee:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 80023f0:	4618      	mov	r0, r3
 80023f2:	4770      	bx	lr
      return HAL_ERROR;
 80023f4:	2001      	movs	r0, #1
 80023f6:	4770      	bx	lr
    return HAL_BUSY;
 80023f8:	2002      	movs	r0, #2
}
 80023fa:	4770      	bx	lr

080023fc <HAL_UART_Receive_DMA>:
{
 80023fc:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 80023fe:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 8002402:	2a20      	cmp	r2, #32
{
 8002404:	b570      	push	{r4, r5, r6, lr}
 8002406:	4604      	mov	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 8002408:	d133      	bne.n	8002472 <HAL_UART_Receive_DMA+0x76>
    if((pData == NULL ) || (Size == 0U))
 800240a:	2900      	cmp	r1, #0
 800240c:	d02f      	beq.n	800246e <HAL_UART_Receive_DMA+0x72>
 800240e:	2b00      	cmp	r3, #0
 8002410:	d02d      	beq.n	800246e <HAL_UART_Receive_DMA+0x72>
    __HAL_LOCK(huart);
 8002412:	f890 2068 	ldrb.w	r2, [r0, #104]	; 0x68
 8002416:	2a01      	cmp	r2, #1
 8002418:	d02b      	beq.n	8002472 <HAL_UART_Receive_DMA+0x76>
 800241a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800241c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 800241e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002422:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002424:	66c5      	str	r5, [r0, #108]	; 0x6c
    huart->pRxBuffPtr = pData;
 8002426:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8002428:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800242c:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002430:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8002432:	4a11      	ldr	r2, [pc, #68]	; (8002478 <HAL_UART_Receive_DMA+0x7c>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 8002434:	6826      	ldr	r6, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002436:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002438:	4a10      	ldr	r2, [pc, #64]	; (800247c <HAL_UART_Receive_DMA+0x80>)
 800243a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800243c:	4a10      	ldr	r2, [pc, #64]	; (8002480 <HAL_UART_Receive_DMA+0x84>)
 800243e:	6302      	str	r2, [r0, #48]	; 0x30
    huart->hdmarx->XferAbortCallback = NULL;
 8002440:	6345      	str	r5, [r0, #52]	; 0x34
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 8002442:	460a      	mov	r2, r1
 8002444:	f106 0124 	add.w	r1, r6, #36	; 0x24
 8002448:	f7fe fd1b 	bl	8000e82 <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800244c:	6823      	ldr	r3, [r4, #0]
    __HAL_UNLOCK(huart);
 800244e:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002458:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	f042 0201 	orr.w	r2, r2, #1
 8002460:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002468:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 800246a:	4628      	mov	r0, r5
 800246c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800246e:	2001      	movs	r0, #1
 8002470:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8002472:	2002      	movs	r0, #2
}
 8002474:	bd70      	pop	{r4, r5, r6, pc}
 8002476:	bf00      	nop
 8002478:	08002487 	.word	0x08002487
 800247c:	080024c3 	.word	0x080024c3
 8002480:	080024cf 	.word	0x080024cf

08002484 <HAL_UART_TxCpltCallback>:
 8002484:	4770      	bx	lr

08002486 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002486:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8002488:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800248a:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f013 0320 	ands.w	r3, r3, #32
 8002492:	d111      	bne.n	80024b8 <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;
 8002494:	f8a2 305a 	strh.w	r3, [r2, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002498:	6813      	ldr	r3, [r2, #0]
 800249a:	6819      	ldr	r1, [r3, #0]
 800249c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80024a0:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a2:	6899      	ldr	r1, [r3, #8]
 80024a4:	f021 0101 	bic.w	r1, r1, #1
 80024a8:	6099      	str	r1, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024aa:	6899      	ldr	r1, [r3, #8]
 80024ac:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80024b0:	6099      	str	r1, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024b2:	2320      	movs	r3, #32
 80024b4:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
  }

  HAL_UART_RxCpltCallback(huart);
 80024b8:	4610      	mov	r0, r2
 80024ba:	f000 fc75 	bl	8002da8 <HAL_UART_RxCpltCallback>
 80024be:	bd08      	pop	{r3, pc}

080024c0 <HAL_UART_RxHalfCpltCallback>:
 80024c0:	4770      	bx	lr

080024c2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80024c2:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_RxHalfCpltCallback(huart);
 80024c4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80024c6:	f7ff fffb 	bl	80024c0 <HAL_UART_RxHalfCpltCallback>
 80024ca:	bd08      	pop	{r3, pc}

080024cc <HAL_UART_ErrorCallback>:
 80024cc:	4770      	bx	lr

080024ce <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80024ce:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80024d0:	b508      	push	{r3, lr}

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 80024d2:	f891 3069 	ldrb.w	r3, [r1, #105]	; 0x69
 80024d6:	2b21      	cmp	r3, #33	; 0x21
 80024d8:	d10d      	bne.n	80024f6 <UART_DMAError+0x28>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 80024da:	680b      	ldr	r3, [r1, #0]
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	0612      	lsls	r2, r2, #24
 80024e0:	d509      	bpl.n	80024f6 <UART_DMAError+0x28>
  {
    huart->TxXferCount = 0U;
 80024e2:	2200      	movs	r2, #0
 80024e4:	f8a1 2052 	strh.w	r2, [r1, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80024ee:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80024f0:	2320      	movs	r3, #32
 80024f2:	f881 3069 	strb.w	r3, [r1, #105]	; 0x69
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80024f6:	f891 306a 	ldrb.w	r3, [r1, #106]	; 0x6a
 80024fa:	2b22      	cmp	r3, #34	; 0x22
 80024fc:	d109      	bne.n	8002512 <UART_DMAError+0x44>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80024fe:	680b      	ldr	r3, [r1, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	065b      	lsls	r3, r3, #25
 8002504:	d505      	bpl.n	8002512 <UART_DMAError+0x44>
  {
    huart->RxXferCount = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800250c:	4608      	mov	r0, r1
 800250e:	f7ff ff47 	bl	80023a0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002512:	6ecb      	ldr	r3, [r1, #108]	; 0x6c
 8002514:	f043 0310 	orr.w	r3, r3, #16
 8002518:	66cb      	str	r3, [r1, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 800251a:	4608      	mov	r0, r1
 800251c:	f7ff ffd6 	bl	80024cc <HAL_UART_ErrorCallback>
 8002520:	bd08      	pop	{r3, pc}

08002522 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002522:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002524:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800252c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8002530:	f7ff ffcc 	bl	80024cc <HAL_UART_ErrorCallback>
 8002534:	bd08      	pop	{r3, pc}
	...

08002538 <UART_SetConfig>:
{
 8002538:	b538      	push	{r3, r4, r5, lr}
 800253a:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800253c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800253e:	6921      	ldr	r1, [r4, #16]
 8002540:	68a2      	ldr	r2, [r4, #8]
 8002542:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002544:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002546:	430a      	orrs	r2, r1
 8002548:	6961      	ldr	r1, [r4, #20]
 800254a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800254c:	4977      	ldr	r1, [pc, #476]	; (800272c <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800254e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002550:	4001      	ands	r1, r0
 8002552:	430a      	orrs	r2, r1
 8002554:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002556:	686a      	ldr	r2, [r5, #4]
 8002558:	68e1      	ldr	r1, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800255a:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800255c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002560:	430a      	orrs	r2, r1
 8002562:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002564:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002566:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002568:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800256c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800256e:	430a      	orrs	r2, r1
 8002570:	60aa      	str	r2, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002572:	4a6f      	ldr	r2, [pc, #444]	; (8002730 <UART_SetConfig+0x1f8>)
 8002574:	4295      	cmp	r5, r2
 8002576:	d112      	bne.n	800259e <UART_SetConfig+0x66>
 8002578:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 800257c:	496d      	ldr	r1, [pc, #436]	; (8002734 <UART_SetConfig+0x1fc>)
 800257e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002580:	f002 0203 	and.w	r2, r2, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002584:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002588:	5c8a      	ldrb	r2, [r1, r2]
 800258a:	d066      	beq.n	800265a <UART_SetConfig+0x122>
    switch (clocksource)
 800258c:	2a08      	cmp	r2, #8
 800258e:	d819      	bhi.n	80025c4 <UART_SetConfig+0x8c>
 8002590:	e8df f002 	tbb	[pc, r2]
 8002594:	189e92c2 	.word	0x189e92c2
 8002598:	181818a9 	.word	0x181818a9
 800259c:	ac          	.byte	0xac
 800259d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800259e:	4a66      	ldr	r2, [pc, #408]	; (8002738 <UART_SetConfig+0x200>)
 80025a0:	4295      	cmp	r5, r2
 80025a2:	d124      	bne.n	80025ee <UART_SetConfig+0xb6>
 80025a4:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 80025a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025aa:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80025ae:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80025b2:	f000 80a0 	beq.w	80026f6 <UART_SetConfig+0x1be>
 80025b6:	d807      	bhi.n	80025c8 <UART_SetConfig+0x90>
 80025b8:	2a00      	cmp	r2, #0
 80025ba:	f000 80aa 	beq.w	8002712 <UART_SetConfig+0x1da>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025c2:	d076      	beq.n	80026b2 <UART_SetConfig+0x17a>
        ret = HAL_ERROR;
 80025c4:	2001      	movs	r0, #1
  return ret;
 80025c6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025c8:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80025cc:	f000 8099 	beq.w	8002702 <UART_SetConfig+0x1ca>
 80025d0:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 80025d4:	d1f3      	bne.n	80025be <UART_SetConfig+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025da:	d179      	bne.n	80026d0 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80025dc:	6860      	ldr	r0, [r4, #4]
 80025de:	0843      	lsrs	r3, r0, #1
 80025e0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80025e4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80025e8:	fbb3 f3f0 	udiv	r3, r3, r0
 80025ec:	e054      	b.n	8002698 <UART_SetConfig+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025ee:	4a53      	ldr	r2, [pc, #332]	; (800273c <UART_SetConfig+0x204>)
 80025f0:	4295      	cmp	r5, r2
 80025f2:	d10e      	bne.n	8002612 <UART_SetConfig+0xda>
 80025f4:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 80025f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025fa:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80025fe:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8002602:	d078      	beq.n	80026f6 <UART_SetConfig+0x1be>
 8002604:	d9d8      	bls.n	80025b8 <UART_SetConfig+0x80>
 8002606:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 800260a:	d07a      	beq.n	8002702 <UART_SetConfig+0x1ca>
 800260c:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8002610:	e7e0      	b.n	80025d4 <UART_SetConfig+0x9c>
 8002612:	4a4b      	ldr	r2, [pc, #300]	; (8002740 <UART_SetConfig+0x208>)
 8002614:	4295      	cmp	r5, r2
 8002616:	d10e      	bne.n	8002636 <UART_SetConfig+0xfe>
 8002618:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 800261c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800261e:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8002622:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8002626:	d066      	beq.n	80026f6 <UART_SetConfig+0x1be>
 8002628:	d9c6      	bls.n	80025b8 <UART_SetConfig+0x80>
 800262a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800262e:	d068      	beq.n	8002702 <UART_SetConfig+0x1ca>
 8002630:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8002634:	e7ce      	b.n	80025d4 <UART_SetConfig+0x9c>
 8002636:	4a43      	ldr	r2, [pc, #268]	; (8002744 <UART_SetConfig+0x20c>)
 8002638:	4295      	cmp	r5, r2
 800263a:	d1c0      	bne.n	80025be <UART_SetConfig+0x86>
 800263c:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8002640:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002642:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8002646:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800264a:	d054      	beq.n	80026f6 <UART_SetConfig+0x1be>
 800264c:	d9b4      	bls.n	80025b8 <UART_SetConfig+0x80>
 800264e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8002652:	d056      	beq.n	8002702 <UART_SetConfig+0x1ca>
 8002654:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8002658:	e7bc      	b.n	80025d4 <UART_SetConfig+0x9c>
    switch (clocksource)
 800265a:	2a08      	cmp	r2, #8
 800265c:	d829      	bhi.n	80026b2 <UART_SetConfig+0x17a>
 800265e:	a301      	add	r3, pc, #4	; (adr r3, 8002664 <UART_SetConfig+0x12c>)
 8002660:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002664:	08002689 	.word	0x08002689
 8002668:	080026ad 	.word	0x080026ad
 800266c:	080025dd 	.word	0x080025dd
 8002670:	080026b3 	.word	0x080026b3
 8002674:	080026fd 	.word	0x080026fd
 8002678:	080026b3 	.word	0x080026b3
 800267c:	080026b3 	.word	0x080026b3
 8002680:	080026b3 	.word	0x080026b3
 8002684:	08002709 	.word	0x08002709
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002688:	f7ff f8d6 	bl	8001838 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800268c:	6861      	ldr	r1, [r4, #4]
 800268e:	084a      	lsrs	r2, r1, #1
 8002690:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002694:	fbb3 f3f1 	udiv	r3, r3, r1
 8002698:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800269a:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 800269c:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 80026a0:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80026a2:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 80026a6:	4313      	orrs	r3, r2
 80026a8:	60cb      	str	r3, [r1, #12]
 80026aa:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026ac:	f7ff f8dc 	bl	8001868 <HAL_RCC_GetPCLK2Freq>
 80026b0:	e7ec      	b.n	800268c <UART_SetConfig+0x154>
        ret = HAL_ERROR;
 80026b2:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	e7f1      	b.n	800269c <UART_SetConfig+0x164>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026b8:	f7ff f8d6 	bl	8001868 <HAL_RCC_GetPCLK2Freq>
 80026bc:	6863      	ldr	r3, [r4, #4]
 80026be:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80026c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80026c6:	4b1a      	ldr	r3, [pc, #104]	; (8002730 <UART_SetConfig+0x1f8>)
 80026c8:	b280      	uxth	r0, r0
 80026ca:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80026cc:	2000      	movs	r0, #0
        break;
 80026ce:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80026d0:	6862      	ldr	r2, [r4, #4]
 80026d2:	0853      	lsrs	r3, r2, #1
 80026d4:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80026d8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	60eb      	str	r3, [r5, #12]
 80026e4:	e7f2      	b.n	80026cc <UART_SetConfig+0x194>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026e6:	f7fe ffd1 	bl	800168c <HAL_RCC_GetSysClockFreq>
 80026ea:	e017      	b.n	800271c <UART_SetConfig+0x1e4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026ec:	6862      	ldr	r2, [r4, #4]
 80026ee:	0853      	lsrs	r3, r2, #1
 80026f0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80026f4:	e7f2      	b.n	80026dc <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026fa:	d1f4      	bne.n	80026e6 <UART_SetConfig+0x1ae>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026fc:	f7fe ffc6 	bl	800168c <HAL_RCC_GetSysClockFreq>
 8002700:	e7c4      	b.n	800268c <UART_SetConfig+0x154>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002702:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002706:	d1f1      	bne.n	80026ec <UART_SetConfig+0x1b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002708:	6860      	ldr	r0, [r4, #4]
 800270a:	0843      	lsrs	r3, r0, #1
 800270c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002710:	e76a      	b.n	80025e8 <UART_SetConfig+0xb0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002712:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002716:	d0b7      	beq.n	8002688 <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002718:	f7ff f88e 	bl	8001838 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800271c:	6863      	ldr	r3, [r4, #4]
 800271e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002722:	fbb0 f0f3 	udiv	r0, r0, r3
 8002726:	b280      	uxth	r0, r0
 8002728:	60e8      	str	r0, [r5, #12]
 800272a:	e7cf      	b.n	80026cc <UART_SetConfig+0x194>
 800272c:	efff69f3 	.word	0xefff69f3
 8002730:	40013800 	.word	0x40013800
 8002734:	08006790 	.word	0x08006790
 8002738:	40004400 	.word	0x40004400
 800273c:	40004800 	.word	0x40004800
 8002740:	40004c00 	.word	0x40004c00
 8002744:	40005000 	.word	0x40005000

08002748 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002748:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800274a:	07da      	lsls	r2, r3, #31
{
 800274c:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800274e:	d506      	bpl.n	800275e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002750:	6801      	ldr	r1, [r0, #0]
 8002752:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002754:	684a      	ldr	r2, [r1, #4]
 8002756:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800275a:	4322      	orrs	r2, r4
 800275c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800275e:	079c      	lsls	r4, r3, #30
 8002760:	d506      	bpl.n	8002770 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002762:	6801      	ldr	r1, [r0, #0]
 8002764:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002766:	684a      	ldr	r2, [r1, #4]
 8002768:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800276c:	4322      	orrs	r2, r4
 800276e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002770:	0759      	lsls	r1, r3, #29
 8002772:	d506      	bpl.n	8002782 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002774:	6801      	ldr	r1, [r0, #0]
 8002776:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002778:	684a      	ldr	r2, [r1, #4]
 800277a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800277e:	4322      	orrs	r2, r4
 8002780:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002782:	071a      	lsls	r2, r3, #28
 8002784:	d506      	bpl.n	8002794 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002786:	6801      	ldr	r1, [r0, #0]
 8002788:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800278a:	684a      	ldr	r2, [r1, #4]
 800278c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002790:	4322      	orrs	r2, r4
 8002792:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002794:	06dc      	lsls	r4, r3, #27
 8002796:	d506      	bpl.n	80027a6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002798:	6801      	ldr	r1, [r0, #0]
 800279a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800279c:	688a      	ldr	r2, [r1, #8]
 800279e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027a2:	4322      	orrs	r2, r4
 80027a4:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027a6:	0699      	lsls	r1, r3, #26
 80027a8:	d506      	bpl.n	80027b8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80027aa:	6801      	ldr	r1, [r0, #0]
 80027ac:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80027ae:	688a      	ldr	r2, [r1, #8]
 80027b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027b4:	4322      	orrs	r2, r4
 80027b6:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027b8:	065a      	lsls	r2, r3, #25
 80027ba:	d50f      	bpl.n	80027dc <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027bc:	6801      	ldr	r1, [r0, #0]
 80027be:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80027c0:	684a      	ldr	r2, [r1, #4]
 80027c2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80027c6:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027c8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027cc:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027ce:	d105      	bne.n	80027dc <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027d0:	684a      	ldr	r2, [r1, #4]
 80027d2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80027d4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80027d8:	4322      	orrs	r2, r4
 80027da:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027dc:	061b      	lsls	r3, r3, #24
 80027de:	d506      	bpl.n	80027ee <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027e0:	6802      	ldr	r2, [r0, #0]
 80027e2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80027e4:	6853      	ldr	r3, [r2, #4]
 80027e6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80027ea:	430b      	orrs	r3, r1
 80027ec:	6053      	str	r3, [r2, #4]
 80027ee:	bd10      	pop	{r4, pc}

080027f0 <UART_WaitOnFlagUntilTimeout>:
{
 80027f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027f4:	9d06      	ldr	r5, [sp, #24]
 80027f6:	4604      	mov	r4, r0
 80027f8:	460f      	mov	r7, r1
 80027fa:	4616      	mov	r6, r2
 80027fc:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027fe:	6821      	ldr	r1, [r4, #0]
 8002800:	69ca      	ldr	r2, [r1, #28]
 8002802:	ea37 0302 	bics.w	r3, r7, r2
 8002806:	bf0c      	ite	eq
 8002808:	2201      	moveq	r2, #1
 800280a:	2200      	movne	r2, #0
 800280c:	42b2      	cmp	r2, r6
 800280e:	d002      	beq.n	8002816 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002810:	2000      	movs	r0, #0
}
 8002812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002816:	1c6b      	adds	r3, r5, #1
 8002818:	d0f2      	beq.n	8002800 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800281a:	b99d      	cbnz	r5, 8002844 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800281c:	6823      	ldr	r3, [r4, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002824:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	f022 0201 	bic.w	r2, r2, #1
 800282c:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800282e:	2320      	movs	r3, #32
 8002830:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002834:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002838:	2300      	movs	r3, #0
 800283a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800283e:	2003      	movs	r0, #3
 8002840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002844:	f7fe fa66 	bl	8000d14 <HAL_GetTick>
 8002848:	eba0 0008 	sub.w	r0, r0, r8
 800284c:	4285      	cmp	r5, r0
 800284e:	d2d6      	bcs.n	80027fe <UART_WaitOnFlagUntilTimeout+0xe>
 8002850:	e7e4      	b.n	800281c <UART_WaitOnFlagUntilTimeout+0x2c>

08002852 <UART_CheckIdleState>:
{
 8002852:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002854:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002856:	2600      	movs	r6, #0
 8002858:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800285a:	f7fe fa5b 	bl	8000d14 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800285e:	6823      	ldr	r3, [r4, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002864:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002866:	d417      	bmi.n	8002898 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002868:	6823      	ldr	r3, [r4, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	075b      	lsls	r3, r3, #29
 800286e:	d50a      	bpl.n	8002886 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002870:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	462b      	mov	r3, r5
 800287a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800287e:	4620      	mov	r0, r4
 8002880:	f7ff ffb6 	bl	80027f0 <UART_WaitOnFlagUntilTimeout>
 8002884:	b9a0      	cbnz	r0, 80028b0 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8002886:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002888:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800288a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800288e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002892:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8002896:	e00c      	b.n	80028b2 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002898:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	4632      	mov	r2, r6
 80028a0:	4603      	mov	r3, r0
 80028a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80028a6:	4620      	mov	r0, r4
 80028a8:	f7ff ffa2 	bl	80027f0 <UART_WaitOnFlagUntilTimeout>
 80028ac:	2800      	cmp	r0, #0
 80028ae:	d0db      	beq.n	8002868 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80028b0:	2003      	movs	r0, #3
}
 80028b2:	b002      	add	sp, #8
 80028b4:	bd70      	pop	{r4, r5, r6, pc}

080028b6 <HAL_UART_Init>:
{
 80028b6:	b510      	push	{r4, lr}
  if(huart == NULL)
 80028b8:	4604      	mov	r4, r0
 80028ba:	b360      	cbz	r0, 8002916 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80028bc:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80028c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028c4:	b91b      	cbnz	r3, 80028ce <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80028c6:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80028ca:	f000 fd0d 	bl	80032e8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80028ce:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028d0:	2324      	movs	r3, #36	; 0x24
 80028d2:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80028d6:	6813      	ldr	r3, [r2, #0]
 80028d8:	f023 0301 	bic.w	r3, r3, #1
 80028dc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028de:	4620      	mov	r0, r4
 80028e0:	f7ff fe2a 	bl	8002538 <UART_SetConfig>
 80028e4:	2801      	cmp	r0, #1
 80028e6:	d016      	beq.n	8002916 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028ea:	b113      	cbz	r3, 80028f2 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80028ec:	4620      	mov	r0, r4
 80028ee:	f7ff ff2b 	bl	8002748 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028f2:	6823      	ldr	r3, [r4, #0]
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002902:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800290a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800290c:	601a      	str	r2, [r3, #0]
}
 800290e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002912:	f7ff bf9e 	b.w	8002852 <UART_CheckIdleState>
}
 8002916:	2001      	movs	r0, #1
 8002918:	bd10      	pop	{r4, pc}

0800291a <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800291a:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800291e:	2b21      	cmp	r3, #33	; 0x21
 8002920:	d127      	bne.n	8002972 <UART_Transmit_IT+0x58>
  {
    if(huart->TxXferCount == 0U)
 8002922:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002926:	6802      	ldr	r2, [r0, #0]
 8002928:	b29b      	uxth	r3, r3
 800292a:	b94b      	cbnz	r3, 8002940 <UART_Transmit_IT+0x26>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800292c:	6811      	ldr	r1, [r2, #0]
 800292e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002932:	6011      	str	r1, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002934:	6811      	ldr	r1, [r2, #0]
 8002936:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800293a:	6011      	str	r1, [r2, #0]
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;

      return HAL_OK;
 800293c:	2000      	movs	r0, #0
 800293e:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002940:	6883      	ldr	r3, [r0, #8]
 8002942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002946:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002948:	d10e      	bne.n	8002968 <UART_Transmit_IT+0x4e>
 800294a:	6901      	ldr	r1, [r0, #16]
 800294c:	b961      	cbnz	r1, 8002968 <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800294e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002952:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002956:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002958:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 800295a:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800295e:	3b01      	subs	r3, #1
 8002960:	b29b      	uxth	r3, r3
 8002962:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
 8002966:	e7e9      	b.n	800293c <UART_Transmit_IT+0x22>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002968:	1c59      	adds	r1, r3, #1
 800296a:	64c1      	str	r1, [r0, #76]	; 0x4c
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	8513      	strh	r3, [r2, #40]	; 0x28
 8002970:	e7f3      	b.n	800295a <UART_Transmit_IT+0x40>
    }
  }
  else
  {
    return HAL_BUSY;
 8002972:	2002      	movs	r0, #2
  }
}
 8002974:	4770      	bx	lr

08002976 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002976:	6801      	ldr	r1, [r0, #0]
{
 8002978:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800297a:	680b      	ldr	r3, [r1, #0]
 800297c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002980:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002982:	2320      	movs	r3, #32
 8002984:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8002988:	f7ff fd7c 	bl	8002484 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 800298c:	2000      	movs	r0, #0
 800298e:	bd08      	pop	{r3, pc}

08002990 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002990:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002994:	2b22      	cmp	r3, #34	; 0x22
{
 8002996:	b510      	push	{r4, lr}
 8002998:	6803      	ldr	r3, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800299a:	d129      	bne.n	80029f0 <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800299c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299e:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 80029a0:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a8:	ea02 0201 	and.w	r2, r2, r1
 80029ac:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80029ae:	d11b      	bne.n	80029e8 <UART_Receive_IT+0x58>
 80029b0:	6901      	ldr	r1, [r0, #16]
 80029b2:	b9c9      	cbnz	r1, 80029e8 <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80029b4:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2U;
 80029b8:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80029ba:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 80029be:	3c01      	subs	r4, #1
 80029c0:	b2a4      	uxth	r4, r4
 80029c2:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 80029c6:	b96c      	cbnz	r4, 80029e4 <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029c8:	6803      	ldr	r3, [r0, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029d0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	f022 0201 	bic.w	r2, r2, #1
 80029d8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80029da:	2320      	movs	r3, #32
 80029dc:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80029e0:	f000 f9e2 	bl	8002da8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 80029e4:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 80029e6:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80029e8:	1c59      	adds	r1, r3, #1
 80029ea:	6541      	str	r1, [r0, #84]	; 0x54
 80029ec:	701a      	strb	r2, [r3, #0]
 80029ee:	e7e4      	b.n	80029ba <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80029f0:	699a      	ldr	r2, [r3, #24]
 80029f2:	f042 0208 	orr.w	r2, r2, #8
 80029f6:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 80029f8:	2002      	movs	r0, #2
 80029fa:	bd10      	pop	{r4, pc}

080029fc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80029fc:	6802      	ldr	r2, [r0, #0]
 80029fe:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a00:	6811      	ldr	r1, [r2, #0]
{
 8002a02:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002a04:	f013 050f 	ands.w	r5, r3, #15
{
 8002a08:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002a0a:	d107      	bne.n	8002a1c <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a0c:	069e      	lsls	r6, r3, #26
 8002a0e:	d505      	bpl.n	8002a1c <HAL_UART_IRQHandler+0x20>
 8002a10:	068e      	lsls	r6, r1, #26
 8002a12:	d503      	bpl.n	8002a1c <HAL_UART_IRQHandler+0x20>
}
 8002a14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002a18:	f7ff bfba 	b.w	8002990 <UART_Receive_IT>
  cr3its = READ_REG(huart->Instance->CR3);
 8002a1c:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 8002a1e:	2d00      	cmp	r5, #0
 8002a20:	d05c      	beq.n	8002adc <HAL_UART_IRQHandler+0xe0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002a22:	f010 0501 	ands.w	r5, r0, #1
 8002a26:	d102      	bne.n	8002a2e <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002a28:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002a2c:	d056      	beq.n	8002adc <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a2e:	07d8      	lsls	r0, r3, #31
 8002a30:	d507      	bpl.n	8002a42 <HAL_UART_IRQHandler+0x46>
 8002a32:	05ce      	lsls	r6, r1, #23
 8002a34:	d505      	bpl.n	8002a42 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002a36:	2001      	movs	r0, #1
 8002a38:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a3a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002a3c:	f040 0001 	orr.w	r0, r0, #1
 8002a40:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a42:	0798      	lsls	r0, r3, #30
 8002a44:	d506      	bpl.n	8002a54 <HAL_UART_IRQHandler+0x58>
 8002a46:	b12d      	cbz	r5, 8002a54 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002a48:	2002      	movs	r0, #2
 8002a4a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a4c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002a4e:	f040 0004 	orr.w	r0, r0, #4
 8002a52:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a54:	075e      	lsls	r6, r3, #29
 8002a56:	d506      	bpl.n	8002a66 <HAL_UART_IRQHandler+0x6a>
 8002a58:	b12d      	cbz	r5, 8002a66 <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002a5a:	2004      	movs	r0, #4
 8002a5c:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a5e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002a60:	f040 0002 	orr.w	r0, r0, #2
 8002a64:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002a66:	0718      	lsls	r0, r3, #28
 8002a68:	d507      	bpl.n	8002a7a <HAL_UART_IRQHandler+0x7e>
 8002a6a:	068e      	lsls	r6, r1, #26
 8002a6c:	d400      	bmi.n	8002a70 <HAL_UART_IRQHandler+0x74>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a6e:	b125      	cbz	r5, 8002a7a <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002a70:	2008      	movs	r0, #8
 8002a72:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a74:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002a76:	4302      	orrs	r2, r0
 8002a78:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a7a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002a7c:	2a00      	cmp	r2, #0
 8002a7e:	d050      	beq.n	8002b22 <HAL_UART_IRQHandler+0x126>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a80:	0698      	lsls	r0, r3, #26
 8002a82:	d504      	bpl.n	8002a8e <HAL_UART_IRQHandler+0x92>
 8002a84:	068a      	lsls	r2, r1, #26
 8002a86:	d502      	bpl.n	8002a8e <HAL_UART_IRQHandler+0x92>
        UART_Receive_IT(huart);
 8002a88:	4620      	mov	r0, r4
 8002a8a:	f7ff ff81 	bl	8002990 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a8e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002a90:	071b      	lsls	r3, r3, #28
        UART_EndRxTransfer(huart);
 8002a92:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a94:	d404      	bmi.n	8002aa0 <HAL_UART_IRQHandler+0xa4>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002a96:	6823      	ldr	r3, [r4, #0]
 8002a98:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a9a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002a9e:	d019      	beq.n	8002ad4 <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 8002aa0:	f7ff fc7e 	bl	80023a0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa4:	6823      	ldr	r3, [r4, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	0656      	lsls	r6, r2, #25
 8002aaa:	d50f      	bpl.n	8002acc <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aac:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002aae:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ab4:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002ab6:	b148      	cbz	r0, 8002acc <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ab8:	4b1a      	ldr	r3, [pc, #104]	; (8002b24 <HAL_UART_IRQHandler+0x128>)
 8002aba:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002abc:	f7fe fa1e 	bl	8000efc <HAL_DMA_Abort_IT>
 8002ac0:	b378      	cbz	r0, 8002b22 <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ac2:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 8002ac4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ac8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002aca:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002acc:	4620      	mov	r0, r4
 8002ace:	f7ff fcfd 	bl	80024cc <HAL_UART_ErrorCallback>
 8002ad2:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002ad4:	f7ff fcfa 	bl	80024cc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ad8:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002ada:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002adc:	02dd      	lsls	r5, r3, #11
 8002ade:	d50e      	bpl.n	8002afe <HAL_UART_IRQHandler+0x102>
 8002ae0:	0246      	lsls	r6, r0, #9
 8002ae2:	d50c      	bpl.n	8002afe <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8002ae4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ae8:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8002aea:	2320      	movs	r3, #32
 8002aec:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    HAL_UARTEx_WakeupCallback(huart);
 8002af0:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8002af2:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 8002af6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002afa:	f000 b815 	b.w	8002b28 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002afe:	061d      	lsls	r5, r3, #24
 8002b00:	d506      	bpl.n	8002b10 <HAL_UART_IRQHandler+0x114>
 8002b02:	0608      	lsls	r0, r1, #24
 8002b04:	d504      	bpl.n	8002b10 <HAL_UART_IRQHandler+0x114>
    UART_Transmit_IT(huart);
 8002b06:	4620      	mov	r0, r4
}
 8002b08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 8002b0c:	f7ff bf05 	b.w	800291a <UART_Transmit_IT>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b10:	065a      	lsls	r2, r3, #25
 8002b12:	d506      	bpl.n	8002b22 <HAL_UART_IRQHandler+0x126>
 8002b14:	064b      	lsls	r3, r1, #25
 8002b16:	d504      	bpl.n	8002b22 <HAL_UART_IRQHandler+0x126>
    UART_EndTransmit_IT(huart);
 8002b18:	4620      	mov	r0, r4
}
 8002b1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_EndTransmit_IT(huart);
 8002b1e:	f7ff bf2a 	b.w	8002976 <UART_EndTransmit_IT>
 8002b22:	bd70      	pop	{r4, r5, r6, pc}
 8002b24:	08002523 	.word	0x08002523

08002b28 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002b28:	4770      	bx	lr
	...

08002b2c <set_led_brightness>:
static void MX_TIM8_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */

void set_led_brightness(TIM_HandleTypeDef * timer, uint32_t channel,
		double brightness) {
 8002b2c:	b538      	push	{r3, r4, r5, lr}
 8002b2e:	4605      	mov	r5, r0
 8002b30:	460c      	mov	r4, r1
	int32_t value = powf(brightness, 2.2) * 9999;
 8002b32:	ec51 0b10 	vmov	r0, r1, d0
 8002b36:	f7fe f85b 	bl	8000bf0 <__aeabi_d2f>
 8002b3a:	eddf 0a13 	vldr	s1, [pc, #76]	; 8002b88 <set_led_brightness+0x5c>
 8002b3e:	ee00 0a10 	vmov	s0, r0
 8002b42:	f000 fd89 	bl	8003658 <powf>
 8002b46:	eddf 7a11 	vldr	s15, [pc, #68]	; 8002b8c <set_led_brightness+0x60>
 8002b4a:	682a      	ldr	r2, [r5, #0]
 8002b4c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002b50:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002b54:	ee17 3a90 	vmov	r3, s15
	__HAL_TIM_SET_COMPARE(timer, channel, value);
 8002b58:	b914      	cbnz	r4, 8002b60 <set_led_brightness+0x34>
 8002b5a:	edc2 7a0d 	vstr	s15, [r2, #52]	; 0x34
 8002b5e:	bd38      	pop	{r3, r4, r5, pc}
 8002b60:	2c04      	cmp	r4, #4
 8002b62:	d102      	bne.n	8002b6a <set_led_brightness+0x3e>
 8002b64:	edc2 7a0e 	vstr	s15, [r2, #56]	; 0x38
 8002b68:	bd38      	pop	{r3, r4, r5, pc}
 8002b6a:	2c08      	cmp	r4, #8
 8002b6c:	d102      	bne.n	8002b74 <set_led_brightness+0x48>
 8002b6e:	edc2 7a0f 	vstr	s15, [r2, #60]	; 0x3c
 8002b72:	bd38      	pop	{r3, r4, r5, pc}
 8002b74:	2c0c      	cmp	r4, #12
 8002b76:	d102      	bne.n	8002b7e <set_led_brightness+0x52>
 8002b78:	edc2 7a10 	vstr	s15, [r2, #64]	; 0x40
 8002b7c:	bd38      	pop	{r3, r4, r5, pc}
 8002b7e:	2c10      	cmp	r4, #16
 8002b80:	bf0c      	ite	eq
 8002b82:	6593      	streq	r3, [r2, #88]	; 0x58
 8002b84:	65d3      	strne	r3, [r2, #92]	; 0x5c
 8002b86:	bd38      	pop	{r3, r4, r5, pc}
 8002b88:	400ccccd 	.word	0x400ccccd
 8002b8c:	461c3c00 	.word	0x461c3c00

08002b90 <hsv2rgb>:
typedef struct {
	double hue;
	double saturation;
	double value;
} hsv;
rgb hsv2rgb(hsv in) {
 8002b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b94:	ec55 4b10 	vmov	r4, r5, d0
 8002b98:	b09b      	sub	sp, #108	; 0x6c
	if (in.hue >= 360)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	4b60      	ldr	r3, [pc, #384]	; (8002d20 <hsv2rgb+0x190>)
 8002b9e:	ee10 0a10 	vmov	r0, s0
 8002ba2:	4629      	mov	r1, r5
rgb hsv2rgb(hsv in) {
 8002ba4:	ed8d 2b04 	vstr	d2, [sp, #16]
 8002ba8:	ed8d 1b10 	vstr	d1, [sp, #64]	; 0x40
	if (in.hue >= 360)
 8002bac:	f7fd ffae 	bl	8000b0c <__aeabi_dcmpge>
 8002bb0:	b108      	cbz	r0, 8002bb6 <hsv2rgb+0x26>
		in.hue = 0;
 8002bb2:	2400      	movs	r4, #0
 8002bb4:	2500      	movs	r5, #0
	double c = in.value * in.saturation;
 8002bb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002bba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002bbe:	f7fd fd1f 	bl	8000600 <__aeabi_dmul>
	double x = c * (1 - fabs(fmod((in.hue / 60), 2) - 1));
 8002bc2:	2200      	movs	r2, #0
	double c = in.value * in.saturation;
 8002bc4:	4606      	mov	r6, r0
 8002bc6:	460f      	mov	r7, r1
	double x = c * (1 - fabs(fmod((in.hue / 60), 2) - 1));
 8002bc8:	4b56      	ldr	r3, [pc, #344]	; (8002d24 <hsv2rgb+0x194>)
 8002bca:	4620      	mov	r0, r4
 8002bcc:	4629      	mov	r1, r5
 8002bce:	f7fd fe41 	bl	8000854 <__aeabi_ddiv>
 8002bd2:	ed9f 1b4f 	vldr	d1, [pc, #316]	; 8002d10 <hsv2rgb+0x180>
 8002bd6:	ec41 0b10 	vmov	d0, r0, r1
 8002bda:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002bde:	f000 fcd7 	bl	8003590 <fmod>
 8002be2:	2200      	movs	r2, #0
 8002be4:	ec51 0b10 	vmov	r0, r1, d0
 8002be8:	4b4f      	ldr	r3, [pc, #316]	; (8002d28 <hsv2rgb+0x198>)
 8002bea:	f7fd fb55 	bl	8000298 <__aeabi_dsub>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	494c      	ldr	r1, [pc, #304]	; (8002d28 <hsv2rgb+0x198>)
 8002bf8:	f7fd fb4e 	bl	8000298 <__aeabi_dsub>
 8002bfc:	4632      	mov	r2, r6
 8002bfe:	463b      	mov	r3, r7
 8002c00:	f7fd fcfe 	bl	8000600 <__aeabi_dmul>
	double m = in.value - c;
 8002c04:	463b      	mov	r3, r7
	double x = c * (1 - fabs(fmod((in.hue / 60), 2) - 1));
 8002c06:	4680      	mov	r8, r0
 8002c08:	4689      	mov	r9, r1
	double m = in.value - c;
 8002c0a:	4632      	mov	r2, r6
 8002c0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002c10:	f7fd fb42 	bl	8000298 <__aeabi_dsub>
 8002c14:	4604      	mov	r4, r0
 8002c16:	460d      	mov	r5, r1
	rgb out;
	switch ((int) (in.hue / 60)) {
 8002c18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002c1c:	f7fd ffa0 	bl	8000b60 <__aeabi_d2iz>
 8002c20:	2805      	cmp	r0, #5
 8002c22:	d818      	bhi.n	8002c56 <hsv2rgb+0xc6>
 8002c24:	e8df f000 	tbb	[pc, r0]
 8002c28:	422d2003 	.word	0x422d2003
 8002c2c:	644f      	.short	0x644f
	case 0:
		out.red = c + m;
 8002c2e:	4622      	mov	r2, r4
 8002c30:	462b      	mov	r3, r5
 8002c32:	4630      	mov	r0, r6
 8002c34:	4639      	mov	r1, r7
 8002c36:	f7fd fb31 	bl	800029c <__adddf3>
		out.green = x + m;
 8002c3a:	4622      	mov	r2, r4
		out.red = c + m;
 8002c3c:	4682      	mov	sl, r0
 8002c3e:	468b      	mov	fp, r1
		out.green = x + m;
 8002c40:	462b      	mov	r3, r5
 8002c42:	4640      	mov	r0, r8
 8002c44:	4649      	mov	r1, r9
		out.blue = 0;
		break;
	case 1:
		out.red = x + m;
		out.green = c + m;
 8002c46:	f7fd fb29 	bl	800029c <__adddf3>
		out.blue = 0;
 8002c4a:	ed9f 7b33 	vldr	d7, [pc, #204]	; 8002d18 <hsv2rgb+0x188>
		out.green = c + m;
 8002c4e:	e9cd 0100 	strd	r0, r1, [sp]
		out.blue = 0;
 8002c52:	ed8d 7b02 	vstr	d7, [sp, #8]
		out.green = 0;
		out.blue = x + m;
		break;
	}
	return out;
}
 8002c56:	ed9d 1b00 	vldr	d1, [sp]
 8002c5a:	ed9d 2b02 	vldr	d2, [sp, #8]
 8002c5e:	ec4b ab10 	vmov	d0, sl, fp
 8002c62:	b01b      	add	sp, #108	; 0x6c
 8002c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		out.red = x + m;
 8002c68:	4622      	mov	r2, r4
 8002c6a:	462b      	mov	r3, r5
 8002c6c:	4640      	mov	r0, r8
 8002c6e:	4649      	mov	r1, r9
 8002c70:	f7fd fb14 	bl	800029c <__adddf3>
		out.green = c + m;
 8002c74:	4622      	mov	r2, r4
		out.red = x + m;
 8002c76:	4682      	mov	sl, r0
 8002c78:	468b      	mov	fp, r1
		out.green = c + m;
 8002c7a:	462b      	mov	r3, r5
 8002c7c:	4630      	mov	r0, r6
 8002c7e:	4639      	mov	r1, r7
 8002c80:	e7e1      	b.n	8002c46 <hsv2rgb+0xb6>
		out.green = c + m;
 8002c82:	4622      	mov	r2, r4
 8002c84:	462b      	mov	r3, r5
 8002c86:	4630      	mov	r0, r6
 8002c88:	4639      	mov	r1, r7
 8002c8a:	f7fd fb07 	bl	800029c <__adddf3>
		out.blue = x + m;
 8002c8e:	4622      	mov	r2, r4
		out.green = c + m;
 8002c90:	e9cd 0100 	strd	r0, r1, [sp]
		out.blue = x + m;
 8002c94:	462b      	mov	r3, r5
 8002c96:	4640      	mov	r0, r8
 8002c98:	4649      	mov	r1, r9
		out.blue = c + m;
 8002c9a:	f7fd faff 	bl	800029c <__adddf3>
		out.red = 0;
 8002c9e:	f04f 0a00 	mov.w	sl, #0
		out.blue = c + m;
 8002ca2:	e9cd 0102 	strd	r0, r1, [sp, #8]
		out.red = 0;
 8002ca6:	f04f 0b00 	mov.w	fp, #0
		break;
 8002caa:	e7d4      	b.n	8002c56 <hsv2rgb+0xc6>
		out.green = x + m;
 8002cac:	4622      	mov	r2, r4
 8002cae:	462b      	mov	r3, r5
 8002cb0:	4640      	mov	r0, r8
 8002cb2:	4649      	mov	r1, r9
 8002cb4:	f7fd faf2 	bl	800029c <__adddf3>
		out.blue = c + m;
 8002cb8:	4622      	mov	r2, r4
		out.green = x + m;
 8002cba:	e9cd 0100 	strd	r0, r1, [sp]
		out.blue = c + m;
 8002cbe:	462b      	mov	r3, r5
 8002cc0:	4630      	mov	r0, r6
 8002cc2:	4639      	mov	r1, r7
 8002cc4:	e7e9      	b.n	8002c9a <hsv2rgb+0x10a>
		out.red = x + m;
 8002cc6:	4622      	mov	r2, r4
 8002cc8:	462b      	mov	r3, r5
 8002cca:	4640      	mov	r0, r8
 8002ccc:	4649      	mov	r1, r9
 8002cce:	f7fd fae5 	bl	800029c <__adddf3>
		out.blue = c + m;
 8002cd2:	4622      	mov	r2, r4
		out.red = x + m;
 8002cd4:	4682      	mov	sl, r0
 8002cd6:	468b      	mov	fp, r1
		out.blue = c + m;
 8002cd8:	462b      	mov	r3, r5
 8002cda:	4630      	mov	r0, r6
 8002cdc:	4639      	mov	r1, r7
		out.blue = x + m;
 8002cde:	f7fd fadd 	bl	800029c <__adddf3>
		out.green = 0;
 8002ce2:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8002d18 <hsv2rgb+0x188>
		out.blue = x + m;
 8002ce6:	e9cd 0102 	strd	r0, r1, [sp, #8]
		out.green = 0;
 8002cea:	ed8d 7b00 	vstr	d7, [sp]
		break;
 8002cee:	e7b2      	b.n	8002c56 <hsv2rgb+0xc6>
		out.red = c + m;
 8002cf0:	4622      	mov	r2, r4
 8002cf2:	462b      	mov	r3, r5
 8002cf4:	4630      	mov	r0, r6
 8002cf6:	4639      	mov	r1, r7
 8002cf8:	f7fd fad0 	bl	800029c <__adddf3>
		out.blue = x + m;
 8002cfc:	4622      	mov	r2, r4
		out.red = c + m;
 8002cfe:	4682      	mov	sl, r0
 8002d00:	468b      	mov	fp, r1
		out.blue = x + m;
 8002d02:	462b      	mov	r3, r5
 8002d04:	4640      	mov	r0, r8
 8002d06:	4649      	mov	r1, r9
 8002d08:	e7e9      	b.n	8002cde <hsv2rgb+0x14e>
 8002d0a:	bf00      	nop
 8002d0c:	f3af 8000 	nop.w
 8002d10:	00000000 	.word	0x00000000
 8002d14:	40000000 	.word	0x40000000
	...
 8002d20:	40768000 	.word	0x40768000
 8002d24:	404e0000 	.word	0x404e0000
 8002d28:	3ff00000 	.word	0x3ff00000

08002d2c <set_color>:
void set_color(hsv color_hsv) {
 8002d2c:	b510      	push	{r4, lr}
 8002d2e:	ed2d 8b06 	vpush	{d8-d10}
 8002d32:	b08c      	sub	sp, #48	; 0x30
	rgb color_rgb = hsv2rgb(color_hsv);
 8002d34:	f7ff ff2c 	bl	8002b90 <hsv2rgb>
	set_led_brightness(&htim2, TIM_CHANNEL_3, color_rgb.red);
	set_led_brightness(&htim8, TIM_CHANNEL_2, color_rgb.green);
 8002d38:	4c16      	ldr	r4, [pc, #88]	; (8002d94 <set_color+0x68>)
	set_led_brightness(&htim2, TIM_CHANNEL_3, color_rgb.red);
 8002d3a:	4817      	ldr	r0, [pc, #92]	; (8002d98 <set_color+0x6c>)
	rgb color_rgb = hsv2rgb(color_hsv);
 8002d3c:	eeb0 9a41 	vmov.f32	s18, s2
 8002d40:	eef0 9a61 	vmov.f32	s19, s3
	set_led_brightness(&htim2, TIM_CHANNEL_3, color_rgb.red);
 8002d44:	2108      	movs	r1, #8
	rgb color_rgb = hsv2rgb(color_hsv);
 8002d46:	eeb0 8a42 	vmov.f32	s16, s4
 8002d4a:	eef0 8a62 	vmov.f32	s17, s5
 8002d4e:	eeb0 aa40 	vmov.f32	s20, s0
 8002d52:	eef0 aa60 	vmov.f32	s21, s1
	set_led_brightness(&htim2, TIM_CHANNEL_3, color_rgb.red);
 8002d56:	f7ff fee9 	bl	8002b2c <set_led_brightness>
	set_led_brightness(&htim8, TIM_CHANNEL_2, color_rgb.green);
 8002d5a:	eeb0 0a49 	vmov.f32	s0, s18
 8002d5e:	eef0 0a69 	vmov.f32	s1, s19
 8002d62:	4620      	mov	r0, r4
 8002d64:	2104      	movs	r1, #4
 8002d66:	f7ff fee1 	bl	8002b2c <set_led_brightness>
	set_led_brightness(&htim8, TIM_CHANNEL_1, color_rgb.blue);
 8002d6a:	eeb0 0a48 	vmov.f32	s0, s16
 8002d6e:	eef0 0a68 	vmov.f32	s1, s17
 8002d72:	2100      	movs	r1, #0
 8002d74:	4620      	mov	r0, r4
 8002d76:	f7ff fed9 	bl	8002b2c <set_led_brightness>
	red = color_rgb.red;
 8002d7a:	4b08      	ldr	r3, [pc, #32]	; (8002d9c <set_color+0x70>)
 8002d7c:	ed83 ab00 	vstr	d10, [r3]
	green = color_rgb.green;
 8002d80:	4b07      	ldr	r3, [pc, #28]	; (8002da0 <set_color+0x74>)
 8002d82:	ed83 9b00 	vstr	d9, [r3]
	blue = color_rgb.blue;
 8002d86:	4b07      	ldr	r3, [pc, #28]	; (8002da4 <set_color+0x78>)
 8002d88:	ed83 8b00 	vstr	d8, [r3]
}
 8002d8c:	b00c      	add	sp, #48	; 0x30
 8002d8e:	ecbd 8b06 	vpop	{d8-d10}
 8002d92:	bd10      	pop	{r4, pc}
 8002d94:	20000274 	.word	0x20000274
 8002d98:	20000410 	.word	0x20000410
 8002d9c:	20000018 	.word	0x20000018
 8002da0:	20000010 	.word	0x20000010
 8002da4:	20000008 	.word	0x20000008

08002da8 <HAL_UART_RxCpltCallback>:
hsv color;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002da8:	b530      	push	{r4, r5, lr}

	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002daa:	2120      	movs	r1, #32
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002dac:	b08b      	sub	sp, #44	; 0x2c
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002db2:	f7fe f9e4 	bl	800117e <HAL_GPIO_TogglePin>

	uint8_t Data[40]; // Tablica przechowujaca wysylana wiadomosc.
	uint16_t size = 0; // Rozmiar wysylanej wiadomosci
	buffer = atof(&Received);
 8002db6:	481f      	ldr	r0, [pc, #124]	; (8002e34 <HAL_UART_RxCpltCallback+0x8c>)
	a = buffer;
	buffer /= 100.0;
	buffer -= 1000;
 8002db8:	4c1f      	ldr	r4, [pc, #124]	; (8002e38 <HAL_UART_RxCpltCallback+0x90>)
	buffer = atof(&Received);
 8002dba:	f001 faf9 	bl	80043b0 <atof>
	a = buffer;
 8002dbe:	4b1f      	ldr	r3, [pc, #124]	; (8002e3c <HAL_UART_RxCpltCallback+0x94>)
	buffer = atof(&Received);
 8002dc0:	ec51 0b10 	vmov	r0, r1, d0
	a = buffer;
 8002dc4:	ed83 0b00 	vstr	d0, [r3]
	buffer /= 100.0;
 8002dc8:	2200      	movs	r2, #0
 8002dca:	4b1d      	ldr	r3, [pc, #116]	; (8002e40 <HAL_UART_RxCpltCallback+0x98>)
 8002dcc:	f7fd fd42 	bl	8000854 <__aeabi_ddiv>
	buffer -= 1000;
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	4b1c      	ldr	r3, [pc, #112]	; (8002e44 <HAL_UART_RxCpltCallback+0x9c>)
 8002dd4:	f7fd fa60 	bl	8000298 <__aeabi_dsub>
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4602      	mov	r2, r0
	size = sprintf(Data, "Odebrana wiadomosc: %f\n\r", buffer);
 8002ddc:	491a      	ldr	r1, [pc, #104]	; (8002e48 <HAL_UART_RxCpltCallback+0xa0>)
 8002dde:	4668      	mov	r0, sp
	buffer -= 1000;
 8002de0:	e9c4 2300 	strd	r2, r3, [r4]
	size = sprintf(Data, "Odebrana wiadomosc: %f\n\r", buffer);
 8002de4:	f001 fb1a 	bl	800441c <siprintf>
	HAL_UART_Transmit_IT(&huart1, Data, size);
 8002de8:	4669      	mov	r1, sp
 8002dea:	b282      	uxth	r2, r0
 8002dec:	4817      	ldr	r0, [pc, #92]	; (8002e4c <HAL_UART_RxCpltCallback+0xa4>)
 8002dee:	f7ff fae4 	bl	80023ba <HAL_UART_Transmit_IT>

	color.hue = buffer;
 8002df2:	e9d4 4500 	ldrd	r4, r5, [r4]

	if (color.hue >= 360.0)
 8002df6:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <HAL_UART_RxCpltCallback+0xa8>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	4620      	mov	r0, r4
 8002dfc:	4629      	mov	r1, r5
 8002dfe:	f7fd fe85 	bl	8000b0c <__aeabi_dcmpge>
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_UART_RxCpltCallback+0xac>)
 8002e04:	b980      	cbnz	r0, 8002e28 <HAL_UART_RxCpltCallback+0x80>
	color.hue = buffer;
 8002e06:	e9c3 4500 	strd	r4, r5, [r3]
		color.hue = 0.0;
	set_color(color);
 8002e0a:	ed93 0b00 	vldr	d0, [r3]
 8002e0e:	ed93 1b02 	vldr	d1, [r3, #8]
 8002e12:	ed93 2b04 	vldr	d2, [r3, #16]
 8002e16:	f7ff ff89 	bl	8002d2c <set_color>

	HAL_UART_Receive_DMA(&huart1, &Received, 6); // Ponowne wczenie nasuchiwania
 8002e1a:	2206      	movs	r2, #6
 8002e1c:	4905      	ldr	r1, [pc, #20]	; (8002e34 <HAL_UART_RxCpltCallback+0x8c>)
 8002e1e:	480b      	ldr	r0, [pc, #44]	; (8002e4c <HAL_UART_RxCpltCallback+0xa4>)
 8002e20:	f7ff faec 	bl	80023fc <HAL_UART_Receive_DMA>
}
 8002e24:	b00b      	add	sp, #44	; 0x2c
 8002e26:	bd30      	pop	{r4, r5, pc}
		color.hue = 0.0;
 8002e28:	2000      	movs	r0, #0
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	e9c3 0100 	strd	r0, r1, [r3]
 8002e30:	e7eb      	b.n	8002e0a <HAL_UART_RxCpltCallback+0x62>
 8002e32:	bf00      	nop
 8002e34:	20000228 	.word	0x20000228
 8002e38:	200003f0 	.word	0x200003f0
 8002e3c:	200004c0 	.word	0x200004c0
 8002e40:	40590000 	.word	0x40590000
 8002e44:	408f4000 	.word	0x408f4000
 8002e48:	08006794 	.word	0x08006794
 8002e4c:	20000380 	.word	0x20000380
 8002e50:	40768000 	.word	0x40768000
 8002e54:	200003f8 	.word	0x200003f8

08002e58 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002e58:	b530      	push	{r4, r5, lr}
 8002e5a:	b0a7      	sub	sp, #156	; 0x9c
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002e5c:	2228      	movs	r2, #40	; 0x28
 8002e5e:	2100      	movs	r1, #0
 8002e60:	a806      	add	r0, sp, #24
 8002e62:	f001 fad3 	bl	800440c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002e66:	2214      	movs	r2, #20
 8002e68:	2100      	movs	r1, #0
 8002e6a:	a801      	add	r0, sp, #4
 8002e6c:	f001 face 	bl	800440c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8002e70:	2258      	movs	r2, #88	; 0x58
 8002e72:	2100      	movs	r1, #0
 8002e74:	a810      	add	r0, sp, #64	; 0x40
 8002e76:	f001 fac9 	bl	800440c <memset>

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e7e:	2310      	movs	r3, #16
 8002e80:	930a      	str	r3, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e86:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e88:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002e8a:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002e8c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002e90:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e92:	9506      	str	r5, [sp, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e94:	950c      	str	r5, [sp, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002e96:	f7fe f977 	bl	8001188 <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002e9a:	230f      	movs	r3, #15
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e9c:	2400      	movs	r4, #0
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002e9e:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002ea0:	4629      	mov	r1, r5
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ea2:	f44f 6380 	mov.w	r3, #1024	; 0x400
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002ea6:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ea8:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002eaa:	9502      	str	r5, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002eac:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002eae:	9405      	str	r4, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002eb0:	f7fe fc18 	bl	80016e4 <HAL_RCC_ClockConfig>
		Error_Handler();
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8002eb4:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <SystemClock_Config+0x74>)
 8002eb6:	9310      	str	r3, [sp, #64]	; 0x40
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_TIM2;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
	PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002eb8:	a810      	add	r0, sp, #64	; 0x40
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002eba:	9412      	str	r4, [sp, #72]	; 0x48
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ebc:	9413      	str	r4, [sp, #76]	; 0x4c
	PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 8002ebe:	9420      	str	r4, [sp, #128]	; 0x80
	PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8002ec0:	941e      	str	r4, [sp, #120]	; 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002ec2:	f7fe fce9 	bl	8001898 <HAL_RCCEx_PeriphCLKConfig>
		Error_Handler();
	}
}
 8002ec6:	b027      	add	sp, #156	; 0x9c
 8002ec8:	bd30      	pop	{r4, r5, pc}
 8002eca:	bf00      	nop
 8002ecc:	00102003 	.word	0x00102003

08002ed0 <main>:
int main(void) {
 8002ed0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 */
static void MX_GPIO_Init(void) {
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002ed4:	4db4      	ldr	r5, [pc, #720]	; (80031a8 <main+0x2d8>)
	htim2.Instance = TIM2;
 8002ed6:	4eb5      	ldr	r6, [pc, #724]	; (80031ac <main+0x2dc>)
int main(void) {
 8002ed8:	b0a1      	sub	sp, #132	; 0x84
	HAL_Init();
 8002eda:	f7fd fefd 	bl	8000cd8 <HAL_Init>
	SystemClock_Config();
 8002ede:	f7ff ffbb 	bl	8002e58 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002ee2:	2214      	movs	r2, #20
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	a815      	add	r0, sp, #84	; 0x54
 8002ee8:	f001 fa90 	bl	800440c <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002eec:	696b      	ldr	r3, [r5, #20]
 8002eee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ef2:	616b      	str	r3, [r5, #20]
 8002ef4:	696b      	ldr	r3, [r5, #20]
 8002ef6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002efa:	9303      	str	r3, [sp, #12]
 8002efc:	9b03      	ldr	r3, [sp, #12]
	;
	__HAL_RCC_GPIOF_CLK_ENABLE()
 8002efe:	696b      	ldr	r3, [r5, #20]
 8002f00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f04:	616b      	str	r3, [r5, #20]
 8002f06:	696b      	ldr	r3, [r5, #20]
 8002f08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f0c:	9304      	str	r3, [sp, #16]
 8002f0e:	9b04      	ldr	r3, [sp, #16]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8002f10:	696b      	ldr	r3, [r5, #20]
 8002f12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f16:	616b      	str	r3, [r5, #20]
 8002f18:	696b      	ldr	r3, [r5, #20]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1e:	9305      	str	r3, [sp, #20]
 8002f20:	9b05      	ldr	r3, [sp, #20]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002f22:	696b      	ldr	r3, [r5, #20]
 8002f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f28:	616b      	str	r3, [r5, #20]
 8002f2a:	696b      	ldr	r3, [r5, #20]
 8002f2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002f30:	2200      	movs	r2, #0
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002f32:	9306      	str	r3, [sp, #24]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002f34:	2120      	movs	r1, #32
 8002f36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3a:	2400      	movs	r4, #0
	GPIO_InitStruct.Pin = B1_Pin;
 8002f3c:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002f40:	9b06      	ldr	r3, [sp, #24]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002f42:	f7fe f917 	bl	8001174 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002f46:	4b9a      	ldr	r3, [pc, #616]	; (80031b0 <main+0x2e0>)
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002f48:	489a      	ldr	r0, [pc, #616]	; (80031b4 <main+0x2e4>)
	GPIO_InitStruct.Pin = B1_Pin;
 8002f4a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002f4e:	a915      	add	r1, sp, #84	; 0x54
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002f50:	9316      	str	r3, [sp, #88]	; 0x58
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	9417      	str	r4, [sp, #92]	; 0x5c
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002f54:	f7fe f83e 	bl	8000fd4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8002f58:	2320      	movs	r3, #32
 8002f5a:	9315      	str	r3, [sp, #84]	; 0x54
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f5c:	a915      	add	r1, sp, #84	; 0x54
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f5e:	2301      	movs	r3, #1
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f64:	9316      	str	r3, [sp, #88]	; 0x58
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f66:	9417      	str	r4, [sp, #92]	; 0x5c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f68:	9418      	str	r4, [sp, #96]	; 0x60
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f6a:	f7fe f833 	bl	8000fd4 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f6e:	696b      	ldr	r3, [r5, #20]
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	616b      	str	r3, [r5, #20]
 8002f76:	696b      	ldr	r3, [r5, #20]
	htim8.Instance = TIM8;
 8002f78:	4d8f      	ldr	r5, [pc, #572]	; (80031b8 <main+0x2e8>)
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f7a:	f003 0301 	and.w	r3, r3, #1
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002f7e:	4622      	mov	r2, r4
 8002f80:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f82:	9302      	str	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002f84:	200e      	movs	r0, #14
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f86:	9b02      	ldr	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002f88:	f7fd fedc 	bl	8000d44 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002f8c:	200e      	movs	r0, #14
 8002f8e:	f7fd ff0d 	bl	8000dac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002f92:	4622      	mov	r2, r4
 8002f94:	4621      	mov	r1, r4
 8002f96:	200f      	movs	r0, #15
 8002f98:	f7fd fed4 	bl	8000d44 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002f9c:	200f      	movs	r0, #15
 8002f9e:	f7fd ff05 	bl	8000dac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002fa2:	4622      	mov	r2, r4
 8002fa4:	4621      	mov	r1, r4
 8002fa6:	2010      	movs	r0, #16
 8002fa8:	f7fd fecc 	bl	8000d44 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002fac:	2010      	movs	r0, #16
 8002fae:	f7fd fefd 	bl	8000dac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	4621      	mov	r1, r4
 8002fb6:	2011      	movs	r0, #17
 8002fb8:	f7fd fec4 	bl	8000d44 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002fbc:	2011      	movs	r0, #17
 8002fbe:	f7fd fef5 	bl	8000dac <HAL_NVIC_EnableIRQ>
	huart2.Instance = USART2;
 8002fc2:	487e      	ldr	r0, [pc, #504]	; (80031bc <main+0x2ec>)
	huart2.Init.BaudRate = 9600;
 8002fc4:	4b7e      	ldr	r3, [pc, #504]	; (80031c0 <main+0x2f0>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fc6:	6084      	str	r4, [r0, #8]
	huart2.Init.BaudRate = 9600;
 8002fc8:	f44f 5716 	mov.w	r7, #9600	; 0x2580
 8002fcc:	e880 0088 	stmia.w	r0, {r3, r7}
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002fd0:	230c      	movs	r3, #12
 8002fd2:	6143      	str	r3, [r0, #20]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002fd4:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002fd6:	6104      	str	r4, [r0, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fd8:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fda:	61c4      	str	r4, [r0, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fdc:	6204      	str	r4, [r0, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fde:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002fe0:	f7ff fc69 	bl	80028b6 <HAL_UART_Init>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002fe4:	2210      	movs	r2, #16
 8002fe6:	4621      	mov	r1, r4
 8002fe8:	a80e      	add	r0, sp, #56	; 0x38
 8002fea:	f001 fa0f 	bl	800440c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002fee:	221c      	movs	r2, #28
 8002ff0:	4621      	mov	r1, r4
 8002ff2:	a815      	add	r0, sp, #84	; 0x54
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002ff4:	940a      	str	r4, [sp, #40]	; 0x28
 8002ff6:	940b      	str	r4, [sp, #44]	; 0x2c
 8002ff8:	940c      	str	r4, [sp, #48]	; 0x30
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002ffa:	f001 fa07 	bl	800440c <memset>
	htim2.Instance = TIM2;
 8002ffe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003002:	6033      	str	r3, [r6, #0]
	htim2.Init.Period = 9999;
 8003004:	f242 7b0f 	movw	fp, #9999	; 0x270f
	htim2.Init.Prescaler = 17;
 8003008:	2311      	movs	r3, #17
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800300a:	4630      	mov	r0, r6
	htim2.Init.Prescaler = 17;
 800300c:	6073      	str	r3, [r6, #4]
 800300e:	9301      	str	r3, [sp, #4]
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003010:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003014:	60b4      	str	r4, [r6, #8]
	htim2.Init.Period = 9999;
 8003016:	f8c6 b00c 	str.w	fp, [r6, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800301a:	6134      	str	r4, [r6, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800301c:	61b4      	str	r4, [r6, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800301e:	f7fe fdeb 	bl	8001bf8 <HAL_TIM_Base_Init>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8003022:	a90e      	add	r1, sp, #56	; 0x38
 8003024:	4630      	mov	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003026:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800302a:	f7fe ff49 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800302e:	4630      	mov	r0, r6
 8003030:	f7fe fdfc 	bl	8001c2c <HAL_TIM_PWM_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003034:	a90a      	add	r1, sp, #40	; 0x28
 8003036:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003038:	940a      	str	r4, [sp, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800303a:	940c      	str	r4, [sp, #48]	; 0x30
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800303c:	f7ff f940 	bl	80022c0 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003040:	2202      	movs	r2, #2
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003042:	f04f 0960 	mov.w	r9, #96	; 0x60
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8003046:	a915      	add	r1, sp, #84	; 0x54
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003048:	9217      	str	r2, [sp, #92]	; 0x5c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 800304a:	4630      	mov	r0, r6
 800304c:	2208      	movs	r2, #8
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800304e:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
	sConfigOC.Pulse = 0;
 8003052:	9416      	str	r4, [sp, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003054:	9419      	str	r4, [sp, #100]	; 0x64
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8003056:	f7ff f8ac 	bl	80021b2 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim2);
 800305a:	4630      	mov	r0, r6
 800305c:	f000 f906 	bl	800326c <HAL_TIM_MspPostInit>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003060:	2210      	movs	r2, #16
 8003062:	4621      	mov	r1, r4
 8003064:	a80a      	add	r0, sp, #40	; 0x28
 8003066:	f001 f9d1 	bl	800440c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800306a:	221c      	movs	r2, #28
 800306c:	4621      	mov	r1, r4
 800306e:	a80e      	add	r0, sp, #56	; 0x38
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003070:	9407      	str	r4, [sp, #28]
 8003072:	9408      	str	r4, [sp, #32]
 8003074:	9409      	str	r4, [sp, #36]	; 0x24
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003076:	f001 f9c9 	bl	800440c <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800307a:	4621      	mov	r1, r4
 800307c:	222c      	movs	r2, #44	; 0x2c
 800307e:	a815      	add	r0, sp, #84	; 0x54
 8003080:	f001 f9c4 	bl	800440c <memset>
	htim8.Init.Prescaler = 17;
 8003084:	9b01      	ldr	r3, [sp, #4]
	htim8.Instance = TIM8;
 8003086:	4a4f      	ldr	r2, [pc, #316]	; (80031c4 <main+0x2f4>)
	htim8.Init.Prescaler = 17;
 8003088:	606b      	str	r3, [r5, #4]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK) {
 800308a:	4628      	mov	r0, r5
	htim8.Instance = TIM8;
 800308c:	602a      	str	r2, [r5, #0]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800308e:	60ac      	str	r4, [r5, #8]
	htim8.Init.Period = 9999;
 8003090:	f8c5 b00c 	str.w	fp, [r5, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003094:	612c      	str	r4, [r5, #16]
	htim8.Init.RepetitionCounter = 0;
 8003096:	616c      	str	r4, [r5, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003098:	61ac      	str	r4, [r5, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK) {
 800309a:	f7fe fdad 	bl	8001bf8 <HAL_TIM_Base_Init>
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK) {
 800309e:	a90a      	add	r1, sp, #40	; 0x28
 80030a0:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030a2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK) {
 80030a6:	f7fe ff0b 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_PWM_Init(&htim8) != HAL_OK) {
 80030aa:	4628      	mov	r0, r5
 80030ac:	f7fe fdbe 	bl	8001c2c <HAL_TIM_PWM_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 80030b0:	a907      	add	r1, sp, #28
 80030b2:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030b4:	9407      	str	r4, [sp, #28]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80030b6:	9408      	str	r4, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030b8:	9409      	str	r4, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 80030ba:	f7ff f901 	bl	80022c0 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030be:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1)
 80030c2:	4622      	mov	r2, r4
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80030c4:	f04f 0908 	mov.w	r9, #8
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1)
 80030c8:	a90e      	add	r1, sp, #56	; 0x38
 80030ca:	4628      	mov	r0, r5
	sConfigOC.Pulse = 0;
 80030cc:	940f      	str	r4, [sp, #60]	; 0x3c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030ce:	9410      	str	r4, [sp, #64]	; 0x40
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80030d0:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030d4:	9412      	str	r4, [sp, #72]	; 0x48
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80030d6:	9413      	str	r4, [sp, #76]	; 0x4c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80030d8:	9414      	str	r4, [sp, #80]	; 0x50
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1)
 80030da:	f7ff f86a 	bl	80021b2 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2)
 80030de:	2204      	movs	r2, #4
 80030e0:	a90e      	add	r1, sp, #56	; 0x38
 80030e2:	4628      	mov	r0, r5
 80030e4:	f7ff f865 	bl	80021b2 <HAL_TIM_PWM_ConfigChannel>
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80030e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig)
 80030ec:	a915      	add	r1, sp, #84	; 0x54
 80030ee:	4628      	mov	r0, r5
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80030f0:	931d      	str	r3, [sp, #116]	; 0x74
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80030f2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030f6:	9415      	str	r4, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80030f8:	9416      	str	r4, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80030fa:	9417      	str	r4, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.DeadTime = 0;
 80030fc:	9418      	str	r4, [sp, #96]	; 0x60
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030fe:	9419      	str	r4, [sp, #100]	; 0x64
	sBreakDeadTimeConfig.BreakFilter = 0;
 8003100:	941b      	str	r4, [sp, #108]	; 0x6c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003102:	941c      	str	r4, [sp, #112]	; 0x70
	sBreakDeadTimeConfig.Break2Filter = 0;
 8003104:	941e      	str	r4, [sp, #120]	; 0x78
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003106:	941f      	str	r4, [sp, #124]	; 0x7c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig)
 8003108:	f7ff f904 	bl	8002314 <HAL_TIMEx_ConfigBreakDeadTime>
	HAL_TIM_MspPostInit(&htim8);
 800310c:	4628      	mov	r0, r5
 800310e:	f000 f8ad 	bl	800326c <HAL_TIM_MspPostInit>
	huart1.Instance = USART1;
 8003112:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80031e4 <main+0x314>
 8003116:	4b2c      	ldr	r3, [pc, #176]	; (80031c8 <main+0x2f8>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003118:	f8c8 4008 	str.w	r4, [r8, #8]
	huart1.Init.BaudRate = 9600;
 800311c:	e888 0088 	stmia.w	r8, {r3, r7}
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003120:	4640      	mov	r0, r8
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003122:	230c      	movs	r3, #12
 8003124:	f8c8 3014 	str.w	r3, [r8, #20]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8003128:	f8c8 400c 	str.w	r4, [r8, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800312c:	f8c8 4010 	str.w	r4, [r8, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003130:	f8c8 4018 	str.w	r4, [r8, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003134:	f8c8 401c 	str.w	r4, [r8, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003138:	f8c8 4020 	str.w	r4, [r8, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800313c:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003140:	f7ff fbb9 	bl	80028b6 <HAL_UART_Init>
	HAL_UART_Receive_DMA(&huart1, &Received, 6);
 8003144:	2206      	movs	r2, #6
 8003146:	4921      	ldr	r1, [pc, #132]	; (80031cc <main+0x2fc>)
 8003148:	4640      	mov	r0, r8
 800314a:	f7ff f957 	bl	80023fc <HAL_UART_Receive_DMA>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 800314e:	4621      	mov	r1, r4
 8003150:	4628      	mov	r0, r5
 8003152:	f7ff f81d 	bl	8002190 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8003156:	2104      	movs	r1, #4
 8003158:	4628      	mov	r0, r5
 800315a:	f7ff f819 	bl	8002190 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800315e:	4649      	mov	r1, r9
 8003160:	4630      	mov	r0, r6
 8003162:	f7fe ff6f 	bl	8002044 <HAL_TIM_PWM_Start>
	set_led_brightness(&htim2, TIM_CHANNEL_3, red);
 8003166:	4b1a      	ldr	r3, [pc, #104]	; (80031d0 <main+0x300>)
 8003168:	4649      	mov	r1, r9
 800316a:	ed93 0b00 	vldr	d0, [r3]
 800316e:	4630      	mov	r0, r6
 8003170:	f7ff fcdc 	bl	8002b2c <set_led_brightness>
	set_led_brightness(&htim8, TIM_CHANNEL_2, green);
 8003174:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <main+0x304>)
 8003176:	2104      	movs	r1, #4
 8003178:	ed93 0b00 	vldr	d0, [r3]
 800317c:	4628      	mov	r0, r5
 800317e:	f7ff fcd5 	bl	8002b2c <set_led_brightness>
	set_led_brightness(&htim8, TIM_CHANNEL_1, blue);
 8003182:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <main+0x308>)
 8003184:	4621      	mov	r1, r4
 8003186:	ed93 0b00 	vldr	d0, [r3]
 800318a:	4628      	mov	r0, r5
 800318c:	f7ff fcce 	bl	8002b2c <set_led_brightness>
	color.saturation = 1.0;
 8003190:	4b12      	ldr	r3, [pc, #72]	; (80031dc <main+0x30c>)
 8003192:	4913      	ldr	r1, [pc, #76]	; (80031e0 <main+0x310>)
 8003194:	2000      	movs	r0, #0
 8003196:	e9c3 0102 	strd	r0, r1, [r3, #8]
	color.value = 1.0;
 800319a:	e9c3 0104 	strd	r0, r1, [r3, #16]
	color.hue = 0.0;
 800319e:	2000      	movs	r0, #0
 80031a0:	2100      	movs	r1, #0
 80031a2:	e9c3 0100 	strd	r0, r1, [r3]
 80031a6:	e7fe      	b.n	80031a6 <main+0x2d6>
 80031a8:	40021000 	.word	0x40021000
 80031ac:	20000410 	.word	0x20000410
 80031b0:	10210000 	.word	0x10210000
 80031b4:	48000800 	.word	0x48000800
 80031b8:	20000274 	.word	0x20000274
 80031bc:	20000450 	.word	0x20000450
 80031c0:	40004400 	.word	0x40004400
 80031c4:	40013400 	.word	0x40013400
 80031c8:	40013800 	.word	0x40013800
 80031cc:	20000228 	.word	0x20000228
 80031d0:	20000018 	.word	0x20000018
 80031d4:	20000010 	.word	0x20000010
 80031d8:	20000008 	.word	0x20000008
 80031dc:	200003f8 	.word	0x200003f8
 80031e0:	3ff00000 	.word	0x3ff00000
 80031e4:	20000380 	.word	0x20000380

080031e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80031e8:	4770      	bx	lr
	...

080031ec <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ec:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <HAL_MspInit+0x34>)
{
 80031ee:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031f0:	699a      	ldr	r2, [r3, #24]
 80031f2:	f042 0201 	orr.w	r2, r2, #1
 80031f6:	619a      	str	r2, [r3, #24]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	f002 0201 	and.w	r2, r2, #1
 80031fe:	9200      	str	r2, [sp, #0]
 8003200:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003202:	69da      	ldr	r2, [r3, #28]
 8003204:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003208:	61da      	str	r2, [r3, #28]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003210:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003212:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8003214:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003216:	f7fd fd83 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800321a:	b003      	add	sp, #12
 800321c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003220:	40021000 	.word	0x40021000

08003224 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003224:	6803      	ldr	r3, [r0, #0]
 8003226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800322a:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 800322c:	d10c      	bne.n	8003248 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800322e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003232:	69da      	ldr	r2, [r3, #28]
 8003234:	f042 0201 	orr.w	r2, r2, #1
 8003238:	61da      	str	r2, [r3, #28]
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003244:	b002      	add	sp, #8
 8003246:	4770      	bx	lr
  else if(htim_base->Instance==TIM8)
 8003248:	4a06      	ldr	r2, [pc, #24]	; (8003264 <HAL_TIM_Base_MspInit+0x40>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d1fa      	bne.n	8003244 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800324e:	4b06      	ldr	r3, [pc, #24]	; (8003268 <HAL_TIM_Base_MspInit+0x44>)
 8003250:	699a      	ldr	r2, [r3, #24]
 8003252:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003256:	619a      	str	r2, [r3, #24]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800325e:	9301      	str	r3, [sp, #4]
 8003260:	9b01      	ldr	r3, [sp, #4]
}
 8003262:	e7ef      	b.n	8003244 <HAL_TIM_Base_MspInit+0x20>
 8003264:	40013400 	.word	0x40013400
 8003268:	40021000 	.word	0x40021000

0800326c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800326c:	b510      	push	{r4, lr}
 800326e:	4604      	mov	r4, r0
 8003270:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003272:	2214      	movs	r2, #20
 8003274:	2100      	movs	r1, #0
 8003276:	a803      	add	r0, sp, #12
 8003278:	f001 f8c8 	bl	800440c <memset>
  if(htim->Instance==TIM2)
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003282:	d117      	bne.n	80032b4 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003284:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800328e:	615a      	str	r2, [r3, #20]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003296:	9301      	str	r3, [sp, #4]
 8003298:	9b01      	ldr	r3, [sp, #4]
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800329a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800329e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a0:	2302      	movs	r3, #2
 80032a2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032a4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a6:	a903      	add	r1, sp, #12
 80032a8:	480c      	ldr	r0, [pc, #48]	; (80032dc <HAL_TIM_MspPostInit+0x70>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80032aa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ac:	f7fd fe92 	bl	8000fd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80032b0:	b008      	add	sp, #32
 80032b2:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM8)
 80032b4:	4a0a      	ldr	r2, [pc, #40]	; (80032e0 <HAL_TIM_MspPostInit+0x74>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d1fa      	bne.n	80032b0 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ba:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <HAL_TIM_MspPostInit+0x78>)
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80032c2:	615a      	str	r2, [r3, #20]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032ca:	9302      	str	r3, [sp, #8]
 80032cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80032ce:	2318      	movs	r3, #24
 80032d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d2:	2302      	movs	r3, #2
 80032d4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80032d6:	2304      	movs	r3, #4
 80032d8:	e7e5      	b.n	80032a6 <HAL_TIM_MspPostInit+0x3a>
 80032da:	bf00      	nop
 80032dc:	48000400 	.word	0x48000400
 80032e0:	40013400 	.word	0x40013400
 80032e4:	40021000 	.word	0x40021000

080032e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032e8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ea:	2214      	movs	r2, #20
{
 80032ec:	b08b      	sub	sp, #44	; 0x2c
 80032ee:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f0:	2100      	movs	r1, #0
 80032f2:	eb0d 0002 	add.w	r0, sp, r2
 80032f6:	f001 f889 	bl	800440c <memset>
  if(huart->Instance==USART1)
 80032fa:	682b      	ldr	r3, [r5, #0]
 80032fc:	4a52      	ldr	r2, [pc, #328]	; (8003448 <HAL_UART_MspInit+0x160>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d151      	bne.n	80033a6 <HAL_UART_MspInit+0xbe>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003302:	4b52      	ldr	r3, [pc, #328]	; (800344c <HAL_UART_MspInit+0x164>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003304:	4c52      	ldr	r4, [pc, #328]	; (8003450 <HAL_UART_MspInit+0x168>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003306:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003308:	4852      	ldr	r0, [pc, #328]	; (8003454 <HAL_UART_MspInit+0x16c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800330a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800330e:	619a      	str	r2, [r3, #24]
 8003310:	699a      	ldr	r2, [r3, #24]
 8003312:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003316:	9201      	str	r2, [sp, #4]
 8003318:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800331a:	695a      	ldr	r2, [r3, #20]
 800331c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003320:	615a      	str	r2, [r3, #20]
 8003322:	695b      	ldr	r3, [r3, #20]
 8003324:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003328:	9302      	str	r3, [sp, #8]
 800332a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800332c:	2330      	movs	r3, #48	; 0x30
 800332e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003330:	2302      	movs	r3, #2
 8003332:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003334:	2303      	movs	r3, #3
 8003336:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003338:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800333a:	2307      	movs	r3, #7
 800333c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800333e:	f7fd fe49 	bl	8000fd4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003342:	4b45      	ldr	r3, [pc, #276]	; (8003458 <HAL_UART_MspInit+0x170>)
 8003344:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003346:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003348:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800334a:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800334c:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800334e:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003350:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003352:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003354:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003356:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003358:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800335a:	f7fd fd6b 	bl	8000e34 <HAL_DMA_Init>
 800335e:	b108      	cbz	r0, 8003364 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8003360:	f7ff ff42 	bl	80031e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003364:	666c      	str	r4, [r5, #100]	; 0x64
 8003366:	6265      	str	r5, [r4, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003368:	493c      	ldr	r1, [pc, #240]	; (800345c <HAL_UART_MspInit+0x174>)
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800336a:	4c3d      	ldr	r4, [pc, #244]	; (8003460 <HAL_UART_MspInit+0x178>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800336c:	2310      	movs	r3, #16
 800336e:	e884 000a 	stmia.w	r4, {r1, r3}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003372:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003374:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003376:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003378:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800337a:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800337c:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800337e:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003380:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003382:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003384:	f7fd fd56 	bl	8000e34 <HAL_DMA_Init>
 8003388:	b108      	cbz	r0, 800338e <HAL_UART_MspInit+0xa6>
    {
      Error_Handler();
 800338a:	f7ff ff2d 	bl	80031e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800338e:	2200      	movs	r2, #0
 8003390:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003392:	662c      	str	r4, [r5, #96]	; 0x60
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003394:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003396:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003398:	f7fd fcd4 	bl	8000d44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800339c:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800339e:	f7fd fd05 	bl	8000dac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80033a2:	b00b      	add	sp, #44	; 0x2c
 80033a4:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 80033a6:	4a2f      	ldr	r2, [pc, #188]	; (8003464 <HAL_UART_MspInit+0x17c>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d1fa      	bne.n	80033a2 <HAL_UART_MspInit+0xba>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033ac:	4b27      	ldr	r3, [pc, #156]	; (800344c <HAL_UART_MspInit+0x164>)
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80033ae:	4c2e      	ldr	r4, [pc, #184]	; (8003468 <HAL_UART_MspInit+0x180>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80033b0:	69da      	ldr	r2, [r3, #28]
 80033b2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80033b6:	61da      	str	r2, [r3, #28]
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80033be:	9203      	str	r2, [sp, #12]
 80033c0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	695a      	ldr	r2, [r3, #20]
 80033c4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80033c8:	615a      	str	r2, [r3, #20]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d0:	9304      	str	r3, [sp, #16]
 80033d2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80033d4:	230c      	movs	r3, #12
 80033d6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d8:	2302      	movs	r3, #2
 80033da:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80033e0:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e2:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80033e4:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e6:	f7fd fdf5 	bl	8000fd4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80033ea:	4b20      	ldr	r3, [pc, #128]	; (800346c <HAL_UART_MspInit+0x184>)
 80033ec:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033ee:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033f0:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80033f2:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033f4:	6063      	str	r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033f6:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033f8:	60e2      	str	r2, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033fa:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033fc:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80033fe:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003400:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003402:	f7fd fd17 	bl	8000e34 <HAL_DMA_Init>
 8003406:	b108      	cbz	r0, 800340c <HAL_UART_MspInit+0x124>
      Error_Handler();
 8003408:	f7ff feee 	bl	80031e8 <Error_Handler>
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800340c:	4a18      	ldr	r2, [pc, #96]	; (8003470 <HAL_UART_MspInit+0x188>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800340e:	666c      	str	r4, [r5, #100]	; 0x64
 8003410:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003412:	4c18      	ldr	r4, [pc, #96]	; (8003474 <HAL_UART_MspInit+0x18c>)
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003414:	2310      	movs	r3, #16
 8003416:	e884 000c 	stmia.w	r4, {r2, r3}
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800341a:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800341c:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800341e:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003420:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003422:	60e2      	str	r2, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003424:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003426:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003428:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800342a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800342c:	f7fd fd02 	bl	8000e34 <HAL_DMA_Init>
 8003430:	b108      	cbz	r0, 8003436 <HAL_UART_MspInit+0x14e>
      Error_Handler();
 8003432:	f7ff fed9 	bl	80031e8 <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003436:	2200      	movs	r2, #0
 8003438:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800343a:	662c      	str	r4, [r5, #96]	; 0x60
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800343c:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800343e:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003440:	f7fd fc80 	bl	8000d44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003444:	2026      	movs	r0, #38	; 0x26
 8003446:	e7aa      	b.n	800339e <HAL_UART_MspInit+0xb6>
 8003448:	40013800 	.word	0x40013800
 800344c:	40021000 	.word	0x40021000
 8003450:	200002f8 	.word	0x200002f8
 8003454:	48000800 	.word	0x48000800
 8003458:	40020058 	.word	0x40020058
 800345c:	40020044 	.word	0x40020044
 8003460:	200002b4 	.word	0x200002b4
 8003464:	40004400 	.word	0x40004400
 8003468:	20000230 	.word	0x20000230
 800346c:	4002006c 	.word	0x4002006c
 8003470:	40020080 	.word	0x40020080
 8003474:	2000033c 	.word	0x2000033c

08003478 <NMI_Handler>:
 8003478:	4770      	bx	lr

0800347a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800347a:	e7fe      	b.n	800347a <HardFault_Handler>

0800347c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800347c:	e7fe      	b.n	800347c <MemManage_Handler>

0800347e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800347e:	e7fe      	b.n	800347e <BusFault_Handler>

08003480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003480:	e7fe      	b.n	8003480 <UsageFault_Handler>

08003482 <SVC_Handler>:
 8003482:	4770      	bx	lr

08003484 <DebugMon_Handler>:
 8003484:	4770      	bx	lr

08003486 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003486:	4770      	bx	lr

08003488 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003488:	f7fd bc38 	b.w	8000cfc <HAL_IncTick>

0800348c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800348c:	4801      	ldr	r0, [pc, #4]	; (8003494 <DMA1_Channel4_IRQHandler+0x8>)
 800348e:	f7fd bd59 	b.w	8000f44 <HAL_DMA_IRQHandler>
 8003492:	bf00      	nop
 8003494:	200002b4 	.word	0x200002b4

08003498 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003498:	4801      	ldr	r0, [pc, #4]	; (80034a0 <DMA1_Channel5_IRQHandler+0x8>)
 800349a:	f7fd bd53 	b.w	8000f44 <HAL_DMA_IRQHandler>
 800349e:	bf00      	nop
 80034a0:	200002f8 	.word	0x200002f8

080034a4 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80034a4:	4801      	ldr	r0, [pc, #4]	; (80034ac <DMA1_Channel6_IRQHandler+0x8>)
 80034a6:	f7fd bd4d 	b.w	8000f44 <HAL_DMA_IRQHandler>
 80034aa:	bf00      	nop
 80034ac:	20000230 	.word	0x20000230

080034b0 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80034b0:	4801      	ldr	r0, [pc, #4]	; (80034b8 <DMA1_Channel7_IRQHandler+0x8>)
 80034b2:	f7fd bd47 	b.w	8000f44 <HAL_DMA_IRQHandler>
 80034b6:	bf00      	nop
 80034b8:	2000033c 	.word	0x2000033c

080034bc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80034bc:	4801      	ldr	r0, [pc, #4]	; (80034c4 <USART1_IRQHandler+0x8>)
 80034be:	f7ff ba9d 	b.w	80029fc <HAL_UART_IRQHandler>
 80034c2:	bf00      	nop
 80034c4:	20000380 	.word	0x20000380

080034c8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034c8:	4801      	ldr	r0, [pc, #4]	; (80034d0 <USART2_IRQHandler+0x8>)
 80034ca:	f7ff ba97 	b.w	80029fc <HAL_UART_IRQHandler>
 80034ce:	bf00      	nop
 80034d0:	20000450 	.word	0x20000450

080034d4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034d4:	4915      	ldr	r1, [pc, #84]	; (800352c <SystemInit+0x58>)
 80034d6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80034da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80034e2:	4b13      	ldr	r3, [pc, #76]	; (8003530 <SystemInit+0x5c>)
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80034ec:	6858      	ldr	r0, [r3, #4]
 80034ee:	4a11      	ldr	r2, [pc, #68]	; (8003534 <SystemInit+0x60>)
 80034f0:	4002      	ands	r2, r0
 80034f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80034fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80034fe:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003506:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800350e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003512:	f022 020f 	bic.w	r2, r2, #15
 8003516:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003518:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800351a:	4a07      	ldr	r2, [pc, #28]	; (8003538 <SystemInit+0x64>)
 800351c:	4002      	ands	r2, r0
 800351e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003520:	2200      	movs	r2, #0
 8003522:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003524:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003528:	608b      	str	r3, [r1, #8]
 800352a:	4770      	bx	lr
 800352c:	e000ed00 	.word	0xe000ed00
 8003530:	40021000 	.word	0x40021000
 8003534:	f87fc00c 	.word	0xf87fc00c
 8003538:	ff00fccc 	.word	0xff00fccc

0800353c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800353c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003574 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003540:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003542:	e003      	b.n	800354c <LoopCopyDataInit>

08003544 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003544:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003546:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003548:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800354a:	3104      	adds	r1, #4

0800354c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800354c:	480b      	ldr	r0, [pc, #44]	; (800357c <LoopForever+0xa>)
	ldr	r3, =_edata
 800354e:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003550:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003552:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003554:	d3f6      	bcc.n	8003544 <CopyDataInit>
	ldr	r2, =_sbss
 8003556:	4a0b      	ldr	r2, [pc, #44]	; (8003584 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003558:	e002      	b.n	8003560 <LoopFillZerobss>

0800355a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800355a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800355c:	f842 3b04 	str.w	r3, [r2], #4

08003560 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003560:	4b09      	ldr	r3, [pc, #36]	; (8003588 <LoopForever+0x16>)
	cmp	r2, r3
 8003562:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003564:	d3f9      	bcc.n	800355a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003566:	f7ff ffb5 	bl	80034d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800356a:	f000 ff2b 	bl	80043c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800356e:	f7ff fcaf 	bl	8002ed0 <main>

08003572 <LoopForever>:

LoopForever:
    b LoopForever
 8003572:	e7fe      	b.n	8003572 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003574:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8003578:	08006ab0 	.word	0x08006ab0
	ldr	r0, =_sdata
 800357c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003580:	200001f8 	.word	0x200001f8
	ldr	r2, =_sbss
 8003584:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 8003588:	200004cc 	.word	0x200004cc

0800358c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800358c:	e7fe      	b.n	800358c <ADC1_2_IRQHandler>
	...

08003590 <fmod>:
 8003590:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003594:	ed2d 8b02 	vpush	{d8}
 8003598:	b08b      	sub	sp, #44	; 0x2c
 800359a:	ec55 4b10 	vmov	r4, r5, d0
 800359e:	ec57 6b11 	vmov	r6, r7, d1
 80035a2:	f000 f9d5 	bl	8003950 <__ieee754_fmod>
 80035a6:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <fmod+0xc0>)
 80035a8:	eeb0 8a40 	vmov.f32	s16, s0
 80035ac:	eef0 8a60 	vmov.f32	s17, s1
 80035b0:	f993 8000 	ldrsb.w	r8, [r3]
 80035b4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80035b8:	d030      	beq.n	800361c <fmod+0x8c>
 80035ba:	4632      	mov	r2, r6
 80035bc:	463b      	mov	r3, r7
 80035be:	4630      	mov	r0, r6
 80035c0:	4639      	mov	r1, r7
 80035c2:	f7fd fab7 	bl	8000b34 <__aeabi_dcmpun>
 80035c6:	bb48      	cbnz	r0, 800361c <fmod+0x8c>
 80035c8:	4622      	mov	r2, r4
 80035ca:	462b      	mov	r3, r5
 80035cc:	4620      	mov	r0, r4
 80035ce:	4629      	mov	r1, r5
 80035d0:	f7fd fab0 	bl	8000b34 <__aeabi_dcmpun>
 80035d4:	4681      	mov	r9, r0
 80035d6:	bb08      	cbnz	r0, 800361c <fmod+0x8c>
 80035d8:	2200      	movs	r2, #0
 80035da:	2300      	movs	r3, #0
 80035dc:	4630      	mov	r0, r6
 80035de:	4639      	mov	r1, r7
 80035e0:	f7fd fa76 	bl	8000ad0 <__aeabi_dcmpeq>
 80035e4:	b1d0      	cbz	r0, 800361c <fmod+0x8c>
 80035e6:	2301      	movs	r3, #1
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	4b1a      	ldr	r3, [pc, #104]	; (8003654 <fmod+0xc4>)
 80035ec:	9301      	str	r3, [sp, #4]
 80035ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80035f2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80035f6:	f8cd 9020 	str.w	r9, [sp, #32]
 80035fa:	f1b8 0f00 	cmp.w	r8, #0
 80035fe:	d116      	bne.n	800362e <fmod+0x9e>
 8003600:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003604:	4668      	mov	r0, sp
 8003606:	f000 fdc4 	bl	8004192 <matherr>
 800360a:	b1d8      	cbz	r0, 8003644 <fmod+0xb4>
 800360c:	9b08      	ldr	r3, [sp, #32]
 800360e:	b11b      	cbz	r3, 8003618 <fmod+0x88>
 8003610:	f000 fed2 	bl	80043b8 <__errno>
 8003614:	9b08      	ldr	r3, [sp, #32]
 8003616:	6003      	str	r3, [r0, #0]
 8003618:	ed9d 8b06 	vldr	d8, [sp, #24]
 800361c:	eeb0 0a48 	vmov.f32	s0, s16
 8003620:	eef0 0a68 	vmov.f32	s1, s17
 8003624:	b00b      	add	sp, #44	; 0x2c
 8003626:	ecbd 8b02 	vpop	{d8}
 800362a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800362e:	2200      	movs	r2, #0
 8003630:	2300      	movs	r3, #0
 8003632:	4610      	mov	r0, r2
 8003634:	4619      	mov	r1, r3
 8003636:	f7fd f90d 	bl	8000854 <__aeabi_ddiv>
 800363a:	f1b8 0f02 	cmp.w	r8, #2
 800363e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003642:	d1df      	bne.n	8003604 <fmod+0x74>
 8003644:	f000 feb8 	bl	80043b8 <__errno>
 8003648:	2321      	movs	r3, #33	; 0x21
 800364a:	6003      	str	r3, [r0, #0]
 800364c:	e7de      	b.n	800360c <fmod+0x7c>
 800364e:	bf00      	nop
 8003650:	20000024 	.word	0x20000024
 8003654:	080067c5 	.word	0x080067c5

08003658 <powf>:
 8003658:	b570      	push	{r4, r5, r6, lr}
 800365a:	ed2d 8b04 	vpush	{d8-d9}
 800365e:	4cb5      	ldr	r4, [pc, #724]	; (8003934 <powf+0x2dc>)
 8003660:	b08a      	sub	sp, #40	; 0x28
 8003662:	eef0 8a40 	vmov.f32	s17, s0
 8003666:	eeb0 8a60 	vmov.f32	s16, s1
 800366a:	f000 fa89 	bl	8003b80 <__ieee754_powf>
 800366e:	f994 5000 	ldrsb.w	r5, [r4]
 8003672:	1c6b      	adds	r3, r5, #1
 8003674:	eeb0 9a40 	vmov.f32	s18, s0
 8003678:	4626      	mov	r6, r4
 800367a:	d05d      	beq.n	8003738 <powf+0xe0>
 800367c:	eeb4 8a48 	vcmp.f32	s16, s16
 8003680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003684:	d658      	bvs.n	8003738 <powf+0xe0>
 8003686:	eef4 8a68 	vcmp.f32	s17, s17
 800368a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368e:	d721      	bvc.n	80036d4 <powf+0x7c>
 8003690:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003698:	d14e      	bne.n	8003738 <powf+0xe0>
 800369a:	2301      	movs	r3, #1
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	4ba6      	ldr	r3, [pc, #664]	; (8003938 <powf+0x2e0>)
 80036a0:	9301      	str	r3, [sp, #4]
 80036a2:	ee18 0a90 	vmov	r0, s17
 80036a6:	2300      	movs	r3, #0
 80036a8:	9308      	str	r3, [sp, #32]
 80036aa:	f7fc ff55 	bl	8000558 <__aeabi_f2d>
 80036ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036b2:	ee18 0a10 	vmov	r0, s16
 80036b6:	f7fc ff4f 	bl	8000558 <__aeabi_f2d>
 80036ba:	4ba0      	ldr	r3, [pc, #640]	; (800393c <powf+0x2e4>)
 80036bc:	2200      	movs	r2, #0
 80036be:	2d02      	cmp	r5, #2
 80036c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80036c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80036c8:	d030      	beq.n	800372c <powf+0xd4>
 80036ca:	4668      	mov	r0, sp
 80036cc:	f000 fd61 	bl	8004192 <matherr>
 80036d0:	bb30      	cbnz	r0, 8003720 <powf+0xc8>
 80036d2:	e062      	b.n	800379a <powf+0x142>
 80036d4:	eef5 8a40 	vcmp.f32	s17, #0.0
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	d162      	bne.n	80037a4 <powf+0x14c>
 80036de:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80036e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036e6:	d12d      	bne.n	8003744 <powf+0xec>
 80036e8:	2301      	movs	r3, #1
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	4b92      	ldr	r3, [pc, #584]	; (8003938 <powf+0x2e0>)
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	ee18 0a90 	vmov	r0, s17
 80036f4:	2300      	movs	r3, #0
 80036f6:	9308      	str	r3, [sp, #32]
 80036f8:	f7fc ff2e 	bl	8000558 <__aeabi_f2d>
 80036fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003700:	ee18 0a10 	vmov	r0, s16
 8003704:	f7fc ff28 	bl	8000558 <__aeabi_f2d>
 8003708:	2200      	movs	r2, #0
 800370a:	2300      	movs	r3, #0
 800370c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003710:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003714:	2d00      	cmp	r5, #0
 8003716:	d0d8      	beq.n	80036ca <powf+0x72>
 8003718:	4b88      	ldr	r3, [pc, #544]	; (800393c <powf+0x2e4>)
 800371a:	2200      	movs	r2, #0
 800371c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003720:	9b08      	ldr	r3, [sp, #32]
 8003722:	b11b      	cbz	r3, 800372c <powf+0xd4>
 8003724:	f000 fe48 	bl	80043b8 <__errno>
 8003728:	9b08      	ldr	r3, [sp, #32]
 800372a:	6003      	str	r3, [r0, #0]
 800372c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003730:	f7fd fa5e 	bl	8000bf0 <__aeabi_d2f>
 8003734:	ee09 0a10 	vmov	s18, r0
 8003738:	eeb0 0a49 	vmov.f32	s0, s18
 800373c:	b00a      	add	sp, #40	; 0x28
 800373e:	ecbd 8b04 	vpop	{d8-d9}
 8003742:	bd70      	pop	{r4, r5, r6, pc}
 8003744:	eeb0 0a48 	vmov.f32	s0, s16
 8003748:	f000 fdb5 	bl	80042b6 <finitef>
 800374c:	2800      	cmp	r0, #0
 800374e:	d0f3      	beq.n	8003738 <powf+0xe0>
 8003750:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003758:	d5ee      	bpl.n	8003738 <powf+0xe0>
 800375a:	2301      	movs	r3, #1
 800375c:	9300      	str	r3, [sp, #0]
 800375e:	4b76      	ldr	r3, [pc, #472]	; (8003938 <powf+0x2e0>)
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	ee18 0a90 	vmov	r0, s17
 8003766:	2300      	movs	r3, #0
 8003768:	9308      	str	r3, [sp, #32]
 800376a:	f7fc fef5 	bl	8000558 <__aeabi_f2d>
 800376e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003772:	ee18 0a10 	vmov	r0, s16
 8003776:	f7fc feef 	bl	8000558 <__aeabi_f2d>
 800377a:	f994 3000 	ldrsb.w	r3, [r4]
 800377e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003782:	b923      	cbnz	r3, 800378e <powf+0x136>
 8003784:	2200      	movs	r2, #0
 8003786:	2300      	movs	r3, #0
 8003788:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800378c:	e79d      	b.n	80036ca <powf+0x72>
 800378e:	496c      	ldr	r1, [pc, #432]	; (8003940 <powf+0x2e8>)
 8003790:	2000      	movs	r0, #0
 8003792:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003796:	2b02      	cmp	r3, #2
 8003798:	d197      	bne.n	80036ca <powf+0x72>
 800379a:	f000 fe0d 	bl	80043b8 <__errno>
 800379e:	2321      	movs	r3, #33	; 0x21
 80037a0:	6003      	str	r3, [r0, #0]
 80037a2:	e7bd      	b.n	8003720 <powf+0xc8>
 80037a4:	f000 fd87 	bl	80042b6 <finitef>
 80037a8:	4605      	mov	r5, r0
 80037aa:	2800      	cmp	r0, #0
 80037ac:	f040 8091 	bne.w	80038d2 <powf+0x27a>
 80037b0:	eeb0 0a68 	vmov.f32	s0, s17
 80037b4:	f000 fd7f 	bl	80042b6 <finitef>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	f000 808a 	beq.w	80038d2 <powf+0x27a>
 80037be:	eeb0 0a48 	vmov.f32	s0, s16
 80037c2:	f000 fd78 	bl	80042b6 <finitef>
 80037c6:	2800      	cmp	r0, #0
 80037c8:	f000 8083 	beq.w	80038d2 <powf+0x27a>
 80037cc:	eeb4 9a49 	vcmp.f32	s18, s18
 80037d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037d4:	f994 4000 	ldrsb.w	r4, [r4]
 80037d8:	4b57      	ldr	r3, [pc, #348]	; (8003938 <powf+0x2e0>)
 80037da:	d71b      	bvc.n	8003814 <powf+0x1bc>
 80037dc:	2201      	movs	r2, #1
 80037de:	ee18 0a90 	vmov	r0, s17
 80037e2:	e88d 000c 	stmia.w	sp, {r2, r3}
 80037e6:	9508      	str	r5, [sp, #32]
 80037e8:	f7fc feb6 	bl	8000558 <__aeabi_f2d>
 80037ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037f0:	ee18 0a10 	vmov	r0, s16
 80037f4:	f7fc feb0 	bl	8000558 <__aeabi_f2d>
 80037f8:	2200      	movs	r2, #0
 80037fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80037fe:	2300      	movs	r3, #0
 8003800:	2c00      	cmp	r4, #0
 8003802:	d0c1      	beq.n	8003788 <powf+0x130>
 8003804:	4610      	mov	r0, r2
 8003806:	4619      	mov	r1, r3
 8003808:	f7fd f824 	bl	8000854 <__aeabi_ddiv>
 800380c:	2c02      	cmp	r4, #2
 800380e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003812:	e7c1      	b.n	8003798 <powf+0x140>
 8003814:	2203      	movs	r2, #3
 8003816:	ee18 0a90 	vmov	r0, s17
 800381a:	e88d 000c 	stmia.w	sp, {r2, r3}
 800381e:	9508      	str	r5, [sp, #32]
 8003820:	f7fc fe9a 	bl	8000558 <__aeabi_f2d>
 8003824:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003828:	ee18 0a10 	vmov	r0, s16
 800382c:	f7fc fe94 	bl	8000558 <__aeabi_f2d>
 8003830:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003834:	bb5c      	cbnz	r4, 800388e <powf+0x236>
 8003836:	4b43      	ldr	r3, [pc, #268]	; (8003944 <powf+0x2ec>)
 8003838:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800383c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003844:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003848:	d56c      	bpl.n	8003924 <powf+0x2cc>
 800384a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800384e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003852:	ee17 0a90 	vmov	r0, s15
 8003856:	f7fc fe7f 	bl	8000558 <__aeabi_f2d>
 800385a:	4604      	mov	r4, r0
 800385c:	460d      	mov	r5, r1
 800385e:	ec45 4b10 	vmov	d0, r4, r5
 8003862:	f000 fc99 	bl	8004198 <rint>
 8003866:	4620      	mov	r0, r4
 8003868:	ec53 2b10 	vmov	r2, r3, d0
 800386c:	4629      	mov	r1, r5
 800386e:	f7fd f92f 	bl	8000ad0 <__aeabi_dcmpeq>
 8003872:	b920      	cbnz	r0, 800387e <powf+0x226>
 8003874:	4b34      	ldr	r3, [pc, #208]	; (8003948 <powf+0x2f0>)
 8003876:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800387a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800387e:	f996 3000 	ldrsb.w	r3, [r6]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d14e      	bne.n	8003924 <powf+0x2cc>
 8003886:	f000 fd97 	bl	80043b8 <__errno>
 800388a:	2322      	movs	r3, #34	; 0x22
 800388c:	e788      	b.n	80037a0 <powf+0x148>
 800388e:	4b2f      	ldr	r3, [pc, #188]	; (800394c <powf+0x2f4>)
 8003890:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8003894:	2200      	movs	r2, #0
 8003896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800389a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800389e:	d5ee      	bpl.n	800387e <powf+0x226>
 80038a0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80038a4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80038a8:	ee17 0a90 	vmov	r0, s15
 80038ac:	f7fc fe54 	bl	8000558 <__aeabi_f2d>
 80038b0:	4604      	mov	r4, r0
 80038b2:	460d      	mov	r5, r1
 80038b4:	ec45 4b10 	vmov	d0, r4, r5
 80038b8:	f000 fc6e 	bl	8004198 <rint>
 80038bc:	4620      	mov	r0, r4
 80038be:	ec53 2b10 	vmov	r2, r3, d0
 80038c2:	4629      	mov	r1, r5
 80038c4:	f7fd f904 	bl	8000ad0 <__aeabi_dcmpeq>
 80038c8:	2800      	cmp	r0, #0
 80038ca:	d1d8      	bne.n	800387e <powf+0x226>
 80038cc:	2200      	movs	r2, #0
 80038ce:	4b1c      	ldr	r3, [pc, #112]	; (8003940 <powf+0x2e8>)
 80038d0:	e7d3      	b.n	800387a <powf+0x222>
 80038d2:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80038d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038da:	f47f af2d 	bne.w	8003738 <powf+0xe0>
 80038de:	eeb0 0a68 	vmov.f32	s0, s17
 80038e2:	f000 fce8 	bl	80042b6 <finitef>
 80038e6:	2800      	cmp	r0, #0
 80038e8:	f43f af26 	beq.w	8003738 <powf+0xe0>
 80038ec:	eeb0 0a48 	vmov.f32	s0, s16
 80038f0:	f000 fce1 	bl	80042b6 <finitef>
 80038f4:	2800      	cmp	r0, #0
 80038f6:	f43f af1f 	beq.w	8003738 <powf+0xe0>
 80038fa:	2304      	movs	r3, #4
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	4b0e      	ldr	r3, [pc, #56]	; (8003938 <powf+0x2e0>)
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	ee18 0a90 	vmov	r0, s17
 8003906:	2300      	movs	r3, #0
 8003908:	9308      	str	r3, [sp, #32]
 800390a:	f7fc fe25 	bl	8000558 <__aeabi_f2d>
 800390e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003912:	ee18 0a10 	vmov	r0, s16
 8003916:	f7fc fe1f 	bl	8000558 <__aeabi_f2d>
 800391a:	2200      	movs	r2, #0
 800391c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003920:	2300      	movs	r3, #0
 8003922:	e7aa      	b.n	800387a <powf+0x222>
 8003924:	4668      	mov	r0, sp
 8003926:	f000 fc34 	bl	8004192 <matherr>
 800392a:	2800      	cmp	r0, #0
 800392c:	f47f aef8 	bne.w	8003720 <powf+0xc8>
 8003930:	e7a9      	b.n	8003886 <powf+0x22e>
 8003932:	bf00      	nop
 8003934:	20000024 	.word	0x20000024
 8003938:	080067ca 	.word	0x080067ca
 800393c:	3ff00000 	.word	0x3ff00000
 8003940:	fff00000 	.word	0xfff00000
 8003944:	47efffff 	.word	0x47efffff
 8003948:	c7efffff 	.word	0xc7efffff
 800394c:	7ff00000 	.word	0x7ff00000

08003950 <__ieee754_fmod>:
 8003950:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003954:	ec53 2b11 	vmov	r2, r3, d1
 8003958:	ec57 6b10 	vmov	r6, r7, d0
 800395c:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8003960:	ea52 050e 	orrs.w	r5, r2, lr
 8003964:	ee10 9a10 	vmov	r9, s0
 8003968:	4639      	mov	r1, r7
 800396a:	ee10 4a10 	vmov	r4, s0
 800396e:	ee11 ca10 	vmov	ip, s2
 8003972:	4618      	mov	r0, r3
 8003974:	ee11 8a10 	vmov	r8, s2
 8003978:	d00c      	beq.n	8003994 <__ieee754_fmod+0x44>
 800397a:	4d7a      	ldr	r5, [pc, #488]	; (8003b64 <__ieee754_fmod+0x214>)
 800397c:	f027 4a00 	bic.w	sl, r7, #2147483648	; 0x80000000
 8003980:	45aa      	cmp	sl, r5
 8003982:	dc07      	bgt.n	8003994 <__ieee754_fmod+0x44>
 8003984:	4255      	negs	r5, r2
 8003986:	4315      	orrs	r5, r2
 8003988:	f8df b1f0 	ldr.w	fp, [pc, #496]	; 8003b7c <__ieee754_fmod+0x22c>
 800398c:	ea4e 75d5 	orr.w	r5, lr, r5, lsr #31
 8003990:	455d      	cmp	r5, fp
 8003992:	d90d      	bls.n	80039b0 <__ieee754_fmod+0x60>
 8003994:	4630      	mov	r0, r6
 8003996:	4639      	mov	r1, r7
 8003998:	f7fc fe32 	bl	8000600 <__aeabi_dmul>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	f7fc ff58 	bl	8000854 <__aeabi_ddiv>
 80039a4:	4606      	mov	r6, r0
 80039a6:	460f      	mov	r7, r1
 80039a8:	ec47 6b10 	vmov	d0, r6, r7
 80039ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039b0:	45f2      	cmp	sl, lr
 80039b2:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 80039b6:	dc0a      	bgt.n	80039ce <__ieee754_fmod+0x7e>
 80039b8:	dbf6      	blt.n	80039a8 <__ieee754_fmod+0x58>
 80039ba:	4296      	cmp	r6, r2
 80039bc:	d3f4      	bcc.n	80039a8 <__ieee754_fmod+0x58>
 80039be:	d106      	bne.n	80039ce <__ieee754_fmod+0x7e>
 80039c0:	4a69      	ldr	r2, [pc, #420]	; (8003b68 <__ieee754_fmod+0x218>)
 80039c2:	0fed      	lsrs	r5, r5, #31
 80039c4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80039c8:	e9d5 6700 	ldrd	r6, r7, [r5]
 80039cc:	e7ec      	b.n	80039a8 <__ieee754_fmod+0x58>
 80039ce:	4b67      	ldr	r3, [pc, #412]	; (8003b6c <__ieee754_fmod+0x21c>)
 80039d0:	459a      	cmp	sl, r3
 80039d2:	dc48      	bgt.n	8003a66 <__ieee754_fmod+0x116>
 80039d4:	f1ba 0f00 	cmp.w	sl, #0
 80039d8:	d13c      	bne.n	8003a54 <__ieee754_fmod+0x104>
 80039da:	4e65      	ldr	r6, [pc, #404]	; (8003b70 <__ieee754_fmod+0x220>)
 80039dc:	464a      	mov	r2, r9
 80039de:	2a00      	cmp	r2, #0
 80039e0:	dc35      	bgt.n	8003a4e <__ieee754_fmod+0xfe>
 80039e2:	459e      	cmp	lr, r3
 80039e4:	dc50      	bgt.n	8003a88 <__ieee754_fmod+0x138>
 80039e6:	f1be 0f00 	cmp.w	lr, #0
 80039ea:	d144      	bne.n	8003a76 <__ieee754_fmod+0x126>
 80039ec:	4a60      	ldr	r2, [pc, #384]	; (8003b70 <__ieee754_fmod+0x220>)
 80039ee:	4663      	mov	r3, ip
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	dc3d      	bgt.n	8003a70 <__ieee754_fmod+0x120>
 80039f4:	4b5f      	ldr	r3, [pc, #380]	; (8003b74 <__ieee754_fmod+0x224>)
 80039f6:	429e      	cmp	r6, r3
 80039f8:	db4b      	blt.n	8003a92 <__ieee754_fmod+0x142>
 80039fa:	f3c1 0313 	ubfx	r3, r1, #0, #20
 80039fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a02:	495c      	ldr	r1, [pc, #368]	; (8003b74 <__ieee754_fmod+0x224>)
 8003a04:	428a      	cmp	r2, r1
 8003a06:	db58      	blt.n	8003aba <__ieee754_fmod+0x16a>
 8003a08:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8003a0c:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 8003a10:	1ab6      	subs	r6, r6, r2
 8003a12:	1a19      	subs	r1, r3, r0
 8003a14:	2e00      	cmp	r6, #0
 8003a16:	d167      	bne.n	8003ae8 <__ieee754_fmod+0x198>
 8003a18:	4544      	cmp	r4, r8
 8003a1a:	bf38      	it	cc
 8003a1c:	f101 31ff 	addcc.w	r1, r1, #4294967295
 8003a20:	2900      	cmp	r1, #0
 8003a22:	bfa4      	itt	ge
 8003a24:	eba4 0408 	subge.w	r4, r4, r8
 8003a28:	460b      	movge	r3, r1
 8003a2a:	ea53 0104 	orrs.w	r1, r3, r4
 8003a2e:	d0c7      	beq.n	80039c0 <__ieee754_fmod+0x70>
 8003a30:	494e      	ldr	r1, [pc, #312]	; (8003b6c <__ieee754_fmod+0x21c>)
 8003a32:	428b      	cmp	r3, r1
 8003a34:	dd6e      	ble.n	8003b14 <__ieee754_fmod+0x1c4>
 8003a36:	494f      	ldr	r1, [pc, #316]	; (8003b74 <__ieee754_fmod+0x224>)
 8003a38:	428a      	cmp	r2, r1
 8003a3a:	db71      	blt.n	8003b20 <__ieee754_fmod+0x1d0>
 8003a3c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8003a40:	431d      	orrs	r5, r3
 8003a42:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8003a46:	ea45 5702 	orr.w	r7, r5, r2, lsl #20
 8003a4a:	4626      	mov	r6, r4
 8003a4c:	e7ac      	b.n	80039a8 <__ieee754_fmod+0x58>
 8003a4e:	3e01      	subs	r6, #1
 8003a50:	0052      	lsls	r2, r2, #1
 8003a52:	e7c4      	b.n	80039de <__ieee754_fmod+0x8e>
 8003a54:	4e47      	ldr	r6, [pc, #284]	; (8003b74 <__ieee754_fmod+0x224>)
 8003a56:	ea4f 22ca 	mov.w	r2, sl, lsl #11
 8003a5a:	0052      	lsls	r2, r2, #1
 8003a5c:	2a00      	cmp	r2, #0
 8003a5e:	f106 36ff 	add.w	r6, r6, #4294967295
 8003a62:	dcfa      	bgt.n	8003a5a <__ieee754_fmod+0x10a>
 8003a64:	e7bd      	b.n	80039e2 <__ieee754_fmod+0x92>
 8003a66:	ea4f 562a 	mov.w	r6, sl, asr #20
 8003a6a:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8003a6e:	e7b8      	b.n	80039e2 <__ieee754_fmod+0x92>
 8003a70:	3a01      	subs	r2, #1
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	e7bc      	b.n	80039f0 <__ieee754_fmod+0xa0>
 8003a76:	4a3f      	ldr	r2, [pc, #252]	; (8003b74 <__ieee754_fmod+0x224>)
 8003a78:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f102 32ff 	add.w	r2, r2, #4294967295
 8003a84:	dcfa      	bgt.n	8003a7c <__ieee754_fmod+0x12c>
 8003a86:	e7b5      	b.n	80039f4 <__ieee754_fmod+0xa4>
 8003a88:	ea4f 522e 	mov.w	r2, lr, asr #20
 8003a8c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8003a90:	e7b0      	b.n	80039f4 <__ieee754_fmod+0xa4>
 8003a92:	1b9c      	subs	r4, r3, r6
 8003a94:	2c1f      	cmp	r4, #31
 8003a96:	dc0a      	bgt.n	8003aae <__ieee754_fmod+0x15e>
 8003a98:	f1c4 0320 	rsb	r3, r4, #32
 8003a9c:	fa0a fa04 	lsl.w	sl, sl, r4
 8003aa0:	fa29 f303 	lsr.w	r3, r9, r3
 8003aa4:	ea43 030a 	orr.w	r3, r3, sl
 8003aa8:	fa09 f404 	lsl.w	r4, r9, r4
 8003aac:	e7a9      	b.n	8003a02 <__ieee754_fmod+0xb2>
 8003aae:	4b32      	ldr	r3, [pc, #200]	; (8003b78 <__ieee754_fmod+0x228>)
 8003ab0:	1b9b      	subs	r3, r3, r6
 8003ab2:	fa09 f303 	lsl.w	r3, r9, r3
 8003ab6:	2400      	movs	r4, #0
 8003ab8:	e7a3      	b.n	8003a02 <__ieee754_fmod+0xb2>
 8003aba:	eba1 0802 	sub.w	r8, r1, r2
 8003abe:	f1b8 0f1f 	cmp.w	r8, #31
 8003ac2:	dc0a      	bgt.n	8003ada <__ieee754_fmod+0x18a>
 8003ac4:	f1c8 0020 	rsb	r0, r8, #32
 8003ac8:	fa0e fe08 	lsl.w	lr, lr, r8
 8003acc:	fa2c f000 	lsr.w	r0, ip, r0
 8003ad0:	ea40 000e 	orr.w	r0, r0, lr
 8003ad4:	fa0c f808 	lsl.w	r8, ip, r8
 8003ad8:	e79a      	b.n	8003a10 <__ieee754_fmod+0xc0>
 8003ada:	4827      	ldr	r0, [pc, #156]	; (8003b78 <__ieee754_fmod+0x228>)
 8003adc:	1a80      	subs	r0, r0, r2
 8003ade:	fa0c f000 	lsl.w	r0, ip, r0
 8003ae2:	f04f 0800 	mov.w	r8, #0
 8003ae6:	e793      	b.n	8003a10 <__ieee754_fmod+0xc0>
 8003ae8:	4544      	cmp	r4, r8
 8003aea:	bf38      	it	cc
 8003aec:	f101 31ff 	addcc.w	r1, r1, #4294967295
 8003af0:	2900      	cmp	r1, #0
 8003af2:	da05      	bge.n	8003b00 <__ieee754_fmod+0x1b0>
 8003af4:	0fe1      	lsrs	r1, r4, #31
 8003af6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8003afa:	0064      	lsls	r4, r4, #1
 8003afc:	3e01      	subs	r6, #1
 8003afe:	e788      	b.n	8003a12 <__ieee754_fmod+0xc2>
 8003b00:	eba4 0408 	sub.w	r4, r4, r8
 8003b04:	ea51 0304 	orrs.w	r3, r1, r4
 8003b08:	f43f af5a 	beq.w	80039c0 <__ieee754_fmod+0x70>
 8003b0c:	0fe3      	lsrs	r3, r4, #31
 8003b0e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8003b12:	e7f2      	b.n	8003afa <__ieee754_fmod+0x1aa>
 8003b14:	0fe0      	lsrs	r0, r4, #31
 8003b16:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8003b1a:	0064      	lsls	r4, r4, #1
 8003b1c:	3a01      	subs	r2, #1
 8003b1e:	e788      	b.n	8003a32 <__ieee754_fmod+0xe2>
 8003b20:	1a89      	subs	r1, r1, r2
 8003b22:	2914      	cmp	r1, #20
 8003b24:	dc0a      	bgt.n	8003b3c <__ieee754_fmod+0x1ec>
 8003b26:	f1c1 0220 	rsb	r2, r1, #32
 8003b2a:	fa03 f202 	lsl.w	r2, r3, r2
 8003b2e:	40cc      	lsrs	r4, r1
 8003b30:	4322      	orrs	r2, r4
 8003b32:	410b      	asrs	r3, r1
 8003b34:	ea43 0705 	orr.w	r7, r3, r5
 8003b38:	4616      	mov	r6, r2
 8003b3a:	e735      	b.n	80039a8 <__ieee754_fmod+0x58>
 8003b3c:	291f      	cmp	r1, #31
 8003b3e:	dc07      	bgt.n	8003b50 <__ieee754_fmod+0x200>
 8003b40:	fa24 f201 	lsr.w	r2, r4, r1
 8003b44:	f1c1 0120 	rsb	r1, r1, #32
 8003b48:	408b      	lsls	r3, r1
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	462b      	mov	r3, r5
 8003b4e:	e7f1      	b.n	8003b34 <__ieee754_fmod+0x1e4>
 8003b50:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8003b54:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8003b58:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8003b5c:	32e2      	adds	r2, #226	; 0xe2
 8003b5e:	fa43 f202 	asr.w	r2, r3, r2
 8003b62:	e7f3      	b.n	8003b4c <__ieee754_fmod+0x1fc>
 8003b64:	7fefffff 	.word	0x7fefffff
 8003b68:	080067d0 	.word	0x080067d0
 8003b6c:	000fffff 	.word	0x000fffff
 8003b70:	fffffbed 	.word	0xfffffbed
 8003b74:	fffffc02 	.word	0xfffffc02
 8003b78:	fffffbe2 	.word	0xfffffbe2
 8003b7c:	7ff00000 	.word	0x7ff00000

08003b80 <__ieee754_powf>:
 8003b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b84:	ee10 5a90 	vmov	r5, s1
 8003b88:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8003b8c:	ed2d 8b02 	vpush	{d8}
 8003b90:	eeb0 8a40 	vmov.f32	s16, s0
 8003b94:	eef0 8a60 	vmov.f32	s17, s1
 8003b98:	f000 8295 	beq.w	80040c6 <__ieee754_powf+0x546>
 8003b9c:	ee10 8a10 	vmov	r8, s0
 8003ba0:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8003ba4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8003ba8:	dc06      	bgt.n	8003bb8 <__ieee754_powf+0x38>
 8003baa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8003bae:	dd0a      	ble.n	8003bc6 <__ieee754_powf+0x46>
 8003bb0:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8003bb4:	f000 8287 	beq.w	80040c6 <__ieee754_powf+0x546>
 8003bb8:	ecbd 8b02 	vpop	{d8}
 8003bbc:	48d9      	ldr	r0, [pc, #868]	; (8003f24 <__ieee754_powf+0x3a4>)
 8003bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc2:	f000 bb83 	b.w	80042cc <nanf>
 8003bc6:	f1b8 0f00 	cmp.w	r8, #0
 8003bca:	da1d      	bge.n	8003c08 <__ieee754_powf+0x88>
 8003bcc:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8003bd0:	da2c      	bge.n	8003c2c <__ieee754_powf+0xac>
 8003bd2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8003bd6:	db30      	blt.n	8003c3a <__ieee754_powf+0xba>
 8003bd8:	15fb      	asrs	r3, r7, #23
 8003bda:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8003bde:	fa47 f603 	asr.w	r6, r7, r3
 8003be2:	fa06 f303 	lsl.w	r3, r6, r3
 8003be6:	429f      	cmp	r7, r3
 8003be8:	d127      	bne.n	8003c3a <__ieee754_powf+0xba>
 8003bea:	f006 0601 	and.w	r6, r6, #1
 8003bee:	f1c6 0602 	rsb	r6, r6, #2
 8003bf2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8003bf6:	d122      	bne.n	8003c3e <__ieee754_powf+0xbe>
 8003bf8:	2d00      	cmp	r5, #0
 8003bfa:	f280 826a 	bge.w	80040d2 <__ieee754_powf+0x552>
 8003bfe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003c02:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8003c06:	e00d      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003c08:	2600      	movs	r6, #0
 8003c0a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8003c0e:	d1f0      	bne.n	8003bf2 <__ieee754_powf+0x72>
 8003c10:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8003c14:	f000 8257 	beq.w	80040c6 <__ieee754_powf+0x546>
 8003c18:	dd0a      	ble.n	8003c30 <__ieee754_powf+0xb0>
 8003c1a:	2d00      	cmp	r5, #0
 8003c1c:	f280 8256 	bge.w	80040cc <__ieee754_powf+0x54c>
 8003c20:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8003f28 <__ieee754_powf+0x3a8>
 8003c24:	ecbd 8b02 	vpop	{d8}
 8003c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c2c:	2602      	movs	r6, #2
 8003c2e:	e7ec      	b.n	8003c0a <__ieee754_powf+0x8a>
 8003c30:	2d00      	cmp	r5, #0
 8003c32:	daf5      	bge.n	8003c20 <__ieee754_powf+0xa0>
 8003c34:	eeb1 0a68 	vneg.f32	s0, s17
 8003c38:	e7f4      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003c3a:	2600      	movs	r6, #0
 8003c3c:	e7d9      	b.n	8003bf2 <__ieee754_powf+0x72>
 8003c3e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8003c42:	d102      	bne.n	8003c4a <__ieee754_powf+0xca>
 8003c44:	ee28 0a08 	vmul.f32	s0, s16, s16
 8003c48:	e7ec      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003c4a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8003c4e:	eeb0 0a48 	vmov.f32	s0, s16
 8003c52:	d108      	bne.n	8003c66 <__ieee754_powf+0xe6>
 8003c54:	f1b8 0f00 	cmp.w	r8, #0
 8003c58:	db05      	blt.n	8003c66 <__ieee754_powf+0xe6>
 8003c5a:	ecbd 8b02 	vpop	{d8}
 8003c5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c62:	f000 ba4f 	b.w	8004104 <__ieee754_sqrtf>
 8003c66:	f000 fb1f 	bl	80042a8 <fabsf>
 8003c6a:	b124      	cbz	r4, 8003c76 <__ieee754_powf+0xf6>
 8003c6c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8003c70:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8003c74:	d117      	bne.n	8003ca6 <__ieee754_powf+0x126>
 8003c76:	2d00      	cmp	r5, #0
 8003c78:	bfbc      	itt	lt
 8003c7a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8003c7e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8003c82:	f1b8 0f00 	cmp.w	r8, #0
 8003c86:	dacd      	bge.n	8003c24 <__ieee754_powf+0xa4>
 8003c88:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8003c8c:	ea54 0306 	orrs.w	r3, r4, r6
 8003c90:	d104      	bne.n	8003c9c <__ieee754_powf+0x11c>
 8003c92:	ee70 7a40 	vsub.f32	s15, s0, s0
 8003c96:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8003c9a:	e7c3      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003c9c:	2e01      	cmp	r6, #1
 8003c9e:	d1c1      	bne.n	8003c24 <__ieee754_powf+0xa4>
 8003ca0:	eeb1 0a40 	vneg.f32	s0, s0
 8003ca4:	e7be      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003ca6:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8003caa:	3801      	subs	r0, #1
 8003cac:	ea56 0300 	orrs.w	r3, r6, r0
 8003cb0:	d104      	bne.n	8003cbc <__ieee754_powf+0x13c>
 8003cb2:	ee38 8a48 	vsub.f32	s16, s16, s16
 8003cb6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8003cba:	e7b3      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003cbc:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8003cc0:	dd6d      	ble.n	8003d9e <__ieee754_powf+0x21e>
 8003cc2:	4b9a      	ldr	r3, [pc, #616]	; (8003f2c <__ieee754_powf+0x3ac>)
 8003cc4:	429c      	cmp	r4, r3
 8003cc6:	dc06      	bgt.n	8003cd6 <__ieee754_powf+0x156>
 8003cc8:	2d00      	cmp	r5, #0
 8003cca:	daa9      	bge.n	8003c20 <__ieee754_powf+0xa0>
 8003ccc:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8003f30 <__ieee754_powf+0x3b0>
 8003cd0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8003cd4:	e7a6      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003cd6:	4b97      	ldr	r3, [pc, #604]	; (8003f34 <__ieee754_powf+0x3b4>)
 8003cd8:	429c      	cmp	r4, r3
 8003cda:	dd02      	ble.n	8003ce2 <__ieee754_powf+0x162>
 8003cdc:	2d00      	cmp	r5, #0
 8003cde:	dcf5      	bgt.n	8003ccc <__ieee754_powf+0x14c>
 8003ce0:	e79e      	b.n	8003c20 <__ieee754_powf+0xa0>
 8003ce2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003ce6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8003cea:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8003f38 <__ieee754_powf+0x3b8>
 8003cee:	ed9f 6a93 	vldr	s12, [pc, #588]	; 8003f3c <__ieee754_powf+0x3bc>
 8003cf2:	eef1 6a40 	vneg.f32	s13, s0
 8003cf6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8003cfa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003cfe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8003d02:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003d06:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003d0a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d0e:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8003f40 <__ieee754_powf+0x3c0>
 8003d12:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8003d16:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8003f44 <__ieee754_powf+0x3c4>
 8003d1a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003d1e:	eeb0 7a67 	vmov.f32	s14, s15
 8003d22:	eea0 7a06 	vfma.f32	s14, s0, s12
 8003d26:	ee17 3a10 	vmov	r3, s14
 8003d2a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003d2e:	f023 030f 	bic.w	r3, r3, #15
 8003d32:	ee07 3a10 	vmov	s14, r3
 8003d36:	eea6 7a86 	vfma.f32	s14, s13, s12
 8003d3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d3e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8003d42:	f025 050f 	bic.w	r5, r5, #15
 8003d46:	ee07 5a10 	vmov	s14, r5
 8003d4a:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8003d4e:	ee78 8ac7 	vsub.f32	s17, s17, s14
 8003d52:	ee07 3a10 	vmov	s14, r3
 8003d56:	ee06 5a90 	vmov	s13, r5
 8003d5a:	eee7 7a28 	vfma.f32	s15, s14, s17
 8003d5e:	3e01      	subs	r6, #1
 8003d60:	ea56 0200 	orrs.w	r2, r6, r0
 8003d64:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003d68:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8003d6c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8003d70:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8003d74:	ee16 4a90 	vmov	r4, s13
 8003d78:	bf08      	it	eq
 8003d7a:	eeb0 8a40 	vmoveq.f32	s16, s0
 8003d7e:	2c00      	cmp	r4, #0
 8003d80:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003d84:	f340 8186 	ble.w	8004094 <__ieee754_powf+0x514>
 8003d88:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8003d8c:	f340 80fc 	ble.w	8003f88 <__ieee754_powf+0x408>
 8003d90:	eddf 7a67 	vldr	s15, [pc, #412]	; 8003f30 <__ieee754_powf+0x3b0>
 8003d94:	ee28 0a27 	vmul.f32	s0, s16, s15
 8003d98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003d9c:	e742      	b.n	8003c24 <__ieee754_powf+0xa4>
 8003d9e:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8003da2:	bfbf      	itttt	lt
 8003da4:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 8003f48 <__ieee754_powf+0x3c8>
 8003da8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8003dac:	f06f 0217 	mvnlt.w	r2, #23
 8003db0:	ee17 4a90 	vmovlt	r4, s15
 8003db4:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8003db8:	bfa8      	it	ge
 8003dba:	2200      	movge	r2, #0
 8003dbc:	3b7f      	subs	r3, #127	; 0x7f
 8003dbe:	4413      	add	r3, r2
 8003dc0:	4a62      	ldr	r2, [pc, #392]	; (8003f4c <__ieee754_powf+0x3cc>)
 8003dc2:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8003dc6:	4294      	cmp	r4, r2
 8003dc8:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8003dcc:	dd06      	ble.n	8003ddc <__ieee754_powf+0x25c>
 8003dce:	4a60      	ldr	r2, [pc, #384]	; (8003f50 <__ieee754_powf+0x3d0>)
 8003dd0:	4294      	cmp	r4, r2
 8003dd2:	f340 80a5 	ble.w	8003f20 <__ieee754_powf+0x3a0>
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8003ddc:	2400      	movs	r4, #0
 8003dde:	4a5d      	ldr	r2, [pc, #372]	; (8003f54 <__ieee754_powf+0x3d4>)
 8003de0:	00a7      	lsls	r7, r4, #2
 8003de2:	443a      	add	r2, r7
 8003de4:	ee07 1a90 	vmov	s15, r1
 8003de8:	ed92 7a00 	vldr	s14, [r2]
 8003dec:	4a5a      	ldr	r2, [pc, #360]	; (8003f58 <__ieee754_powf+0x3d8>)
 8003dee:	ee77 6a87 	vadd.f32	s13, s15, s14
 8003df2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003df6:	ee85 5aa6 	vdiv.f32	s10, s11, s13
 8003dfa:	1049      	asrs	r1, r1, #1
 8003dfc:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8003e00:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8003e04:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8003e08:	ee37 6ac7 	vsub.f32	s12, s15, s14
 8003e0c:	ee06 1a90 	vmov	s13, r1
 8003e10:	ee66 4a05 	vmul.f32	s9, s12, s10
 8003e14:	ee14 ea90 	vmov	lr, s9
 8003e18:	ea02 0e0e 	and.w	lr, r2, lr
 8003e1c:	ee05 ea90 	vmov	s11, lr
 8003e20:	eeb1 4a65 	vneg.f32	s8, s11
 8003e24:	eea4 6a26 	vfma.f32	s12, s8, s13
 8003e28:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8003e2c:	ee35 7aa4 	vadd.f32	s14, s11, s9
 8003e30:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003e34:	eddf 7a49 	vldr	s15, [pc, #292]	; 8003f5c <__ieee754_powf+0x3dc>
 8003e38:	eea4 6a26 	vfma.f32	s12, s8, s13
 8003e3c:	ee66 6a05 	vmul.f32	s13, s12, s10
 8003e40:	ee24 6aa4 	vmul.f32	s12, s9, s9
 8003e44:	ed9f 5a46 	vldr	s10, [pc, #280]	; 8003f60 <__ieee754_powf+0x3e0>
 8003e48:	eee6 7a05 	vfma.f32	s15, s12, s10
 8003e4c:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8003f64 <__ieee754_powf+0x3e4>
 8003e50:	eea6 5a27 	vfma.f32	s10, s12, s15
 8003e54:	eddf 7a38 	vldr	s15, [pc, #224]	; 8003f38 <__ieee754_powf+0x3b8>
 8003e58:	eee6 7a05 	vfma.f32	s15, s12, s10
 8003e5c:	ed9f 5a42 	vldr	s10, [pc, #264]	; 8003f68 <__ieee754_powf+0x3e8>
 8003e60:	eea6 5a27 	vfma.f32	s10, s12, s15
 8003e64:	eddf 7a41 	vldr	s15, [pc, #260]	; 8003f6c <__ieee754_powf+0x3ec>
 8003e68:	eee6 7a05 	vfma.f32	s15, s12, s10
 8003e6c:	ee66 3a06 	vmul.f32	s7, s12, s12
 8003e70:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8003e74:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003e78:	eeb0 6a45 	vmov.f32	s12, s10
 8003e7c:	eea3 7aa7 	vfma.f32	s14, s7, s15
 8003e80:	eea5 6aa5 	vfma.f32	s12, s11, s11
 8003e84:	ee36 6a07 	vadd.f32	s12, s12, s14
 8003e88:	ee16 1a10 	vmov	r1, s12
 8003e8c:	4011      	ands	r1, r2
 8003e8e:	ee06 1a10 	vmov	s12, r1
 8003e92:	ee76 7a45 	vsub.f32	s15, s12, s10
 8003e96:	ed9f 5a36 	vldr	s10, [pc, #216]	; 8003f70 <__ieee754_powf+0x3f0>
 8003e9a:	eee4 7a25 	vfma.f32	s15, s8, s11
 8003e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ea2:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8003ea6:	eee6 7a26 	vfma.f32	s15, s12, s13
 8003eaa:	eeb0 7a67 	vmov.f32	s14, s15
 8003eae:	eea5 7a86 	vfma.f32	s14, s11, s12
 8003eb2:	ee17 1a10 	vmov	r1, s14
 8003eb6:	4011      	ands	r1, r2
 8003eb8:	ee07 1a10 	vmov	s14, r1
 8003ebc:	eea4 7a06 	vfma.f32	s14, s8, s12
 8003ec0:	ee05 1a90 	vmov	s11, r1
 8003ec4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ec8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003f74 <__ieee754_powf+0x3f4>
 8003ecc:	492a      	ldr	r1, [pc, #168]	; (8003f78 <__ieee754_powf+0x3f8>)
 8003ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ed2:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003f7c <__ieee754_powf+0x3fc>
 8003ed6:	eee5 7a87 	vfma.f32	s15, s11, s14
 8003eda:	4439      	add	r1, r7
 8003edc:	ed91 7a00 	vldr	s14, [r1]
 8003ee0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ee4:	ee07 3a90 	vmov	s15, r3
 8003ee8:	eeb0 6a47 	vmov.f32	s12, s14
 8003eec:	4b24      	ldr	r3, [pc, #144]	; (8003f80 <__ieee754_powf+0x400>)
 8003eee:	eea5 6a85 	vfma.f32	s12, s11, s10
 8003ef2:	443b      	add	r3, r7
 8003ef4:	edd3 4a00 	vldr	s9, [r3]
 8003ef8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003efc:	ee36 6a24 	vadd.f32	s12, s12, s9
 8003f00:	ee76 7a26 	vadd.f32	s15, s12, s13
 8003f04:	ee17 3a90 	vmov	r3, s15
 8003f08:	4013      	ands	r3, r2
 8003f0a:	ee07 3a90 	vmov	s15, r3
 8003f0e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003f12:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8003f16:	eee5 7ac5 	vfms.f32	s15, s11, s10
 8003f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f1e:	e70e      	b.n	8003d3e <__ieee754_powf+0x1be>
 8003f20:	2401      	movs	r4, #1
 8003f22:	e75c      	b.n	8003dde <__ieee754_powf+0x25e>
 8003f24:	080067ac 	.word	0x080067ac
 8003f28:	00000000 	.word	0x00000000
 8003f2c:	3f7ffff7 	.word	0x3f7ffff7
 8003f30:	7149f2ca 	.word	0x7149f2ca
 8003f34:	3f800007 	.word	0x3f800007
 8003f38:	3eaaaaab 	.word	0x3eaaaaab
 8003f3c:	3fb8aa00 	.word	0x3fb8aa00
 8003f40:	3fb8aa3b 	.word	0x3fb8aa3b
 8003f44:	36eca570 	.word	0x36eca570
 8003f48:	4b800000 	.word	0x4b800000
 8003f4c:	001cc471 	.word	0x001cc471
 8003f50:	005db3d6 	.word	0x005db3d6
 8003f54:	080067e0 	.word	0x080067e0
 8003f58:	fffff000 	.word	0xfffff000
 8003f5c:	3e6c3255 	.word	0x3e6c3255
 8003f60:	3e53f142 	.word	0x3e53f142
 8003f64:	3e8ba305 	.word	0x3e8ba305
 8003f68:	3edb6db7 	.word	0x3edb6db7
 8003f6c:	3f19999a 	.word	0x3f19999a
 8003f70:	3f763800 	.word	0x3f763800
 8003f74:	3f76384f 	.word	0x3f76384f
 8003f78:	080067f0 	.word	0x080067f0
 8003f7c:	369dc3a0 	.word	0x369dc3a0
 8003f80:	080067e8 	.word	0x080067e8
 8003f84:	3338aa3c 	.word	0x3338aa3c
 8003f88:	f040 8094 	bne.w	80040b4 <__ieee754_powf+0x534>
 8003f8c:	ed1f 6a03 	vldr	s12, [pc, #-12]	; 8003f84 <__ieee754_powf+0x404>
 8003f90:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8003f94:	ee37 6a86 	vadd.f32	s12, s15, s12
 8003f98:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8003f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fa0:	f73f aef6 	bgt.w	8003d90 <__ieee754_powf+0x210>
 8003fa4:	15db      	asrs	r3, r3, #23
 8003fa6:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8003faa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003fae:	4103      	asrs	r3, r0
 8003fb0:	4423      	add	r3, r4
 8003fb2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003fb6:	4948      	ldr	r1, [pc, #288]	; (80040d8 <__ieee754_powf+0x558>)
 8003fb8:	3a7f      	subs	r2, #127	; 0x7f
 8003fba:	4111      	asrs	r1, r2
 8003fbc:	ea23 0101 	bic.w	r1, r3, r1
 8003fc0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8003fc4:	ee06 1a90 	vmov	s13, r1
 8003fc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003fcc:	f1c2 0217 	rsb	r2, r2, #23
 8003fd0:	4110      	asrs	r0, r2
 8003fd2:	2c00      	cmp	r4, #0
 8003fd4:	ee37 7a66 	vsub.f32	s14, s14, s13
 8003fd8:	bfb8      	it	lt
 8003fda:	4240      	neglt	r0, r0
 8003fdc:	ee77 6a27 	vadd.f32	s13, s14, s15
 8003fe0:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 80040dc <__ieee754_powf+0x55c>
 8003fe4:	ee16 3a90 	vmov	r3, s13
 8003fe8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003fec:	f023 030f 	bic.w	r3, r3, #15
 8003ff0:	ee06 3a90 	vmov	s13, r3
 8003ff4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8003ff8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ffc:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80040e0 <__ieee754_powf+0x560>
 8004000:	ee26 7a87 	vmul.f32	s14, s13, s14
 8004004:	eea7 7a86 	vfma.f32	s14, s15, s12
 8004008:	eef0 7a47 	vmov.f32	s15, s14
 800400c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80040e4 <__ieee754_powf+0x564>
 8004010:	eeb0 0a67 	vmov.f32	s0, s15
 8004014:	eea6 0a87 	vfma.f32	s0, s13, s14
 8004018:	eeb0 6a40 	vmov.f32	s12, s0
 800401c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8004020:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004024:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004028:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80040e8 <__ieee754_powf+0x568>
 800402c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80040ec <__ieee754_powf+0x56c>
 8004030:	eea7 6a26 	vfma.f32	s12, s14, s13
 8004034:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80040f0 <__ieee754_powf+0x570>
 8004038:	eee7 6a06 	vfma.f32	s13, s14, s12
 800403c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80040f4 <__ieee754_powf+0x574>
 8004040:	eea7 6a26 	vfma.f32	s12, s14, s13
 8004044:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80040f8 <__ieee754_powf+0x578>
 8004048:	eee7 6a06 	vfma.f32	s13, s14, s12
 800404c:	eeb0 6a40 	vmov.f32	s12, s0
 8004050:	eea7 6a66 	vfms.f32	s12, s14, s13
 8004054:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004058:	eeb0 7a46 	vmov.f32	s14, s12
 800405c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8004060:	ee20 6a06 	vmul.f32	s12, s0, s12
 8004064:	eee0 7a27 	vfma.f32	s15, s0, s15
 8004068:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800406c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004070:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004074:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004078:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800407c:	ee10 3a10 	vmov	r3, s0
 8004080:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8004084:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004088:	da1a      	bge.n	80040c0 <__ieee754_powf+0x540>
 800408a:	f000 f925 	bl	80042d8 <scalbnf>
 800408e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004092:	e5c7      	b.n	8003c24 <__ieee754_powf+0xa4>
 8004094:	4a19      	ldr	r2, [pc, #100]	; (80040fc <__ieee754_powf+0x57c>)
 8004096:	4293      	cmp	r3, r2
 8004098:	dd02      	ble.n	80040a0 <__ieee754_powf+0x520>
 800409a:	eddf 7a19 	vldr	s15, [pc, #100]	; 8004100 <__ieee754_powf+0x580>
 800409e:	e679      	b.n	8003d94 <__ieee754_powf+0x214>
 80040a0:	d108      	bne.n	80040b4 <__ieee754_powf+0x534>
 80040a2:	ee76 6ac7 	vsub.f32	s13, s13, s14
 80040a6:	eef4 7ae6 	vcmpe.f32	s15, s13
 80040aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ae:	f63f af79 	bhi.w	8003fa4 <__ieee754_powf+0x424>
 80040b2:	e7f2      	b.n	800409a <__ieee754_powf+0x51a>
 80040b4:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80040b8:	f73f af74 	bgt.w	8003fa4 <__ieee754_powf+0x424>
 80040bc:	2000      	movs	r0, #0
 80040be:	e78d      	b.n	8003fdc <__ieee754_powf+0x45c>
 80040c0:	ee00 3a10 	vmov	s0, r3
 80040c4:	e7e3      	b.n	800408e <__ieee754_powf+0x50e>
 80040c6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80040ca:	e5ab      	b.n	8003c24 <__ieee754_powf+0xa4>
 80040cc:	eeb0 0a68 	vmov.f32	s0, s17
 80040d0:	e5a8      	b.n	8003c24 <__ieee754_powf+0xa4>
 80040d2:	eeb0 0a48 	vmov.f32	s0, s16
 80040d6:	e5a5      	b.n	8003c24 <__ieee754_powf+0xa4>
 80040d8:	007fffff 	.word	0x007fffff
 80040dc:	3f317218 	.word	0x3f317218
 80040e0:	35bfbe8c 	.word	0x35bfbe8c
 80040e4:	3f317200 	.word	0x3f317200
 80040e8:	3331bb4c 	.word	0x3331bb4c
 80040ec:	b5ddea0e 	.word	0xb5ddea0e
 80040f0:	388ab355 	.word	0x388ab355
 80040f4:	bb360b61 	.word	0xbb360b61
 80040f8:	3e2aaaab 	.word	0x3e2aaaab
 80040fc:	43160000 	.word	0x43160000
 8004100:	0da24260 	.word	0x0da24260

08004104 <__ieee754_sqrtf>:
 8004104:	ee10 2a10 	vmov	r2, s0
 8004108:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800410c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8004110:	b570      	push	{r4, r5, r6, lr}
 8004112:	d302      	bcc.n	800411a <__ieee754_sqrtf+0x16>
 8004114:	eea0 0a00 	vfma.f32	s0, s0, s0
 8004118:	bd70      	pop	{r4, r5, r6, pc}
 800411a:	b3b1      	cbz	r1, 800418a <__ieee754_sqrtf+0x86>
 800411c:	2a00      	cmp	r2, #0
 800411e:	da04      	bge.n	800412a <__ieee754_sqrtf+0x26>
 8004120:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004124:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8004128:	bd70      	pop	{r4, r5, r6, pc}
 800412a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800412e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8004132:	d204      	bcs.n	800413e <__ieee754_sqrtf+0x3a>
 8004134:	2100      	movs	r1, #0
 8004136:	0210      	lsls	r0, r2, #8
 8004138:	d528      	bpl.n	800418c <__ieee754_sqrtf+0x88>
 800413a:	3901      	subs	r1, #1
 800413c:	1a5b      	subs	r3, r3, r1
 800413e:	3b7f      	subs	r3, #127	; 0x7f
 8004140:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8004144:	07d9      	lsls	r1, r3, #31
 8004146:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800414a:	bf48      	it	mi
 800414c:	0052      	lslmi	r2, r2, #1
 800414e:	1059      	asrs	r1, r3, #1
 8004150:	2300      	movs	r3, #0
 8004152:	0052      	lsls	r2, r2, #1
 8004154:	2419      	movs	r4, #25
 8004156:	461e      	mov	r6, r3
 8004158:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800415c:	1835      	adds	r5, r6, r0
 800415e:	4295      	cmp	r5, r2
 8004160:	bfde      	ittt	le
 8004162:	182e      	addle	r6, r5, r0
 8004164:	1b52      	suble	r2, r2, r5
 8004166:	181b      	addle	r3, r3, r0
 8004168:	3c01      	subs	r4, #1
 800416a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800416e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8004172:	d1f3      	bne.n	800415c <__ieee754_sqrtf+0x58>
 8004174:	b112      	cbz	r2, 800417c <__ieee754_sqrtf+0x78>
 8004176:	3301      	adds	r3, #1
 8004178:	f023 0301 	bic.w	r3, r3, #1
 800417c:	105b      	asrs	r3, r3, #1
 800417e:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 8004182:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 8004186:	ee00 3a10 	vmov	s0, r3
 800418a:	bd70      	pop	{r4, r5, r6, pc}
 800418c:	0052      	lsls	r2, r2, #1
 800418e:	3101      	adds	r1, #1
 8004190:	e7d1      	b.n	8004136 <__ieee754_sqrtf+0x32>

08004192 <matherr>:
 8004192:	2000      	movs	r0, #0
 8004194:	4770      	bx	lr
	...

08004198 <rint>:
 8004198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800419a:	ec51 0b10 	vmov	r0, r1, d0
 800419e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80041a2:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 80041a6:	2e13      	cmp	r6, #19
 80041a8:	ee10 7a10 	vmov	r7, s0
 80041ac:	460b      	mov	r3, r1
 80041ae:	4602      	mov	r2, r0
 80041b0:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80041b4:	dc58      	bgt.n	8004268 <rint+0xd0>
 80041b6:	2e00      	cmp	r6, #0
 80041b8:	da2b      	bge.n	8004212 <rint+0x7a>
 80041ba:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80041be:	4302      	orrs	r2, r0
 80041c0:	d023      	beq.n	800420a <rint+0x72>
 80041c2:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80041c6:	4302      	orrs	r2, r0
 80041c8:	4251      	negs	r1, r2
 80041ca:	4311      	orrs	r1, r2
 80041cc:	0b09      	lsrs	r1, r1, #12
 80041ce:	0c5b      	lsrs	r3, r3, #17
 80041d0:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 80041d4:	045b      	lsls	r3, r3, #17
 80041d6:	ea41 0703 	orr.w	r7, r1, r3
 80041da:	4b31      	ldr	r3, [pc, #196]	; (80042a0 <rint+0x108>)
 80041dc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80041e0:	4639      	mov	r1, r7
 80041e2:	e9d3 6700 	ldrd	r6, r7, [r3]
 80041e6:	ee10 0a10 	vmov	r0, s0
 80041ea:	4632      	mov	r2, r6
 80041ec:	463b      	mov	r3, r7
 80041ee:	f7fc f855 	bl	800029c <__adddf3>
 80041f2:	e9cd 0100 	strd	r0, r1, [sp]
 80041f6:	463b      	mov	r3, r7
 80041f8:	4632      	mov	r2, r6
 80041fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80041fe:	f7fc f84b 	bl	8000298 <__aeabi_dsub>
 8004202:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004206:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 800420a:	ec41 0b10 	vmov	d0, r0, r1
 800420e:	b003      	add	sp, #12
 8004210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004212:	4c24      	ldr	r4, [pc, #144]	; (80042a4 <rint+0x10c>)
 8004214:	4134      	asrs	r4, r6
 8004216:	ea01 0704 	and.w	r7, r1, r4
 800421a:	4307      	orrs	r7, r0
 800421c:	d0f5      	beq.n	800420a <rint+0x72>
 800421e:	0861      	lsrs	r1, r4, #1
 8004220:	ea03 0001 	and.w	r0, r3, r1
 8004224:	4302      	orrs	r2, r0
 8004226:	d00b      	beq.n	8004240 <rint+0xa8>
 8004228:	ea23 0101 	bic.w	r1, r3, r1
 800422c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004230:	2e13      	cmp	r6, #19
 8004232:	fa43 f306 	asr.w	r3, r3, r6
 8004236:	bf0c      	ite	eq
 8004238:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800423c:	2200      	movne	r2, #0
 800423e:	430b      	orrs	r3, r1
 8004240:	4619      	mov	r1, r3
 8004242:	4b17      	ldr	r3, [pc, #92]	; (80042a0 <rint+0x108>)
 8004244:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004248:	e9d5 4500 	ldrd	r4, r5, [r5]
 800424c:	4610      	mov	r0, r2
 800424e:	462b      	mov	r3, r5
 8004250:	4622      	mov	r2, r4
 8004252:	f7fc f823 	bl	800029c <__adddf3>
 8004256:	e9cd 0100 	strd	r0, r1, [sp]
 800425a:	4622      	mov	r2, r4
 800425c:	462b      	mov	r3, r5
 800425e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004262:	f7fc f819 	bl	8000298 <__aeabi_dsub>
 8004266:	e7d0      	b.n	800420a <rint+0x72>
 8004268:	2e33      	cmp	r6, #51	; 0x33
 800426a:	dd08      	ble.n	800427e <rint+0xe6>
 800426c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004270:	d1cb      	bne.n	800420a <rint+0x72>
 8004272:	ee10 2a10 	vmov	r2, s0
 8004276:	460b      	mov	r3, r1
 8004278:	f7fc f810 	bl	800029c <__adddf3>
 800427c:	e7c5      	b.n	800420a <rint+0x72>
 800427e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8004282:	f04f 34ff 	mov.w	r4, #4294967295
 8004286:	40f4      	lsrs	r4, r6
 8004288:	4220      	tst	r0, r4
 800428a:	d0be      	beq.n	800420a <rint+0x72>
 800428c:	0861      	lsrs	r1, r4, #1
 800428e:	420f      	tst	r7, r1
 8004290:	bf1f      	itttt	ne
 8004292:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8004296:	ea27 0101 	bicne.w	r1, r7, r1
 800429a:	4132      	asrne	r2, r6
 800429c:	430a      	orrne	r2, r1
 800429e:	e7cf      	b.n	8004240 <rint+0xa8>
 80042a0:	080067f8 	.word	0x080067f8
 80042a4:	000fffff 	.word	0x000fffff

080042a8 <fabsf>:
 80042a8:	ee10 3a10 	vmov	r3, s0
 80042ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042b0:	ee00 3a10 	vmov	s0, r3
 80042b4:	4770      	bx	lr

080042b6 <finitef>:
 80042b6:	ee10 3a10 	vmov	r3, s0
 80042ba:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80042be:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80042c2:	bfac      	ite	ge
 80042c4:	2000      	movge	r0, #0
 80042c6:	2001      	movlt	r0, #1
 80042c8:	4770      	bx	lr
	...

080042cc <nanf>:
 80042cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80042d4 <nanf+0x8>
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	7fc00000 	.word	0x7fc00000

080042d8 <scalbnf>:
 80042d8:	b508      	push	{r3, lr}
 80042da:	ee10 2a10 	vmov	r2, s0
 80042de:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80042e2:	ed2d 8b02 	vpush	{d8}
 80042e6:	eef0 0a40 	vmov.f32	s1, s0
 80042ea:	d004      	beq.n	80042f6 <scalbnf+0x1e>
 80042ec:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80042f0:	d306      	bcc.n	8004300 <scalbnf+0x28>
 80042f2:	ee70 0a00 	vadd.f32	s1, s0, s0
 80042f6:	ecbd 8b02 	vpop	{d8}
 80042fa:	eeb0 0a60 	vmov.f32	s0, s1
 80042fe:	bd08      	pop	{r3, pc}
 8004300:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004304:	d21c      	bcs.n	8004340 <scalbnf+0x68>
 8004306:	4b1f      	ldr	r3, [pc, #124]	; (8004384 <scalbnf+0xac>)
 8004308:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004388 <scalbnf+0xb0>
 800430c:	4298      	cmp	r0, r3
 800430e:	ee60 0a27 	vmul.f32	s1, s0, s15
 8004312:	db10      	blt.n	8004336 <scalbnf+0x5e>
 8004314:	ee10 2a90 	vmov	r2, s1
 8004318:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800431c:	3b19      	subs	r3, #25
 800431e:	4403      	add	r3, r0
 8004320:	2bfe      	cmp	r3, #254	; 0xfe
 8004322:	dd0f      	ble.n	8004344 <scalbnf+0x6c>
 8004324:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800438c <scalbnf+0xb4>
 8004328:	eeb0 0a48 	vmov.f32	s0, s16
 800432c:	f000 f834 	bl	8004398 <copysignf>
 8004330:	ee60 0a08 	vmul.f32	s1, s0, s16
 8004334:	e7df      	b.n	80042f6 <scalbnf+0x1e>
 8004336:	eddf 7a16 	vldr	s15, [pc, #88]	; 8004390 <scalbnf+0xb8>
 800433a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800433e:	e7da      	b.n	80042f6 <scalbnf+0x1e>
 8004340:	0ddb      	lsrs	r3, r3, #23
 8004342:	e7ec      	b.n	800431e <scalbnf+0x46>
 8004344:	2b00      	cmp	r3, #0
 8004346:	dd06      	ble.n	8004356 <scalbnf+0x7e>
 8004348:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800434c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8004350:	ee00 3a90 	vmov	s1, r3
 8004354:	e7cf      	b.n	80042f6 <scalbnf+0x1e>
 8004356:	f113 0f16 	cmn.w	r3, #22
 800435a:	da06      	bge.n	800436a <scalbnf+0x92>
 800435c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004360:	4298      	cmp	r0, r3
 8004362:	dcdf      	bgt.n	8004324 <scalbnf+0x4c>
 8004364:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8004390 <scalbnf+0xb8>
 8004368:	e7de      	b.n	8004328 <scalbnf+0x50>
 800436a:	3319      	adds	r3, #25
 800436c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8004370:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8004374:	eddf 7a07 	vldr	s15, [pc, #28]	; 8004394 <scalbnf+0xbc>
 8004378:	ee07 3a10 	vmov	s14, r3
 800437c:	ee67 0a27 	vmul.f32	s1, s14, s15
 8004380:	e7b9      	b.n	80042f6 <scalbnf+0x1e>
 8004382:	bf00      	nop
 8004384:	ffff3cb0 	.word	0xffff3cb0
 8004388:	4c000000 	.word	0x4c000000
 800438c:	7149f2ca 	.word	0x7149f2ca
 8004390:	0da24260 	.word	0x0da24260
 8004394:	33000000 	.word	0x33000000

08004398 <copysignf>:
 8004398:	ee10 3a10 	vmov	r3, s0
 800439c:	ee10 2a90 	vmov	r2, s1
 80043a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80043a4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80043a8:	4313      	orrs	r3, r2
 80043aa:	ee00 3a10 	vmov	s0, r3
 80043ae:	4770      	bx	lr

080043b0 <atof>:
 80043b0:	2100      	movs	r1, #0
 80043b2:	f000 be61 	b.w	8005078 <strtod>
	...

080043b8 <__errno>:
 80043b8:	4b01      	ldr	r3, [pc, #4]	; (80043c0 <__errno+0x8>)
 80043ba:	6818      	ldr	r0, [r3, #0]
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	20000028 	.word	0x20000028

080043c4 <__libc_init_array>:
 80043c4:	b570      	push	{r4, r5, r6, lr}
 80043c6:	4e0d      	ldr	r6, [pc, #52]	; (80043fc <__libc_init_array+0x38>)
 80043c8:	4c0d      	ldr	r4, [pc, #52]	; (8004400 <__libc_init_array+0x3c>)
 80043ca:	1ba4      	subs	r4, r4, r6
 80043cc:	10a4      	asrs	r4, r4, #2
 80043ce:	2500      	movs	r5, #0
 80043d0:	42a5      	cmp	r5, r4
 80043d2:	d109      	bne.n	80043e8 <__libc_init_array+0x24>
 80043d4:	4e0b      	ldr	r6, [pc, #44]	; (8004404 <__libc_init_array+0x40>)
 80043d6:	4c0c      	ldr	r4, [pc, #48]	; (8004408 <__libc_init_array+0x44>)
 80043d8:	f002 f9bc 	bl	8006754 <_init>
 80043dc:	1ba4      	subs	r4, r4, r6
 80043de:	10a4      	asrs	r4, r4, #2
 80043e0:	2500      	movs	r5, #0
 80043e2:	42a5      	cmp	r5, r4
 80043e4:	d105      	bne.n	80043f2 <__libc_init_array+0x2e>
 80043e6:	bd70      	pop	{r4, r5, r6, pc}
 80043e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043ec:	4798      	blx	r3
 80043ee:	3501      	adds	r5, #1
 80043f0:	e7ee      	b.n	80043d0 <__libc_init_array+0xc>
 80043f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043f6:	4798      	blx	r3
 80043f8:	3501      	adds	r5, #1
 80043fa:	e7f2      	b.n	80043e2 <__libc_init_array+0x1e>
 80043fc:	08006aa8 	.word	0x08006aa8
 8004400:	08006aa8 	.word	0x08006aa8
 8004404:	08006aa8 	.word	0x08006aa8
 8004408:	08006aac 	.word	0x08006aac

0800440c <memset>:
 800440c:	4402      	add	r2, r0
 800440e:	4603      	mov	r3, r0
 8004410:	4293      	cmp	r3, r2
 8004412:	d100      	bne.n	8004416 <memset+0xa>
 8004414:	4770      	bx	lr
 8004416:	f803 1b01 	strb.w	r1, [r3], #1
 800441a:	e7f9      	b.n	8004410 <memset+0x4>

0800441c <siprintf>:
 800441c:	b40e      	push	{r1, r2, r3}
 800441e:	b500      	push	{lr}
 8004420:	b09c      	sub	sp, #112	; 0x70
 8004422:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004426:	ab1d      	add	r3, sp, #116	; 0x74
 8004428:	f8ad 1014 	strh.w	r1, [sp, #20]
 800442c:	9002      	str	r0, [sp, #8]
 800442e:	9006      	str	r0, [sp, #24]
 8004430:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004434:	480a      	ldr	r0, [pc, #40]	; (8004460 <siprintf+0x44>)
 8004436:	9104      	str	r1, [sp, #16]
 8004438:	9107      	str	r1, [sp, #28]
 800443a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800443e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004442:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004446:	6800      	ldr	r0, [r0, #0]
 8004448:	9301      	str	r3, [sp, #4]
 800444a:	a902      	add	r1, sp, #8
 800444c:	f001 fe18 	bl	8006080 <_svfiprintf_r>
 8004450:	9b02      	ldr	r3, [sp, #8]
 8004452:	2200      	movs	r2, #0
 8004454:	701a      	strb	r2, [r3, #0]
 8004456:	b01c      	add	sp, #112	; 0x70
 8004458:	f85d eb04 	ldr.w	lr, [sp], #4
 800445c:	b003      	add	sp, #12
 800445e:	4770      	bx	lr
 8004460:	20000028 	.word	0x20000028

08004464 <sulp>:
 8004464:	b570      	push	{r4, r5, r6, lr}
 8004466:	4604      	mov	r4, r0
 8004468:	460d      	mov	r5, r1
 800446a:	ec45 4b10 	vmov	d0, r4, r5
 800446e:	4616      	mov	r6, r2
 8004470:	f001 fc12 	bl	8005c98 <__ulp>
 8004474:	ec51 0b10 	vmov	r0, r1, d0
 8004478:	b17e      	cbz	r6, 800449a <sulp+0x36>
 800447a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800447e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004482:	2b00      	cmp	r3, #0
 8004484:	dd09      	ble.n	800449a <sulp+0x36>
 8004486:	051b      	lsls	r3, r3, #20
 8004488:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800448c:	2400      	movs	r4, #0
 800448e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004492:	4622      	mov	r2, r4
 8004494:	462b      	mov	r3, r5
 8004496:	f7fc f8b3 	bl	8000600 <__aeabi_dmul>
 800449a:	bd70      	pop	{r4, r5, r6, pc}
 800449c:	0000      	movs	r0, r0
	...

080044a0 <_strtod_l>:
 80044a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a4:	b09f      	sub	sp, #124	; 0x7c
 80044a6:	4698      	mov	r8, r3
 80044a8:	9004      	str	r0, [sp, #16]
 80044aa:	2300      	movs	r3, #0
 80044ac:	4640      	mov	r0, r8
 80044ae:	460c      	mov	r4, r1
 80044b0:	9215      	str	r2, [sp, #84]	; 0x54
 80044b2:	931a      	str	r3, [sp, #104]	; 0x68
 80044b4:	f001 f911 	bl	80056da <__localeconv_l>
 80044b8:	4607      	mov	r7, r0
 80044ba:	6800      	ldr	r0, [r0, #0]
 80044bc:	f7fb fe90 	bl	80001e0 <strlen>
 80044c0:	f04f 0a00 	mov.w	sl, #0
 80044c4:	4605      	mov	r5, r0
 80044c6:	f04f 0b00 	mov.w	fp, #0
 80044ca:	9419      	str	r4, [sp, #100]	; 0x64
 80044cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044ce:	781a      	ldrb	r2, [r3, #0]
 80044d0:	2a0d      	cmp	r2, #13
 80044d2:	d833      	bhi.n	800453c <_strtod_l+0x9c>
 80044d4:	2a09      	cmp	r2, #9
 80044d6:	d237      	bcs.n	8004548 <_strtod_l+0xa8>
 80044d8:	2a00      	cmp	r2, #0
 80044da:	d03f      	beq.n	800455c <_strtod_l+0xbc>
 80044dc:	2300      	movs	r3, #0
 80044de:	9309      	str	r3, [sp, #36]	; 0x24
 80044e0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80044e2:	7833      	ldrb	r3, [r6, #0]
 80044e4:	2b30      	cmp	r3, #48	; 0x30
 80044e6:	f040 8103 	bne.w	80046f0 <_strtod_l+0x250>
 80044ea:	7873      	ldrb	r3, [r6, #1]
 80044ec:	2b58      	cmp	r3, #88	; 0x58
 80044ee:	d001      	beq.n	80044f4 <_strtod_l+0x54>
 80044f0:	2b78      	cmp	r3, #120	; 0x78
 80044f2:	d16b      	bne.n	80045cc <_strtod_l+0x12c>
 80044f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044f6:	9301      	str	r3, [sp, #4]
 80044f8:	ab1a      	add	r3, sp, #104	; 0x68
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	f8cd 8008 	str.w	r8, [sp, #8]
 8004500:	ab1b      	add	r3, sp, #108	; 0x6c
 8004502:	4aad      	ldr	r2, [pc, #692]	; (80047b8 <_strtod_l+0x318>)
 8004504:	9804      	ldr	r0, [sp, #16]
 8004506:	a919      	add	r1, sp, #100	; 0x64
 8004508:	f000 fe14 	bl	8005134 <__gethex>
 800450c:	f010 0407 	ands.w	r4, r0, #7
 8004510:	4605      	mov	r5, r0
 8004512:	d005      	beq.n	8004520 <_strtod_l+0x80>
 8004514:	2c06      	cmp	r4, #6
 8004516:	d12b      	bne.n	8004570 <_strtod_l+0xd0>
 8004518:	3601      	adds	r6, #1
 800451a:	2300      	movs	r3, #0
 800451c:	9619      	str	r6, [sp, #100]	; 0x64
 800451e:	9309      	str	r3, [sp, #36]	; 0x24
 8004520:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004522:	2b00      	cmp	r3, #0
 8004524:	f040 8590 	bne.w	8005048 <_strtod_l+0xba8>
 8004528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800452a:	b1e3      	cbz	r3, 8004566 <_strtod_l+0xc6>
 800452c:	4652      	mov	r2, sl
 800452e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004532:	ec43 2b10 	vmov	d0, r2, r3
 8004536:	b01f      	add	sp, #124	; 0x7c
 8004538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800453c:	2a2b      	cmp	r2, #43	; 0x2b
 800453e:	d006      	beq.n	800454e <_strtod_l+0xae>
 8004540:	2a2d      	cmp	r2, #45	; 0x2d
 8004542:	d013      	beq.n	800456c <_strtod_l+0xcc>
 8004544:	2a20      	cmp	r2, #32
 8004546:	d1c9      	bne.n	80044dc <_strtod_l+0x3c>
 8004548:	3301      	adds	r3, #1
 800454a:	9319      	str	r3, [sp, #100]	; 0x64
 800454c:	e7be      	b.n	80044cc <_strtod_l+0x2c>
 800454e:	2200      	movs	r2, #0
 8004550:	9209      	str	r2, [sp, #36]	; 0x24
 8004552:	1c5a      	adds	r2, r3, #1
 8004554:	9219      	str	r2, [sp, #100]	; 0x64
 8004556:	785b      	ldrb	r3, [r3, #1]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1c1      	bne.n	80044e0 <_strtod_l+0x40>
 800455c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800455e:	9419      	str	r4, [sp, #100]	; 0x64
 8004560:	2b00      	cmp	r3, #0
 8004562:	f040 856f 	bne.w	8005044 <_strtod_l+0xba4>
 8004566:	4652      	mov	r2, sl
 8004568:	465b      	mov	r3, fp
 800456a:	e7e2      	b.n	8004532 <_strtod_l+0x92>
 800456c:	2201      	movs	r2, #1
 800456e:	e7ef      	b.n	8004550 <_strtod_l+0xb0>
 8004570:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004572:	b13a      	cbz	r2, 8004584 <_strtod_l+0xe4>
 8004574:	2135      	movs	r1, #53	; 0x35
 8004576:	a81c      	add	r0, sp, #112	; 0x70
 8004578:	f001 fc7f 	bl	8005e7a <__copybits>
 800457c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800457e:	9804      	ldr	r0, [sp, #16]
 8004580:	f001 f8fe 	bl	8005780 <_Bfree>
 8004584:	3c01      	subs	r4, #1
 8004586:	2c04      	cmp	r4, #4
 8004588:	d808      	bhi.n	800459c <_strtod_l+0xfc>
 800458a:	e8df f004 	tbb	[pc, r4]
 800458e:	030c      	.short	0x030c
 8004590:	1a17      	.short	0x1a17
 8004592:	0c          	.byte	0x0c
 8004593:	00          	.byte	0x00
 8004594:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004598:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800459c:	0729      	lsls	r1, r5, #28
 800459e:	d5bf      	bpl.n	8004520 <_strtod_l+0x80>
 80045a0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80045a4:	e7bc      	b.n	8004520 <_strtod_l+0x80>
 80045a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045a8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80045aa:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80045ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80045b2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80045b6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80045ba:	e7ef      	b.n	800459c <_strtod_l+0xfc>
 80045bc:	f8df b204 	ldr.w	fp, [pc, #516]	; 80047c4 <_strtod_l+0x324>
 80045c0:	e7ec      	b.n	800459c <_strtod_l+0xfc>
 80045c2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80045c6:	f04f 3aff 	mov.w	sl, #4294967295
 80045ca:	e7e7      	b.n	800459c <_strtod_l+0xfc>
 80045cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	9219      	str	r2, [sp, #100]	; 0x64
 80045d2:	785b      	ldrb	r3, [r3, #1]
 80045d4:	2b30      	cmp	r3, #48	; 0x30
 80045d6:	d0f9      	beq.n	80045cc <_strtod_l+0x12c>
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d0a1      	beq.n	8004520 <_strtod_l+0x80>
 80045dc:	2301      	movs	r3, #1
 80045de:	f04f 0900 	mov.w	r9, #0
 80045e2:	9308      	str	r3, [sp, #32]
 80045e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045e6:	930a      	str	r3, [sp, #40]	; 0x28
 80045e8:	f8cd 901c 	str.w	r9, [sp, #28]
 80045ec:	f8cd 9018 	str.w	r9, [sp, #24]
 80045f0:	220a      	movs	r2, #10
 80045f2:	9819      	ldr	r0, [sp, #100]	; 0x64
 80045f4:	7806      	ldrb	r6, [r0, #0]
 80045f6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80045fa:	b2d9      	uxtb	r1, r3
 80045fc:	2909      	cmp	r1, #9
 80045fe:	d979      	bls.n	80046f4 <_strtod_l+0x254>
 8004600:	462a      	mov	r2, r5
 8004602:	6839      	ldr	r1, [r7, #0]
 8004604:	f001 ffd6 	bl	80065b4 <strncmp>
 8004608:	2800      	cmp	r0, #0
 800460a:	f000 8082 	beq.w	8004712 <_strtod_l+0x272>
 800460e:	2000      	movs	r0, #0
 8004610:	9d06      	ldr	r5, [sp, #24]
 8004612:	4633      	mov	r3, r6
 8004614:	4602      	mov	r2, r0
 8004616:	4601      	mov	r1, r0
 8004618:	2b65      	cmp	r3, #101	; 0x65
 800461a:	d002      	beq.n	8004622 <_strtod_l+0x182>
 800461c:	2b45      	cmp	r3, #69	; 0x45
 800461e:	f040 80e8 	bne.w	80047f2 <_strtod_l+0x352>
 8004622:	b925      	cbnz	r5, 800462e <_strtod_l+0x18e>
 8004624:	b910      	cbnz	r0, 800462c <_strtod_l+0x18c>
 8004626:	9b08      	ldr	r3, [sp, #32]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d097      	beq.n	800455c <_strtod_l+0xbc>
 800462c:	2500      	movs	r5, #0
 800462e:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8004630:	1c63      	adds	r3, r4, #1
 8004632:	9319      	str	r3, [sp, #100]	; 0x64
 8004634:	7863      	ldrb	r3, [r4, #1]
 8004636:	2b2b      	cmp	r3, #43	; 0x2b
 8004638:	f000 80c8 	beq.w	80047cc <_strtod_l+0x32c>
 800463c:	2b2d      	cmp	r3, #45	; 0x2d
 800463e:	f000 80cb 	beq.w	80047d8 <_strtod_l+0x338>
 8004642:	2600      	movs	r6, #0
 8004644:	9605      	str	r6, [sp, #20]
 8004646:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800464a:	2e09      	cmp	r6, #9
 800464c:	f200 80d0 	bhi.w	80047f0 <_strtod_l+0x350>
 8004650:	2b30      	cmp	r3, #48	; 0x30
 8004652:	f000 80c3 	beq.w	80047dc <_strtod_l+0x33c>
 8004656:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800465a:	2e08      	cmp	r6, #8
 800465c:	f200 80c9 	bhi.w	80047f2 <_strtod_l+0x352>
 8004660:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004664:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004666:	f04f 0c0a 	mov.w	ip, #10
 800466a:	461f      	mov	r7, r3
 800466c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800466e:	1c5e      	adds	r6, r3, #1
 8004670:	9619      	str	r6, [sp, #100]	; 0x64
 8004672:	785b      	ldrb	r3, [r3, #1]
 8004674:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004678:	f1b8 0f09 	cmp.w	r8, #9
 800467c:	f240 80b3 	bls.w	80047e6 <_strtod_l+0x346>
 8004680:	1bf6      	subs	r6, r6, r7
 8004682:	2e08      	cmp	r6, #8
 8004684:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8004688:	dc02      	bgt.n	8004690 <_strtod_l+0x1f0>
 800468a:	45f0      	cmp	r8, lr
 800468c:	bfa8      	it	ge
 800468e:	46f0      	movge	r8, lr
 8004690:	9e05      	ldr	r6, [sp, #20]
 8004692:	b10e      	cbz	r6, 8004698 <_strtod_l+0x1f8>
 8004694:	f1c8 0800 	rsb	r8, r8, #0
 8004698:	2d00      	cmp	r5, #0
 800469a:	f040 80d0 	bne.w	800483e <_strtod_l+0x39e>
 800469e:	2800      	cmp	r0, #0
 80046a0:	f47f af3e 	bne.w	8004520 <_strtod_l+0x80>
 80046a4:	9a08      	ldr	r2, [sp, #32]
 80046a6:	2a00      	cmp	r2, #0
 80046a8:	f47f af3a 	bne.w	8004520 <_strtod_l+0x80>
 80046ac:	2900      	cmp	r1, #0
 80046ae:	f47f af55 	bne.w	800455c <_strtod_l+0xbc>
 80046b2:	2b4e      	cmp	r3, #78	; 0x4e
 80046b4:	f000 80a6 	beq.w	8004804 <_strtod_l+0x364>
 80046b8:	f300 809e 	bgt.w	80047f8 <_strtod_l+0x358>
 80046bc:	2b49      	cmp	r3, #73	; 0x49
 80046be:	f47f af4d 	bne.w	800455c <_strtod_l+0xbc>
 80046c2:	493e      	ldr	r1, [pc, #248]	; (80047bc <_strtod_l+0x31c>)
 80046c4:	a819      	add	r0, sp, #100	; 0x64
 80046c6:	f000 ff65 	bl	8005594 <__match>
 80046ca:	2800      	cmp	r0, #0
 80046cc:	f43f af46 	beq.w	800455c <_strtod_l+0xbc>
 80046d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046d2:	493b      	ldr	r1, [pc, #236]	; (80047c0 <_strtod_l+0x320>)
 80046d4:	3b01      	subs	r3, #1
 80046d6:	a819      	add	r0, sp, #100	; 0x64
 80046d8:	9319      	str	r3, [sp, #100]	; 0x64
 80046da:	f000 ff5b 	bl	8005594 <__match>
 80046de:	b910      	cbnz	r0, 80046e6 <_strtod_l+0x246>
 80046e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046e2:	3301      	adds	r3, #1
 80046e4:	9319      	str	r3, [sp, #100]	; 0x64
 80046e6:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 80047c4 <_strtod_l+0x324>
 80046ea:	f04f 0a00 	mov.w	sl, #0
 80046ee:	e717      	b.n	8004520 <_strtod_l+0x80>
 80046f0:	2300      	movs	r3, #0
 80046f2:	e774      	b.n	80045de <_strtod_l+0x13e>
 80046f4:	9906      	ldr	r1, [sp, #24]
 80046f6:	2908      	cmp	r1, #8
 80046f8:	bfdd      	ittte	le
 80046fa:	9907      	ldrle	r1, [sp, #28]
 80046fc:	fb02 3301 	mlale	r3, r2, r1, r3
 8004700:	9307      	strle	r3, [sp, #28]
 8004702:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004706:	9b06      	ldr	r3, [sp, #24]
 8004708:	3001      	adds	r0, #1
 800470a:	3301      	adds	r3, #1
 800470c:	9306      	str	r3, [sp, #24]
 800470e:	9019      	str	r0, [sp, #100]	; 0x64
 8004710:	e76f      	b.n	80045f2 <_strtod_l+0x152>
 8004712:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004714:	195a      	adds	r2, r3, r5
 8004716:	9219      	str	r2, [sp, #100]	; 0x64
 8004718:	9a06      	ldr	r2, [sp, #24]
 800471a:	5d5b      	ldrb	r3, [r3, r5]
 800471c:	2a00      	cmp	r2, #0
 800471e:	d148      	bne.n	80047b2 <_strtod_l+0x312>
 8004720:	4610      	mov	r0, r2
 8004722:	2b30      	cmp	r3, #48	; 0x30
 8004724:	d02a      	beq.n	800477c <_strtod_l+0x2dc>
 8004726:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800472a:	2a08      	cmp	r2, #8
 800472c:	f200 8491 	bhi.w	8005052 <_strtod_l+0xbb2>
 8004730:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004732:	920a      	str	r2, [sp, #40]	; 0x28
 8004734:	4602      	mov	r2, r0
 8004736:	2000      	movs	r0, #0
 8004738:	4605      	mov	r5, r0
 800473a:	3b30      	subs	r3, #48	; 0x30
 800473c:	f100 0101 	add.w	r1, r0, #1
 8004740:	d011      	beq.n	8004766 <_strtod_l+0x2c6>
 8004742:	440a      	add	r2, r1
 8004744:	eb00 0c05 	add.w	ip, r0, r5
 8004748:	4629      	mov	r1, r5
 800474a:	260a      	movs	r6, #10
 800474c:	4561      	cmp	r1, ip
 800474e:	d11b      	bne.n	8004788 <_strtod_l+0x2e8>
 8004750:	4428      	add	r0, r5
 8004752:	2808      	cmp	r0, #8
 8004754:	f100 0501 	add.w	r5, r0, #1
 8004758:	dc25      	bgt.n	80047a6 <_strtod_l+0x306>
 800475a:	9807      	ldr	r0, [sp, #28]
 800475c:	210a      	movs	r1, #10
 800475e:	fb01 3300 	mla	r3, r1, r0, r3
 8004762:	9307      	str	r3, [sp, #28]
 8004764:	2100      	movs	r1, #0
 8004766:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004768:	1c58      	adds	r0, r3, #1
 800476a:	9019      	str	r0, [sp, #100]	; 0x64
 800476c:	785b      	ldrb	r3, [r3, #1]
 800476e:	4608      	mov	r0, r1
 8004770:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004774:	2909      	cmp	r1, #9
 8004776:	d9e0      	bls.n	800473a <_strtod_l+0x29a>
 8004778:	2101      	movs	r1, #1
 800477a:	e74d      	b.n	8004618 <_strtod_l+0x178>
 800477c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800477e:	1c5a      	adds	r2, r3, #1
 8004780:	9219      	str	r2, [sp, #100]	; 0x64
 8004782:	3001      	adds	r0, #1
 8004784:	785b      	ldrb	r3, [r3, #1]
 8004786:	e7cc      	b.n	8004722 <_strtod_l+0x282>
 8004788:	3101      	adds	r1, #1
 800478a:	f101 3eff 	add.w	lr, r1, #4294967295
 800478e:	f1be 0f08 	cmp.w	lr, #8
 8004792:	dc03      	bgt.n	800479c <_strtod_l+0x2fc>
 8004794:	9f07      	ldr	r7, [sp, #28]
 8004796:	4377      	muls	r7, r6
 8004798:	9707      	str	r7, [sp, #28]
 800479a:	e7d7      	b.n	800474c <_strtod_l+0x2ac>
 800479c:	2910      	cmp	r1, #16
 800479e:	bfd8      	it	le
 80047a0:	fb06 f909 	mulle.w	r9, r6, r9
 80047a4:	e7d2      	b.n	800474c <_strtod_l+0x2ac>
 80047a6:	2d10      	cmp	r5, #16
 80047a8:	bfdc      	itt	le
 80047aa:	210a      	movle	r1, #10
 80047ac:	fb01 3909 	mlale	r9, r1, r9, r3
 80047b0:	e7d8      	b.n	8004764 <_strtod_l+0x2c4>
 80047b2:	4602      	mov	r2, r0
 80047b4:	9d06      	ldr	r5, [sp, #24]
 80047b6:	e7db      	b.n	8004770 <_strtod_l+0x2d0>
 80047b8:	08006814 	.word	0x08006814
 80047bc:	08006808 	.word	0x08006808
 80047c0:	0800680b 	.word	0x0800680b
 80047c4:	7ff00000 	.word	0x7ff00000
 80047c8:	2101      	movs	r1, #1
 80047ca:	e72b      	b.n	8004624 <_strtod_l+0x184>
 80047cc:	2300      	movs	r3, #0
 80047ce:	9305      	str	r3, [sp, #20]
 80047d0:	1ca3      	adds	r3, r4, #2
 80047d2:	9319      	str	r3, [sp, #100]	; 0x64
 80047d4:	78a3      	ldrb	r3, [r4, #2]
 80047d6:	e736      	b.n	8004646 <_strtod_l+0x1a6>
 80047d8:	2301      	movs	r3, #1
 80047da:	e7f8      	b.n	80047ce <_strtod_l+0x32e>
 80047dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80047de:	1c5e      	adds	r6, r3, #1
 80047e0:	9619      	str	r6, [sp, #100]	; 0x64
 80047e2:	785b      	ldrb	r3, [r3, #1]
 80047e4:	e734      	b.n	8004650 <_strtod_l+0x1b0>
 80047e6:	fb0c 3e0e 	mla	lr, ip, lr, r3
 80047ea:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80047ee:	e73d      	b.n	800466c <_strtod_l+0x1cc>
 80047f0:	9419      	str	r4, [sp, #100]	; 0x64
 80047f2:	f04f 0800 	mov.w	r8, #0
 80047f6:	e74f      	b.n	8004698 <_strtod_l+0x1f8>
 80047f8:	2b69      	cmp	r3, #105	; 0x69
 80047fa:	f43f af62 	beq.w	80046c2 <_strtod_l+0x222>
 80047fe:	2b6e      	cmp	r3, #110	; 0x6e
 8004800:	f47f aeac 	bne.w	800455c <_strtod_l+0xbc>
 8004804:	4988      	ldr	r1, [pc, #544]	; (8004a28 <_strtod_l+0x588>)
 8004806:	a819      	add	r0, sp, #100	; 0x64
 8004808:	f000 fec4 	bl	8005594 <__match>
 800480c:	2800      	cmp	r0, #0
 800480e:	f43f aea5 	beq.w	800455c <_strtod_l+0xbc>
 8004812:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	2b28      	cmp	r3, #40	; 0x28
 8004818:	d10e      	bne.n	8004838 <_strtod_l+0x398>
 800481a:	aa1c      	add	r2, sp, #112	; 0x70
 800481c:	4983      	ldr	r1, [pc, #524]	; (8004a2c <_strtod_l+0x58c>)
 800481e:	a819      	add	r0, sp, #100	; 0x64
 8004820:	f000 fecb 	bl	80055ba <__hexnan>
 8004824:	2805      	cmp	r0, #5
 8004826:	d107      	bne.n	8004838 <_strtod_l+0x398>
 8004828:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800482a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800482e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004832:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004836:	e673      	b.n	8004520 <_strtod_l+0x80>
 8004838:	f8df b200 	ldr.w	fp, [pc, #512]	; 8004a3c <_strtod_l+0x59c>
 800483c:	e755      	b.n	80046ea <_strtod_l+0x24a>
 800483e:	9b06      	ldr	r3, [sp, #24]
 8004840:	9807      	ldr	r0, [sp, #28]
 8004842:	2b00      	cmp	r3, #0
 8004844:	bf08      	it	eq
 8004846:	462b      	moveq	r3, r5
 8004848:	2d10      	cmp	r5, #16
 800484a:	462c      	mov	r4, r5
 800484c:	eba8 0802 	sub.w	r8, r8, r2
 8004850:	bfa8      	it	ge
 8004852:	2410      	movge	r4, #16
 8004854:	9306      	str	r3, [sp, #24]
 8004856:	f7fb fe5d 	bl	8000514 <__aeabi_ui2d>
 800485a:	2c09      	cmp	r4, #9
 800485c:	4682      	mov	sl, r0
 800485e:	468b      	mov	fp, r1
 8004860:	dd13      	ble.n	800488a <_strtod_l+0x3ea>
 8004862:	4b73      	ldr	r3, [pc, #460]	; (8004a30 <_strtod_l+0x590>)
 8004864:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004868:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800486c:	f7fb fec8 	bl	8000600 <__aeabi_dmul>
 8004870:	4606      	mov	r6, r0
 8004872:	4648      	mov	r0, r9
 8004874:	460f      	mov	r7, r1
 8004876:	f7fb fe4d 	bl	8000514 <__aeabi_ui2d>
 800487a:	4602      	mov	r2, r0
 800487c:	460b      	mov	r3, r1
 800487e:	4630      	mov	r0, r6
 8004880:	4639      	mov	r1, r7
 8004882:	f7fb fd0b 	bl	800029c <__adddf3>
 8004886:	4682      	mov	sl, r0
 8004888:	468b      	mov	fp, r1
 800488a:	2d0f      	cmp	r5, #15
 800488c:	dc36      	bgt.n	80048fc <_strtod_l+0x45c>
 800488e:	f1b8 0f00 	cmp.w	r8, #0
 8004892:	f43f ae45 	beq.w	8004520 <_strtod_l+0x80>
 8004896:	dd24      	ble.n	80048e2 <_strtod_l+0x442>
 8004898:	f1b8 0f16 	cmp.w	r8, #22
 800489c:	dc0b      	bgt.n	80048b6 <_strtod_l+0x416>
 800489e:	4d64      	ldr	r5, [pc, #400]	; (8004a30 <_strtod_l+0x590>)
 80048a0:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80048a4:	e9d8 0100 	ldrd	r0, r1, [r8]
 80048a8:	4652      	mov	r2, sl
 80048aa:	465b      	mov	r3, fp
 80048ac:	f7fb fea8 	bl	8000600 <__aeabi_dmul>
 80048b0:	4682      	mov	sl, r0
 80048b2:	468b      	mov	fp, r1
 80048b4:	e634      	b.n	8004520 <_strtod_l+0x80>
 80048b6:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80048ba:	4598      	cmp	r8, r3
 80048bc:	dc1e      	bgt.n	80048fc <_strtod_l+0x45c>
 80048be:	4c5c      	ldr	r4, [pc, #368]	; (8004a30 <_strtod_l+0x590>)
 80048c0:	f1c5 050f 	rsb	r5, r5, #15
 80048c4:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80048c8:	eba8 0505 	sub.w	r5, r8, r5
 80048cc:	4652      	mov	r2, sl
 80048ce:	465b      	mov	r3, fp
 80048d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048d4:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80048d8:	f7fb fe92 	bl	8000600 <__aeabi_dmul>
 80048dc:	e9d4 2300 	ldrd	r2, r3, [r4]
 80048e0:	e7e4      	b.n	80048ac <_strtod_l+0x40c>
 80048e2:	f118 0f16 	cmn.w	r8, #22
 80048e6:	db09      	blt.n	80048fc <_strtod_l+0x45c>
 80048e8:	4d51      	ldr	r5, [pc, #324]	; (8004a30 <_strtod_l+0x590>)
 80048ea:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 80048ee:	e9d8 2300 	ldrd	r2, r3, [r8]
 80048f2:	4650      	mov	r0, sl
 80048f4:	4659      	mov	r1, fp
 80048f6:	f7fb ffad 	bl	8000854 <__aeabi_ddiv>
 80048fa:	e7d9      	b.n	80048b0 <_strtod_l+0x410>
 80048fc:	1b2c      	subs	r4, r5, r4
 80048fe:	4444      	add	r4, r8
 8004900:	2c00      	cmp	r4, #0
 8004902:	dd70      	ble.n	80049e6 <_strtod_l+0x546>
 8004904:	f014 030f 	ands.w	r3, r4, #15
 8004908:	d00a      	beq.n	8004920 <_strtod_l+0x480>
 800490a:	4949      	ldr	r1, [pc, #292]	; (8004a30 <_strtod_l+0x590>)
 800490c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004910:	4652      	mov	r2, sl
 8004912:	465b      	mov	r3, fp
 8004914:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004918:	f7fb fe72 	bl	8000600 <__aeabi_dmul>
 800491c:	4682      	mov	sl, r0
 800491e:	468b      	mov	fp, r1
 8004920:	f034 040f 	bics.w	r4, r4, #15
 8004924:	d050      	beq.n	80049c8 <_strtod_l+0x528>
 8004926:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800492a:	dd23      	ble.n	8004974 <_strtod_l+0x4d4>
 800492c:	2400      	movs	r4, #0
 800492e:	4625      	mov	r5, r4
 8004930:	9407      	str	r4, [sp, #28]
 8004932:	9406      	str	r4, [sp, #24]
 8004934:	9a04      	ldr	r2, [sp, #16]
 8004936:	f8df b108 	ldr.w	fp, [pc, #264]	; 8004a40 <_strtod_l+0x5a0>
 800493a:	2322      	movs	r3, #34	; 0x22
 800493c:	6013      	str	r3, [r2, #0]
 800493e:	f04f 0a00 	mov.w	sl, #0
 8004942:	9b07      	ldr	r3, [sp, #28]
 8004944:	2b00      	cmp	r3, #0
 8004946:	f43f adeb 	beq.w	8004520 <_strtod_l+0x80>
 800494a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800494c:	9804      	ldr	r0, [sp, #16]
 800494e:	f000 ff17 	bl	8005780 <_Bfree>
 8004952:	9906      	ldr	r1, [sp, #24]
 8004954:	9804      	ldr	r0, [sp, #16]
 8004956:	f000 ff13 	bl	8005780 <_Bfree>
 800495a:	4629      	mov	r1, r5
 800495c:	9804      	ldr	r0, [sp, #16]
 800495e:	f000 ff0f 	bl	8005780 <_Bfree>
 8004962:	9907      	ldr	r1, [sp, #28]
 8004964:	9804      	ldr	r0, [sp, #16]
 8004966:	f000 ff0b 	bl	8005780 <_Bfree>
 800496a:	4621      	mov	r1, r4
 800496c:	9804      	ldr	r0, [sp, #16]
 800496e:	f000 ff07 	bl	8005780 <_Bfree>
 8004972:	e5d5      	b.n	8004520 <_strtod_l+0x80>
 8004974:	4e2f      	ldr	r6, [pc, #188]	; (8004a34 <_strtod_l+0x594>)
 8004976:	2300      	movs	r3, #0
 8004978:	1124      	asrs	r4, r4, #4
 800497a:	4650      	mov	r0, sl
 800497c:	4659      	mov	r1, fp
 800497e:	4699      	mov	r9, r3
 8004980:	4637      	mov	r7, r6
 8004982:	2c01      	cmp	r4, #1
 8004984:	dc23      	bgt.n	80049ce <_strtod_l+0x52e>
 8004986:	b10b      	cbz	r3, 800498c <_strtod_l+0x4ec>
 8004988:	4682      	mov	sl, r0
 800498a:	468b      	mov	fp, r1
 800498c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004990:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 8004994:	4652      	mov	r2, sl
 8004996:	465b      	mov	r3, fp
 8004998:	e9d7 0100 	ldrd	r0, r1, [r7]
 800499c:	f7fb fe30 	bl	8000600 <__aeabi_dmul>
 80049a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80049a4:	468b      	mov	fp, r1
 80049a6:	460a      	mov	r2, r1
 80049a8:	0d1b      	lsrs	r3, r3, #20
 80049aa:	4923      	ldr	r1, [pc, #140]	; (8004a38 <_strtod_l+0x598>)
 80049ac:	051b      	lsls	r3, r3, #20
 80049ae:	428b      	cmp	r3, r1
 80049b0:	4682      	mov	sl, r0
 80049b2:	d8bb      	bhi.n	800492c <_strtod_l+0x48c>
 80049b4:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80049b8:	428b      	cmp	r3, r1
 80049ba:	bf86      	itte	hi
 80049bc:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8004a44 <_strtod_l+0x5a4>
 80049c0:	f04f 3aff 	movhi.w	sl, #4294967295
 80049c4:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80049c8:	2300      	movs	r3, #0
 80049ca:	9305      	str	r3, [sp, #20]
 80049cc:	e06d      	b.n	8004aaa <_strtod_l+0x60a>
 80049ce:	07e2      	lsls	r2, r4, #31
 80049d0:	d504      	bpl.n	80049dc <_strtod_l+0x53c>
 80049d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80049d6:	f7fb fe13 	bl	8000600 <__aeabi_dmul>
 80049da:	2301      	movs	r3, #1
 80049dc:	f109 0901 	add.w	r9, r9, #1
 80049e0:	1064      	asrs	r4, r4, #1
 80049e2:	3608      	adds	r6, #8
 80049e4:	e7cd      	b.n	8004982 <_strtod_l+0x4e2>
 80049e6:	d0ef      	beq.n	80049c8 <_strtod_l+0x528>
 80049e8:	4264      	negs	r4, r4
 80049ea:	f014 020f 	ands.w	r2, r4, #15
 80049ee:	d00a      	beq.n	8004a06 <_strtod_l+0x566>
 80049f0:	4b0f      	ldr	r3, [pc, #60]	; (8004a30 <_strtod_l+0x590>)
 80049f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049f6:	4650      	mov	r0, sl
 80049f8:	4659      	mov	r1, fp
 80049fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fe:	f7fb ff29 	bl	8000854 <__aeabi_ddiv>
 8004a02:	4682      	mov	sl, r0
 8004a04:	468b      	mov	fp, r1
 8004a06:	1124      	asrs	r4, r4, #4
 8004a08:	d0de      	beq.n	80049c8 <_strtod_l+0x528>
 8004a0a:	2c1f      	cmp	r4, #31
 8004a0c:	dd1c      	ble.n	8004a48 <_strtod_l+0x5a8>
 8004a0e:	2400      	movs	r4, #0
 8004a10:	4625      	mov	r5, r4
 8004a12:	9407      	str	r4, [sp, #28]
 8004a14:	9406      	str	r4, [sp, #24]
 8004a16:	9a04      	ldr	r2, [sp, #16]
 8004a18:	2322      	movs	r3, #34	; 0x22
 8004a1a:	f04f 0a00 	mov.w	sl, #0
 8004a1e:	f04f 0b00 	mov.w	fp, #0
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	e78d      	b.n	8004942 <_strtod_l+0x4a2>
 8004a26:	bf00      	nop
 8004a28:	08006811 	.word	0x08006811
 8004a2c:	08006828 	.word	0x08006828
 8004a30:	080068a0 	.word	0x080068a0
 8004a34:	08006878 	.word	0x08006878
 8004a38:	7ca00000 	.word	0x7ca00000
 8004a3c:	fff80000 	.word	0xfff80000
 8004a40:	7ff00000 	.word	0x7ff00000
 8004a44:	7fefffff 	.word	0x7fefffff
 8004a48:	f014 0310 	ands.w	r3, r4, #16
 8004a4c:	bf18      	it	ne
 8004a4e:	236a      	movne	r3, #106	; 0x6a
 8004a50:	4ea0      	ldr	r6, [pc, #640]	; (8004cd4 <_strtod_l+0x834>)
 8004a52:	9305      	str	r3, [sp, #20]
 8004a54:	4650      	mov	r0, sl
 8004a56:	4659      	mov	r1, fp
 8004a58:	2300      	movs	r3, #0
 8004a5a:	2c00      	cmp	r4, #0
 8004a5c:	f300 8106 	bgt.w	8004c6c <_strtod_l+0x7cc>
 8004a60:	b10b      	cbz	r3, 8004a66 <_strtod_l+0x5c6>
 8004a62:	4682      	mov	sl, r0
 8004a64:	468b      	mov	fp, r1
 8004a66:	9b05      	ldr	r3, [sp, #20]
 8004a68:	b1bb      	cbz	r3, 8004a9a <_strtod_l+0x5fa>
 8004a6a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8004a6e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	4659      	mov	r1, fp
 8004a76:	dd10      	ble.n	8004a9a <_strtod_l+0x5fa>
 8004a78:	2b1f      	cmp	r3, #31
 8004a7a:	f340 8101 	ble.w	8004c80 <_strtod_l+0x7e0>
 8004a7e:	2b34      	cmp	r3, #52	; 0x34
 8004a80:	bfde      	ittt	le
 8004a82:	3b20      	suble	r3, #32
 8004a84:	f04f 32ff 	movle.w	r2, #4294967295
 8004a88:	fa02 f303 	lslle.w	r3, r2, r3
 8004a8c:	f04f 0a00 	mov.w	sl, #0
 8004a90:	bfcc      	ite	gt
 8004a92:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004a96:	ea03 0b01 	andle.w	fp, r3, r1
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	4650      	mov	r0, sl
 8004aa0:	4659      	mov	r1, fp
 8004aa2:	f7fc f815 	bl	8000ad0 <__aeabi_dcmpeq>
 8004aa6:	2800      	cmp	r0, #0
 8004aa8:	d1b1      	bne.n	8004a0e <_strtod_l+0x56e>
 8004aaa:	9b07      	ldr	r3, [sp, #28]
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	9a06      	ldr	r2, [sp, #24]
 8004ab0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004ab2:	9804      	ldr	r0, [sp, #16]
 8004ab4:	462b      	mov	r3, r5
 8004ab6:	f000 feb5 	bl	8005824 <__s2b>
 8004aba:	9007      	str	r0, [sp, #28]
 8004abc:	2800      	cmp	r0, #0
 8004abe:	f43f af35 	beq.w	800492c <_strtod_l+0x48c>
 8004ac2:	f1b8 0f00 	cmp.w	r8, #0
 8004ac6:	f1c8 0300 	rsb	r3, r8, #0
 8004aca:	bfa8      	it	ge
 8004acc:	2300      	movge	r3, #0
 8004ace:	930e      	str	r3, [sp, #56]	; 0x38
 8004ad0:	2400      	movs	r4, #0
 8004ad2:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 8004ad6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ad8:	4625      	mov	r5, r4
 8004ada:	9b07      	ldr	r3, [sp, #28]
 8004adc:	9804      	ldr	r0, [sp, #16]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	f000 fe1a 	bl	8005718 <_Balloc>
 8004ae4:	9006      	str	r0, [sp, #24]
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	f43f af24 	beq.w	8004934 <_strtod_l+0x494>
 8004aec:	9b07      	ldr	r3, [sp, #28]
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	3202      	adds	r2, #2
 8004af2:	f103 010c 	add.w	r1, r3, #12
 8004af6:	0092      	lsls	r2, r2, #2
 8004af8:	300c      	adds	r0, #12
 8004afa:	f000 fe02 	bl	8005702 <memcpy>
 8004afe:	aa1c      	add	r2, sp, #112	; 0x70
 8004b00:	a91b      	add	r1, sp, #108	; 0x6c
 8004b02:	ec4b ab10 	vmov	d0, sl, fp
 8004b06:	9804      	ldr	r0, [sp, #16]
 8004b08:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004b0c:	f001 f93a 	bl	8005d84 <__d2b>
 8004b10:	901a      	str	r0, [sp, #104]	; 0x68
 8004b12:	2800      	cmp	r0, #0
 8004b14:	f43f af0e 	beq.w	8004934 <_strtod_l+0x494>
 8004b18:	2101      	movs	r1, #1
 8004b1a:	9804      	ldr	r0, [sp, #16]
 8004b1c:	f000 ff0e 	bl	800593c <__i2b>
 8004b20:	4605      	mov	r5, r0
 8004b22:	2800      	cmp	r0, #0
 8004b24:	f43f af06 	beq.w	8004934 <_strtod_l+0x494>
 8004b28:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004b2a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004b2c:	2e00      	cmp	r6, #0
 8004b2e:	bfab      	itete	ge
 8004b30:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004b32:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8004b34:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 8004b36:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 8004b3a:	bfac      	ite	ge
 8004b3c:	eb03 0806 	addge.w	r8, r3, r6
 8004b40:	1b9f      	sublt	r7, r3, r6
 8004b42:	9b05      	ldr	r3, [sp, #20]
 8004b44:	1af6      	subs	r6, r6, r3
 8004b46:	4416      	add	r6, r2
 8004b48:	4b63      	ldr	r3, [pc, #396]	; (8004cd8 <_strtod_l+0x838>)
 8004b4a:	3e01      	subs	r6, #1
 8004b4c:	429e      	cmp	r6, r3
 8004b4e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004b52:	f280 80a8 	bge.w	8004ca6 <_strtod_l+0x806>
 8004b56:	1b9b      	subs	r3, r3, r6
 8004b58:	2b1f      	cmp	r3, #31
 8004b5a:	eba2 0203 	sub.w	r2, r2, r3
 8004b5e:	f04f 0901 	mov.w	r9, #1
 8004b62:	f300 8094 	bgt.w	8004c8e <_strtod_l+0x7ee>
 8004b66:	fa09 f303 	lsl.w	r3, r9, r3
 8004b6a:	9314      	str	r3, [sp, #80]	; 0x50
 8004b6c:	2600      	movs	r6, #0
 8004b6e:	eb08 0902 	add.w	r9, r8, r2
 8004b72:	9b05      	ldr	r3, [sp, #20]
 8004b74:	45c8      	cmp	r8, r9
 8004b76:	4417      	add	r7, r2
 8004b78:	441f      	add	r7, r3
 8004b7a:	4643      	mov	r3, r8
 8004b7c:	bfa8      	it	ge
 8004b7e:	464b      	movge	r3, r9
 8004b80:	42bb      	cmp	r3, r7
 8004b82:	bfa8      	it	ge
 8004b84:	463b      	movge	r3, r7
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	bfc2      	ittt	gt
 8004b8a:	eba9 0903 	subgt.w	r9, r9, r3
 8004b8e:	1aff      	subgt	r7, r7, r3
 8004b90:	eba8 0803 	subgt.w	r8, r8, r3
 8004b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b96:	b1bb      	cbz	r3, 8004bc8 <_strtod_l+0x728>
 8004b98:	4629      	mov	r1, r5
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	9804      	ldr	r0, [sp, #16]
 8004b9e:	f000 ff63 	bl	8005a68 <__pow5mult>
 8004ba2:	4605      	mov	r5, r0
 8004ba4:	2800      	cmp	r0, #0
 8004ba6:	f43f aec5 	beq.w	8004934 <_strtod_l+0x494>
 8004baa:	4601      	mov	r1, r0
 8004bac:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004bae:	9804      	ldr	r0, [sp, #16]
 8004bb0:	f000 fecd 	bl	800594e <__multiply>
 8004bb4:	9008      	str	r0, [sp, #32]
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	f43f aebc 	beq.w	8004934 <_strtod_l+0x494>
 8004bbc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004bbe:	9804      	ldr	r0, [sp, #16]
 8004bc0:	f000 fdde 	bl	8005780 <_Bfree>
 8004bc4:	9b08      	ldr	r3, [sp, #32]
 8004bc6:	931a      	str	r3, [sp, #104]	; 0x68
 8004bc8:	f1b9 0f00 	cmp.w	r9, #0
 8004bcc:	dc6f      	bgt.n	8004cae <_strtod_l+0x80e>
 8004bce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d175      	bne.n	8004cc0 <_strtod_l+0x820>
 8004bd4:	2f00      	cmp	r7, #0
 8004bd6:	dd08      	ble.n	8004bea <_strtod_l+0x74a>
 8004bd8:	463a      	mov	r2, r7
 8004bda:	9906      	ldr	r1, [sp, #24]
 8004bdc:	9804      	ldr	r0, [sp, #16]
 8004bde:	f000 ff91 	bl	8005b04 <__lshift>
 8004be2:	9006      	str	r0, [sp, #24]
 8004be4:	2800      	cmp	r0, #0
 8004be6:	f43f aea5 	beq.w	8004934 <_strtod_l+0x494>
 8004bea:	f1b8 0f00 	cmp.w	r8, #0
 8004bee:	dd08      	ble.n	8004c02 <_strtod_l+0x762>
 8004bf0:	4629      	mov	r1, r5
 8004bf2:	4642      	mov	r2, r8
 8004bf4:	9804      	ldr	r0, [sp, #16]
 8004bf6:	f000 ff85 	bl	8005b04 <__lshift>
 8004bfa:	4605      	mov	r5, r0
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	f43f ae99 	beq.w	8004934 <_strtod_l+0x494>
 8004c02:	9a06      	ldr	r2, [sp, #24]
 8004c04:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004c06:	9804      	ldr	r0, [sp, #16]
 8004c08:	f000 ffe7 	bl	8005bda <__mdiff>
 8004c0c:	4604      	mov	r4, r0
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	f43f ae90 	beq.w	8004934 <_strtod_l+0x494>
 8004c14:	68c3      	ldr	r3, [r0, #12]
 8004c16:	9308      	str	r3, [sp, #32]
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60c3      	str	r3, [r0, #12]
 8004c1c:	4629      	mov	r1, r5
 8004c1e:	f000 ffc2 	bl	8005ba6 <__mcmp>
 8004c22:	2800      	cmp	r0, #0
 8004c24:	da5a      	bge.n	8004cdc <_strtod_l+0x83c>
 8004c26:	9b08      	ldr	r3, [sp, #32]
 8004c28:	b9e3      	cbnz	r3, 8004c64 <_strtod_l+0x7c4>
 8004c2a:	f1ba 0f00 	cmp.w	sl, #0
 8004c2e:	d119      	bne.n	8004c64 <_strtod_l+0x7c4>
 8004c30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c34:	b9b3      	cbnz	r3, 8004c64 <_strtod_l+0x7c4>
 8004c36:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004c3a:	0d1b      	lsrs	r3, r3, #20
 8004c3c:	051b      	lsls	r3, r3, #20
 8004c3e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004c42:	d90f      	bls.n	8004c64 <_strtod_l+0x7c4>
 8004c44:	6963      	ldr	r3, [r4, #20]
 8004c46:	b913      	cbnz	r3, 8004c4e <_strtod_l+0x7ae>
 8004c48:	6923      	ldr	r3, [r4, #16]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	dd0a      	ble.n	8004c64 <_strtod_l+0x7c4>
 8004c4e:	4621      	mov	r1, r4
 8004c50:	2201      	movs	r2, #1
 8004c52:	9804      	ldr	r0, [sp, #16]
 8004c54:	f000 ff56 	bl	8005b04 <__lshift>
 8004c58:	4629      	mov	r1, r5
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	f000 ffa3 	bl	8005ba6 <__mcmp>
 8004c60:	2800      	cmp	r0, #0
 8004c62:	dc6c      	bgt.n	8004d3e <_strtod_l+0x89e>
 8004c64:	9b05      	ldr	r3, [sp, #20]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d176      	bne.n	8004d58 <_strtod_l+0x8b8>
 8004c6a:	e66e      	b.n	800494a <_strtod_l+0x4aa>
 8004c6c:	07e2      	lsls	r2, r4, #31
 8004c6e:	d504      	bpl.n	8004c7a <_strtod_l+0x7da>
 8004c70:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c74:	f7fb fcc4 	bl	8000600 <__aeabi_dmul>
 8004c78:	2301      	movs	r3, #1
 8004c7a:	1064      	asrs	r4, r4, #1
 8004c7c:	3608      	adds	r6, #8
 8004c7e:	e6ec      	b.n	8004a5a <_strtod_l+0x5ba>
 8004c80:	f04f 32ff 	mov.w	r2, #4294967295
 8004c84:	fa02 f303 	lsl.w	r3, r2, r3
 8004c88:	ea03 0a0a 	and.w	sl, r3, sl
 8004c8c:	e705      	b.n	8004a9a <_strtod_l+0x5fa>
 8004c8e:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8004c92:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8004c96:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8004c9a:	36e2      	adds	r6, #226	; 0xe2
 8004c9c:	fa09 f606 	lsl.w	r6, r9, r6
 8004ca0:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 8004ca4:	e763      	b.n	8004b6e <_strtod_l+0x6ce>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	2600      	movs	r6, #0
 8004caa:	9314      	str	r3, [sp, #80]	; 0x50
 8004cac:	e75f      	b.n	8004b6e <_strtod_l+0x6ce>
 8004cae:	464a      	mov	r2, r9
 8004cb0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004cb2:	9804      	ldr	r0, [sp, #16]
 8004cb4:	f000 ff26 	bl	8005b04 <__lshift>
 8004cb8:	901a      	str	r0, [sp, #104]	; 0x68
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	d187      	bne.n	8004bce <_strtod_l+0x72e>
 8004cbe:	e639      	b.n	8004934 <_strtod_l+0x494>
 8004cc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004cc2:	9906      	ldr	r1, [sp, #24]
 8004cc4:	9804      	ldr	r0, [sp, #16]
 8004cc6:	f000 fecf 	bl	8005a68 <__pow5mult>
 8004cca:	9006      	str	r0, [sp, #24]
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	d181      	bne.n	8004bd4 <_strtod_l+0x734>
 8004cd0:	e630      	b.n	8004934 <_strtod_l+0x494>
 8004cd2:	bf00      	nop
 8004cd4:	08006840 	.word	0x08006840
 8004cd8:	fffffc02 	.word	0xfffffc02
 8004cdc:	f040 8086 	bne.w	8004dec <_strtod_l+0x94c>
 8004ce0:	9a08      	ldr	r2, [sp, #32]
 8004ce2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004ce6:	b332      	cbz	r2, 8004d36 <_strtod_l+0x896>
 8004ce8:	4aad      	ldr	r2, [pc, #692]	; (8004fa0 <_strtod_l+0xb00>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	4659      	mov	r1, fp
 8004cee:	d152      	bne.n	8004d96 <_strtod_l+0x8f6>
 8004cf0:	9b05      	ldr	r3, [sp, #20]
 8004cf2:	4650      	mov	r0, sl
 8004cf4:	b1d3      	cbz	r3, 8004d2c <_strtod_l+0x88c>
 8004cf6:	4aab      	ldr	r2, [pc, #684]	; (8004fa4 <_strtod_l+0xb04>)
 8004cf8:	400a      	ands	r2, r1
 8004cfa:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004cfe:	f04f 37ff 	mov.w	r7, #4294967295
 8004d02:	d816      	bhi.n	8004d32 <_strtod_l+0x892>
 8004d04:	0d12      	lsrs	r2, r2, #20
 8004d06:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004d0a:	fa07 f303 	lsl.w	r3, r7, r3
 8004d0e:	4283      	cmp	r3, r0
 8004d10:	d141      	bne.n	8004d96 <_strtod_l+0x8f6>
 8004d12:	4aa5      	ldr	r2, [pc, #660]	; (8004fa8 <_strtod_l+0xb08>)
 8004d14:	4291      	cmp	r1, r2
 8004d16:	d102      	bne.n	8004d1e <_strtod_l+0x87e>
 8004d18:	3301      	adds	r3, #1
 8004d1a:	f43f ae0b 	beq.w	8004934 <_strtod_l+0x494>
 8004d1e:	4ba1      	ldr	r3, [pc, #644]	; (8004fa4 <_strtod_l+0xb04>)
 8004d20:	400b      	ands	r3, r1
 8004d22:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004d26:	f04f 0a00 	mov.w	sl, #0
 8004d2a:	e79b      	b.n	8004c64 <_strtod_l+0x7c4>
 8004d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d30:	e7ed      	b.n	8004d0e <_strtod_l+0x86e>
 8004d32:	463b      	mov	r3, r7
 8004d34:	e7eb      	b.n	8004d0e <_strtod_l+0x86e>
 8004d36:	bb73      	cbnz	r3, 8004d96 <_strtod_l+0x8f6>
 8004d38:	f1ba 0f00 	cmp.w	sl, #0
 8004d3c:	d12b      	bne.n	8004d96 <_strtod_l+0x8f6>
 8004d3e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004d42:	9a05      	ldr	r2, [sp, #20]
 8004d44:	0d1b      	lsrs	r3, r3, #20
 8004d46:	051b      	lsls	r3, r3, #20
 8004d48:	b1e2      	cbz	r2, 8004d84 <_strtod_l+0x8e4>
 8004d4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004d4e:	dc19      	bgt.n	8004d84 <_strtod_l+0x8e4>
 8004d50:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8004d54:	f77f ae5f 	ble.w	8004a16 <_strtod_l+0x576>
 8004d58:	4b94      	ldr	r3, [pc, #592]	; (8004fac <_strtod_l+0xb0c>)
 8004d5a:	930d      	str	r3, [sp, #52]	; 0x34
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	930c      	str	r3, [sp, #48]	; 0x30
 8004d60:	4650      	mov	r0, sl
 8004d62:	4659      	mov	r1, fp
 8004d64:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004d68:	f7fb fc4a 	bl	8000600 <__aeabi_dmul>
 8004d6c:	4682      	mov	sl, r0
 8004d6e:	468b      	mov	fp, r1
 8004d70:	2900      	cmp	r1, #0
 8004d72:	f47f adea 	bne.w	800494a <_strtod_l+0x4aa>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	f47f ade7 	bne.w	800494a <_strtod_l+0x4aa>
 8004d7c:	9a04      	ldr	r2, [sp, #16]
 8004d7e:	2322      	movs	r3, #34	; 0x22
 8004d80:	6013      	str	r3, [r2, #0]
 8004d82:	e5e2      	b.n	800494a <_strtod_l+0x4aa>
 8004d84:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004d88:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004d8c:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004d90:	f04f 3aff 	mov.w	sl, #4294967295
 8004d94:	e766      	b.n	8004c64 <_strtod_l+0x7c4>
 8004d96:	b19e      	cbz	r6, 8004dc0 <_strtod_l+0x920>
 8004d98:	ea16 0f0b 	tst.w	r6, fp
 8004d9c:	f43f af62 	beq.w	8004c64 <_strtod_l+0x7c4>
 8004da0:	9b08      	ldr	r3, [sp, #32]
 8004da2:	9a05      	ldr	r2, [sp, #20]
 8004da4:	4650      	mov	r0, sl
 8004da6:	4659      	mov	r1, fp
 8004da8:	b173      	cbz	r3, 8004dc8 <_strtod_l+0x928>
 8004daa:	f7ff fb5b 	bl	8004464 <sulp>
 8004dae:	4602      	mov	r2, r0
 8004db0:	460b      	mov	r3, r1
 8004db2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004db6:	f7fb fa71 	bl	800029c <__adddf3>
 8004dba:	4682      	mov	sl, r0
 8004dbc:	468b      	mov	fp, r1
 8004dbe:	e751      	b.n	8004c64 <_strtod_l+0x7c4>
 8004dc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004dc2:	ea13 0f0a 	tst.w	r3, sl
 8004dc6:	e7e9      	b.n	8004d9c <_strtod_l+0x8fc>
 8004dc8:	f7ff fb4c 	bl	8004464 <sulp>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	460b      	mov	r3, r1
 8004dd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004dd4:	f7fb fa60 	bl	8000298 <__aeabi_dsub>
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2300      	movs	r3, #0
 8004ddc:	4682      	mov	sl, r0
 8004dde:	468b      	mov	fp, r1
 8004de0:	f7fb fe76 	bl	8000ad0 <__aeabi_dcmpeq>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	f47f ae16 	bne.w	8004a16 <_strtod_l+0x576>
 8004dea:	e73b      	b.n	8004c64 <_strtod_l+0x7c4>
 8004dec:	4629      	mov	r1, r5
 8004dee:	4620      	mov	r0, r4
 8004df0:	f001 f817 	bl	8005e22 <__ratio>
 8004df4:	ec57 6b10 	vmov	r6, r7, d0
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004dfe:	ee10 0a10 	vmov	r0, s0
 8004e02:	4639      	mov	r1, r7
 8004e04:	f7fb fe78 	bl	8000af8 <__aeabi_dcmple>
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	d074      	beq.n	8004ef6 <_strtod_l+0xa56>
 8004e0c:	9b08      	ldr	r3, [sp, #32]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d046      	beq.n	8004ea0 <_strtod_l+0xa00>
 8004e12:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8004fb0 <_strtod_l+0xb10>
 8004e16:	f04f 0800 	mov.w	r8, #0
 8004e1a:	4f65      	ldr	r7, [pc, #404]	; (8004fb0 <_strtod_l+0xb10>)
 8004e1c:	2600      	movs	r6, #0
 8004e1e:	4b61      	ldr	r3, [pc, #388]	; (8004fa4 <_strtod_l+0xb04>)
 8004e20:	ea0b 0303 	and.w	r3, fp, r3
 8004e24:	9314      	str	r3, [sp, #80]	; 0x50
 8004e26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004e28:	4b62      	ldr	r3, [pc, #392]	; (8004fb4 <_strtod_l+0xb14>)
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	f040 80ca 	bne.w	8004fc4 <_strtod_l+0xb24>
 8004e30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e34:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004e38:	ec4b ab10 	vmov	d0, sl, fp
 8004e3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004e40:	f000 ff2a 	bl	8005c98 <__ulp>
 8004e44:	4640      	mov	r0, r8
 8004e46:	ec53 2b10 	vmov	r2, r3, d0
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	f7fb fbd8 	bl	8000600 <__aeabi_dmul>
 8004e50:	4652      	mov	r2, sl
 8004e52:	465b      	mov	r3, fp
 8004e54:	f7fb fa22 	bl	800029c <__adddf3>
 8004e58:	4a52      	ldr	r2, [pc, #328]	; (8004fa4 <_strtod_l+0xb04>)
 8004e5a:	4b57      	ldr	r3, [pc, #348]	; (8004fb8 <_strtod_l+0xb18>)
 8004e5c:	400a      	ands	r2, r1
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	4682      	mov	sl, r0
 8004e62:	d95c      	bls.n	8004f1e <_strtod_l+0xa7e>
 8004e64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e66:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d103      	bne.n	8004e76 <_strtod_l+0x9d6>
 8004e6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e70:	3301      	adds	r3, #1
 8004e72:	f43f ad5f 	beq.w	8004934 <_strtod_l+0x494>
 8004e76:	f8df b130 	ldr.w	fp, [pc, #304]	; 8004fa8 <_strtod_l+0xb08>
 8004e7a:	f04f 3aff 	mov.w	sl, #4294967295
 8004e7e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004e80:	9804      	ldr	r0, [sp, #16]
 8004e82:	f000 fc7d 	bl	8005780 <_Bfree>
 8004e86:	9906      	ldr	r1, [sp, #24]
 8004e88:	9804      	ldr	r0, [sp, #16]
 8004e8a:	f000 fc79 	bl	8005780 <_Bfree>
 8004e8e:	4629      	mov	r1, r5
 8004e90:	9804      	ldr	r0, [sp, #16]
 8004e92:	f000 fc75 	bl	8005780 <_Bfree>
 8004e96:	4621      	mov	r1, r4
 8004e98:	9804      	ldr	r0, [sp, #16]
 8004e9a:	f000 fc71 	bl	8005780 <_Bfree>
 8004e9e:	e61c      	b.n	8004ada <_strtod_l+0x63a>
 8004ea0:	f1ba 0f00 	cmp.w	sl, #0
 8004ea4:	d118      	bne.n	8004ed8 <_strtod_l+0xa38>
 8004ea6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004eaa:	b9e3      	cbnz	r3, 8004ee6 <_strtod_l+0xa46>
 8004eac:	2200      	movs	r2, #0
 8004eae:	4b40      	ldr	r3, [pc, #256]	; (8004fb0 <_strtod_l+0xb10>)
 8004eb0:	4630      	mov	r0, r6
 8004eb2:	4639      	mov	r1, r7
 8004eb4:	f7fb fe16 	bl	8000ae4 <__aeabi_dcmplt>
 8004eb8:	b9d0      	cbnz	r0, 8004ef0 <_strtod_l+0xa50>
 8004eba:	4630      	mov	r0, r6
 8004ebc:	4639      	mov	r1, r7
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	4b3e      	ldr	r3, [pc, #248]	; (8004fbc <_strtod_l+0xb1c>)
 8004ec2:	f7fb fb9d 	bl	8000600 <__aeabi_dmul>
 8004ec6:	4606      	mov	r6, r0
 8004ec8:	460f      	mov	r7, r1
 8004eca:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8004ece:	9616      	str	r6, [sp, #88]	; 0x58
 8004ed0:	9317      	str	r3, [sp, #92]	; 0x5c
 8004ed2:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8004ed6:	e7a2      	b.n	8004e1e <_strtod_l+0x97e>
 8004ed8:	f1ba 0f01 	cmp.w	sl, #1
 8004edc:	d103      	bne.n	8004ee6 <_strtod_l+0xa46>
 8004ede:	f1bb 0f00 	cmp.w	fp, #0
 8004ee2:	f43f ad98 	beq.w	8004a16 <_strtod_l+0x576>
 8004ee6:	f04f 0800 	mov.w	r8, #0
 8004eea:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8004fc0 <_strtod_l+0xb20>
 8004eee:	e794      	b.n	8004e1a <_strtod_l+0x97a>
 8004ef0:	2600      	movs	r6, #0
 8004ef2:	4f32      	ldr	r7, [pc, #200]	; (8004fbc <_strtod_l+0xb1c>)
 8004ef4:	e7e9      	b.n	8004eca <_strtod_l+0xa2a>
 8004ef6:	4b31      	ldr	r3, [pc, #196]	; (8004fbc <_strtod_l+0xb1c>)
 8004ef8:	4630      	mov	r0, r6
 8004efa:	4639      	mov	r1, r7
 8004efc:	2200      	movs	r2, #0
 8004efe:	f7fb fb7f 	bl	8000600 <__aeabi_dmul>
 8004f02:	9b08      	ldr	r3, [sp, #32]
 8004f04:	4606      	mov	r6, r0
 8004f06:	460f      	mov	r7, r1
 8004f08:	b933      	cbnz	r3, 8004f18 <_strtod_l+0xa78>
 8004f0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f0e:	9010      	str	r0, [sp, #64]	; 0x40
 8004f10:	9311      	str	r3, [sp, #68]	; 0x44
 8004f12:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8004f16:	e782      	b.n	8004e1e <_strtod_l+0x97e>
 8004f18:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8004f1c:	e7f9      	b.n	8004f12 <_strtod_l+0xa72>
 8004f1e:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8004f22:	9b05      	ldr	r3, [sp, #20]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1aa      	bne.n	8004e7e <_strtod_l+0x9de>
 8004f28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004f2c:	0d1b      	lsrs	r3, r3, #20
 8004f2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004f30:	051b      	lsls	r3, r3, #20
 8004f32:	429a      	cmp	r2, r3
 8004f34:	46d8      	mov	r8, fp
 8004f36:	d1a2      	bne.n	8004e7e <_strtod_l+0x9de>
 8004f38:	4639      	mov	r1, r7
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f7fb fe10 	bl	8000b60 <__aeabi_d2iz>
 8004f40:	f7fb faf8 	bl	8000534 <__aeabi_i2d>
 8004f44:	460b      	mov	r3, r1
 8004f46:	4602      	mov	r2, r0
 8004f48:	4639      	mov	r1, r7
 8004f4a:	4630      	mov	r0, r6
 8004f4c:	f7fb f9a4 	bl	8000298 <__aeabi_dsub>
 8004f50:	9b08      	ldr	r3, [sp, #32]
 8004f52:	4606      	mov	r6, r0
 8004f54:	460f      	mov	r7, r1
 8004f56:	b933      	cbnz	r3, 8004f66 <_strtod_l+0xac6>
 8004f58:	f1ba 0f00 	cmp.w	sl, #0
 8004f5c:	d103      	bne.n	8004f66 <_strtod_l+0xac6>
 8004f5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d068      	beq.n	8005038 <_strtod_l+0xb98>
 8004f66:	a30a      	add	r3, pc, #40	; (adr r3, 8004f90 <_strtod_l+0xaf0>)
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	4639      	mov	r1, r7
 8004f70:	f7fb fdb8 	bl	8000ae4 <__aeabi_dcmplt>
 8004f74:	2800      	cmp	r0, #0
 8004f76:	f47f ace8 	bne.w	800494a <_strtod_l+0x4aa>
 8004f7a:	a307      	add	r3, pc, #28	; (adr r3, 8004f98 <_strtod_l+0xaf8>)
 8004f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f80:	4630      	mov	r0, r6
 8004f82:	4639      	mov	r1, r7
 8004f84:	f7fb fdcc 	bl	8000b20 <__aeabi_dcmpgt>
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	f43f af78 	beq.w	8004e7e <_strtod_l+0x9de>
 8004f8e:	e4dc      	b.n	800494a <_strtod_l+0x4aa>
 8004f90:	94a03595 	.word	0x94a03595
 8004f94:	3fdfffff 	.word	0x3fdfffff
 8004f98:	35afe535 	.word	0x35afe535
 8004f9c:	3fe00000 	.word	0x3fe00000
 8004fa0:	000fffff 	.word	0x000fffff
 8004fa4:	7ff00000 	.word	0x7ff00000
 8004fa8:	7fefffff 	.word	0x7fefffff
 8004fac:	39500000 	.word	0x39500000
 8004fb0:	3ff00000 	.word	0x3ff00000
 8004fb4:	7fe00000 	.word	0x7fe00000
 8004fb8:	7c9fffff 	.word	0x7c9fffff
 8004fbc:	3fe00000 	.word	0x3fe00000
 8004fc0:	bff00000 	.word	0xbff00000
 8004fc4:	9b05      	ldr	r3, [sp, #20]
 8004fc6:	b31b      	cbz	r3, 8005010 <_strtod_l+0xb70>
 8004fc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004fca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004fce:	d81f      	bhi.n	8005010 <_strtod_l+0xb70>
 8004fd0:	a325      	add	r3, pc, #148	; (adr r3, 8005068 <_strtod_l+0xbc8>)
 8004fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	4639      	mov	r1, r7
 8004fda:	f7fb fd8d 	bl	8000af8 <__aeabi_dcmple>
 8004fde:	b190      	cbz	r0, 8005006 <_strtod_l+0xb66>
 8004fe0:	4639      	mov	r1, r7
 8004fe2:	4630      	mov	r0, r6
 8004fe4:	f7fb fde4 	bl	8000bb0 <__aeabi_d2uiz>
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	bf08      	it	eq
 8004fec:	2001      	moveq	r0, #1
 8004fee:	f7fb fa91 	bl	8000514 <__aeabi_ui2d>
 8004ff2:	9b08      	ldr	r3, [sp, #32]
 8004ff4:	4606      	mov	r6, r0
 8004ff6:	460f      	mov	r7, r1
 8004ff8:	b9db      	cbnz	r3, 8005032 <_strtod_l+0xb92>
 8004ffa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ffe:	9012      	str	r0, [sp, #72]	; 0x48
 8005000:	9313      	str	r3, [sp, #76]	; 0x4c
 8005002:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 8005006:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005008:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 800500c:	eba3 0902 	sub.w	r9, r3, r2
 8005010:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005014:	f000 fe40 	bl	8005c98 <__ulp>
 8005018:	4640      	mov	r0, r8
 800501a:	ec53 2b10 	vmov	r2, r3, d0
 800501e:	4649      	mov	r1, r9
 8005020:	f7fb faee 	bl	8000600 <__aeabi_dmul>
 8005024:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005028:	f7fb f938 	bl	800029c <__adddf3>
 800502c:	4682      	mov	sl, r0
 800502e:	468b      	mov	fp, r1
 8005030:	e777      	b.n	8004f22 <_strtod_l+0xa82>
 8005032:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005036:	e7e4      	b.n	8005002 <_strtod_l+0xb62>
 8005038:	a30d      	add	r3, pc, #52	; (adr r3, 8005070 <_strtod_l+0xbd0>)
 800503a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503e:	f7fb fd51 	bl	8000ae4 <__aeabi_dcmplt>
 8005042:	e7a1      	b.n	8004f88 <_strtod_l+0xae8>
 8005044:	2300      	movs	r3, #0
 8005046:	9309      	str	r3, [sp, #36]	; 0x24
 8005048:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800504a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800504c:	6013      	str	r3, [r2, #0]
 800504e:	f7ff ba6b 	b.w	8004528 <_strtod_l+0x88>
 8005052:	2b65      	cmp	r3, #101	; 0x65
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f43f abb6 	beq.w	80047c8 <_strtod_l+0x328>
 800505c:	4615      	mov	r5, r2
 800505e:	2101      	movs	r1, #1
 8005060:	f7ff badc 	b.w	800461c <_strtod_l+0x17c>
 8005064:	f3af 8000 	nop.w
 8005068:	ffc00000 	.word	0xffc00000
 800506c:	41dfffff 	.word	0x41dfffff
 8005070:	94a03595 	.word	0x94a03595
 8005074:	3fcfffff 	.word	0x3fcfffff

08005078 <strtod>:
 8005078:	4b07      	ldr	r3, [pc, #28]	; (8005098 <strtod+0x20>)
 800507a:	4a08      	ldr	r2, [pc, #32]	; (800509c <strtod+0x24>)
 800507c:	b410      	push	{r4}
 800507e:	681c      	ldr	r4, [r3, #0]
 8005080:	6a23      	ldr	r3, [r4, #32]
 8005082:	2b00      	cmp	r3, #0
 8005084:	bf08      	it	eq
 8005086:	4613      	moveq	r3, r2
 8005088:	460a      	mov	r2, r1
 800508a:	4601      	mov	r1, r0
 800508c:	4620      	mov	r0, r4
 800508e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005092:	f7ff ba05 	b.w	80044a0 <_strtod_l>
 8005096:	bf00      	nop
 8005098:	20000028 	.word	0x20000028
 800509c:	2000008c 	.word	0x2000008c

080050a0 <rshift>:
 80050a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050a2:	6906      	ldr	r6, [r0, #16]
 80050a4:	114b      	asrs	r3, r1, #5
 80050a6:	42b3      	cmp	r3, r6
 80050a8:	f100 0514 	add.w	r5, r0, #20
 80050ac:	da2b      	bge.n	8005106 <rshift+0x66>
 80050ae:	f011 011f 	ands.w	r1, r1, #31
 80050b2:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 80050b6:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 80050ba:	d108      	bne.n	80050ce <rshift+0x2e>
 80050bc:	4629      	mov	r1, r5
 80050be:	42b2      	cmp	r2, r6
 80050c0:	460b      	mov	r3, r1
 80050c2:	d210      	bcs.n	80050e6 <rshift+0x46>
 80050c4:	f852 3b04 	ldr.w	r3, [r2], #4
 80050c8:	f841 3b04 	str.w	r3, [r1], #4
 80050cc:	e7f7      	b.n	80050be <rshift+0x1e>
 80050ce:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 80050d2:	f1c1 0e20 	rsb	lr, r1, #32
 80050d6:	3204      	adds	r2, #4
 80050d8:	40cc      	lsrs	r4, r1
 80050da:	462b      	mov	r3, r5
 80050dc:	42b2      	cmp	r2, r6
 80050de:	d308      	bcc.n	80050f2 <rshift+0x52>
 80050e0:	601c      	str	r4, [r3, #0]
 80050e2:	b104      	cbz	r4, 80050e6 <rshift+0x46>
 80050e4:	3304      	adds	r3, #4
 80050e6:	1b5b      	subs	r3, r3, r5
 80050e8:	109b      	asrs	r3, r3, #2
 80050ea:	6103      	str	r3, [r0, #16]
 80050ec:	b903      	cbnz	r3, 80050f0 <rshift+0x50>
 80050ee:	6143      	str	r3, [r0, #20]
 80050f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050f2:	6817      	ldr	r7, [r2, #0]
 80050f4:	fa07 f70e 	lsl.w	r7, r7, lr
 80050f8:	433c      	orrs	r4, r7
 80050fa:	f843 4b04 	str.w	r4, [r3], #4
 80050fe:	f852 4b04 	ldr.w	r4, [r2], #4
 8005102:	40cc      	lsrs	r4, r1
 8005104:	e7ea      	b.n	80050dc <rshift+0x3c>
 8005106:	462b      	mov	r3, r5
 8005108:	e7ed      	b.n	80050e6 <rshift+0x46>

0800510a <__hexdig_fun>:
 800510a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800510e:	2b09      	cmp	r3, #9
 8005110:	d802      	bhi.n	8005118 <__hexdig_fun+0xe>
 8005112:	3820      	subs	r0, #32
 8005114:	b2c0      	uxtb	r0, r0
 8005116:	4770      	bx	lr
 8005118:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800511c:	2b05      	cmp	r3, #5
 800511e:	d801      	bhi.n	8005124 <__hexdig_fun+0x1a>
 8005120:	3847      	subs	r0, #71	; 0x47
 8005122:	e7f7      	b.n	8005114 <__hexdig_fun+0xa>
 8005124:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005128:	2b05      	cmp	r3, #5
 800512a:	d801      	bhi.n	8005130 <__hexdig_fun+0x26>
 800512c:	3827      	subs	r0, #39	; 0x27
 800512e:	e7f1      	b.n	8005114 <__hexdig_fun+0xa>
 8005130:	2000      	movs	r0, #0
 8005132:	4770      	bx	lr

08005134 <__gethex>:
 8005134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005138:	b08b      	sub	sp, #44	; 0x2c
 800513a:	468a      	mov	sl, r1
 800513c:	9002      	str	r0, [sp, #8]
 800513e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005140:	9306      	str	r3, [sp, #24]
 8005142:	4690      	mov	r8, r2
 8005144:	f000 fac9 	bl	80056da <__localeconv_l>
 8005148:	6803      	ldr	r3, [r0, #0]
 800514a:	9303      	str	r3, [sp, #12]
 800514c:	4618      	mov	r0, r3
 800514e:	f7fb f847 	bl	80001e0 <strlen>
 8005152:	9b03      	ldr	r3, [sp, #12]
 8005154:	9001      	str	r0, [sp, #4]
 8005156:	4403      	add	r3, r0
 8005158:	f04f 0b00 	mov.w	fp, #0
 800515c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005160:	9307      	str	r3, [sp, #28]
 8005162:	f8da 3000 	ldr.w	r3, [sl]
 8005166:	3302      	adds	r3, #2
 8005168:	461f      	mov	r7, r3
 800516a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800516e:	2830      	cmp	r0, #48	; 0x30
 8005170:	d06c      	beq.n	800524c <__gethex+0x118>
 8005172:	f7ff ffca 	bl	800510a <__hexdig_fun>
 8005176:	4604      	mov	r4, r0
 8005178:	2800      	cmp	r0, #0
 800517a:	d16a      	bne.n	8005252 <__gethex+0x11e>
 800517c:	9a01      	ldr	r2, [sp, #4]
 800517e:	9903      	ldr	r1, [sp, #12]
 8005180:	4638      	mov	r0, r7
 8005182:	f001 fa17 	bl	80065b4 <strncmp>
 8005186:	2800      	cmp	r0, #0
 8005188:	d166      	bne.n	8005258 <__gethex+0x124>
 800518a:	9b01      	ldr	r3, [sp, #4]
 800518c:	5cf8      	ldrb	r0, [r7, r3]
 800518e:	18fe      	adds	r6, r7, r3
 8005190:	f7ff ffbb 	bl	800510a <__hexdig_fun>
 8005194:	2800      	cmp	r0, #0
 8005196:	d062      	beq.n	800525e <__gethex+0x12a>
 8005198:	4633      	mov	r3, r6
 800519a:	7818      	ldrb	r0, [r3, #0]
 800519c:	2830      	cmp	r0, #48	; 0x30
 800519e:	461f      	mov	r7, r3
 80051a0:	f103 0301 	add.w	r3, r3, #1
 80051a4:	d0f9      	beq.n	800519a <__gethex+0x66>
 80051a6:	f7ff ffb0 	bl	800510a <__hexdig_fun>
 80051aa:	fab0 f580 	clz	r5, r0
 80051ae:	096d      	lsrs	r5, r5, #5
 80051b0:	4634      	mov	r4, r6
 80051b2:	f04f 0b01 	mov.w	fp, #1
 80051b6:	463a      	mov	r2, r7
 80051b8:	4616      	mov	r6, r2
 80051ba:	3201      	adds	r2, #1
 80051bc:	7830      	ldrb	r0, [r6, #0]
 80051be:	f7ff ffa4 	bl	800510a <__hexdig_fun>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d1f8      	bne.n	80051b8 <__gethex+0x84>
 80051c6:	9a01      	ldr	r2, [sp, #4]
 80051c8:	9903      	ldr	r1, [sp, #12]
 80051ca:	4630      	mov	r0, r6
 80051cc:	f001 f9f2 	bl	80065b4 <strncmp>
 80051d0:	b950      	cbnz	r0, 80051e8 <__gethex+0xb4>
 80051d2:	b954      	cbnz	r4, 80051ea <__gethex+0xb6>
 80051d4:	9b01      	ldr	r3, [sp, #4]
 80051d6:	18f4      	adds	r4, r6, r3
 80051d8:	4622      	mov	r2, r4
 80051da:	4616      	mov	r6, r2
 80051dc:	3201      	adds	r2, #1
 80051de:	7830      	ldrb	r0, [r6, #0]
 80051e0:	f7ff ff93 	bl	800510a <__hexdig_fun>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d1f8      	bne.n	80051da <__gethex+0xa6>
 80051e8:	b10c      	cbz	r4, 80051ee <__gethex+0xba>
 80051ea:	1ba4      	subs	r4, r4, r6
 80051ec:	00a4      	lsls	r4, r4, #2
 80051ee:	7833      	ldrb	r3, [r6, #0]
 80051f0:	2b50      	cmp	r3, #80	; 0x50
 80051f2:	d001      	beq.n	80051f8 <__gethex+0xc4>
 80051f4:	2b70      	cmp	r3, #112	; 0x70
 80051f6:	d140      	bne.n	800527a <__gethex+0x146>
 80051f8:	7873      	ldrb	r3, [r6, #1]
 80051fa:	2b2b      	cmp	r3, #43	; 0x2b
 80051fc:	d035      	beq.n	800526a <__gethex+0x136>
 80051fe:	2b2d      	cmp	r3, #45	; 0x2d
 8005200:	d02f      	beq.n	8005262 <__gethex+0x12e>
 8005202:	1c71      	adds	r1, r6, #1
 8005204:	f04f 0900 	mov.w	r9, #0
 8005208:	7808      	ldrb	r0, [r1, #0]
 800520a:	f7ff ff7e 	bl	800510a <__hexdig_fun>
 800520e:	1e43      	subs	r3, r0, #1
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b18      	cmp	r3, #24
 8005214:	d831      	bhi.n	800527a <__gethex+0x146>
 8005216:	f1a0 0210 	sub.w	r2, r0, #16
 800521a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800521e:	f7ff ff74 	bl	800510a <__hexdig_fun>
 8005222:	1e43      	subs	r3, r0, #1
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b18      	cmp	r3, #24
 8005228:	d922      	bls.n	8005270 <__gethex+0x13c>
 800522a:	f1b9 0f00 	cmp.w	r9, #0
 800522e:	d000      	beq.n	8005232 <__gethex+0xfe>
 8005230:	4252      	negs	r2, r2
 8005232:	4414      	add	r4, r2
 8005234:	f8ca 1000 	str.w	r1, [sl]
 8005238:	b30d      	cbz	r5, 800527e <__gethex+0x14a>
 800523a:	f1bb 0f00 	cmp.w	fp, #0
 800523e:	bf14      	ite	ne
 8005240:	2700      	movne	r7, #0
 8005242:	2706      	moveq	r7, #6
 8005244:	4638      	mov	r0, r7
 8005246:	b00b      	add	sp, #44	; 0x2c
 8005248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524c:	f10b 0b01 	add.w	fp, fp, #1
 8005250:	e78a      	b.n	8005168 <__gethex+0x34>
 8005252:	2500      	movs	r5, #0
 8005254:	462c      	mov	r4, r5
 8005256:	e7ae      	b.n	80051b6 <__gethex+0x82>
 8005258:	463e      	mov	r6, r7
 800525a:	2501      	movs	r5, #1
 800525c:	e7c7      	b.n	80051ee <__gethex+0xba>
 800525e:	4604      	mov	r4, r0
 8005260:	e7fb      	b.n	800525a <__gethex+0x126>
 8005262:	f04f 0901 	mov.w	r9, #1
 8005266:	1cb1      	adds	r1, r6, #2
 8005268:	e7ce      	b.n	8005208 <__gethex+0xd4>
 800526a:	f04f 0900 	mov.w	r9, #0
 800526e:	e7fa      	b.n	8005266 <__gethex+0x132>
 8005270:	230a      	movs	r3, #10
 8005272:	fb03 0202 	mla	r2, r3, r2, r0
 8005276:	3a10      	subs	r2, #16
 8005278:	e7cf      	b.n	800521a <__gethex+0xe6>
 800527a:	4631      	mov	r1, r6
 800527c:	e7da      	b.n	8005234 <__gethex+0x100>
 800527e:	1bf3      	subs	r3, r6, r7
 8005280:	3b01      	subs	r3, #1
 8005282:	4629      	mov	r1, r5
 8005284:	2b07      	cmp	r3, #7
 8005286:	dc49      	bgt.n	800531c <__gethex+0x1e8>
 8005288:	9802      	ldr	r0, [sp, #8]
 800528a:	f000 fa45 	bl	8005718 <_Balloc>
 800528e:	9b01      	ldr	r3, [sp, #4]
 8005290:	f100 0914 	add.w	r9, r0, #20
 8005294:	f04f 0b00 	mov.w	fp, #0
 8005298:	f1c3 0301 	rsb	r3, r3, #1
 800529c:	4605      	mov	r5, r0
 800529e:	f8cd 9010 	str.w	r9, [sp, #16]
 80052a2:	46da      	mov	sl, fp
 80052a4:	9308      	str	r3, [sp, #32]
 80052a6:	42b7      	cmp	r7, r6
 80052a8:	d33b      	bcc.n	8005322 <__gethex+0x1ee>
 80052aa:	9804      	ldr	r0, [sp, #16]
 80052ac:	f840 ab04 	str.w	sl, [r0], #4
 80052b0:	eba0 0009 	sub.w	r0, r0, r9
 80052b4:	1080      	asrs	r0, r0, #2
 80052b6:	6128      	str	r0, [r5, #16]
 80052b8:	0147      	lsls	r7, r0, #5
 80052ba:	4650      	mov	r0, sl
 80052bc:	f000 faf0 	bl	80058a0 <__hi0bits>
 80052c0:	f8d8 6000 	ldr.w	r6, [r8]
 80052c4:	1a3f      	subs	r7, r7, r0
 80052c6:	42b7      	cmp	r7, r6
 80052c8:	dd64      	ble.n	8005394 <__gethex+0x260>
 80052ca:	1bbf      	subs	r7, r7, r6
 80052cc:	4639      	mov	r1, r7
 80052ce:	4628      	mov	r0, r5
 80052d0:	f000 fded 	bl	8005eae <__any_on>
 80052d4:	4682      	mov	sl, r0
 80052d6:	b178      	cbz	r0, 80052f8 <__gethex+0x1c4>
 80052d8:	1e7b      	subs	r3, r7, #1
 80052da:	1159      	asrs	r1, r3, #5
 80052dc:	f003 021f 	and.w	r2, r3, #31
 80052e0:	f04f 0a01 	mov.w	sl, #1
 80052e4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80052e8:	fa0a f202 	lsl.w	r2, sl, r2
 80052ec:	420a      	tst	r2, r1
 80052ee:	d003      	beq.n	80052f8 <__gethex+0x1c4>
 80052f0:	4553      	cmp	r3, sl
 80052f2:	dc46      	bgt.n	8005382 <__gethex+0x24e>
 80052f4:	f04f 0a02 	mov.w	sl, #2
 80052f8:	4639      	mov	r1, r7
 80052fa:	4628      	mov	r0, r5
 80052fc:	f7ff fed0 	bl	80050a0 <rshift>
 8005300:	443c      	add	r4, r7
 8005302:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005306:	429c      	cmp	r4, r3
 8005308:	dd52      	ble.n	80053b0 <__gethex+0x27c>
 800530a:	4629      	mov	r1, r5
 800530c:	9802      	ldr	r0, [sp, #8]
 800530e:	f000 fa37 	bl	8005780 <_Bfree>
 8005312:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005314:	2300      	movs	r3, #0
 8005316:	6013      	str	r3, [r2, #0]
 8005318:	27a3      	movs	r7, #163	; 0xa3
 800531a:	e793      	b.n	8005244 <__gethex+0x110>
 800531c:	3101      	adds	r1, #1
 800531e:	105b      	asrs	r3, r3, #1
 8005320:	e7b0      	b.n	8005284 <__gethex+0x150>
 8005322:	1e73      	subs	r3, r6, #1
 8005324:	9305      	str	r3, [sp, #20]
 8005326:	9a07      	ldr	r2, [sp, #28]
 8005328:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800532c:	4293      	cmp	r3, r2
 800532e:	d018      	beq.n	8005362 <__gethex+0x22e>
 8005330:	f1bb 0f20 	cmp.w	fp, #32
 8005334:	d107      	bne.n	8005346 <__gethex+0x212>
 8005336:	9b04      	ldr	r3, [sp, #16]
 8005338:	f8c3 a000 	str.w	sl, [r3]
 800533c:	3304      	adds	r3, #4
 800533e:	f04f 0a00 	mov.w	sl, #0
 8005342:	9304      	str	r3, [sp, #16]
 8005344:	46d3      	mov	fp, sl
 8005346:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800534a:	f7ff fede 	bl	800510a <__hexdig_fun>
 800534e:	f000 000f 	and.w	r0, r0, #15
 8005352:	fa00 f00b 	lsl.w	r0, r0, fp
 8005356:	ea4a 0a00 	orr.w	sl, sl, r0
 800535a:	f10b 0b04 	add.w	fp, fp, #4
 800535e:	9b05      	ldr	r3, [sp, #20]
 8005360:	e00d      	b.n	800537e <__gethex+0x24a>
 8005362:	9b05      	ldr	r3, [sp, #20]
 8005364:	9a08      	ldr	r2, [sp, #32]
 8005366:	4413      	add	r3, r2
 8005368:	429f      	cmp	r7, r3
 800536a:	d8e1      	bhi.n	8005330 <__gethex+0x1fc>
 800536c:	4618      	mov	r0, r3
 800536e:	9a01      	ldr	r2, [sp, #4]
 8005370:	9903      	ldr	r1, [sp, #12]
 8005372:	9309      	str	r3, [sp, #36]	; 0x24
 8005374:	f001 f91e 	bl	80065b4 <strncmp>
 8005378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800537a:	2800      	cmp	r0, #0
 800537c:	d1d8      	bne.n	8005330 <__gethex+0x1fc>
 800537e:	461e      	mov	r6, r3
 8005380:	e791      	b.n	80052a6 <__gethex+0x172>
 8005382:	1eb9      	subs	r1, r7, #2
 8005384:	4628      	mov	r0, r5
 8005386:	f000 fd92 	bl	8005eae <__any_on>
 800538a:	2800      	cmp	r0, #0
 800538c:	d0b2      	beq.n	80052f4 <__gethex+0x1c0>
 800538e:	f04f 0a03 	mov.w	sl, #3
 8005392:	e7b1      	b.n	80052f8 <__gethex+0x1c4>
 8005394:	da09      	bge.n	80053aa <__gethex+0x276>
 8005396:	1bf7      	subs	r7, r6, r7
 8005398:	4629      	mov	r1, r5
 800539a:	463a      	mov	r2, r7
 800539c:	9802      	ldr	r0, [sp, #8]
 800539e:	f000 fbb1 	bl	8005b04 <__lshift>
 80053a2:	1be4      	subs	r4, r4, r7
 80053a4:	4605      	mov	r5, r0
 80053a6:	f100 0914 	add.w	r9, r0, #20
 80053aa:	f04f 0a00 	mov.w	sl, #0
 80053ae:	e7a8      	b.n	8005302 <__gethex+0x1ce>
 80053b0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80053b4:	4284      	cmp	r4, r0
 80053b6:	da6a      	bge.n	800548e <__gethex+0x35a>
 80053b8:	1b04      	subs	r4, r0, r4
 80053ba:	42a6      	cmp	r6, r4
 80053bc:	dc2e      	bgt.n	800541c <__gethex+0x2e8>
 80053be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d022      	beq.n	800540c <__gethex+0x2d8>
 80053c6:	2b03      	cmp	r3, #3
 80053c8:	d024      	beq.n	8005414 <__gethex+0x2e0>
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d115      	bne.n	80053fa <__gethex+0x2c6>
 80053ce:	42a6      	cmp	r6, r4
 80053d0:	d113      	bne.n	80053fa <__gethex+0x2c6>
 80053d2:	2e01      	cmp	r6, #1
 80053d4:	dc0b      	bgt.n	80053ee <__gethex+0x2ba>
 80053d6:	9a06      	ldr	r2, [sp, #24]
 80053d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80053dc:	6013      	str	r3, [r2, #0]
 80053de:	2301      	movs	r3, #1
 80053e0:	612b      	str	r3, [r5, #16]
 80053e2:	f8c9 3000 	str.w	r3, [r9]
 80053e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80053e8:	2762      	movs	r7, #98	; 0x62
 80053ea:	601d      	str	r5, [r3, #0]
 80053ec:	e72a      	b.n	8005244 <__gethex+0x110>
 80053ee:	1e71      	subs	r1, r6, #1
 80053f0:	4628      	mov	r0, r5
 80053f2:	f000 fd5c 	bl	8005eae <__any_on>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	d1ed      	bne.n	80053d6 <__gethex+0x2a2>
 80053fa:	4629      	mov	r1, r5
 80053fc:	9802      	ldr	r0, [sp, #8]
 80053fe:	f000 f9bf 	bl	8005780 <_Bfree>
 8005402:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005404:	2300      	movs	r3, #0
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	2750      	movs	r7, #80	; 0x50
 800540a:	e71b      	b.n	8005244 <__gethex+0x110>
 800540c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0e1      	beq.n	80053d6 <__gethex+0x2a2>
 8005412:	e7f2      	b.n	80053fa <__gethex+0x2c6>
 8005414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1dd      	bne.n	80053d6 <__gethex+0x2a2>
 800541a:	e7ee      	b.n	80053fa <__gethex+0x2c6>
 800541c:	1e67      	subs	r7, r4, #1
 800541e:	f1ba 0f00 	cmp.w	sl, #0
 8005422:	d131      	bne.n	8005488 <__gethex+0x354>
 8005424:	b127      	cbz	r7, 8005430 <__gethex+0x2fc>
 8005426:	4639      	mov	r1, r7
 8005428:	4628      	mov	r0, r5
 800542a:	f000 fd40 	bl	8005eae <__any_on>
 800542e:	4682      	mov	sl, r0
 8005430:	117a      	asrs	r2, r7, #5
 8005432:	2301      	movs	r3, #1
 8005434:	f007 071f 	and.w	r7, r7, #31
 8005438:	fa03 f707 	lsl.w	r7, r3, r7
 800543c:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8005440:	4621      	mov	r1, r4
 8005442:	421f      	tst	r7, r3
 8005444:	4628      	mov	r0, r5
 8005446:	bf18      	it	ne
 8005448:	f04a 0a02 	orrne.w	sl, sl, #2
 800544c:	1b36      	subs	r6, r6, r4
 800544e:	f7ff fe27 	bl	80050a0 <rshift>
 8005452:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8005456:	2702      	movs	r7, #2
 8005458:	f1ba 0f00 	cmp.w	sl, #0
 800545c:	d045      	beq.n	80054ea <__gethex+0x3b6>
 800545e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005462:	2b02      	cmp	r3, #2
 8005464:	d015      	beq.n	8005492 <__gethex+0x35e>
 8005466:	2b03      	cmp	r3, #3
 8005468:	d017      	beq.n	800549a <__gethex+0x366>
 800546a:	2b01      	cmp	r3, #1
 800546c:	d109      	bne.n	8005482 <__gethex+0x34e>
 800546e:	f01a 0f02 	tst.w	sl, #2
 8005472:	d006      	beq.n	8005482 <__gethex+0x34e>
 8005474:	f8d9 3000 	ldr.w	r3, [r9]
 8005478:	ea4a 0a03 	orr.w	sl, sl, r3
 800547c:	f01a 0f01 	tst.w	sl, #1
 8005480:	d10e      	bne.n	80054a0 <__gethex+0x36c>
 8005482:	f047 0710 	orr.w	r7, r7, #16
 8005486:	e030      	b.n	80054ea <__gethex+0x3b6>
 8005488:	f04f 0a01 	mov.w	sl, #1
 800548c:	e7d0      	b.n	8005430 <__gethex+0x2fc>
 800548e:	2701      	movs	r7, #1
 8005490:	e7e2      	b.n	8005458 <__gethex+0x324>
 8005492:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005494:	f1c3 0301 	rsb	r3, r3, #1
 8005498:	9315      	str	r3, [sp, #84]	; 0x54
 800549a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0f0      	beq.n	8005482 <__gethex+0x34e>
 80054a0:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80054a4:	f105 0314 	add.w	r3, r5, #20
 80054a8:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80054ac:	eb03 010a 	add.w	r1, r3, sl
 80054b0:	2000      	movs	r0, #0
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80054b8:	d01c      	beq.n	80054f4 <__gethex+0x3c0>
 80054ba:	3201      	adds	r2, #1
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	2f02      	cmp	r7, #2
 80054c0:	f105 0314 	add.w	r3, r5, #20
 80054c4:	d138      	bne.n	8005538 <__gethex+0x404>
 80054c6:	f8d8 2000 	ldr.w	r2, [r8]
 80054ca:	3a01      	subs	r2, #1
 80054cc:	4296      	cmp	r6, r2
 80054ce:	d10a      	bne.n	80054e6 <__gethex+0x3b2>
 80054d0:	1171      	asrs	r1, r6, #5
 80054d2:	2201      	movs	r2, #1
 80054d4:	f006 061f 	and.w	r6, r6, #31
 80054d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80054dc:	fa02 f606 	lsl.w	r6, r2, r6
 80054e0:	421e      	tst	r6, r3
 80054e2:	bf18      	it	ne
 80054e4:	4617      	movne	r7, r2
 80054e6:	f047 0720 	orr.w	r7, r7, #32
 80054ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054ec:	601d      	str	r5, [r3, #0]
 80054ee:	9b06      	ldr	r3, [sp, #24]
 80054f0:	601c      	str	r4, [r3, #0]
 80054f2:	e6a7      	b.n	8005244 <__gethex+0x110>
 80054f4:	f843 0b04 	str.w	r0, [r3], #4
 80054f8:	4299      	cmp	r1, r3
 80054fa:	d8da      	bhi.n	80054b2 <__gethex+0x37e>
 80054fc:	68ab      	ldr	r3, [r5, #8]
 80054fe:	4599      	cmp	r9, r3
 8005500:	db12      	blt.n	8005528 <__gethex+0x3f4>
 8005502:	6869      	ldr	r1, [r5, #4]
 8005504:	9802      	ldr	r0, [sp, #8]
 8005506:	3101      	adds	r1, #1
 8005508:	f000 f906 	bl	8005718 <_Balloc>
 800550c:	692a      	ldr	r2, [r5, #16]
 800550e:	3202      	adds	r2, #2
 8005510:	f105 010c 	add.w	r1, r5, #12
 8005514:	4683      	mov	fp, r0
 8005516:	0092      	lsls	r2, r2, #2
 8005518:	300c      	adds	r0, #12
 800551a:	f000 f8f2 	bl	8005702 <memcpy>
 800551e:	4629      	mov	r1, r5
 8005520:	9802      	ldr	r0, [sp, #8]
 8005522:	f000 f92d 	bl	8005780 <_Bfree>
 8005526:	465d      	mov	r5, fp
 8005528:	692b      	ldr	r3, [r5, #16]
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005530:	612a      	str	r2, [r5, #16]
 8005532:	2201      	movs	r2, #1
 8005534:	615a      	str	r2, [r3, #20]
 8005536:	e7c2      	b.n	80054be <__gethex+0x38a>
 8005538:	692a      	ldr	r2, [r5, #16]
 800553a:	4591      	cmp	r9, r2
 800553c:	da0b      	bge.n	8005556 <__gethex+0x422>
 800553e:	2101      	movs	r1, #1
 8005540:	4628      	mov	r0, r5
 8005542:	f7ff fdad 	bl	80050a0 <rshift>
 8005546:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800554a:	3401      	adds	r4, #1
 800554c:	429c      	cmp	r4, r3
 800554e:	f73f aedc 	bgt.w	800530a <__gethex+0x1d6>
 8005552:	2701      	movs	r7, #1
 8005554:	e7c7      	b.n	80054e6 <__gethex+0x3b2>
 8005556:	f016 061f 	ands.w	r6, r6, #31
 800555a:	d0fa      	beq.n	8005552 <__gethex+0x41e>
 800555c:	449a      	add	sl, r3
 800555e:	f1c6 0620 	rsb	r6, r6, #32
 8005562:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005566:	f000 f99b 	bl	80058a0 <__hi0bits>
 800556a:	42b0      	cmp	r0, r6
 800556c:	dbe7      	blt.n	800553e <__gethex+0x40a>
 800556e:	e7f0      	b.n	8005552 <__gethex+0x41e>

08005570 <L_shift>:
 8005570:	f1c2 0208 	rsb	r2, r2, #8
 8005574:	0092      	lsls	r2, r2, #2
 8005576:	b570      	push	{r4, r5, r6, lr}
 8005578:	f1c2 0620 	rsb	r6, r2, #32
 800557c:	6843      	ldr	r3, [r0, #4]
 800557e:	6804      	ldr	r4, [r0, #0]
 8005580:	fa03 f506 	lsl.w	r5, r3, r6
 8005584:	432c      	orrs	r4, r5
 8005586:	40d3      	lsrs	r3, r2
 8005588:	6004      	str	r4, [r0, #0]
 800558a:	f840 3f04 	str.w	r3, [r0, #4]!
 800558e:	4288      	cmp	r0, r1
 8005590:	d3f4      	bcc.n	800557c <L_shift+0xc>
 8005592:	bd70      	pop	{r4, r5, r6, pc}

08005594 <__match>:
 8005594:	b530      	push	{r4, r5, lr}
 8005596:	6803      	ldr	r3, [r0, #0]
 8005598:	f811 4b01 	ldrb.w	r4, [r1], #1
 800559c:	3301      	adds	r3, #1
 800559e:	b914      	cbnz	r4, 80055a6 <__match+0x12>
 80055a0:	6003      	str	r3, [r0, #0]
 80055a2:	2001      	movs	r0, #1
 80055a4:	bd30      	pop	{r4, r5, pc}
 80055a6:	781a      	ldrb	r2, [r3, #0]
 80055a8:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80055ac:	2d19      	cmp	r5, #25
 80055ae:	bf98      	it	ls
 80055b0:	3220      	addls	r2, #32
 80055b2:	42a2      	cmp	r2, r4
 80055b4:	d0f0      	beq.n	8005598 <__match+0x4>
 80055b6:	2000      	movs	r0, #0
 80055b8:	bd30      	pop	{r4, r5, pc}

080055ba <__hexnan>:
 80055ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055be:	680b      	ldr	r3, [r1, #0]
 80055c0:	6801      	ldr	r1, [r0, #0]
 80055c2:	115f      	asrs	r7, r3, #5
 80055c4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80055c8:	f013 031f 	ands.w	r3, r3, #31
 80055cc:	b087      	sub	sp, #28
 80055ce:	bf18      	it	ne
 80055d0:	3704      	addne	r7, #4
 80055d2:	2500      	movs	r5, #0
 80055d4:	1f3e      	subs	r6, r7, #4
 80055d6:	4682      	mov	sl, r0
 80055d8:	4690      	mov	r8, r2
 80055da:	9302      	str	r3, [sp, #8]
 80055dc:	f847 5c04 	str.w	r5, [r7, #-4]
 80055e0:	46b1      	mov	r9, r6
 80055e2:	4634      	mov	r4, r6
 80055e4:	9501      	str	r5, [sp, #4]
 80055e6:	46ab      	mov	fp, r5
 80055e8:	784a      	ldrb	r2, [r1, #1]
 80055ea:	1c4b      	adds	r3, r1, #1
 80055ec:	9303      	str	r3, [sp, #12]
 80055ee:	b342      	cbz	r2, 8005642 <__hexnan+0x88>
 80055f0:	4610      	mov	r0, r2
 80055f2:	9105      	str	r1, [sp, #20]
 80055f4:	9204      	str	r2, [sp, #16]
 80055f6:	f7ff fd88 	bl	800510a <__hexdig_fun>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d143      	bne.n	8005686 <__hexnan+0xcc>
 80055fe:	9a04      	ldr	r2, [sp, #16]
 8005600:	9905      	ldr	r1, [sp, #20]
 8005602:	2a20      	cmp	r2, #32
 8005604:	d818      	bhi.n	8005638 <__hexnan+0x7e>
 8005606:	9b01      	ldr	r3, [sp, #4]
 8005608:	459b      	cmp	fp, r3
 800560a:	dd13      	ble.n	8005634 <__hexnan+0x7a>
 800560c:	454c      	cmp	r4, r9
 800560e:	d206      	bcs.n	800561e <__hexnan+0x64>
 8005610:	2d07      	cmp	r5, #7
 8005612:	dc04      	bgt.n	800561e <__hexnan+0x64>
 8005614:	462a      	mov	r2, r5
 8005616:	4649      	mov	r1, r9
 8005618:	4620      	mov	r0, r4
 800561a:	f7ff ffa9 	bl	8005570 <L_shift>
 800561e:	4544      	cmp	r4, r8
 8005620:	d944      	bls.n	80056ac <__hexnan+0xf2>
 8005622:	2300      	movs	r3, #0
 8005624:	f1a4 0904 	sub.w	r9, r4, #4
 8005628:	f844 3c04 	str.w	r3, [r4, #-4]
 800562c:	f8cd b004 	str.w	fp, [sp, #4]
 8005630:	464c      	mov	r4, r9
 8005632:	461d      	mov	r5, r3
 8005634:	9903      	ldr	r1, [sp, #12]
 8005636:	e7d7      	b.n	80055e8 <__hexnan+0x2e>
 8005638:	2a29      	cmp	r2, #41	; 0x29
 800563a:	d14a      	bne.n	80056d2 <__hexnan+0x118>
 800563c:	3102      	adds	r1, #2
 800563e:	f8ca 1000 	str.w	r1, [sl]
 8005642:	f1bb 0f00 	cmp.w	fp, #0
 8005646:	d044      	beq.n	80056d2 <__hexnan+0x118>
 8005648:	454c      	cmp	r4, r9
 800564a:	d206      	bcs.n	800565a <__hexnan+0xa0>
 800564c:	2d07      	cmp	r5, #7
 800564e:	dc04      	bgt.n	800565a <__hexnan+0xa0>
 8005650:	462a      	mov	r2, r5
 8005652:	4649      	mov	r1, r9
 8005654:	4620      	mov	r0, r4
 8005656:	f7ff ff8b 	bl	8005570 <L_shift>
 800565a:	4544      	cmp	r4, r8
 800565c:	d928      	bls.n	80056b0 <__hexnan+0xf6>
 800565e:	4643      	mov	r3, r8
 8005660:	f854 2b04 	ldr.w	r2, [r4], #4
 8005664:	f843 2b04 	str.w	r2, [r3], #4
 8005668:	42a6      	cmp	r6, r4
 800566a:	d2f9      	bcs.n	8005660 <__hexnan+0xa6>
 800566c:	2200      	movs	r2, #0
 800566e:	f843 2b04 	str.w	r2, [r3], #4
 8005672:	429e      	cmp	r6, r3
 8005674:	d2fb      	bcs.n	800566e <__hexnan+0xb4>
 8005676:	6833      	ldr	r3, [r6, #0]
 8005678:	b91b      	cbnz	r3, 8005682 <__hexnan+0xc8>
 800567a:	4546      	cmp	r6, r8
 800567c:	d127      	bne.n	80056ce <__hexnan+0x114>
 800567e:	2301      	movs	r3, #1
 8005680:	6033      	str	r3, [r6, #0]
 8005682:	2005      	movs	r0, #5
 8005684:	e026      	b.n	80056d4 <__hexnan+0x11a>
 8005686:	3501      	adds	r5, #1
 8005688:	2d08      	cmp	r5, #8
 800568a:	f10b 0b01 	add.w	fp, fp, #1
 800568e:	dd06      	ble.n	800569e <__hexnan+0xe4>
 8005690:	4544      	cmp	r4, r8
 8005692:	d9cf      	bls.n	8005634 <__hexnan+0x7a>
 8005694:	2300      	movs	r3, #0
 8005696:	f844 3c04 	str.w	r3, [r4, #-4]
 800569a:	2501      	movs	r5, #1
 800569c:	3c04      	subs	r4, #4
 800569e:	6822      	ldr	r2, [r4, #0]
 80056a0:	f000 000f 	and.w	r0, r0, #15
 80056a4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80056a8:	6020      	str	r0, [r4, #0]
 80056aa:	e7c3      	b.n	8005634 <__hexnan+0x7a>
 80056ac:	2508      	movs	r5, #8
 80056ae:	e7c1      	b.n	8005634 <__hexnan+0x7a>
 80056b0:	9b02      	ldr	r3, [sp, #8]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0df      	beq.n	8005676 <__hexnan+0xbc>
 80056b6:	f04f 32ff 	mov.w	r2, #4294967295
 80056ba:	f1c3 0320 	rsb	r3, r3, #32
 80056be:	fa22 f303 	lsr.w	r3, r2, r3
 80056c2:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80056c6:	401a      	ands	r2, r3
 80056c8:	f847 2c04 	str.w	r2, [r7, #-4]
 80056cc:	e7d3      	b.n	8005676 <__hexnan+0xbc>
 80056ce:	3e04      	subs	r6, #4
 80056d0:	e7d1      	b.n	8005676 <__hexnan+0xbc>
 80056d2:	2004      	movs	r0, #4
 80056d4:	b007      	add	sp, #28
 80056d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080056da <__localeconv_l>:
 80056da:	30f0      	adds	r0, #240	; 0xf0
 80056dc:	4770      	bx	lr

080056de <__ascii_mbtowc>:
 80056de:	b082      	sub	sp, #8
 80056e0:	b901      	cbnz	r1, 80056e4 <__ascii_mbtowc+0x6>
 80056e2:	a901      	add	r1, sp, #4
 80056e4:	b142      	cbz	r2, 80056f8 <__ascii_mbtowc+0x1a>
 80056e6:	b14b      	cbz	r3, 80056fc <__ascii_mbtowc+0x1e>
 80056e8:	7813      	ldrb	r3, [r2, #0]
 80056ea:	600b      	str	r3, [r1, #0]
 80056ec:	7812      	ldrb	r2, [r2, #0]
 80056ee:	1c10      	adds	r0, r2, #0
 80056f0:	bf18      	it	ne
 80056f2:	2001      	movne	r0, #1
 80056f4:	b002      	add	sp, #8
 80056f6:	4770      	bx	lr
 80056f8:	4610      	mov	r0, r2
 80056fa:	e7fb      	b.n	80056f4 <__ascii_mbtowc+0x16>
 80056fc:	f06f 0001 	mvn.w	r0, #1
 8005700:	e7f8      	b.n	80056f4 <__ascii_mbtowc+0x16>

08005702 <memcpy>:
 8005702:	b510      	push	{r4, lr}
 8005704:	1e43      	subs	r3, r0, #1
 8005706:	440a      	add	r2, r1
 8005708:	4291      	cmp	r1, r2
 800570a:	d100      	bne.n	800570e <memcpy+0xc>
 800570c:	bd10      	pop	{r4, pc}
 800570e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005712:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005716:	e7f7      	b.n	8005708 <memcpy+0x6>

08005718 <_Balloc>:
 8005718:	b570      	push	{r4, r5, r6, lr}
 800571a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800571c:	4604      	mov	r4, r0
 800571e:	460e      	mov	r6, r1
 8005720:	b93d      	cbnz	r5, 8005732 <_Balloc+0x1a>
 8005722:	2010      	movs	r0, #16
 8005724:	f000 ff66 	bl	80065f4 <malloc>
 8005728:	6260      	str	r0, [r4, #36]	; 0x24
 800572a:	6045      	str	r5, [r0, #4]
 800572c:	6085      	str	r5, [r0, #8]
 800572e:	6005      	str	r5, [r0, #0]
 8005730:	60c5      	str	r5, [r0, #12]
 8005732:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005734:	68eb      	ldr	r3, [r5, #12]
 8005736:	b183      	cbz	r3, 800575a <_Balloc+0x42>
 8005738:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005740:	b9b8      	cbnz	r0, 8005772 <_Balloc+0x5a>
 8005742:	2101      	movs	r1, #1
 8005744:	fa01 f506 	lsl.w	r5, r1, r6
 8005748:	1d6a      	adds	r2, r5, #5
 800574a:	0092      	lsls	r2, r2, #2
 800574c:	4620      	mov	r0, r4
 800574e:	f000 fbcf 	bl	8005ef0 <_calloc_r>
 8005752:	b160      	cbz	r0, 800576e <_Balloc+0x56>
 8005754:	6046      	str	r6, [r0, #4]
 8005756:	6085      	str	r5, [r0, #8]
 8005758:	e00e      	b.n	8005778 <_Balloc+0x60>
 800575a:	2221      	movs	r2, #33	; 0x21
 800575c:	2104      	movs	r1, #4
 800575e:	4620      	mov	r0, r4
 8005760:	f000 fbc6 	bl	8005ef0 <_calloc_r>
 8005764:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005766:	60e8      	str	r0, [r5, #12]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e4      	bne.n	8005738 <_Balloc+0x20>
 800576e:	2000      	movs	r0, #0
 8005770:	bd70      	pop	{r4, r5, r6, pc}
 8005772:	6802      	ldr	r2, [r0, #0]
 8005774:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005778:	2300      	movs	r3, #0
 800577a:	6103      	str	r3, [r0, #16]
 800577c:	60c3      	str	r3, [r0, #12]
 800577e:	bd70      	pop	{r4, r5, r6, pc}

08005780 <_Bfree>:
 8005780:	b570      	push	{r4, r5, r6, lr}
 8005782:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005784:	4606      	mov	r6, r0
 8005786:	460d      	mov	r5, r1
 8005788:	b93c      	cbnz	r4, 800579a <_Bfree+0x1a>
 800578a:	2010      	movs	r0, #16
 800578c:	f000 ff32 	bl	80065f4 <malloc>
 8005790:	6270      	str	r0, [r6, #36]	; 0x24
 8005792:	6044      	str	r4, [r0, #4]
 8005794:	6084      	str	r4, [r0, #8]
 8005796:	6004      	str	r4, [r0, #0]
 8005798:	60c4      	str	r4, [r0, #12]
 800579a:	b13d      	cbz	r5, 80057ac <_Bfree+0x2c>
 800579c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800579e:	686a      	ldr	r2, [r5, #4]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057a6:	6029      	str	r1, [r5, #0]
 80057a8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80057ac:	bd70      	pop	{r4, r5, r6, pc}

080057ae <__multadd>:
 80057ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057b2:	690d      	ldr	r5, [r1, #16]
 80057b4:	461f      	mov	r7, r3
 80057b6:	4606      	mov	r6, r0
 80057b8:	460c      	mov	r4, r1
 80057ba:	f101 0e14 	add.w	lr, r1, #20
 80057be:	2300      	movs	r3, #0
 80057c0:	f8de 0000 	ldr.w	r0, [lr]
 80057c4:	b281      	uxth	r1, r0
 80057c6:	fb02 7101 	mla	r1, r2, r1, r7
 80057ca:	0c0f      	lsrs	r7, r1, #16
 80057cc:	0c00      	lsrs	r0, r0, #16
 80057ce:	fb02 7000 	mla	r0, r2, r0, r7
 80057d2:	b289      	uxth	r1, r1
 80057d4:	3301      	adds	r3, #1
 80057d6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80057da:	429d      	cmp	r5, r3
 80057dc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80057e0:	f84e 1b04 	str.w	r1, [lr], #4
 80057e4:	dcec      	bgt.n	80057c0 <__multadd+0x12>
 80057e6:	b1d7      	cbz	r7, 800581e <__multadd+0x70>
 80057e8:	68a3      	ldr	r3, [r4, #8]
 80057ea:	429d      	cmp	r5, r3
 80057ec:	db12      	blt.n	8005814 <__multadd+0x66>
 80057ee:	6861      	ldr	r1, [r4, #4]
 80057f0:	4630      	mov	r0, r6
 80057f2:	3101      	adds	r1, #1
 80057f4:	f7ff ff90 	bl	8005718 <_Balloc>
 80057f8:	6922      	ldr	r2, [r4, #16]
 80057fa:	3202      	adds	r2, #2
 80057fc:	f104 010c 	add.w	r1, r4, #12
 8005800:	4680      	mov	r8, r0
 8005802:	0092      	lsls	r2, r2, #2
 8005804:	300c      	adds	r0, #12
 8005806:	f7ff ff7c 	bl	8005702 <memcpy>
 800580a:	4621      	mov	r1, r4
 800580c:	4630      	mov	r0, r6
 800580e:	f7ff ffb7 	bl	8005780 <_Bfree>
 8005812:	4644      	mov	r4, r8
 8005814:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005818:	3501      	adds	r5, #1
 800581a:	615f      	str	r7, [r3, #20]
 800581c:	6125      	str	r5, [r4, #16]
 800581e:	4620      	mov	r0, r4
 8005820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005824 <__s2b>:
 8005824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005828:	460c      	mov	r4, r1
 800582a:	4615      	mov	r5, r2
 800582c:	461f      	mov	r7, r3
 800582e:	2209      	movs	r2, #9
 8005830:	3308      	adds	r3, #8
 8005832:	4606      	mov	r6, r0
 8005834:	fb93 f3f2 	sdiv	r3, r3, r2
 8005838:	2100      	movs	r1, #0
 800583a:	2201      	movs	r2, #1
 800583c:	429a      	cmp	r2, r3
 800583e:	db20      	blt.n	8005882 <__s2b+0x5e>
 8005840:	4630      	mov	r0, r6
 8005842:	f7ff ff69 	bl	8005718 <_Balloc>
 8005846:	9b08      	ldr	r3, [sp, #32]
 8005848:	6143      	str	r3, [r0, #20]
 800584a:	2d09      	cmp	r5, #9
 800584c:	f04f 0301 	mov.w	r3, #1
 8005850:	6103      	str	r3, [r0, #16]
 8005852:	dd19      	ble.n	8005888 <__s2b+0x64>
 8005854:	f104 0909 	add.w	r9, r4, #9
 8005858:	46c8      	mov	r8, r9
 800585a:	442c      	add	r4, r5
 800585c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005860:	4601      	mov	r1, r0
 8005862:	3b30      	subs	r3, #48	; 0x30
 8005864:	220a      	movs	r2, #10
 8005866:	4630      	mov	r0, r6
 8005868:	f7ff ffa1 	bl	80057ae <__multadd>
 800586c:	45a0      	cmp	r8, r4
 800586e:	d1f5      	bne.n	800585c <__s2b+0x38>
 8005870:	f1a5 0408 	sub.w	r4, r5, #8
 8005874:	444c      	add	r4, r9
 8005876:	1b2d      	subs	r5, r5, r4
 8005878:	1963      	adds	r3, r4, r5
 800587a:	42bb      	cmp	r3, r7
 800587c:	db07      	blt.n	800588e <__s2b+0x6a>
 800587e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005882:	0052      	lsls	r2, r2, #1
 8005884:	3101      	adds	r1, #1
 8005886:	e7d9      	b.n	800583c <__s2b+0x18>
 8005888:	340a      	adds	r4, #10
 800588a:	2509      	movs	r5, #9
 800588c:	e7f3      	b.n	8005876 <__s2b+0x52>
 800588e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005892:	4601      	mov	r1, r0
 8005894:	3b30      	subs	r3, #48	; 0x30
 8005896:	220a      	movs	r2, #10
 8005898:	4630      	mov	r0, r6
 800589a:	f7ff ff88 	bl	80057ae <__multadd>
 800589e:	e7eb      	b.n	8005878 <__s2b+0x54>

080058a0 <__hi0bits>:
 80058a0:	0c02      	lsrs	r2, r0, #16
 80058a2:	0412      	lsls	r2, r2, #16
 80058a4:	4603      	mov	r3, r0
 80058a6:	b9b2      	cbnz	r2, 80058d6 <__hi0bits+0x36>
 80058a8:	0403      	lsls	r3, r0, #16
 80058aa:	2010      	movs	r0, #16
 80058ac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80058b0:	bf04      	itt	eq
 80058b2:	021b      	lsleq	r3, r3, #8
 80058b4:	3008      	addeq	r0, #8
 80058b6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80058ba:	bf04      	itt	eq
 80058bc:	011b      	lsleq	r3, r3, #4
 80058be:	3004      	addeq	r0, #4
 80058c0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80058c4:	bf04      	itt	eq
 80058c6:	009b      	lsleq	r3, r3, #2
 80058c8:	3002      	addeq	r0, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	db06      	blt.n	80058dc <__hi0bits+0x3c>
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	d503      	bpl.n	80058da <__hi0bits+0x3a>
 80058d2:	3001      	adds	r0, #1
 80058d4:	4770      	bx	lr
 80058d6:	2000      	movs	r0, #0
 80058d8:	e7e8      	b.n	80058ac <__hi0bits+0xc>
 80058da:	2020      	movs	r0, #32
 80058dc:	4770      	bx	lr

080058de <__lo0bits>:
 80058de:	6803      	ldr	r3, [r0, #0]
 80058e0:	f013 0207 	ands.w	r2, r3, #7
 80058e4:	4601      	mov	r1, r0
 80058e6:	d00b      	beq.n	8005900 <__lo0bits+0x22>
 80058e8:	07da      	lsls	r2, r3, #31
 80058ea:	d423      	bmi.n	8005934 <__lo0bits+0x56>
 80058ec:	0798      	lsls	r0, r3, #30
 80058ee:	bf49      	itett	mi
 80058f0:	085b      	lsrmi	r3, r3, #1
 80058f2:	089b      	lsrpl	r3, r3, #2
 80058f4:	2001      	movmi	r0, #1
 80058f6:	600b      	strmi	r3, [r1, #0]
 80058f8:	bf5c      	itt	pl
 80058fa:	600b      	strpl	r3, [r1, #0]
 80058fc:	2002      	movpl	r0, #2
 80058fe:	4770      	bx	lr
 8005900:	b298      	uxth	r0, r3
 8005902:	b9a8      	cbnz	r0, 8005930 <__lo0bits+0x52>
 8005904:	0c1b      	lsrs	r3, r3, #16
 8005906:	2010      	movs	r0, #16
 8005908:	f013 0fff 	tst.w	r3, #255	; 0xff
 800590c:	bf04      	itt	eq
 800590e:	0a1b      	lsreq	r3, r3, #8
 8005910:	3008      	addeq	r0, #8
 8005912:	071a      	lsls	r2, r3, #28
 8005914:	bf04      	itt	eq
 8005916:	091b      	lsreq	r3, r3, #4
 8005918:	3004      	addeq	r0, #4
 800591a:	079a      	lsls	r2, r3, #30
 800591c:	bf04      	itt	eq
 800591e:	089b      	lsreq	r3, r3, #2
 8005920:	3002      	addeq	r0, #2
 8005922:	07da      	lsls	r2, r3, #31
 8005924:	d402      	bmi.n	800592c <__lo0bits+0x4e>
 8005926:	085b      	lsrs	r3, r3, #1
 8005928:	d006      	beq.n	8005938 <__lo0bits+0x5a>
 800592a:	3001      	adds	r0, #1
 800592c:	600b      	str	r3, [r1, #0]
 800592e:	4770      	bx	lr
 8005930:	4610      	mov	r0, r2
 8005932:	e7e9      	b.n	8005908 <__lo0bits+0x2a>
 8005934:	2000      	movs	r0, #0
 8005936:	4770      	bx	lr
 8005938:	2020      	movs	r0, #32
 800593a:	4770      	bx	lr

0800593c <__i2b>:
 800593c:	b510      	push	{r4, lr}
 800593e:	460c      	mov	r4, r1
 8005940:	2101      	movs	r1, #1
 8005942:	f7ff fee9 	bl	8005718 <_Balloc>
 8005946:	2201      	movs	r2, #1
 8005948:	6144      	str	r4, [r0, #20]
 800594a:	6102      	str	r2, [r0, #16]
 800594c:	bd10      	pop	{r4, pc}

0800594e <__multiply>:
 800594e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005952:	4614      	mov	r4, r2
 8005954:	690a      	ldr	r2, [r1, #16]
 8005956:	6923      	ldr	r3, [r4, #16]
 8005958:	429a      	cmp	r2, r3
 800595a:	bfb8      	it	lt
 800595c:	460b      	movlt	r3, r1
 800595e:	4689      	mov	r9, r1
 8005960:	bfbc      	itt	lt
 8005962:	46a1      	movlt	r9, r4
 8005964:	461c      	movlt	r4, r3
 8005966:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800596a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800596e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8005972:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005976:	eb07 060a 	add.w	r6, r7, sl
 800597a:	429e      	cmp	r6, r3
 800597c:	bfc8      	it	gt
 800597e:	3101      	addgt	r1, #1
 8005980:	f7ff feca 	bl	8005718 <_Balloc>
 8005984:	f100 0514 	add.w	r5, r0, #20
 8005988:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800598c:	462b      	mov	r3, r5
 800598e:	2200      	movs	r2, #0
 8005990:	4543      	cmp	r3, r8
 8005992:	d316      	bcc.n	80059c2 <__multiply+0x74>
 8005994:	f104 0214 	add.w	r2, r4, #20
 8005998:	f109 0114 	add.w	r1, r9, #20
 800599c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80059a0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80059a4:	9301      	str	r3, [sp, #4]
 80059a6:	9c01      	ldr	r4, [sp, #4]
 80059a8:	4294      	cmp	r4, r2
 80059aa:	4613      	mov	r3, r2
 80059ac:	d80c      	bhi.n	80059c8 <__multiply+0x7a>
 80059ae:	2e00      	cmp	r6, #0
 80059b0:	dd03      	ble.n	80059ba <__multiply+0x6c>
 80059b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d054      	beq.n	8005a64 <__multiply+0x116>
 80059ba:	6106      	str	r6, [r0, #16]
 80059bc:	b003      	add	sp, #12
 80059be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059c2:	f843 2b04 	str.w	r2, [r3], #4
 80059c6:	e7e3      	b.n	8005990 <__multiply+0x42>
 80059c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80059cc:	3204      	adds	r2, #4
 80059ce:	f1ba 0f00 	cmp.w	sl, #0
 80059d2:	d020      	beq.n	8005a16 <__multiply+0xc8>
 80059d4:	46ae      	mov	lr, r5
 80059d6:	4689      	mov	r9, r1
 80059d8:	f04f 0c00 	mov.w	ip, #0
 80059dc:	f859 4b04 	ldr.w	r4, [r9], #4
 80059e0:	f8be b000 	ldrh.w	fp, [lr]
 80059e4:	b2a3      	uxth	r3, r4
 80059e6:	fb0a b303 	mla	r3, sl, r3, fp
 80059ea:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80059ee:	f8de 4000 	ldr.w	r4, [lr]
 80059f2:	4463      	add	r3, ip
 80059f4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80059f8:	fb0a c40b 	mla	r4, sl, fp, ip
 80059fc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005a06:	454f      	cmp	r7, r9
 8005a08:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005a0c:	f84e 3b04 	str.w	r3, [lr], #4
 8005a10:	d8e4      	bhi.n	80059dc <__multiply+0x8e>
 8005a12:	f8ce c000 	str.w	ip, [lr]
 8005a16:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005a1a:	f1b9 0f00 	cmp.w	r9, #0
 8005a1e:	d01f      	beq.n	8005a60 <__multiply+0x112>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	46ae      	mov	lr, r5
 8005a24:	468c      	mov	ip, r1
 8005a26:	f04f 0a00 	mov.w	sl, #0
 8005a2a:	f8bc 4000 	ldrh.w	r4, [ip]
 8005a2e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005a32:	fb09 b404 	mla	r4, r9, r4, fp
 8005a36:	44a2      	add	sl, r4
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005a3e:	f84e 3b04 	str.w	r3, [lr], #4
 8005a42:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a46:	f8be 4000 	ldrh.w	r4, [lr]
 8005a4a:	0c1b      	lsrs	r3, r3, #16
 8005a4c:	fb09 4303 	mla	r3, r9, r3, r4
 8005a50:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005a54:	4567      	cmp	r7, ip
 8005a56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a5a:	d8e6      	bhi.n	8005a2a <__multiply+0xdc>
 8005a5c:	f8ce 3000 	str.w	r3, [lr]
 8005a60:	3504      	adds	r5, #4
 8005a62:	e7a0      	b.n	80059a6 <__multiply+0x58>
 8005a64:	3e01      	subs	r6, #1
 8005a66:	e7a2      	b.n	80059ae <__multiply+0x60>

08005a68 <__pow5mult>:
 8005a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a6c:	4615      	mov	r5, r2
 8005a6e:	f012 0203 	ands.w	r2, r2, #3
 8005a72:	4606      	mov	r6, r0
 8005a74:	460f      	mov	r7, r1
 8005a76:	d007      	beq.n	8005a88 <__pow5mult+0x20>
 8005a78:	3a01      	subs	r2, #1
 8005a7a:	4c21      	ldr	r4, [pc, #132]	; (8005b00 <__pow5mult+0x98>)
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a82:	f7ff fe94 	bl	80057ae <__multadd>
 8005a86:	4607      	mov	r7, r0
 8005a88:	10ad      	asrs	r5, r5, #2
 8005a8a:	d035      	beq.n	8005af8 <__pow5mult+0x90>
 8005a8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005a8e:	b93c      	cbnz	r4, 8005aa0 <__pow5mult+0x38>
 8005a90:	2010      	movs	r0, #16
 8005a92:	f000 fdaf 	bl	80065f4 <malloc>
 8005a96:	6270      	str	r0, [r6, #36]	; 0x24
 8005a98:	6044      	str	r4, [r0, #4]
 8005a9a:	6084      	str	r4, [r0, #8]
 8005a9c:	6004      	str	r4, [r0, #0]
 8005a9e:	60c4      	str	r4, [r0, #12]
 8005aa0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005aa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005aa8:	b94c      	cbnz	r4, 8005abe <__pow5mult+0x56>
 8005aaa:	f240 2171 	movw	r1, #625	; 0x271
 8005aae:	4630      	mov	r0, r6
 8005ab0:	f7ff ff44 	bl	800593c <__i2b>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	f8c8 0008 	str.w	r0, [r8, #8]
 8005aba:	4604      	mov	r4, r0
 8005abc:	6003      	str	r3, [r0, #0]
 8005abe:	f04f 0800 	mov.w	r8, #0
 8005ac2:	07eb      	lsls	r3, r5, #31
 8005ac4:	d50a      	bpl.n	8005adc <__pow5mult+0x74>
 8005ac6:	4639      	mov	r1, r7
 8005ac8:	4622      	mov	r2, r4
 8005aca:	4630      	mov	r0, r6
 8005acc:	f7ff ff3f 	bl	800594e <__multiply>
 8005ad0:	4639      	mov	r1, r7
 8005ad2:	4681      	mov	r9, r0
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	f7ff fe53 	bl	8005780 <_Bfree>
 8005ada:	464f      	mov	r7, r9
 8005adc:	106d      	asrs	r5, r5, #1
 8005ade:	d00b      	beq.n	8005af8 <__pow5mult+0x90>
 8005ae0:	6820      	ldr	r0, [r4, #0]
 8005ae2:	b938      	cbnz	r0, 8005af4 <__pow5mult+0x8c>
 8005ae4:	4622      	mov	r2, r4
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	4630      	mov	r0, r6
 8005aea:	f7ff ff30 	bl	800594e <__multiply>
 8005aee:	6020      	str	r0, [r4, #0]
 8005af0:	f8c0 8000 	str.w	r8, [r0]
 8005af4:	4604      	mov	r4, r0
 8005af6:	e7e4      	b.n	8005ac2 <__pow5mult+0x5a>
 8005af8:	4638      	mov	r0, r7
 8005afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005afe:	bf00      	nop
 8005b00:	08006968 	.word	0x08006968

08005b04 <__lshift>:
 8005b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b08:	460c      	mov	r4, r1
 8005b0a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005b0e:	6923      	ldr	r3, [r4, #16]
 8005b10:	6849      	ldr	r1, [r1, #4]
 8005b12:	eb0a 0903 	add.w	r9, sl, r3
 8005b16:	68a3      	ldr	r3, [r4, #8]
 8005b18:	4607      	mov	r7, r0
 8005b1a:	4616      	mov	r6, r2
 8005b1c:	f109 0501 	add.w	r5, r9, #1
 8005b20:	42ab      	cmp	r3, r5
 8005b22:	db31      	blt.n	8005b88 <__lshift+0x84>
 8005b24:	4638      	mov	r0, r7
 8005b26:	f7ff fdf7 	bl	8005718 <_Balloc>
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	4680      	mov	r8, r0
 8005b2e:	f100 0314 	add.w	r3, r0, #20
 8005b32:	4611      	mov	r1, r2
 8005b34:	4552      	cmp	r2, sl
 8005b36:	db2a      	blt.n	8005b8e <__lshift+0x8a>
 8005b38:	6920      	ldr	r0, [r4, #16]
 8005b3a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005b3e:	f104 0114 	add.w	r1, r4, #20
 8005b42:	f016 021f 	ands.w	r2, r6, #31
 8005b46:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005b4a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005b4e:	d022      	beq.n	8005b96 <__lshift+0x92>
 8005b50:	f1c2 0c20 	rsb	ip, r2, #32
 8005b54:	2000      	movs	r0, #0
 8005b56:	680e      	ldr	r6, [r1, #0]
 8005b58:	4096      	lsls	r6, r2
 8005b5a:	4330      	orrs	r0, r6
 8005b5c:	f843 0b04 	str.w	r0, [r3], #4
 8005b60:	f851 0b04 	ldr.w	r0, [r1], #4
 8005b64:	458e      	cmp	lr, r1
 8005b66:	fa20 f00c 	lsr.w	r0, r0, ip
 8005b6a:	d8f4      	bhi.n	8005b56 <__lshift+0x52>
 8005b6c:	6018      	str	r0, [r3, #0]
 8005b6e:	b108      	cbz	r0, 8005b74 <__lshift+0x70>
 8005b70:	f109 0502 	add.w	r5, r9, #2
 8005b74:	3d01      	subs	r5, #1
 8005b76:	4638      	mov	r0, r7
 8005b78:	f8c8 5010 	str.w	r5, [r8, #16]
 8005b7c:	4621      	mov	r1, r4
 8005b7e:	f7ff fdff 	bl	8005780 <_Bfree>
 8005b82:	4640      	mov	r0, r8
 8005b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b88:	3101      	adds	r1, #1
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	e7c8      	b.n	8005b20 <__lshift+0x1c>
 8005b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005b92:	3201      	adds	r2, #1
 8005b94:	e7ce      	b.n	8005b34 <__lshift+0x30>
 8005b96:	3b04      	subs	r3, #4
 8005b98:	f851 2b04 	ldr.w	r2, [r1], #4
 8005b9c:	f843 2f04 	str.w	r2, [r3, #4]!
 8005ba0:	458e      	cmp	lr, r1
 8005ba2:	d8f9      	bhi.n	8005b98 <__lshift+0x94>
 8005ba4:	e7e6      	b.n	8005b74 <__lshift+0x70>

08005ba6 <__mcmp>:
 8005ba6:	6903      	ldr	r3, [r0, #16]
 8005ba8:	690a      	ldr	r2, [r1, #16]
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	b530      	push	{r4, r5, lr}
 8005bae:	d10c      	bne.n	8005bca <__mcmp+0x24>
 8005bb0:	0092      	lsls	r2, r2, #2
 8005bb2:	3014      	adds	r0, #20
 8005bb4:	3114      	adds	r1, #20
 8005bb6:	1884      	adds	r4, r0, r2
 8005bb8:	4411      	add	r1, r2
 8005bba:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005bbe:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005bc2:	4295      	cmp	r5, r2
 8005bc4:	d003      	beq.n	8005bce <__mcmp+0x28>
 8005bc6:	d305      	bcc.n	8005bd4 <__mcmp+0x2e>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	4618      	mov	r0, r3
 8005bcc:	bd30      	pop	{r4, r5, pc}
 8005bce:	42a0      	cmp	r0, r4
 8005bd0:	d3f3      	bcc.n	8005bba <__mcmp+0x14>
 8005bd2:	e7fa      	b.n	8005bca <__mcmp+0x24>
 8005bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd8:	e7f7      	b.n	8005bca <__mcmp+0x24>

08005bda <__mdiff>:
 8005bda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bde:	460d      	mov	r5, r1
 8005be0:	4607      	mov	r7, r0
 8005be2:	4611      	mov	r1, r2
 8005be4:	4628      	mov	r0, r5
 8005be6:	4614      	mov	r4, r2
 8005be8:	f7ff ffdd 	bl	8005ba6 <__mcmp>
 8005bec:	1e06      	subs	r6, r0, #0
 8005bee:	d108      	bne.n	8005c02 <__mdiff+0x28>
 8005bf0:	4631      	mov	r1, r6
 8005bf2:	4638      	mov	r0, r7
 8005bf4:	f7ff fd90 	bl	8005718 <_Balloc>
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	6103      	str	r3, [r0, #16]
 8005bfc:	6146      	str	r6, [r0, #20]
 8005bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c02:	bfa4      	itt	ge
 8005c04:	4623      	movge	r3, r4
 8005c06:	462c      	movge	r4, r5
 8005c08:	4638      	mov	r0, r7
 8005c0a:	6861      	ldr	r1, [r4, #4]
 8005c0c:	bfa6      	itte	ge
 8005c0e:	461d      	movge	r5, r3
 8005c10:	2600      	movge	r6, #0
 8005c12:	2601      	movlt	r6, #1
 8005c14:	f7ff fd80 	bl	8005718 <_Balloc>
 8005c18:	692b      	ldr	r3, [r5, #16]
 8005c1a:	60c6      	str	r6, [r0, #12]
 8005c1c:	6926      	ldr	r6, [r4, #16]
 8005c1e:	f105 0914 	add.w	r9, r5, #20
 8005c22:	f104 0214 	add.w	r2, r4, #20
 8005c26:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005c2a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005c2e:	f100 0514 	add.w	r5, r0, #20
 8005c32:	f04f 0c00 	mov.w	ip, #0
 8005c36:	f852 ab04 	ldr.w	sl, [r2], #4
 8005c3a:	f859 4b04 	ldr.w	r4, [r9], #4
 8005c3e:	fa1c f18a 	uxtah	r1, ip, sl
 8005c42:	b2a3      	uxth	r3, r4
 8005c44:	1ac9      	subs	r1, r1, r3
 8005c46:	0c23      	lsrs	r3, r4, #16
 8005c48:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005c4c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005c50:	b289      	uxth	r1, r1
 8005c52:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005c56:	45c8      	cmp	r8, r9
 8005c58:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005c5c:	4696      	mov	lr, r2
 8005c5e:	f845 3b04 	str.w	r3, [r5], #4
 8005c62:	d8e8      	bhi.n	8005c36 <__mdiff+0x5c>
 8005c64:	45be      	cmp	lr, r7
 8005c66:	d305      	bcc.n	8005c74 <__mdiff+0x9a>
 8005c68:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005c6c:	b18b      	cbz	r3, 8005c92 <__mdiff+0xb8>
 8005c6e:	6106      	str	r6, [r0, #16]
 8005c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c74:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005c78:	fa1c f381 	uxtah	r3, ip, r1
 8005c7c:	141a      	asrs	r2, r3, #16
 8005c7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005c8c:	f845 3b04 	str.w	r3, [r5], #4
 8005c90:	e7e8      	b.n	8005c64 <__mdiff+0x8a>
 8005c92:	3e01      	subs	r6, #1
 8005c94:	e7e8      	b.n	8005c68 <__mdiff+0x8e>
	...

08005c98 <__ulp>:
 8005c98:	4b12      	ldr	r3, [pc, #72]	; (8005ce4 <__ulp+0x4c>)
 8005c9a:	ee10 2a90 	vmov	r2, s1
 8005c9e:	401a      	ands	r2, r3
 8005ca0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	dd04      	ble.n	8005cb2 <__ulp+0x1a>
 8005ca8:	2000      	movs	r0, #0
 8005caa:	4619      	mov	r1, r3
 8005cac:	ec41 0b10 	vmov	d0, r0, r1
 8005cb0:	4770      	bx	lr
 8005cb2:	425b      	negs	r3, r3
 8005cb4:	151b      	asrs	r3, r3, #20
 8005cb6:	2b13      	cmp	r3, #19
 8005cb8:	f04f 0000 	mov.w	r0, #0
 8005cbc:	f04f 0100 	mov.w	r1, #0
 8005cc0:	dc04      	bgt.n	8005ccc <__ulp+0x34>
 8005cc2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005cc6:	fa42 f103 	asr.w	r1, r2, r3
 8005cca:	e7ef      	b.n	8005cac <__ulp+0x14>
 8005ccc:	3b14      	subs	r3, #20
 8005cce:	2b1e      	cmp	r3, #30
 8005cd0:	f04f 0201 	mov.w	r2, #1
 8005cd4:	bfda      	itte	le
 8005cd6:	f1c3 031f 	rsble	r3, r3, #31
 8005cda:	fa02 f303 	lslle.w	r3, r2, r3
 8005cde:	4613      	movgt	r3, r2
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	e7e3      	b.n	8005cac <__ulp+0x14>
 8005ce4:	7ff00000 	.word	0x7ff00000

08005ce8 <__b2d>:
 8005ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cea:	6905      	ldr	r5, [r0, #16]
 8005cec:	f100 0714 	add.w	r7, r0, #20
 8005cf0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8005cf4:	1f2e      	subs	r6, r5, #4
 8005cf6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f7ff fdd0 	bl	80058a0 <__hi0bits>
 8005d00:	f1c0 0320 	rsb	r3, r0, #32
 8005d04:	280a      	cmp	r0, #10
 8005d06:	600b      	str	r3, [r1, #0]
 8005d08:	f8df e074 	ldr.w	lr, [pc, #116]	; 8005d80 <__b2d+0x98>
 8005d0c:	dc14      	bgt.n	8005d38 <__b2d+0x50>
 8005d0e:	f1c0 0c0b 	rsb	ip, r0, #11
 8005d12:	fa24 f10c 	lsr.w	r1, r4, ip
 8005d16:	42b7      	cmp	r7, r6
 8005d18:	ea41 030e 	orr.w	r3, r1, lr
 8005d1c:	bf34      	ite	cc
 8005d1e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8005d22:	2100      	movcs	r1, #0
 8005d24:	3015      	adds	r0, #21
 8005d26:	fa04 f000 	lsl.w	r0, r4, r0
 8005d2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8005d2e:	ea40 0201 	orr.w	r2, r0, r1
 8005d32:	ec43 2b10 	vmov	d0, r2, r3
 8005d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d38:	42b7      	cmp	r7, r6
 8005d3a:	bf3a      	itte	cc
 8005d3c:	f1a5 0608 	subcc.w	r6, r5, #8
 8005d40:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8005d44:	2100      	movcs	r1, #0
 8005d46:	380b      	subs	r0, #11
 8005d48:	d015      	beq.n	8005d76 <__b2d+0x8e>
 8005d4a:	4084      	lsls	r4, r0
 8005d4c:	f1c0 0520 	rsb	r5, r0, #32
 8005d50:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8005d54:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8005d58:	42be      	cmp	r6, r7
 8005d5a:	fa21 fe05 	lsr.w	lr, r1, r5
 8005d5e:	ea44 030e 	orr.w	r3, r4, lr
 8005d62:	bf8c      	ite	hi
 8005d64:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8005d68:	2400      	movls	r4, #0
 8005d6a:	fa01 f000 	lsl.w	r0, r1, r0
 8005d6e:	40ec      	lsrs	r4, r5
 8005d70:	ea40 0204 	orr.w	r2, r0, r4
 8005d74:	e7dd      	b.n	8005d32 <__b2d+0x4a>
 8005d76:	ea44 030e 	orr.w	r3, r4, lr
 8005d7a:	460a      	mov	r2, r1
 8005d7c:	e7d9      	b.n	8005d32 <__b2d+0x4a>
 8005d7e:	bf00      	nop
 8005d80:	3ff00000 	.word	0x3ff00000

08005d84 <__d2b>:
 8005d84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005d88:	460e      	mov	r6, r1
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	ec59 8b10 	vmov	r8, r9, d0
 8005d90:	4615      	mov	r5, r2
 8005d92:	f7ff fcc1 	bl	8005718 <_Balloc>
 8005d96:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005d9a:	4607      	mov	r7, r0
 8005d9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005da0:	bb34      	cbnz	r4, 8005df0 <__d2b+0x6c>
 8005da2:	9301      	str	r3, [sp, #4]
 8005da4:	f1b8 0f00 	cmp.w	r8, #0
 8005da8:	d027      	beq.n	8005dfa <__d2b+0x76>
 8005daa:	a802      	add	r0, sp, #8
 8005dac:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005db0:	f7ff fd95 	bl	80058de <__lo0bits>
 8005db4:	9900      	ldr	r1, [sp, #0]
 8005db6:	b1f0      	cbz	r0, 8005df6 <__d2b+0x72>
 8005db8:	9a01      	ldr	r2, [sp, #4]
 8005dba:	f1c0 0320 	rsb	r3, r0, #32
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	430b      	orrs	r3, r1
 8005dc4:	40c2      	lsrs	r2, r0
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	9201      	str	r2, [sp, #4]
 8005dca:	9b01      	ldr	r3, [sp, #4]
 8005dcc:	61bb      	str	r3, [r7, #24]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	bf14      	ite	ne
 8005dd2:	2102      	movne	r1, #2
 8005dd4:	2101      	moveq	r1, #1
 8005dd6:	6139      	str	r1, [r7, #16]
 8005dd8:	b1c4      	cbz	r4, 8005e0c <__d2b+0x88>
 8005dda:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005dde:	4404      	add	r4, r0
 8005de0:	6034      	str	r4, [r6, #0]
 8005de2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005de6:	6028      	str	r0, [r5, #0]
 8005de8:	4638      	mov	r0, r7
 8005dea:	b003      	add	sp, #12
 8005dec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005df0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005df4:	e7d5      	b.n	8005da2 <__d2b+0x1e>
 8005df6:	6179      	str	r1, [r7, #20]
 8005df8:	e7e7      	b.n	8005dca <__d2b+0x46>
 8005dfa:	a801      	add	r0, sp, #4
 8005dfc:	f7ff fd6f 	bl	80058de <__lo0bits>
 8005e00:	9b01      	ldr	r3, [sp, #4]
 8005e02:	617b      	str	r3, [r7, #20]
 8005e04:	2101      	movs	r1, #1
 8005e06:	6139      	str	r1, [r7, #16]
 8005e08:	3020      	adds	r0, #32
 8005e0a:	e7e5      	b.n	8005dd8 <__d2b+0x54>
 8005e0c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005e10:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e14:	6030      	str	r0, [r6, #0]
 8005e16:	6918      	ldr	r0, [r3, #16]
 8005e18:	f7ff fd42 	bl	80058a0 <__hi0bits>
 8005e1c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005e20:	e7e1      	b.n	8005de6 <__d2b+0x62>

08005e22 <__ratio>:
 8005e22:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e26:	4688      	mov	r8, r1
 8005e28:	4669      	mov	r1, sp
 8005e2a:	4681      	mov	r9, r0
 8005e2c:	f7ff ff5c 	bl	8005ce8 <__b2d>
 8005e30:	a901      	add	r1, sp, #4
 8005e32:	4640      	mov	r0, r8
 8005e34:	ec55 4b10 	vmov	r4, r5, d0
 8005e38:	f7ff ff56 	bl	8005ce8 <__b2d>
 8005e3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005e40:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8005e44:	1a9a      	subs	r2, r3, r2
 8005e46:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8005e4a:	1acb      	subs	r3, r1, r3
 8005e4c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8005e50:	ec57 6b10 	vmov	r6, r7, d0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	bfd6      	itet	le
 8005e58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005e5c:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8005e60:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8005e64:	4632      	mov	r2, r6
 8005e66:	463b      	mov	r3, r7
 8005e68:	4620      	mov	r0, r4
 8005e6a:	4629      	mov	r1, r5
 8005e6c:	f7fa fcf2 	bl	8000854 <__aeabi_ddiv>
 8005e70:	ec41 0b10 	vmov	d0, r0, r1
 8005e74:	b003      	add	sp, #12
 8005e76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005e7a <__copybits>:
 8005e7a:	3901      	subs	r1, #1
 8005e7c:	b510      	push	{r4, lr}
 8005e7e:	1149      	asrs	r1, r1, #5
 8005e80:	6914      	ldr	r4, [r2, #16]
 8005e82:	3101      	adds	r1, #1
 8005e84:	f102 0314 	add.w	r3, r2, #20
 8005e88:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005e8c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005e90:	42a3      	cmp	r3, r4
 8005e92:	4602      	mov	r2, r0
 8005e94:	d303      	bcc.n	8005e9e <__copybits+0x24>
 8005e96:	2300      	movs	r3, #0
 8005e98:	428a      	cmp	r2, r1
 8005e9a:	d305      	bcc.n	8005ea8 <__copybits+0x2e>
 8005e9c:	bd10      	pop	{r4, pc}
 8005e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ea2:	f840 2b04 	str.w	r2, [r0], #4
 8005ea6:	e7f3      	b.n	8005e90 <__copybits+0x16>
 8005ea8:	f842 3b04 	str.w	r3, [r2], #4
 8005eac:	e7f4      	b.n	8005e98 <__copybits+0x1e>

08005eae <__any_on>:
 8005eae:	f100 0214 	add.w	r2, r0, #20
 8005eb2:	6900      	ldr	r0, [r0, #16]
 8005eb4:	114b      	asrs	r3, r1, #5
 8005eb6:	4298      	cmp	r0, r3
 8005eb8:	b510      	push	{r4, lr}
 8005eba:	db11      	blt.n	8005ee0 <__any_on+0x32>
 8005ebc:	dd0a      	ble.n	8005ed4 <__any_on+0x26>
 8005ebe:	f011 011f 	ands.w	r1, r1, #31
 8005ec2:	d007      	beq.n	8005ed4 <__any_on+0x26>
 8005ec4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005ec8:	fa24 f001 	lsr.w	r0, r4, r1
 8005ecc:	fa00 f101 	lsl.w	r1, r0, r1
 8005ed0:	428c      	cmp	r4, r1
 8005ed2:	d10b      	bne.n	8005eec <__any_on+0x3e>
 8005ed4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d803      	bhi.n	8005ee4 <__any_on+0x36>
 8005edc:	2000      	movs	r0, #0
 8005ede:	bd10      	pop	{r4, pc}
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	e7f7      	b.n	8005ed4 <__any_on+0x26>
 8005ee4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005ee8:	2900      	cmp	r1, #0
 8005eea:	d0f5      	beq.n	8005ed8 <__any_on+0x2a>
 8005eec:	2001      	movs	r0, #1
 8005eee:	bd10      	pop	{r4, pc}

08005ef0 <_calloc_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	fb02 f401 	mul.w	r4, r2, r1
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	f000 f808 	bl	8005f0c <_malloc_r>
 8005efc:	4605      	mov	r5, r0
 8005efe:	b118      	cbz	r0, 8005f08 <_calloc_r+0x18>
 8005f00:	4622      	mov	r2, r4
 8005f02:	2100      	movs	r1, #0
 8005f04:	f7fe fa82 	bl	800440c <memset>
 8005f08:	4628      	mov	r0, r5
 8005f0a:	bd38      	pop	{r3, r4, r5, pc}

08005f0c <_malloc_r>:
 8005f0c:	b570      	push	{r4, r5, r6, lr}
 8005f0e:	1ccd      	adds	r5, r1, #3
 8005f10:	f025 0503 	bic.w	r5, r5, #3
 8005f14:	3508      	adds	r5, #8
 8005f16:	2d0c      	cmp	r5, #12
 8005f18:	bf38      	it	cc
 8005f1a:	250c      	movcc	r5, #12
 8005f1c:	2d00      	cmp	r5, #0
 8005f1e:	4606      	mov	r6, r0
 8005f20:	db01      	blt.n	8005f26 <_malloc_r+0x1a>
 8005f22:	42a9      	cmp	r1, r5
 8005f24:	d903      	bls.n	8005f2e <_malloc_r+0x22>
 8005f26:	230c      	movs	r3, #12
 8005f28:	6033      	str	r3, [r6, #0]
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	bd70      	pop	{r4, r5, r6, pc}
 8005f2e:	f000 fb83 	bl	8006638 <__malloc_lock>
 8005f32:	4a23      	ldr	r2, [pc, #140]	; (8005fc0 <_malloc_r+0xb4>)
 8005f34:	6814      	ldr	r4, [r2, #0]
 8005f36:	4621      	mov	r1, r4
 8005f38:	b991      	cbnz	r1, 8005f60 <_malloc_r+0x54>
 8005f3a:	4c22      	ldr	r4, [pc, #136]	; (8005fc4 <_malloc_r+0xb8>)
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	b91b      	cbnz	r3, 8005f48 <_malloc_r+0x3c>
 8005f40:	4630      	mov	r0, r6
 8005f42:	f000 fb27 	bl	8006594 <_sbrk_r>
 8005f46:	6020      	str	r0, [r4, #0]
 8005f48:	4629      	mov	r1, r5
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	f000 fb22 	bl	8006594 <_sbrk_r>
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	d126      	bne.n	8005fa2 <_malloc_r+0x96>
 8005f54:	230c      	movs	r3, #12
 8005f56:	6033      	str	r3, [r6, #0]
 8005f58:	4630      	mov	r0, r6
 8005f5a:	f000 fb6e 	bl	800663a <__malloc_unlock>
 8005f5e:	e7e4      	b.n	8005f2a <_malloc_r+0x1e>
 8005f60:	680b      	ldr	r3, [r1, #0]
 8005f62:	1b5b      	subs	r3, r3, r5
 8005f64:	d41a      	bmi.n	8005f9c <_malloc_r+0x90>
 8005f66:	2b0b      	cmp	r3, #11
 8005f68:	d90f      	bls.n	8005f8a <_malloc_r+0x7e>
 8005f6a:	600b      	str	r3, [r1, #0]
 8005f6c:	50cd      	str	r5, [r1, r3]
 8005f6e:	18cc      	adds	r4, r1, r3
 8005f70:	4630      	mov	r0, r6
 8005f72:	f000 fb62 	bl	800663a <__malloc_unlock>
 8005f76:	f104 000b 	add.w	r0, r4, #11
 8005f7a:	1d23      	adds	r3, r4, #4
 8005f7c:	f020 0007 	bic.w	r0, r0, #7
 8005f80:	1ac3      	subs	r3, r0, r3
 8005f82:	d01b      	beq.n	8005fbc <_malloc_r+0xb0>
 8005f84:	425a      	negs	r2, r3
 8005f86:	50e2      	str	r2, [r4, r3]
 8005f88:	bd70      	pop	{r4, r5, r6, pc}
 8005f8a:	428c      	cmp	r4, r1
 8005f8c:	bf0d      	iteet	eq
 8005f8e:	6863      	ldreq	r3, [r4, #4]
 8005f90:	684b      	ldrne	r3, [r1, #4]
 8005f92:	6063      	strne	r3, [r4, #4]
 8005f94:	6013      	streq	r3, [r2, #0]
 8005f96:	bf18      	it	ne
 8005f98:	460c      	movne	r4, r1
 8005f9a:	e7e9      	b.n	8005f70 <_malloc_r+0x64>
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	6849      	ldr	r1, [r1, #4]
 8005fa0:	e7ca      	b.n	8005f38 <_malloc_r+0x2c>
 8005fa2:	1cc4      	adds	r4, r0, #3
 8005fa4:	f024 0403 	bic.w	r4, r4, #3
 8005fa8:	42a0      	cmp	r0, r4
 8005faa:	d005      	beq.n	8005fb8 <_malloc_r+0xac>
 8005fac:	1a21      	subs	r1, r4, r0
 8005fae:	4630      	mov	r0, r6
 8005fb0:	f000 faf0 	bl	8006594 <_sbrk_r>
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d0cd      	beq.n	8005f54 <_malloc_r+0x48>
 8005fb8:	6025      	str	r5, [r4, #0]
 8005fba:	e7d9      	b.n	8005f70 <_malloc_r+0x64>
 8005fbc:	bd70      	pop	{r4, r5, r6, pc}
 8005fbe:	bf00      	nop
 8005fc0:	20000214 	.word	0x20000214
 8005fc4:	20000218 	.word	0x20000218

08005fc8 <__ssputs_r>:
 8005fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fcc:	688e      	ldr	r6, [r1, #8]
 8005fce:	429e      	cmp	r6, r3
 8005fd0:	4682      	mov	sl, r0
 8005fd2:	460c      	mov	r4, r1
 8005fd4:	4691      	mov	r9, r2
 8005fd6:	4698      	mov	r8, r3
 8005fd8:	d835      	bhi.n	8006046 <__ssputs_r+0x7e>
 8005fda:	898a      	ldrh	r2, [r1, #12]
 8005fdc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005fe0:	d031      	beq.n	8006046 <__ssputs_r+0x7e>
 8005fe2:	6825      	ldr	r5, [r4, #0]
 8005fe4:	6909      	ldr	r1, [r1, #16]
 8005fe6:	1a6f      	subs	r7, r5, r1
 8005fe8:	6965      	ldr	r5, [r4, #20]
 8005fea:	2302      	movs	r3, #2
 8005fec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ff0:	fb95 f5f3 	sdiv	r5, r5, r3
 8005ff4:	f108 0301 	add.w	r3, r8, #1
 8005ff8:	443b      	add	r3, r7
 8005ffa:	429d      	cmp	r5, r3
 8005ffc:	bf38      	it	cc
 8005ffe:	461d      	movcc	r5, r3
 8006000:	0553      	lsls	r3, r2, #21
 8006002:	d531      	bpl.n	8006068 <__ssputs_r+0xa0>
 8006004:	4629      	mov	r1, r5
 8006006:	f7ff ff81 	bl	8005f0c <_malloc_r>
 800600a:	4606      	mov	r6, r0
 800600c:	b950      	cbnz	r0, 8006024 <__ssputs_r+0x5c>
 800600e:	230c      	movs	r3, #12
 8006010:	f8ca 3000 	str.w	r3, [sl]
 8006014:	89a3      	ldrh	r3, [r4, #12]
 8006016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800601a:	81a3      	strh	r3, [r4, #12]
 800601c:	f04f 30ff 	mov.w	r0, #4294967295
 8006020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006024:	463a      	mov	r2, r7
 8006026:	6921      	ldr	r1, [r4, #16]
 8006028:	f7ff fb6b 	bl	8005702 <memcpy>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006032:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006036:	81a3      	strh	r3, [r4, #12]
 8006038:	6126      	str	r6, [r4, #16]
 800603a:	6165      	str	r5, [r4, #20]
 800603c:	443e      	add	r6, r7
 800603e:	1bed      	subs	r5, r5, r7
 8006040:	6026      	str	r6, [r4, #0]
 8006042:	60a5      	str	r5, [r4, #8]
 8006044:	4646      	mov	r6, r8
 8006046:	4546      	cmp	r6, r8
 8006048:	bf28      	it	cs
 800604a:	4646      	movcs	r6, r8
 800604c:	4632      	mov	r2, r6
 800604e:	4649      	mov	r1, r9
 8006050:	6820      	ldr	r0, [r4, #0]
 8006052:	f000 fad7 	bl	8006604 <memmove>
 8006056:	68a3      	ldr	r3, [r4, #8]
 8006058:	1b9b      	subs	r3, r3, r6
 800605a:	60a3      	str	r3, [r4, #8]
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	441e      	add	r6, r3
 8006060:	6026      	str	r6, [r4, #0]
 8006062:	2000      	movs	r0, #0
 8006064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006068:	462a      	mov	r2, r5
 800606a:	f000 fb35 	bl	80066d8 <_realloc_r>
 800606e:	4606      	mov	r6, r0
 8006070:	2800      	cmp	r0, #0
 8006072:	d1e1      	bne.n	8006038 <__ssputs_r+0x70>
 8006074:	6921      	ldr	r1, [r4, #16]
 8006076:	4650      	mov	r0, sl
 8006078:	f000 fae0 	bl	800663c <_free_r>
 800607c:	e7c7      	b.n	800600e <__ssputs_r+0x46>
	...

08006080 <_svfiprintf_r>:
 8006080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006084:	b09d      	sub	sp, #116	; 0x74
 8006086:	4680      	mov	r8, r0
 8006088:	9303      	str	r3, [sp, #12]
 800608a:	898b      	ldrh	r3, [r1, #12]
 800608c:	061c      	lsls	r4, r3, #24
 800608e:	460d      	mov	r5, r1
 8006090:	4616      	mov	r6, r2
 8006092:	d50f      	bpl.n	80060b4 <_svfiprintf_r+0x34>
 8006094:	690b      	ldr	r3, [r1, #16]
 8006096:	b96b      	cbnz	r3, 80060b4 <_svfiprintf_r+0x34>
 8006098:	2140      	movs	r1, #64	; 0x40
 800609a:	f7ff ff37 	bl	8005f0c <_malloc_r>
 800609e:	6028      	str	r0, [r5, #0]
 80060a0:	6128      	str	r0, [r5, #16]
 80060a2:	b928      	cbnz	r0, 80060b0 <_svfiprintf_r+0x30>
 80060a4:	230c      	movs	r3, #12
 80060a6:	f8c8 3000 	str.w	r3, [r8]
 80060aa:	f04f 30ff 	mov.w	r0, #4294967295
 80060ae:	e0c5      	b.n	800623c <_svfiprintf_r+0x1bc>
 80060b0:	2340      	movs	r3, #64	; 0x40
 80060b2:	616b      	str	r3, [r5, #20]
 80060b4:	2300      	movs	r3, #0
 80060b6:	9309      	str	r3, [sp, #36]	; 0x24
 80060b8:	2320      	movs	r3, #32
 80060ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060be:	2330      	movs	r3, #48	; 0x30
 80060c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060c4:	f04f 0b01 	mov.w	fp, #1
 80060c8:	4637      	mov	r7, r6
 80060ca:	463c      	mov	r4, r7
 80060cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d13c      	bne.n	800614e <_svfiprintf_r+0xce>
 80060d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80060d8:	d00b      	beq.n	80060f2 <_svfiprintf_r+0x72>
 80060da:	4653      	mov	r3, sl
 80060dc:	4632      	mov	r2, r6
 80060de:	4629      	mov	r1, r5
 80060e0:	4640      	mov	r0, r8
 80060e2:	f7ff ff71 	bl	8005fc8 <__ssputs_r>
 80060e6:	3001      	adds	r0, #1
 80060e8:	f000 80a3 	beq.w	8006232 <_svfiprintf_r+0x1b2>
 80060ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ee:	4453      	add	r3, sl
 80060f0:	9309      	str	r3, [sp, #36]	; 0x24
 80060f2:	783b      	ldrb	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 809c 	beq.w	8006232 <_svfiprintf_r+0x1b2>
 80060fa:	2300      	movs	r3, #0
 80060fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	9307      	str	r3, [sp, #28]
 8006104:	9205      	str	r2, [sp, #20]
 8006106:	9306      	str	r3, [sp, #24]
 8006108:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800610c:	931a      	str	r3, [sp, #104]	; 0x68
 800610e:	2205      	movs	r2, #5
 8006110:	7821      	ldrb	r1, [r4, #0]
 8006112:	4850      	ldr	r0, [pc, #320]	; (8006254 <_svfiprintf_r+0x1d4>)
 8006114:	f7fa f86c 	bl	80001f0 <memchr>
 8006118:	1c67      	adds	r7, r4, #1
 800611a:	9b04      	ldr	r3, [sp, #16]
 800611c:	b9d8      	cbnz	r0, 8006156 <_svfiprintf_r+0xd6>
 800611e:	06d9      	lsls	r1, r3, #27
 8006120:	bf44      	itt	mi
 8006122:	2220      	movmi	r2, #32
 8006124:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006128:	071a      	lsls	r2, r3, #28
 800612a:	bf44      	itt	mi
 800612c:	222b      	movmi	r2, #43	; 0x2b
 800612e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006132:	7822      	ldrb	r2, [r4, #0]
 8006134:	2a2a      	cmp	r2, #42	; 0x2a
 8006136:	d016      	beq.n	8006166 <_svfiprintf_r+0xe6>
 8006138:	9a07      	ldr	r2, [sp, #28]
 800613a:	2100      	movs	r1, #0
 800613c:	200a      	movs	r0, #10
 800613e:	4627      	mov	r7, r4
 8006140:	3401      	adds	r4, #1
 8006142:	783b      	ldrb	r3, [r7, #0]
 8006144:	3b30      	subs	r3, #48	; 0x30
 8006146:	2b09      	cmp	r3, #9
 8006148:	d951      	bls.n	80061ee <_svfiprintf_r+0x16e>
 800614a:	b1c9      	cbz	r1, 8006180 <_svfiprintf_r+0x100>
 800614c:	e011      	b.n	8006172 <_svfiprintf_r+0xf2>
 800614e:	2b25      	cmp	r3, #37	; 0x25
 8006150:	d0c0      	beq.n	80060d4 <_svfiprintf_r+0x54>
 8006152:	4627      	mov	r7, r4
 8006154:	e7b9      	b.n	80060ca <_svfiprintf_r+0x4a>
 8006156:	4a3f      	ldr	r2, [pc, #252]	; (8006254 <_svfiprintf_r+0x1d4>)
 8006158:	1a80      	subs	r0, r0, r2
 800615a:	fa0b f000 	lsl.w	r0, fp, r0
 800615e:	4318      	orrs	r0, r3
 8006160:	9004      	str	r0, [sp, #16]
 8006162:	463c      	mov	r4, r7
 8006164:	e7d3      	b.n	800610e <_svfiprintf_r+0x8e>
 8006166:	9a03      	ldr	r2, [sp, #12]
 8006168:	1d11      	adds	r1, r2, #4
 800616a:	6812      	ldr	r2, [r2, #0]
 800616c:	9103      	str	r1, [sp, #12]
 800616e:	2a00      	cmp	r2, #0
 8006170:	db01      	blt.n	8006176 <_svfiprintf_r+0xf6>
 8006172:	9207      	str	r2, [sp, #28]
 8006174:	e004      	b.n	8006180 <_svfiprintf_r+0x100>
 8006176:	4252      	negs	r2, r2
 8006178:	f043 0302 	orr.w	r3, r3, #2
 800617c:	9207      	str	r2, [sp, #28]
 800617e:	9304      	str	r3, [sp, #16]
 8006180:	783b      	ldrb	r3, [r7, #0]
 8006182:	2b2e      	cmp	r3, #46	; 0x2e
 8006184:	d10e      	bne.n	80061a4 <_svfiprintf_r+0x124>
 8006186:	787b      	ldrb	r3, [r7, #1]
 8006188:	2b2a      	cmp	r3, #42	; 0x2a
 800618a:	f107 0101 	add.w	r1, r7, #1
 800618e:	d132      	bne.n	80061f6 <_svfiprintf_r+0x176>
 8006190:	9b03      	ldr	r3, [sp, #12]
 8006192:	1d1a      	adds	r2, r3, #4
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	9203      	str	r2, [sp, #12]
 8006198:	2b00      	cmp	r3, #0
 800619a:	bfb8      	it	lt
 800619c:	f04f 33ff 	movlt.w	r3, #4294967295
 80061a0:	3702      	adds	r7, #2
 80061a2:	9305      	str	r3, [sp, #20]
 80061a4:	4c2c      	ldr	r4, [pc, #176]	; (8006258 <_svfiprintf_r+0x1d8>)
 80061a6:	7839      	ldrb	r1, [r7, #0]
 80061a8:	2203      	movs	r2, #3
 80061aa:	4620      	mov	r0, r4
 80061ac:	f7fa f820 	bl	80001f0 <memchr>
 80061b0:	b138      	cbz	r0, 80061c2 <_svfiprintf_r+0x142>
 80061b2:	2340      	movs	r3, #64	; 0x40
 80061b4:	1b00      	subs	r0, r0, r4
 80061b6:	fa03 f000 	lsl.w	r0, r3, r0
 80061ba:	9b04      	ldr	r3, [sp, #16]
 80061bc:	4303      	orrs	r3, r0
 80061be:	9304      	str	r3, [sp, #16]
 80061c0:	3701      	adds	r7, #1
 80061c2:	7839      	ldrb	r1, [r7, #0]
 80061c4:	4825      	ldr	r0, [pc, #148]	; (800625c <_svfiprintf_r+0x1dc>)
 80061c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061ca:	2206      	movs	r2, #6
 80061cc:	1c7e      	adds	r6, r7, #1
 80061ce:	f7fa f80f 	bl	80001f0 <memchr>
 80061d2:	2800      	cmp	r0, #0
 80061d4:	d035      	beq.n	8006242 <_svfiprintf_r+0x1c2>
 80061d6:	4b22      	ldr	r3, [pc, #136]	; (8006260 <_svfiprintf_r+0x1e0>)
 80061d8:	b9fb      	cbnz	r3, 800621a <_svfiprintf_r+0x19a>
 80061da:	9b03      	ldr	r3, [sp, #12]
 80061dc:	3307      	adds	r3, #7
 80061de:	f023 0307 	bic.w	r3, r3, #7
 80061e2:	3308      	adds	r3, #8
 80061e4:	9303      	str	r3, [sp, #12]
 80061e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e8:	444b      	add	r3, r9
 80061ea:	9309      	str	r3, [sp, #36]	; 0x24
 80061ec:	e76c      	b.n	80060c8 <_svfiprintf_r+0x48>
 80061ee:	fb00 3202 	mla	r2, r0, r2, r3
 80061f2:	2101      	movs	r1, #1
 80061f4:	e7a3      	b.n	800613e <_svfiprintf_r+0xbe>
 80061f6:	2300      	movs	r3, #0
 80061f8:	9305      	str	r3, [sp, #20]
 80061fa:	4618      	mov	r0, r3
 80061fc:	240a      	movs	r4, #10
 80061fe:	460f      	mov	r7, r1
 8006200:	3101      	adds	r1, #1
 8006202:	783a      	ldrb	r2, [r7, #0]
 8006204:	3a30      	subs	r2, #48	; 0x30
 8006206:	2a09      	cmp	r2, #9
 8006208:	d903      	bls.n	8006212 <_svfiprintf_r+0x192>
 800620a:	2b00      	cmp	r3, #0
 800620c:	d0ca      	beq.n	80061a4 <_svfiprintf_r+0x124>
 800620e:	9005      	str	r0, [sp, #20]
 8006210:	e7c8      	b.n	80061a4 <_svfiprintf_r+0x124>
 8006212:	fb04 2000 	mla	r0, r4, r0, r2
 8006216:	2301      	movs	r3, #1
 8006218:	e7f1      	b.n	80061fe <_svfiprintf_r+0x17e>
 800621a:	ab03      	add	r3, sp, #12
 800621c:	9300      	str	r3, [sp, #0]
 800621e:	462a      	mov	r2, r5
 8006220:	4b10      	ldr	r3, [pc, #64]	; (8006264 <_svfiprintf_r+0x1e4>)
 8006222:	a904      	add	r1, sp, #16
 8006224:	4640      	mov	r0, r8
 8006226:	f3af 8000 	nop.w
 800622a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800622e:	4681      	mov	r9, r0
 8006230:	d1d9      	bne.n	80061e6 <_svfiprintf_r+0x166>
 8006232:	89ab      	ldrh	r3, [r5, #12]
 8006234:	065b      	lsls	r3, r3, #25
 8006236:	f53f af38 	bmi.w	80060aa <_svfiprintf_r+0x2a>
 800623a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800623c:	b01d      	add	sp, #116	; 0x74
 800623e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006242:	ab03      	add	r3, sp, #12
 8006244:	9300      	str	r3, [sp, #0]
 8006246:	462a      	mov	r2, r5
 8006248:	4b06      	ldr	r3, [pc, #24]	; (8006264 <_svfiprintf_r+0x1e4>)
 800624a:	a904      	add	r1, sp, #16
 800624c:	4640      	mov	r0, r8
 800624e:	f000 f881 	bl	8006354 <_printf_i>
 8006252:	e7ea      	b.n	800622a <_svfiprintf_r+0x1aa>
 8006254:	08006974 	.word	0x08006974
 8006258:	0800697a 	.word	0x0800697a
 800625c:	0800697e 	.word	0x0800697e
 8006260:	00000000 	.word	0x00000000
 8006264:	08005fc9 	.word	0x08005fc9

08006268 <_printf_common>:
 8006268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800626c:	4691      	mov	r9, r2
 800626e:	461f      	mov	r7, r3
 8006270:	688a      	ldr	r2, [r1, #8]
 8006272:	690b      	ldr	r3, [r1, #16]
 8006274:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006278:	4293      	cmp	r3, r2
 800627a:	bfb8      	it	lt
 800627c:	4613      	movlt	r3, r2
 800627e:	f8c9 3000 	str.w	r3, [r9]
 8006282:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006286:	4606      	mov	r6, r0
 8006288:	460c      	mov	r4, r1
 800628a:	b112      	cbz	r2, 8006292 <_printf_common+0x2a>
 800628c:	3301      	adds	r3, #1
 800628e:	f8c9 3000 	str.w	r3, [r9]
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	0699      	lsls	r1, r3, #26
 8006296:	bf42      	ittt	mi
 8006298:	f8d9 3000 	ldrmi.w	r3, [r9]
 800629c:	3302      	addmi	r3, #2
 800629e:	f8c9 3000 	strmi.w	r3, [r9]
 80062a2:	6825      	ldr	r5, [r4, #0]
 80062a4:	f015 0506 	ands.w	r5, r5, #6
 80062a8:	d107      	bne.n	80062ba <_printf_common+0x52>
 80062aa:	f104 0a19 	add.w	sl, r4, #25
 80062ae:	68e3      	ldr	r3, [r4, #12]
 80062b0:	f8d9 2000 	ldr.w	r2, [r9]
 80062b4:	1a9b      	subs	r3, r3, r2
 80062b6:	429d      	cmp	r5, r3
 80062b8:	db29      	blt.n	800630e <_printf_common+0xa6>
 80062ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80062be:	6822      	ldr	r2, [r4, #0]
 80062c0:	3300      	adds	r3, #0
 80062c2:	bf18      	it	ne
 80062c4:	2301      	movne	r3, #1
 80062c6:	0692      	lsls	r2, r2, #26
 80062c8:	d42e      	bmi.n	8006328 <_printf_common+0xc0>
 80062ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062ce:	4639      	mov	r1, r7
 80062d0:	4630      	mov	r0, r6
 80062d2:	47c0      	blx	r8
 80062d4:	3001      	adds	r0, #1
 80062d6:	d021      	beq.n	800631c <_printf_common+0xb4>
 80062d8:	6823      	ldr	r3, [r4, #0]
 80062da:	68e5      	ldr	r5, [r4, #12]
 80062dc:	f8d9 2000 	ldr.w	r2, [r9]
 80062e0:	f003 0306 	and.w	r3, r3, #6
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	bf08      	it	eq
 80062e8:	1aad      	subeq	r5, r5, r2
 80062ea:	68a3      	ldr	r3, [r4, #8]
 80062ec:	6922      	ldr	r2, [r4, #16]
 80062ee:	bf0c      	ite	eq
 80062f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062f4:	2500      	movne	r5, #0
 80062f6:	4293      	cmp	r3, r2
 80062f8:	bfc4      	itt	gt
 80062fa:	1a9b      	subgt	r3, r3, r2
 80062fc:	18ed      	addgt	r5, r5, r3
 80062fe:	f04f 0900 	mov.w	r9, #0
 8006302:	341a      	adds	r4, #26
 8006304:	454d      	cmp	r5, r9
 8006306:	d11b      	bne.n	8006340 <_printf_common+0xd8>
 8006308:	2000      	movs	r0, #0
 800630a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800630e:	2301      	movs	r3, #1
 8006310:	4652      	mov	r2, sl
 8006312:	4639      	mov	r1, r7
 8006314:	4630      	mov	r0, r6
 8006316:	47c0      	blx	r8
 8006318:	3001      	adds	r0, #1
 800631a:	d103      	bne.n	8006324 <_printf_common+0xbc>
 800631c:	f04f 30ff 	mov.w	r0, #4294967295
 8006320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006324:	3501      	adds	r5, #1
 8006326:	e7c2      	b.n	80062ae <_printf_common+0x46>
 8006328:	18e1      	adds	r1, r4, r3
 800632a:	1c5a      	adds	r2, r3, #1
 800632c:	2030      	movs	r0, #48	; 0x30
 800632e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006332:	4422      	add	r2, r4
 8006334:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006338:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800633c:	3302      	adds	r3, #2
 800633e:	e7c4      	b.n	80062ca <_printf_common+0x62>
 8006340:	2301      	movs	r3, #1
 8006342:	4622      	mov	r2, r4
 8006344:	4639      	mov	r1, r7
 8006346:	4630      	mov	r0, r6
 8006348:	47c0      	blx	r8
 800634a:	3001      	adds	r0, #1
 800634c:	d0e6      	beq.n	800631c <_printf_common+0xb4>
 800634e:	f109 0901 	add.w	r9, r9, #1
 8006352:	e7d7      	b.n	8006304 <_printf_common+0x9c>

08006354 <_printf_i>:
 8006354:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006358:	4617      	mov	r7, r2
 800635a:	7e0a      	ldrb	r2, [r1, #24]
 800635c:	b085      	sub	sp, #20
 800635e:	2a6e      	cmp	r2, #110	; 0x6e
 8006360:	4698      	mov	r8, r3
 8006362:	4606      	mov	r6, r0
 8006364:	460c      	mov	r4, r1
 8006366:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006368:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800636c:	f000 80bc 	beq.w	80064e8 <_printf_i+0x194>
 8006370:	d81a      	bhi.n	80063a8 <_printf_i+0x54>
 8006372:	2a63      	cmp	r2, #99	; 0x63
 8006374:	d02e      	beq.n	80063d4 <_printf_i+0x80>
 8006376:	d80a      	bhi.n	800638e <_printf_i+0x3a>
 8006378:	2a00      	cmp	r2, #0
 800637a:	f000 80c8 	beq.w	800650e <_printf_i+0x1ba>
 800637e:	2a58      	cmp	r2, #88	; 0x58
 8006380:	f000 808a 	beq.w	8006498 <_printf_i+0x144>
 8006384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006388:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800638c:	e02a      	b.n	80063e4 <_printf_i+0x90>
 800638e:	2a64      	cmp	r2, #100	; 0x64
 8006390:	d001      	beq.n	8006396 <_printf_i+0x42>
 8006392:	2a69      	cmp	r2, #105	; 0x69
 8006394:	d1f6      	bne.n	8006384 <_printf_i+0x30>
 8006396:	6821      	ldr	r1, [r4, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800639e:	d023      	beq.n	80063e8 <_printf_i+0x94>
 80063a0:	1d11      	adds	r1, r2, #4
 80063a2:	6019      	str	r1, [r3, #0]
 80063a4:	6813      	ldr	r3, [r2, #0]
 80063a6:	e027      	b.n	80063f8 <_printf_i+0xa4>
 80063a8:	2a73      	cmp	r2, #115	; 0x73
 80063aa:	f000 80b4 	beq.w	8006516 <_printf_i+0x1c2>
 80063ae:	d808      	bhi.n	80063c2 <_printf_i+0x6e>
 80063b0:	2a6f      	cmp	r2, #111	; 0x6f
 80063b2:	d02a      	beq.n	800640a <_printf_i+0xb6>
 80063b4:	2a70      	cmp	r2, #112	; 0x70
 80063b6:	d1e5      	bne.n	8006384 <_printf_i+0x30>
 80063b8:	680a      	ldr	r2, [r1, #0]
 80063ba:	f042 0220 	orr.w	r2, r2, #32
 80063be:	600a      	str	r2, [r1, #0]
 80063c0:	e003      	b.n	80063ca <_printf_i+0x76>
 80063c2:	2a75      	cmp	r2, #117	; 0x75
 80063c4:	d021      	beq.n	800640a <_printf_i+0xb6>
 80063c6:	2a78      	cmp	r2, #120	; 0x78
 80063c8:	d1dc      	bne.n	8006384 <_printf_i+0x30>
 80063ca:	2278      	movs	r2, #120	; 0x78
 80063cc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80063d0:	496e      	ldr	r1, [pc, #440]	; (800658c <_printf_i+0x238>)
 80063d2:	e064      	b.n	800649e <_printf_i+0x14a>
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80063da:	1d11      	adds	r1, r2, #4
 80063dc:	6019      	str	r1, [r3, #0]
 80063de:	6813      	ldr	r3, [r2, #0]
 80063e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063e4:	2301      	movs	r3, #1
 80063e6:	e0a3      	b.n	8006530 <_printf_i+0x1dc>
 80063e8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80063ec:	f102 0104 	add.w	r1, r2, #4
 80063f0:	6019      	str	r1, [r3, #0]
 80063f2:	d0d7      	beq.n	80063a4 <_printf_i+0x50>
 80063f4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	da03      	bge.n	8006404 <_printf_i+0xb0>
 80063fc:	222d      	movs	r2, #45	; 0x2d
 80063fe:	425b      	negs	r3, r3
 8006400:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006404:	4962      	ldr	r1, [pc, #392]	; (8006590 <_printf_i+0x23c>)
 8006406:	220a      	movs	r2, #10
 8006408:	e017      	b.n	800643a <_printf_i+0xe6>
 800640a:	6820      	ldr	r0, [r4, #0]
 800640c:	6819      	ldr	r1, [r3, #0]
 800640e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006412:	d003      	beq.n	800641c <_printf_i+0xc8>
 8006414:	1d08      	adds	r0, r1, #4
 8006416:	6018      	str	r0, [r3, #0]
 8006418:	680b      	ldr	r3, [r1, #0]
 800641a:	e006      	b.n	800642a <_printf_i+0xd6>
 800641c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006420:	f101 0004 	add.w	r0, r1, #4
 8006424:	6018      	str	r0, [r3, #0]
 8006426:	d0f7      	beq.n	8006418 <_printf_i+0xc4>
 8006428:	880b      	ldrh	r3, [r1, #0]
 800642a:	4959      	ldr	r1, [pc, #356]	; (8006590 <_printf_i+0x23c>)
 800642c:	2a6f      	cmp	r2, #111	; 0x6f
 800642e:	bf14      	ite	ne
 8006430:	220a      	movne	r2, #10
 8006432:	2208      	moveq	r2, #8
 8006434:	2000      	movs	r0, #0
 8006436:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800643a:	6865      	ldr	r5, [r4, #4]
 800643c:	60a5      	str	r5, [r4, #8]
 800643e:	2d00      	cmp	r5, #0
 8006440:	f2c0 809c 	blt.w	800657c <_printf_i+0x228>
 8006444:	6820      	ldr	r0, [r4, #0]
 8006446:	f020 0004 	bic.w	r0, r0, #4
 800644a:	6020      	str	r0, [r4, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d13f      	bne.n	80064d0 <_printf_i+0x17c>
 8006450:	2d00      	cmp	r5, #0
 8006452:	f040 8095 	bne.w	8006580 <_printf_i+0x22c>
 8006456:	4675      	mov	r5, lr
 8006458:	2a08      	cmp	r2, #8
 800645a:	d10b      	bne.n	8006474 <_printf_i+0x120>
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	07da      	lsls	r2, r3, #31
 8006460:	d508      	bpl.n	8006474 <_printf_i+0x120>
 8006462:	6923      	ldr	r3, [r4, #16]
 8006464:	6862      	ldr	r2, [r4, #4]
 8006466:	429a      	cmp	r2, r3
 8006468:	bfde      	ittt	le
 800646a:	2330      	movle	r3, #48	; 0x30
 800646c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006470:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006474:	ebae 0305 	sub.w	r3, lr, r5
 8006478:	6123      	str	r3, [r4, #16]
 800647a:	f8cd 8000 	str.w	r8, [sp]
 800647e:	463b      	mov	r3, r7
 8006480:	aa03      	add	r2, sp, #12
 8006482:	4621      	mov	r1, r4
 8006484:	4630      	mov	r0, r6
 8006486:	f7ff feef 	bl	8006268 <_printf_common>
 800648a:	3001      	adds	r0, #1
 800648c:	d155      	bne.n	800653a <_printf_i+0x1e6>
 800648e:	f04f 30ff 	mov.w	r0, #4294967295
 8006492:	b005      	add	sp, #20
 8006494:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006498:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800649c:	493c      	ldr	r1, [pc, #240]	; (8006590 <_printf_i+0x23c>)
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	6818      	ldr	r0, [r3, #0]
 80064a2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80064a6:	f100 0504 	add.w	r5, r0, #4
 80064aa:	601d      	str	r5, [r3, #0]
 80064ac:	d001      	beq.n	80064b2 <_printf_i+0x15e>
 80064ae:	6803      	ldr	r3, [r0, #0]
 80064b0:	e002      	b.n	80064b8 <_printf_i+0x164>
 80064b2:	0655      	lsls	r5, r2, #25
 80064b4:	d5fb      	bpl.n	80064ae <_printf_i+0x15a>
 80064b6:	8803      	ldrh	r3, [r0, #0]
 80064b8:	07d0      	lsls	r0, r2, #31
 80064ba:	bf44      	itt	mi
 80064bc:	f042 0220 	orrmi.w	r2, r2, #32
 80064c0:	6022      	strmi	r2, [r4, #0]
 80064c2:	b91b      	cbnz	r3, 80064cc <_printf_i+0x178>
 80064c4:	6822      	ldr	r2, [r4, #0]
 80064c6:	f022 0220 	bic.w	r2, r2, #32
 80064ca:	6022      	str	r2, [r4, #0]
 80064cc:	2210      	movs	r2, #16
 80064ce:	e7b1      	b.n	8006434 <_printf_i+0xe0>
 80064d0:	4675      	mov	r5, lr
 80064d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80064d6:	fb02 3310 	mls	r3, r2, r0, r3
 80064da:	5ccb      	ldrb	r3, [r1, r3]
 80064dc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80064e0:	4603      	mov	r3, r0
 80064e2:	2800      	cmp	r0, #0
 80064e4:	d1f5      	bne.n	80064d2 <_printf_i+0x17e>
 80064e6:	e7b7      	b.n	8006458 <_printf_i+0x104>
 80064e8:	6808      	ldr	r0, [r1, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	6949      	ldr	r1, [r1, #20]
 80064ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80064f2:	d004      	beq.n	80064fe <_printf_i+0x1aa>
 80064f4:	1d10      	adds	r0, r2, #4
 80064f6:	6018      	str	r0, [r3, #0]
 80064f8:	6813      	ldr	r3, [r2, #0]
 80064fa:	6019      	str	r1, [r3, #0]
 80064fc:	e007      	b.n	800650e <_printf_i+0x1ba>
 80064fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006502:	f102 0004 	add.w	r0, r2, #4
 8006506:	6018      	str	r0, [r3, #0]
 8006508:	6813      	ldr	r3, [r2, #0]
 800650a:	d0f6      	beq.n	80064fa <_printf_i+0x1a6>
 800650c:	8019      	strh	r1, [r3, #0]
 800650e:	2300      	movs	r3, #0
 8006510:	6123      	str	r3, [r4, #16]
 8006512:	4675      	mov	r5, lr
 8006514:	e7b1      	b.n	800647a <_printf_i+0x126>
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	1d11      	adds	r1, r2, #4
 800651a:	6019      	str	r1, [r3, #0]
 800651c:	6815      	ldr	r5, [r2, #0]
 800651e:	6862      	ldr	r2, [r4, #4]
 8006520:	2100      	movs	r1, #0
 8006522:	4628      	mov	r0, r5
 8006524:	f7f9 fe64 	bl	80001f0 <memchr>
 8006528:	b108      	cbz	r0, 800652e <_printf_i+0x1da>
 800652a:	1b40      	subs	r0, r0, r5
 800652c:	6060      	str	r0, [r4, #4]
 800652e:	6863      	ldr	r3, [r4, #4]
 8006530:	6123      	str	r3, [r4, #16]
 8006532:	2300      	movs	r3, #0
 8006534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006538:	e79f      	b.n	800647a <_printf_i+0x126>
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	462a      	mov	r2, r5
 800653e:	4639      	mov	r1, r7
 8006540:	4630      	mov	r0, r6
 8006542:	47c0      	blx	r8
 8006544:	3001      	adds	r0, #1
 8006546:	d0a2      	beq.n	800648e <_printf_i+0x13a>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	079b      	lsls	r3, r3, #30
 800654c:	d507      	bpl.n	800655e <_printf_i+0x20a>
 800654e:	2500      	movs	r5, #0
 8006550:	f104 0919 	add.w	r9, r4, #25
 8006554:	68e3      	ldr	r3, [r4, #12]
 8006556:	9a03      	ldr	r2, [sp, #12]
 8006558:	1a9b      	subs	r3, r3, r2
 800655a:	429d      	cmp	r5, r3
 800655c:	db05      	blt.n	800656a <_printf_i+0x216>
 800655e:	68e0      	ldr	r0, [r4, #12]
 8006560:	9b03      	ldr	r3, [sp, #12]
 8006562:	4298      	cmp	r0, r3
 8006564:	bfb8      	it	lt
 8006566:	4618      	movlt	r0, r3
 8006568:	e793      	b.n	8006492 <_printf_i+0x13e>
 800656a:	2301      	movs	r3, #1
 800656c:	464a      	mov	r2, r9
 800656e:	4639      	mov	r1, r7
 8006570:	4630      	mov	r0, r6
 8006572:	47c0      	blx	r8
 8006574:	3001      	adds	r0, #1
 8006576:	d08a      	beq.n	800648e <_printf_i+0x13a>
 8006578:	3501      	adds	r5, #1
 800657a:	e7eb      	b.n	8006554 <_printf_i+0x200>
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1a7      	bne.n	80064d0 <_printf_i+0x17c>
 8006580:	780b      	ldrb	r3, [r1, #0]
 8006582:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006586:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800658a:	e765      	b.n	8006458 <_printf_i+0x104>
 800658c:	08006996 	.word	0x08006996
 8006590:	08006985 	.word	0x08006985

08006594 <_sbrk_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	4c06      	ldr	r4, [pc, #24]	; (80065b0 <_sbrk_r+0x1c>)
 8006598:	2300      	movs	r3, #0
 800659a:	4605      	mov	r5, r0
 800659c:	4608      	mov	r0, r1
 800659e:	6023      	str	r3, [r4, #0]
 80065a0:	f000 f8ca 	bl	8006738 <_sbrk>
 80065a4:	1c43      	adds	r3, r0, #1
 80065a6:	d102      	bne.n	80065ae <_sbrk_r+0x1a>
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	b103      	cbz	r3, 80065ae <_sbrk_r+0x1a>
 80065ac:	602b      	str	r3, [r5, #0]
 80065ae:	bd38      	pop	{r3, r4, r5, pc}
 80065b0:	200004c8 	.word	0x200004c8

080065b4 <strncmp>:
 80065b4:	b510      	push	{r4, lr}
 80065b6:	b16a      	cbz	r2, 80065d4 <strncmp+0x20>
 80065b8:	3901      	subs	r1, #1
 80065ba:	1884      	adds	r4, r0, r2
 80065bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80065c0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d103      	bne.n	80065d0 <strncmp+0x1c>
 80065c8:	42a0      	cmp	r0, r4
 80065ca:	d001      	beq.n	80065d0 <strncmp+0x1c>
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1f5      	bne.n	80065bc <strncmp+0x8>
 80065d0:	1a98      	subs	r0, r3, r2
 80065d2:	bd10      	pop	{r4, pc}
 80065d4:	4610      	mov	r0, r2
 80065d6:	bd10      	pop	{r4, pc}

080065d8 <__ascii_wctomb>:
 80065d8:	b149      	cbz	r1, 80065ee <__ascii_wctomb+0x16>
 80065da:	2aff      	cmp	r2, #255	; 0xff
 80065dc:	bf85      	ittet	hi
 80065de:	238a      	movhi	r3, #138	; 0x8a
 80065e0:	6003      	strhi	r3, [r0, #0]
 80065e2:	700a      	strbls	r2, [r1, #0]
 80065e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80065e8:	bf98      	it	ls
 80065ea:	2001      	movls	r0, #1
 80065ec:	4770      	bx	lr
 80065ee:	4608      	mov	r0, r1
 80065f0:	4770      	bx	lr
	...

080065f4 <malloc>:
 80065f4:	4b02      	ldr	r3, [pc, #8]	; (8006600 <malloc+0xc>)
 80065f6:	4601      	mov	r1, r0
 80065f8:	6818      	ldr	r0, [r3, #0]
 80065fa:	f7ff bc87 	b.w	8005f0c <_malloc_r>
 80065fe:	bf00      	nop
 8006600:	20000028 	.word	0x20000028

08006604 <memmove>:
 8006604:	4288      	cmp	r0, r1
 8006606:	b510      	push	{r4, lr}
 8006608:	eb01 0302 	add.w	r3, r1, r2
 800660c:	d803      	bhi.n	8006616 <memmove+0x12>
 800660e:	1e42      	subs	r2, r0, #1
 8006610:	4299      	cmp	r1, r3
 8006612:	d10c      	bne.n	800662e <memmove+0x2a>
 8006614:	bd10      	pop	{r4, pc}
 8006616:	4298      	cmp	r0, r3
 8006618:	d2f9      	bcs.n	800660e <memmove+0xa>
 800661a:	1881      	adds	r1, r0, r2
 800661c:	1ad2      	subs	r2, r2, r3
 800661e:	42d3      	cmn	r3, r2
 8006620:	d100      	bne.n	8006624 <memmove+0x20>
 8006622:	bd10      	pop	{r4, pc}
 8006624:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006628:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800662c:	e7f7      	b.n	800661e <memmove+0x1a>
 800662e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006632:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006636:	e7eb      	b.n	8006610 <memmove+0xc>

08006638 <__malloc_lock>:
 8006638:	4770      	bx	lr

0800663a <__malloc_unlock>:
 800663a:	4770      	bx	lr

0800663c <_free_r>:
 800663c:	b538      	push	{r3, r4, r5, lr}
 800663e:	4605      	mov	r5, r0
 8006640:	2900      	cmp	r1, #0
 8006642:	d045      	beq.n	80066d0 <_free_r+0x94>
 8006644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006648:	1f0c      	subs	r4, r1, #4
 800664a:	2b00      	cmp	r3, #0
 800664c:	bfb8      	it	lt
 800664e:	18e4      	addlt	r4, r4, r3
 8006650:	f7ff fff2 	bl	8006638 <__malloc_lock>
 8006654:	4a1f      	ldr	r2, [pc, #124]	; (80066d4 <_free_r+0x98>)
 8006656:	6813      	ldr	r3, [r2, #0]
 8006658:	4610      	mov	r0, r2
 800665a:	b933      	cbnz	r3, 800666a <_free_r+0x2e>
 800665c:	6063      	str	r3, [r4, #4]
 800665e:	6014      	str	r4, [r2, #0]
 8006660:	4628      	mov	r0, r5
 8006662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006666:	f7ff bfe8 	b.w	800663a <__malloc_unlock>
 800666a:	42a3      	cmp	r3, r4
 800666c:	d90c      	bls.n	8006688 <_free_r+0x4c>
 800666e:	6821      	ldr	r1, [r4, #0]
 8006670:	1862      	adds	r2, r4, r1
 8006672:	4293      	cmp	r3, r2
 8006674:	bf04      	itt	eq
 8006676:	681a      	ldreq	r2, [r3, #0]
 8006678:	685b      	ldreq	r3, [r3, #4]
 800667a:	6063      	str	r3, [r4, #4]
 800667c:	bf04      	itt	eq
 800667e:	1852      	addeq	r2, r2, r1
 8006680:	6022      	streq	r2, [r4, #0]
 8006682:	6004      	str	r4, [r0, #0]
 8006684:	e7ec      	b.n	8006660 <_free_r+0x24>
 8006686:	4613      	mov	r3, r2
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	b10a      	cbz	r2, 8006690 <_free_r+0x54>
 800668c:	42a2      	cmp	r2, r4
 800668e:	d9fa      	bls.n	8006686 <_free_r+0x4a>
 8006690:	6819      	ldr	r1, [r3, #0]
 8006692:	1858      	adds	r0, r3, r1
 8006694:	42a0      	cmp	r0, r4
 8006696:	d10b      	bne.n	80066b0 <_free_r+0x74>
 8006698:	6820      	ldr	r0, [r4, #0]
 800669a:	4401      	add	r1, r0
 800669c:	1858      	adds	r0, r3, r1
 800669e:	4282      	cmp	r2, r0
 80066a0:	6019      	str	r1, [r3, #0]
 80066a2:	d1dd      	bne.n	8006660 <_free_r+0x24>
 80066a4:	6810      	ldr	r0, [r2, #0]
 80066a6:	6852      	ldr	r2, [r2, #4]
 80066a8:	605a      	str	r2, [r3, #4]
 80066aa:	4401      	add	r1, r0
 80066ac:	6019      	str	r1, [r3, #0]
 80066ae:	e7d7      	b.n	8006660 <_free_r+0x24>
 80066b0:	d902      	bls.n	80066b8 <_free_r+0x7c>
 80066b2:	230c      	movs	r3, #12
 80066b4:	602b      	str	r3, [r5, #0]
 80066b6:	e7d3      	b.n	8006660 <_free_r+0x24>
 80066b8:	6820      	ldr	r0, [r4, #0]
 80066ba:	1821      	adds	r1, r4, r0
 80066bc:	428a      	cmp	r2, r1
 80066be:	bf04      	itt	eq
 80066c0:	6811      	ldreq	r1, [r2, #0]
 80066c2:	6852      	ldreq	r2, [r2, #4]
 80066c4:	6062      	str	r2, [r4, #4]
 80066c6:	bf04      	itt	eq
 80066c8:	1809      	addeq	r1, r1, r0
 80066ca:	6021      	streq	r1, [r4, #0]
 80066cc:	605c      	str	r4, [r3, #4]
 80066ce:	e7c7      	b.n	8006660 <_free_r+0x24>
 80066d0:	bd38      	pop	{r3, r4, r5, pc}
 80066d2:	bf00      	nop
 80066d4:	20000214 	.word	0x20000214

080066d8 <_realloc_r>:
 80066d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066da:	4607      	mov	r7, r0
 80066dc:	4614      	mov	r4, r2
 80066de:	460e      	mov	r6, r1
 80066e0:	b921      	cbnz	r1, 80066ec <_realloc_r+0x14>
 80066e2:	4611      	mov	r1, r2
 80066e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80066e8:	f7ff bc10 	b.w	8005f0c <_malloc_r>
 80066ec:	b922      	cbnz	r2, 80066f8 <_realloc_r+0x20>
 80066ee:	f7ff ffa5 	bl	800663c <_free_r>
 80066f2:	4625      	mov	r5, r4
 80066f4:	4628      	mov	r0, r5
 80066f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066f8:	f000 f814 	bl	8006724 <_malloc_usable_size_r>
 80066fc:	4284      	cmp	r4, r0
 80066fe:	d90f      	bls.n	8006720 <_realloc_r+0x48>
 8006700:	4621      	mov	r1, r4
 8006702:	4638      	mov	r0, r7
 8006704:	f7ff fc02 	bl	8005f0c <_malloc_r>
 8006708:	4605      	mov	r5, r0
 800670a:	2800      	cmp	r0, #0
 800670c:	d0f2      	beq.n	80066f4 <_realloc_r+0x1c>
 800670e:	4631      	mov	r1, r6
 8006710:	4622      	mov	r2, r4
 8006712:	f7fe fff6 	bl	8005702 <memcpy>
 8006716:	4631      	mov	r1, r6
 8006718:	4638      	mov	r0, r7
 800671a:	f7ff ff8f 	bl	800663c <_free_r>
 800671e:	e7e9      	b.n	80066f4 <_realloc_r+0x1c>
 8006720:	4635      	mov	r5, r6
 8006722:	e7e7      	b.n	80066f4 <_realloc_r+0x1c>

08006724 <_malloc_usable_size_r>:
 8006724:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006728:	2800      	cmp	r0, #0
 800672a:	f1a0 0004 	sub.w	r0, r0, #4
 800672e:	bfbc      	itt	lt
 8006730:	580b      	ldrlt	r3, [r1, r0]
 8006732:	18c0      	addlt	r0, r0, r3
 8006734:	4770      	bx	lr
	...

08006738 <_sbrk>:
 8006738:	4b04      	ldr	r3, [pc, #16]	; (800674c <_sbrk+0x14>)
 800673a:	6819      	ldr	r1, [r3, #0]
 800673c:	4602      	mov	r2, r0
 800673e:	b909      	cbnz	r1, 8006744 <_sbrk+0xc>
 8006740:	4903      	ldr	r1, [pc, #12]	; (8006750 <_sbrk+0x18>)
 8006742:	6019      	str	r1, [r3, #0]
 8006744:	6818      	ldr	r0, [r3, #0]
 8006746:	4402      	add	r2, r0
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	4770      	bx	lr
 800674c:	2000021c 	.word	0x2000021c
 8006750:	200004cc 	.word	0x200004cc

08006754 <_init>:
 8006754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006756:	bf00      	nop
 8006758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800675a:	bc08      	pop	{r3}
 800675c:	469e      	mov	lr, r3
 800675e:	4770      	bx	lr

08006760 <_fini>:
 8006760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006762:	bf00      	nop
 8006764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006766:	bc08      	pop	{r3}
 8006768:	469e      	mov	lr, r3
 800676a:	4770      	bx	lr
