Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Verilog/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_adder_sv
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.Adder_4bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
