{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:42:41 2016 " "Info: Processing started: Mon Oct 17 19:42:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COUNTER -c COUNTER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COUNTER -c COUNTER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register next_counter\[0\] next_counter\[1\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"next_counter\[0\]\" and destination register \"next_counter\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.751 ns + Longest register register " "Info: + Longest register to register delay is 0.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_counter\[0\] 1 REG LCFF_X1_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 2; REG Node = 'next_counter\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "" { next_counter[0] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns next_counter\[1\]~feeder 2 COMB LCCOMB_X1_Y12_N6 1 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'next_counter\[1\]~feeder'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.643 ns" { next_counter[0] next_counter[1]~feeder } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.751 ns next_counter\[1\] 3 REG LCFF_X1_Y12_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.751 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 2; REG Node = 'next_counter\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.108 ns" { next_counter[1]~feeder next_counter[1] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.81 % ) " "Info: Total cell delay = 0.314 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 58.19 % ) " "Info: Total interconnect delay = 0.437 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.751 ns" { next_counter[0] next_counter[1]~feeder next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.751 ns" { next_counter[0] next_counter[1]~feeder next_counter[1] } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.896 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "" { clk } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.666 ns) 2.896 ns next_counter\[1\] 3 REG LCFF_X1_Y12_N7 2 " "Info: 3: + IC(1.077 ns) + CELL(0.666 ns) = 2.896 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 2; REG Node = 'next_counter\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "1.743 ns" { clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.22 % ) " "Info: Total cell delay = 1.686 ns ( 58.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 41.78 % ) " "Info: Total interconnect delay = 1.210 ns ( 41.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[1] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.896 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "" { clk } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.666 ns) 2.896 ns next_counter\[0\] 3 REG LCFF_X1_Y12_N11 2 " "Info: 3: + IC(1.077 ns) + CELL(0.666 ns) = 2.896 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 2; REG Node = 'next_counter\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "1.743 ns" { clk~clkctrl next_counter[0] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.22 % ) " "Info: Total cell delay = 1.686 ns ( 58.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 41.78 % ) " "Info: Total interconnect delay = 1.210 ns ( 41.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[0] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[1] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[0] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.751 ns" { next_counter[0] next_counter[1]~feeder next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.751 ns" { next_counter[0] next_counter[1]~feeder next_counter[1] } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.206ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[1] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[0] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "" { next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { next_counter[1] } {  } {  } } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk count_out\[1\] next_counter\[1\] 6.940 ns register " "Info: tco from clock \"clk\" to destination pin \"count_out\[1\]\" through register \"next_counter\[1\]\" is 6.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.896 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "" { clk } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns clk~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "0.133 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.666 ns) 2.896 ns next_counter\[1\] 3 REG LCFF_X1_Y12_N7 2 " "Info: 3: + IC(1.077 ns) + CELL(0.666 ns) = 2.896 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 2; REG Node = 'next_counter\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "1.743 ns" { clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.22 % ) " "Info: Total cell delay = 1.686 ns ( 58.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 41.78 % ) " "Info: Total interconnect delay = 1.210 ns ( 41.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[1] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.740 ns + Longest register pin " "Info: + Longest register to pin delay is 3.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_counter\[1\] 1 REG LCFF_X1_Y12_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 2; REG Node = 'next_counter\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "" { next_counter[1] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(3.026 ns) 3.740 ns count_out\[1\] 2 PIN PIN_39 0 " "Info: 2: + IC(0.714 ns) + CELL(3.026 ns) = 3.740 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'count_out\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "3.740 ns" { next_counter[1] count_out[1] } "NODE_NAME" } "" } } { "COUNTER.vhd" "" { Text "F:/COUNTER/COUNTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.026 ns ( 80.91 % ) " "Info: Total cell delay = 3.026 ns ( 80.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.714 ns ( 19.09 % ) " "Info: Total interconnect delay = 0.714 ns ( 19.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "3.740 ns" { next_counter[1] count_out[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.740 ns" { next_counter[1] count_out[1] } { 0.000ns 0.714ns } { 0.000ns 3.026ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "2.896 ns" { clk clk~clkctrl next_counter[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.896 ns" { clk clk~combout clk~clkctrl next_counter[1] } { 0.000ns 0.000ns 0.133ns 1.077ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "COUNTER" "UNKNOWN" "V1" "F:/COUNTER/db/COUNTER.quartus_db" { Floorplan "F:/COUNTER/" "" "3.740 ns" { next_counter[1] count_out[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.740 ns" { next_counter[1] count_out[1] } { 0.000ns 0.714ns } { 0.000ns 3.026ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:42:41 2016 " "Info: Processing ended: Mon Oct 17 19:42:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
