==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'bytestrm_dwordproc.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 348.156 ; gain = 12.586 ; free physical = 6566 ; free virtual = 26695
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 348.156 ; gain = 12.586 ; free physical = 6559 ; free virtual = 26695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 348.418 ; gain = 12.848 ; free physical = 6550 ; free virtual = 26687
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 348.418 ; gain = 12.848 ; free physical = 6546 ; free virtual = 26684
INFO: [XFORM 203-712] Applying dataflow to function 'bytestrm_dwordproc' (bytestrm_dwordproc.cpp:103), detected/extracted 5 process function(s):
	 'bytestrm_dwordproc.entry23'
	 'Block__proc'
	 'strm_bytes2words<int, (unsigned char)4, false>'
	 'decimate_strm'
	 'strm_words2bytes<int, (unsigned char)4, false>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 476.152 ; gain = 140.582 ; free physical = 6518 ; free virtual = 26659
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_LOOP' (bytestrm_dwordproc.cpp:143:40) in function 'decimate_strm'.
WARNING: [XFORM 203-631] Renaming function 'strm_words2bytes<int, (unsigned char)4, false>' (./bytestrm_util.h:143:43) into strm_words2bytes.
WARNING: [XFORM 203-631] Renaming function 'strm_bytes2words<int, (unsigned char)4, false>' (./bytestrm_util.h:116:43) into strm_bytes2words.
WARNING: [XFORM 203-631] Renaming function 'bytestrm_dwordproc.entry23' into bytestrm_dwordproc.e.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 476.152 ; gain = 140.582 ; free physical = 6473 ; free virtual = 26618
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bytestrm_dwordproc' ...
WARNING: [SYN 201-103] Legalizing function name 'bytestrm_dwordproc.e' to 'bytestrm_dwordproc_e'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'bytestrm_dwordproc_e' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.34 seconds; current allocated memory: 122.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 122.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 122.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 122.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'strm_bytes2words' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 122.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 123.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'decimate_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_LOOP_DECIMATE_LOOP'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 123.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 123.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'strm_words2bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 123.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 123.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'bytestrm_dwordproc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 123.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bytestrm_dwordproc_e' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bytestrm_dwordproc_e'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 124.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 124.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'strm_bytes2words' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'strm_bytes2words'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decimate_strm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decimate_strm'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 125.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'strm_words2bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'strm_words2bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 126.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bytestrm_dwordproc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bytestrm_dwordproc/strm_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bytestrm_dwordproc/strm_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bytestrm_dwordproc/strm_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bytestrm_dwordproc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_strm_words2bytes_U0' to 'start_for_strm_wocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bytestrm_dwordproc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.330 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w14_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w14_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_strm_wocud' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 540.152 ; gain = 204.582 ; free physical = 6459 ; free virtual = 26610
INFO: [SYSC 207-301] Generating SystemC RTL for bytestrm_dwordproc.
INFO: [VHDL 208-304] Generating VHDL RTL for bytestrm_dwordproc.
INFO: [VLOG 209-307] Generating Verilog RTL for bytestrm_dwordproc.
INFO: [HLS 200-112] Total elapsed time: 8.93 seconds; peak allocated memory: 127.330 MB.
