<!--
	- FPGA Fabric I/O Information
	- Generated by OpenFPGA
-->

<io_coordinates>
	<io pad="gfpga_pad_pinput_extmode_A2F[62]" x="0" y="1" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[63]" x="0" y="1" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[64]" x="0" y="1" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[65]" x="0" y="1" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[66]" x="0" y="1" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[67]" x="0" y="1" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[68]" x="0" y="1" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[69]" x="0" y="1" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[64]" x="0" y="1" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[65]" x="0" y="1" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[66]" x="0" y="1" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[67]" x="0" y="1" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[68]" x="0" y="1" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[69]" x="0" y="1" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[70]" x="0" y="1" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[71]" x="0" y="1" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[70]" x="0" y="2" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[71]" x="0" y="2" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[72]" x="0" y="2" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[73]" x="0" y="2" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[74]" x="0" y="2" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[75]" x="0" y="2" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[76]" x="0" y="2" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[77]" x="0" y="2" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[72]" x="0" y="2" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[73]" x="0" y="2" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[74]" x="0" y="2" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[75]" x="0" y="2" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[76]" x="0" y="2" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[77]" x="0" y="2" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[78]" x="0" y="2" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[79]" x="0" y="2" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[78]" x="0" y="3" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[79]" x="0" y="3" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[80]" x="0" y="3" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[81]" x="0" y="3" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[82]" x="0" y="3" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[83]" x="0" y="3" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[84]" x="0" y="3" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[85]" x="0" y="3" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[80]" x="0" y="3" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[81]" x="0" y="3" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[82]" x="0" y="3" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[83]" x="0" y="3" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[84]" x="0" y="3" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[85]" x="0" y="3" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[86]" x="0" y="3" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[87]" x="0" y="3" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[86]" x="0" y="4" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[87]" x="0" y="4" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[88]" x="0" y="4" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[89]" x="0" y="4" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[90]" x="0" y="4" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[91]" x="0" y="4" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[92]" x="0" y="4" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[93]" x="0" y="4" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[88]" x="0" y="4" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[89]" x="0" y="4" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[90]" x="0" y="4" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[91]" x="0" y="4" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[92]" x="0" y="4" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[93]" x="0" y="4" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[94]" x="0" y="4" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[95]" x="0" y="4" z="15"/>
	<io pad="gfpga_pad_pinput_dchain_extmode_A2F[1]" x="1" y="0" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[55]" x="1" y="0" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[56]" x="1" y="0" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[57]" x="1" y="0" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[58]" x="1" y="0" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[59]" x="1" y="0" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[60]" x="1" y="0" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[61]" x="1" y="0" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[56]" x="1" y="0" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[57]" x="1" y="0" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[58]" x="1" y="0" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[59]" x="1" y="0" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[60]" x="1" y="0" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[61]" x="1" y="0" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[62]" x="1" y="0" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[63]" x="1" y="0" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[0]" x="1" y="5" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[1]" x="1" y="5" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[2]" x="1" y="5" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[3]" x="1" y="5" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[4]" x="1" y="5" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[5]" x="1" y="5" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[6]" x="1" y="5" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[7]" x="1" y="5" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[0]" x="1" y="5" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[1]" x="1" y="5" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[2]" x="1" y="5" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[3]" x="1" y="5" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[4]" x="1" y="5" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[5]" x="1" y="5" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[6]" x="1" y="5" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[7]" x="1" y="5" z="15"/>
	<io pad="gfpga_pad_pinput_dchain_extmode_A2F[0]" x="2" y="0" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[48]" x="2" y="0" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[49]" x="2" y="0" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[50]" x="2" y="0" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[51]" x="2" y="0" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[52]" x="2" y="0" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[53]" x="2" y="0" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[54]" x="2" y="0" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[48]" x="2" y="0" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[49]" x="2" y="0" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[50]" x="2" y="0" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[51]" x="2" y="0" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[52]" x="2" y="0" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[53]" x="2" y="0" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[54]" x="2" y="0" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[55]" x="2" y="0" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[8]" x="2" y="5" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[9]" x="2" y="5" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[10]" x="2" y="5" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[11]" x="2" y="5" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[12]" x="2" y="5" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[13]" x="2" y="5" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[14]" x="2" y="5" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[15]" x="2" y="5" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[8]" x="2" y="5" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[9]" x="2" y="5" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[10]" x="2" y="5" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[11]" x="2" y="5" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[12]" x="2" y="5" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[13]" x="2" y="5" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[14]" x="2" y="5" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[15]" x="2" y="5" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[40]" x="3" y="1" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[41]" x="3" y="1" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[42]" x="3" y="1" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[43]" x="3" y="1" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[44]" x="3" y="1" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[45]" x="3" y="1" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[46]" x="3" y="1" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[47]" x="3" y="1" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[40]" x="3" y="1" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[41]" x="3" y="1" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[42]" x="3" y="1" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[43]" x="3" y="1" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[44]" x="3" y="1" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[45]" x="3" y="1" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[46]" x="3" y="1" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[47]" x="3" y="1" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[32]" x="3" y="2" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[33]" x="3" y="2" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[34]" x="3" y="2" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[35]" x="3" y="2" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[36]" x="3" y="2" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[37]" x="3" y="2" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[38]" x="3" y="2" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[39]" x="3" y="2" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[32]" x="3" y="2" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[33]" x="3" y="2" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[34]" x="3" y="2" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[35]" x="3" y="2" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[36]" x="3" y="2" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[37]" x="3" y="2" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[38]" x="3" y="2" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[39]" x="3" y="2" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[24]" x="3" y="3" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[25]" x="3" y="3" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[26]" x="3" y="3" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[27]" x="3" y="3" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[28]" x="3" y="3" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[29]" x="3" y="3" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[30]" x="3" y="3" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[31]" x="3" y="3" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[24]" x="3" y="3" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[25]" x="3" y="3" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[26]" x="3" y="3" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[27]" x="3" y="3" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[28]" x="3" y="3" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[29]" x="3" y="3" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[30]" x="3" y="3" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[31]" x="3" y="3" z="15"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[16]" x="3" y="4" z="0"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[17]" x="3" y="4" z="1"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[18]" x="3" y="4" z="2"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[19]" x="3" y="4" z="3"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[20]" x="3" y="4" z="4"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[21]" x="3" y="4" z="5"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[22]" x="3" y="4" z="6"/>
	<io pad="gfpga_pad_pinput_extmode_A2F[23]" x="3" y="4" z="7"/>
	<io pad="gfpga_pad_poutput_F2A[16]" x="3" y="4" z="8"/>
	<io pad="gfpga_pad_poutput_F2A[17]" x="3" y="4" z="9"/>
	<io pad="gfpga_pad_poutput_F2A[18]" x="3" y="4" z="10"/>
	<io pad="gfpga_pad_poutput_F2A[19]" x="3" y="4" z="11"/>
	<io pad="gfpga_pad_poutput_F2A[20]" x="3" y="4" z="12"/>
	<io pad="gfpga_pad_poutput_F2A[21]" x="3" y="4" z="13"/>
	<io pad="gfpga_pad_poutput_F2A[22]" x="3" y="4" z="14"/>
	<io pad="gfpga_pad_poutput_F2A[23]" x="3" y="4" z="15"/>
</io_coordinates>
