!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/furiosa/ysyx-workbench/npc/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
$(V_FILE_FINAL)	ysyxSoC/Makefile	/^$(V_FILE_FINAL): $(SCALA_FILES)$/;"	t
-127,10 +127,10	ysyxSoC/patch/rocket-chip.patch	/^@@ -127,10 +127,10 @@ case class AXI4BundleParameters($/;"	h	modifiedFile:a/src/main/scala/amba/axi4/Parameters.scala
ADDR_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    parameter ADDR_W  = 2$/;"	c	module:sdram_axi_pmem_fifo2
ALL_BANKS	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam ALL_BANKS         = 10;$/;"	c	module:sdram_axi_core
ANSI_BG_BLACK	csrc/include/utils/color.h	/^#define ANSI_BG_BLACK /;"	d
ANSI_BG_BLUE	csrc/include/utils/color.h	/^#define ANSI_BG_BLUE /;"	d
ANSI_BG_CYAN	csrc/include/utils/color.h	/^#define ANSI_BG_CYAN /;"	d
ANSI_BG_GREEN	csrc/include/utils/color.h	/^#define ANSI_BG_GREEN /;"	d
ANSI_BG_MAGENTA	csrc/include/utils/color.h	/^#define ANSI_BG_MAGENTA /;"	d
ANSI_BG_RED	csrc/include/utils/color.h	/^#define ANSI_BG_RED /;"	d
ANSI_BG_WHITE	csrc/include/utils/color.h	/^#define ANSI_BG_WHITE /;"	d
ANSI_BG_YELLOW	csrc/include/utils/color.h	/^#define ANSI_BG_YELLOW /;"	d
ANSI_FG_BLACK	csrc/include/utils/color.h	/^#define ANSI_FG_BLACK /;"	d
ANSI_FG_BLUE	csrc/include/utils/color.h	/^#define ANSI_FG_BLUE /;"	d
ANSI_FG_CYAN	csrc/include/utils/color.h	/^#define ANSI_FG_CYAN /;"	d
ANSI_FG_GREEN	csrc/include/utils/color.h	/^#define ANSI_FG_GREEN /;"	d
ANSI_FG_MAGENTA	csrc/include/utils/color.h	/^#define ANSI_FG_MAGENTA /;"	d
ANSI_FG_RED	csrc/include/utils/color.h	/^#define ANSI_FG_RED /;"	d
ANSI_FG_WHITE	csrc/include/utils/color.h	/^#define ANSI_FG_WHITE /;"	d
ANSI_FG_YELLOW	csrc/include/utils/color.h	/^#define ANSI_FG_YELLOW /;"	d
ANSI_FMT	csrc/include/utils/color.h	/^#define ANSI_FMT(/;"	d
ANSI_NONE	csrc/include/utils/color.h	/^#define ANSI_NONE /;"	d
APBFanout	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module APBFanout($/;"	m
APBSDRAM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module APBSDRAM($/;"	m
APBSPI	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module APBSPI($/;"	m
APBUart16550	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module APBUart16550($/;"	m
ARGC	Makefile	/^ARGC  ?= ${IMG}$/;"	m
ARRLEN	csrc/include/common.h	/^#define ARRLEN(/;"	d
ARRLEN	csrc/include/macro.h	/^#define ARRLEN(/;"	d
ASSERT_VERBOSE_COND_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)$/;"	c
ASSERT_VERBOSE_COND_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define ASSERT_VERBOSE_COND_ 1$/;"	c
AUDIO_ADDR	csrc/mem/memory.cpp	/^#define AUDIO_ADDR /;"	d	file:
AUDIO_SBUF_ADDR	csrc/mem/memory.cpp	/^#define AUDIO_SBUF_ADDR /;"	d	file:
AUTO_PRECHARGE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam AUTO_PRECHARGE    = 10;$/;"	c	module:sdram_axi_core
AXI4Buffer	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module AXI4Buffer($/;"	m
AXI4ToAPB	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module AXI4ToAPB($/;"	m
AXI4Xbar	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module AXI4Xbar($/;"	m
Assert	csrc/include/common.h	/^#define Assert(/;"	d
BIN	Makefile	/^BIN      := $(OBJ_DIR)\/V$(TOP_MODULE)$/;"	m
BITMASK	csrc/include/macro.h	/^#define BITMASK(/;"	d
BITS	csrc/include/macro.h	/^#define BITS(/;"	d
BType	vsrc/ysyx_24080018_EXU.v	/^  wire UType,JType,BType,IType,SType,RType;$/;"	n	module:ysyx_24080018_EXU
BType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
CHOOSE2nd	csrc/include/macro.h	/^#define CHOOSE2nd(/;"	d
CMD_38H	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    wire[7:0]   CMD_38H = 8'h38;$/;"	n	module:PSRAM_WRITER
CMD_ACTIVE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_ACTIVE        = 4'b0011;$/;"	c	module:sdram_axi_core
CMD_EBH	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    wire[7:0]   CMD_EBH = 8'heb;$/;"	n	module:PSRAM_READER
CMD_LOAD_MODE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_LOAD_MODE     = 4'b0000;$/;"	c	module:sdram_axi_core
CMD_NOP	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_NOP           = 4'b0111;$/;"	c	module:sdram_axi_core
CMD_PRECHARGE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_PRECHARGE     = 4'b0010;$/;"	c	module:sdram_axi_core
CMD_READ	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_READ          = 4'b0101;$/;"	c	module:sdram_axi_core
CMD_REFRESH	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_REFRESH       = 4'b0001;$/;"	c	module:sdram_axi_core
CMD_TERMINATE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_TERMINATE     = 4'b0110;$/;"	c	module:sdram_axi_core
CMD_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_W             = 4;$/;"	c	module:sdram_axi_core
CMD_WRITE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CMD_WRITE         = 4'b0100;$/;"	c	module:sdram_axi_core
CONFIG_DIFFTEST	csrc/include/config/config.h	/^#define CONFIG_DIFFTEST /;"	d
CONFIG_ETRACE	csrc/include/config/config.h	/^#define CONFIG_ETRACE /;"	d
CONFIG_FTRACE	csrc/include/config/config.h	/^#define CONFIG_FTRACE /;"	d
CONFIG_LIGHTSSS	csrc/include/config/config.h	/^#define CONFIG_LIGHTSSS /;"	d
CONFIG_MBASE	csrc/include/mem/memory.h	/^#define CONFIG_MBASE /;"	d
CONFIG_MTRACE	csrc/include/config/config.h	/^#define CONFIG_MTRACE /;"	d
CONFIG_PC_RESET_OFFSET	csrc/include/mem/memory.h	/^#define CONFIG_PC_RESET_OFFSET /;"	d
CONFIG_RINGBUFF	csrc/include/config/config.h	/^#define CONFIG_RINGBUFF /;"	d
CONFIG_VGA	csrc/include/config/config.h	/^#define CONFIG_VGA /;"	d
CONFIG_WATCHPOINT	csrc/include/config/config.h	/^#define CONFIG_WATCHPOINT /;"	d
CONFIG_WAVE	csrc/include/config/config.h	/^#define CONFIG_WAVE /;"	d
COUNT_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^localparam COUNT_W = ADDR_W + 1;$/;"	c	module:sdram_axi_pmem_fifo2
CPU	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module CPU($/;"	m
CPU_state	csrc/include/sim/sim.h	/^typedef riscv32_CPU_state CPU_state;$/;"	t	typeref:typename:riscv32_CPU_state
CPU接口命名规范	ysyxSoC/spec/cpu-interface.md	/^# CPU接口命名规范$/;"	c
CPU接口命名规范(D阶段)	ysyxSoC/ready-to-run/D-stage/cpu-interface.md	/^# CPU接口命名规范(D阶段)$/;"	c
CSR_READ	vsrc/ysyx_24080018_CSR.v	/^  localparam CSR_READ = 2'b01;$/;"	c	module:ysyx_24080018_CSR
CSR_WRITE	vsrc/ysyx_24080018_CSR.v	/^  localparam CSR_WRITE = 2'b10;$/;"	c	module:ysyx_24080018_CSR
CSR_cnt	csrc/include/sim/sim.h	/^#define  CSR_cnt /;"	d
CXX_SRC	Makefile	/^CXX_SRC := $(shell find $(NPC_HOME)\/csrc -name "*.cpp" -o -name "*.c")$/;"	m
CYCLE_TIME_NS	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam CYCLE_TIME_NS     = 1000 \/ SDRAM_MHZ;$/;"	c	module:sdram_axi_core
Configuration	ysyxSoC/perip/sdram/core_sdram_axi4/README.md	/^##### Configuration$/;"	T	subsection:SDRAM Controller (AXI4)
ControlHazard	vsrc/ysyx_24080018.v	/^wire 				ControlHazard;$/;"	n	module:NPCTRAP.ysyx_24080018
Count1	csrc/utils/sdb/expr.cpp	/^static uint32_t Count1(int op,uint32_t val,bool *success) {$/;"	f	typeref:typename:uint32_t	file:
Count2	csrc/utils/sdb/expr.cpp	/^static uint32_t Count2(uint32_t val1,int op,uint32_t val2,bool *success) {$/;"	f	typeref:typename:uint32_t	file:
DATA_BUS_WIDTH_8	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define DATA_BUS_WIDTH_8$/;"	c
DECODE	vsrc/ysyx_24080018_IDU.v	/^  localparam DECODE = 1'b1;$/;"	c	module:ysyx_24080018_IDU
DELAY_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam DELAY_W = 4;$/;"	c	module:sdram_axi_core
DEPTH	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    parameter DEPTH   = 4,$/;"	c	module:sdram_axi_pmem_fifo2
DEVICE_BASE	csrc/mem/memory.cpp	/^#define DEVICE_BASE /;"	d	file:
DIFFTEST_REG_SIZE	csrc/include/utils/difftest.h	/^#define DIFFTEST_REG_SIZE /;"	d
DIFFTEST_TO_DUT	csrc/include/utils/difftest.h	/^enum { DIFFTEST_TO_DUT, DIFFTEST_TO_REF };   $/;"	e	enum:__anon559157a10103
DIFFTEST_TO_REF	csrc/include/utils/difftest.h	/^enum { DIFFTEST_TO_DUT, DIFFTEST_TO_REF };   $/;"	e	enum:__anon559157a10103
DISK_ADDR	csrc/mem/memory.cpp	/^#define DISK_ADDR /;"	d	file:
DNPC	csrc/include/sim/sim.h	/^#define  DNPC /;"	d
Decode	csrc/include/sim/sim.h	/^typedef struct Decode {$/;"	s
Decode	csrc/include/sim/sim.h	/^} Decode;$/;"	t	typeref:struct:Decode
EF_PSRAM_CTRL_wb	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^module EF_PSRAM_CTRL_wb ($/;"	m
ELF32_ST_TYPE	csrc/utils/ftrace.cpp	/^#define ELF32_ST_TYPE(/;"	d	file:
ENABLE_INITIAL_MEM_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define ENABLE_INITIAL_MEM_$/;"	c
ENABLE_INITIAL_REG_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define ENABLE_INITIAL_REG_$/;"	c
Example Instantiation	ysyxSoC/perip/sdram/core_sdram_axi4/README.md	/^##### Example Instantiation$/;"	T	subsection:SDRAM Controller (AXI4)
FAIT_EXIT	csrc/include/common.h	/^#define FAIT_EXIT /;"	d
FAST_TEST	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define FAST_TEST   1           \/\/ 64\/1024 packets are sent$/;"	c
FB_ADDR	csrc/mem/memory.cpp	/^#define FB_ADDR /;"	d	file:
FINAL_COUNT	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    wire [7:0]  FINAL_COUNT = 19 + size*2; \/\/ was 27: Always read 1 word$/;"	n	module:PSRAM_READER
FINAL_COUNT	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    wire[7:0]        FINAL_COUNT = 13 + size*2;$/;"	n	module:PSRAM_WRITER
FIRTOOL_PATCH_DIR	ysyxSoC/Makefile	/^FIRTOOL_PATCH_DIR = $(shell pwd)\/patch\/firtool$/;"	m
FIRTOOL_VERSION	ysyxSoC/Makefile	/^FIRTOOL_VERSION = 1.105.0$/;"	m
FORK_CHILD	csrc/include/lightsss.h	/^const int FORK_CHILD = 2;$/;"	v	typeref:typename:const int
FORK_ERROR	csrc/include/lightsss.h	/^const int FORK_ERROR = 1;$/;"	v	typeref:typename:const int
FORK_OK	csrc/include/lightsss.h	/^const int FORK_OK = 0;$/;"	v	typeref:typename:const int
FORK_PRINTF	csrc/include/lightsss.h	/^#define FORK_PRINTF(/;"	d
FUNC_TYPE	csrc/utils/ftrace.cpp	/^#define FUNC_TYPE /;"	d	file:
Features	ysyxSoC/perip/sdram/core_sdram_axi4/README.md	/^##### Features$/;"	T	subsection:SDRAM Controller (AXI4)
ForkShareMemory	csrc/include/lightsss.h	/^class ForkShareMemory {$/;"	c
ForkShareMemory	csrc/lightsss.cpp	/^ForkShareMemory::ForkShareMemory() {$/;"	f	class:ForkShareMemory
GET_OPCODE	csrc/utils/ftrace.cpp	/^#define GET_OPCODE(/;"	d	file:
GET_RD	csrc/utils/ftrace.cpp	/^#define GET_RD(/;"	d	file:
GET_RS1	csrc/utils/ftrace.cpp	/^#define GET_RS1(/;"	d	file:
GPR	csrc/include/sim/sim.h	/^#define  GPR /;"	d
IDLE	vsrc/ysyx_24080018_CSR.v	/^  localparam IDLE = 2'b00;$/;"	c	module:ysyx_24080018_CSR
IDLE	vsrc/ysyx_24080018_EXU.v	/^  localparam IDLE = 1'b0;$/;"	c	module:ysyx_24080018_EXU
IDLE	vsrc/ysyx_24080018_GPR.v	/^  localparam IDLE = 1'b0;$/;"	c	module:ysyx_24080018_GPR
IDLE	vsrc/ysyx_24080018_IDU.v	/^  localparam IDLE = 1'b0;$/;"	c	module:ysyx_24080018_IDU
IDLE	vsrc/ysyx_24080018_IFU.v	/^  localparam IDLE = 1'b0;$/;"	c	module:ysyx_24080018_IFU
IDLE	vsrc/ysyx_24080018_LSU.v	/^  localparam IDLE  = 1'b0;$/;"	c	module:ysyx_24080018_LSU
IDLE	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    localparam  IDLE = 1'b0,$/;"	c	module:PSRAM_READER
IDLE	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    localparam  IDLE = 1'b0,$/;"	c	module:PSRAM_WRITER
IFDEF	csrc/include/macro.h	/^#define IFDEF(/;"	d
IFNDEF	csrc/include/macro.h	/^#define IFNDEF(/;"	d
IFONE	csrc/include/macro.h	/^#define IFONE(/;"	d
IFONE	csrc/mem/memory.cpp	/^IFONE(CONFIG_MTRACE,$/;"	f
IFZERO	csrc/include/macro.h	/^#define IFZERO(/;"	d
IMG	Makefile	/^IMG  ?=  $(NPC_HOME)\/ysyxSoC\/ready-to-run\/D-stage\/new.bin$/;"	m
INIT_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  `define INIT_RANDOM$/;"	c
INIT_RANDOM_PROLOG_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end$/;"	c
INIT_RANDOM_PROLOG_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM$/;"	c
INIT_RANDOM_PROLOG_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define INIT_RANDOM_PROLOG_$/;"	c
INST	csrc/include/sim/sim.h	/^#define  INST /;"	d
ISADecodeInfo	csrc/include/sim/sim.h	/^typedef riscv32_ISADecodeInfo ISADecodeInfo;$/;"	t	typeref:typename:riscv32_ISADecodeInfo
ISDEF	csrc/include/macro.h	/^#define ISDEF(/;"	d
ISNDEF	csrc/include/macro.h	/^#define ISNDEF(/;"	d
ISONE	csrc/include/macro.h	/^#define ISONE(/;"	d
ISZERO	csrc/include/macro.h	/^#define ISZERO(/;"	d
IType	vsrc/ysyx_24080018_EXU.v	/^  wire UType,JType,BType,IType,SType,RType;$/;"	n	module:ysyx_24080018_EXU
IType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
I_imm	vsrc/ysyx_24080018_IDU.v	/^  wire   I_imm  = ( opcode == 7'b0010011 );$/;"	n	module:ysyx_24080018_IDU
IcsrType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
Info	csrc/include/common.h	/^#define Info(/;"	d
JType	vsrc/ysyx_24080018_EXU.v	/^  wire UType,JType,BType,IType,SType,RType;$/;"	n	module:ysyx_24080018_EXU
JType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
KBD_ADDR	csrc/mem/memory.cpp	/^#define KBD_ADDR /;"	d	file:
LOG	README.md	/^### LOG$/;"	S	section:my_cpu""此项目为 ysyx_24080018 个人搭建的 CPU。
LOG_TRACE_READ	csrc/mem/memory.cpp	/^	#define LOG_TRACE_READ(/;"	d	file:
LOG_TRACE_WRITE	csrc/mem/memory.cpp	/^	#define LOG_TRACE_WRITE(/;"	d	file:
LightSSS	csrc/include/lightsss.h	/^class LightSSS {$/;"	c
Log	csrc/include/common.h	/^#define Log(/;"	d
MAP	csrc/include/macro.h	/^#define MAP(/;"	d
MCAUSE	csrc/include/sim/sim.h	/^#define  MCAUSE /;"	d
MEMORY_SIZE	csrc/include/mem/memory.h	/^#define MEMORY_SIZE /;"	d
MEPC	csrc/include/sim/sim.h	/^#define  MEPC	/;"	d
MMIO_BASE	csrc/mem/memory.cpp	/^#define MMIO_BASE /;"	d	file:
MODE_REG	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam MODE_REG          = {3'b000,1'b0,2'b00,3'b010,1'b0,3'b001};$/;"	c	module:sdram_axi_core
MR	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    PSRAM_READER MR ($/;"	i	module:EF_PSRAM_CTRL_wb
MSTATUS	csrc/include/sim/sim.h	/^#define  MSTATUS /;"	d
MTVEC	csrc/include/sim/sim.h	/^#define  MTVEC /;"	d
MUXDEF	csrc/include/macro.h	/^#define MUXDEF(/;"	d
MUXNDEF	csrc/include/macro.h	/^#define MUXNDEF(/;"	d
MUXONE	csrc/include/macro.h	/^#define MUXONE(/;"	d
MUXZERO	csrc/include/macro.h	/^#define MUXZERO(/;"	d
MUX_MACRO_PROPERTY	csrc/include/macro.h	/^#define MUX_MACRO_PROPERTY(/;"	d
MUX_WITH_COMMA	csrc/include/macro.h	/^#define MUX_WITH_COMMA(/;"	d
MW	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    PSRAM_WRITER MW ($/;"	i	module:EF_PSRAM_CTRL_wb
MemBridge	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module MemBridge($/;"	m
Memory	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [12:0] Memory[0:3];$/;"	r	module:rowReg_4x13
Memory	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [15:0] Memory[0:16777215];$/;"	r	module:mem_16777216x16
Memory	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [35:0] Memory[0:1];$/;"	r	module:ram_2x36
Memory	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [38:0] Memory[0:1];$/;"	r	module:ram_2x39
Memory	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [46:0] Memory[0:1];$/;"	r	module:ram_2x47
Memory	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [5:0] Memory[0:1];$/;"	r	module:ram_2x6
NEMUState	csrc/include/sim/sim.h	/^} NEMUState;$/;"	t	typeref:struct:__anoneae150c90508
NEMU_ABORT	csrc/include/sim/sim.h	/^enum { NEMU_RUNNING, NEMU_STOP, NEMU_END, NEMU_ABORT, NEMU_QUIT };$/;"	e	enum:__anoneae150c90103
NEMU_END	csrc/include/sim/sim.h	/^enum { NEMU_RUNNING, NEMU_STOP, NEMU_END, NEMU_ABORT, NEMU_QUIT };$/;"	e	enum:__anoneae150c90103
NEMU_QUIT	csrc/include/sim/sim.h	/^enum { NEMU_RUNNING, NEMU_STOP, NEMU_END, NEMU_ABORT, NEMU_QUIT };$/;"	e	enum:__anoneae150c90103
NEMU_RUNNING	csrc/include/sim/sim.h	/^enum { NEMU_RUNNING, NEMU_STOP, NEMU_END, NEMU_ABORT, NEMU_QUIT };$/;"	e	enum:__anoneae150c90103
NEMU_STOP	csrc/include/sim/sim.h	/^enum { NEMU_RUNNING, NEMU_STOP, NEMU_END, NEMU_ABORT, NEMU_QUIT };$/;"	e	enum:__anoneae150c90103
NO	csrc/utils/sdb/watchpoint.cpp	/^  int NO;$/;"	m	struct:watchpoint	typeref:typename:int	file:
NPCTRAP	csrc/sim/sim.cpp	/^void NPCTRAP(uint32_t pc ,int halt_ret){$/;"	f	typeref:typename:void
NPCTRAP	vsrc/ysyx_24080018.v	/^import "DPI-C" function void NPCTRAP(input int unsigned pc, input int x10);$/;"	f
NPC_EXEC	Makefile	/^NPC_EXEC := ${BIN}$/;"	m
NR_CMD	csrc/utils/sdb/sdb.cpp	/^#define NR_CMD /;"	d	file:
NR_REGEX	csrc/utils/sdb/expr.cpp	/^#define NR_REGEX /;"	d	file:
NR_WP	csrc/utils/sdb/watchpoint.cpp	/^#define NR_WP /;"	d	file:
NonSyncResetSynchronizerPrimitiveShiftReg_d10	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module NonSyncResetSynchronizerPrimitiveShiftReg_d10($/;"	m
OBJ_DIR	Makefile	/^OBJ_DIR := $(NPC_HOME)\/obj_dir$/;"	m
OPCODE_MASK	csrc/utils/ftrace.cpp	/^#define OPCODE_MASK /;"	d	file:
PAGE_MASK	csrc/include/common.h	/^#define PAGE_MASK /;"	d
PAGE_SHIFT	csrc/include/common.h	/^#define PAGE_SHIFT /;"	d
PAGE_SIZE	csrc/include/common.h	/^#define PAGE_SIZE /;"	d
PC	csrc/include/sim/sim.h	/^#define  PC /;"	d
PERL	obj_dir/VysyxSoCFull.mk	/^PERL = perl$/;"	m
PG_ALIGN	csrc/include/macro.h	/^#define PG_ALIGN /;"	d
PMEM_LEFT	csrc/include/mem/memory.h	/^#define PMEM_LEFT /;"	d
PMEM_RIGHT	csrc/include/mem/memory.h	/^#define PMEM_RIGHT /;"	d
PSRAM_READER	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^module PSRAM_READER ($/;"	m
PSRAM_WRITER	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^module PSRAM_WRITER ($/;"	m
Queue2_AXI4BundleAR	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module Queue2_AXI4BundleAR($/;"	m
Queue2_AXI4BundleAW	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module Queue2_AXI4BundleAW($/;"	m
Queue2_AXI4BundleB	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module Queue2_AXI4BundleB($/;"	m
Queue2_AXI4BundleR	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module Queue2_AXI4BundleR($/;"	m
Queue2_AXI4BundleW	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module Queue2_AXI4BundleW($/;"	m
R0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         R0_addr,$/;"	p	module:ram_2x36
R0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         R0_addr,$/;"	p	module:ram_2x39
R0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         R0_addr,$/;"	p	module:ram_2x47
R0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input        R0_addr,$/;"	p	module:ram_2x6
R0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  R0_addr,$/;"	p	module:rowReg_4x13
R0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [23:0] R0_addr,$/;"	p	module:mem_16777216x16
R0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_clk,$/;"	p	module:mem_16777216x16
R0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_clk,$/;"	p	module:ram_2x36
R0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_clk,$/;"	p	module:ram_2x39
R0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_clk,$/;"	p	module:ram_2x47
R0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_clk,$/;"	p	module:rowReg_4x13
R0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               R0_clk,$/;"	p	module:ram_2x6
R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [12:0] R0_data,$/;"	p	module:rowReg_4x13
R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [15:0] R0_data,$/;"	p	module:mem_16777216x16
R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [35:0] R0_data,$/;"	p	module:ram_2x36
R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [38:0] R0_data,$/;"	p	module:ram_2x39
R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [46:0] R0_data,$/;"	p	module:ram_2x47
R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [5:0] R0_data,$/;"	p	module:ram_2x6
R0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_en,$/;"	p	module:ram_2x36
R0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_en,$/;"	p	module:ram_2x39
R0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                R0_en,$/;"	p	module:ram_2x47
R0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               R0_en,$/;"	p	module:ram_2x6
R0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         R0_en,$/;"	p	module:mem_16777216x16
R0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         R0_en,$/;"	p	module:rowReg_4x13
RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  `define RANDOM $random$/;"	c
RANDOMIZE	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define RANDOMIZE$/;"	c
RANDOMIZE_DELAY	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  `define RANDOMIZE_DELAY 0.002$/;"	c
RD_MASK	csrc/utils/ftrace.cpp	/^#define RD_MASK /;"	d	file:
READ	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^                READ = 1'b1;$/;"	c	module:PSRAM_READER
REFRESH_CNT_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam REFRESH_CNT_W = 17;$/;"	c	module:sdram_axi_core
REG	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [15:0] REG;$/;"	r	module:sdramChisel
RESET_VECTOR	csrc/include/mem/memory.h	/^#define RESET_VECTOR /;"	d
RING_BUFFER_SIZE	csrc/include/utils/iringbuf.h	/^#define RING_BUFFER_SIZE /;"	d
RISCV_GPR_NUM	csrc/include/utils/difftest.h	/^#define RISCV_GPR_NUM /;"	d
RISCV_GPR_TYPE	csrc/include/utils/difftest.h	/^#define RISCV_GPR_TYPE /;"	d
ROUNDDOWN	csrc/include/macro.h	/^#define ROUNDDOWN(/;"	d
ROUNDUP	csrc/include/macro.h	/^#define ROUNDUP(/;"	d
RS1_MASK	csrc/utils/ftrace.cpp	/^#define RS1_MASK /;"	d	file:
RTC_ADDR_high	csrc/mem/memory.cpp	/^#define RTC_ADDR_high /;"	d	file:
RTC_ADDR_low	csrc/mem/memory.cpp	/^#define RTC_ADDR_low /;"	d	file:
RType	vsrc/ysyx_24080018_EXU.v	/^  wire UType,JType,BType,IType,SType,RType;$/;"	n	module:ysyx_24080018_EXU
RType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
RingBuffer	csrc/include/utils/iringbuf.h	/^} RingBuffer;$/;"	t	typeref:struct:__anon90350e7e0208
RingBufferEntry	csrc/include/utils/iringbuf.h	/^} RingBufferEntry;$/;"	t	typeref:struct:__anon90350e7e0108
SCALA_FILES	ysyxSoC/Makefile	/^SCALA_FILES = $(shell find src\/ -name "*.scala")$/;"	m
SCREEN_H	csrc/mem/memory.cpp	/^#define SCREEN_H /;"	d	file:
SCREEN_W	csrc/mem/memory.cpp	/^#define SCREEN_W /;"	d	file:
SDRAM Controller (AXI4)	ysyxSoC/perip/sdram/core_sdram_axi4/README.md	/^### SDRAM Controller (AXI4)$/;"	S
SDRAM_ADDR_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^parameter SDRAM_ADDR_W          = 24;$/;"	c	module:sdram_axi
SDRAM_ADDR_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^parameter SDRAM_ADDR_W           = 24;$/;"	c	module:sdram_axi_core
SDRAM_BANKS	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_BANKS           = 2 ** SDRAM_BANK_W;$/;"	c	module:sdram_axi_core
SDRAM_BANK_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_BANK_W          = 2;$/;"	c	module:sdram_axi_core
SDRAM_COL_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^parameter SDRAM_COL_W           = 9;$/;"	c	module:sdram_axi
SDRAM_COL_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^parameter SDRAM_COL_W            = 9;$/;"	c	module:sdram_axi_core
SDRAM_DATA_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_DATA_W      = 16;$/;"	c	module:sdram_axi_core
SDRAM_DQM_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_DQM_W           = 2;$/;"	c	module:sdram_axi_core
SDRAM_MHZ	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^parameter SDRAM_MHZ             = 50;$/;"	c	module:sdram_axi
SDRAM_MHZ	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^parameter SDRAM_MHZ              = 50;$/;"	c	module:sdram_axi_core
SDRAM_READ_LATENCY	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^parameter SDRAM_READ_LATENCY    = 2;$/;"	c	module:sdram_axi
SDRAM_READ_LATENCY	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^parameter SDRAM_READ_LATENCY     = 2;$/;"	c	module:sdram_axi_core
SDRAM_REFRESH_CNT	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_REFRESH_CNT     = 2 ** SDRAM_ROW_W;$/;"	c	module:sdram_axi_core
SDRAM_REFRESH_CYCLES	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_REFRESH_CYCLES  = (64000*SDRAM_MHZ) \/ SDRAM_REFRESH_CNT-1;$/;"	c	module:sdram_axi_core
SDRAM_ROW_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_ROW_W           = SDRAM_ADDR_W - SDRAM_COL_W - SDRAM_BANK_W;$/;"	c	module:sdram_axi_core
SDRAM_START_DELAY	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_START_DELAY     = 100000 \/ (1000 \/ SDRAM_MHZ); \/\/ 100uS$/;"	c	module:sdram_axi_core
SDRAM_TRCD_CYCLES	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_TRCD_CYCLES = (20 + (CYCLE_TIME_NS-1)) \/ CYCLE_TIME_NS;$/;"	c	module:sdram_axi_core
SDRAM_TRFC_CYCLES	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_TRFC_CYCLES = (60 + (CYCLE_TIME_NS-1)) \/ CYCLE_TIME_NS;$/;"	c	module:sdram_axi_core
SDRAM_TRP_CYCLES	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam SDRAM_TRP_CYCLES  = (20 + (CYCLE_TIME_NS-1)) \/ CYCLE_TIME_NS;$/;"	c	module:sdram_axi_core
SERIAL_PORT	csrc/mem/memory.cpp	/^#define SERIAL_PORT /;"	d	file:
SEXT	csrc/include/macro.h	/^#define SEXT(/;"	d
SLOT_SIZE	csrc/include/common.h	/^#define SLOT_SIZE /;"	d
SPI_CHAR_LEN_BITS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_CHAR_LEN_BITS     3$/;"	c
SPI_CHAR_LEN_BITS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_CHAR_LEN_BITS     4$/;"	c
SPI_CHAR_LEN_BITS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_CHAR_LEN_BITS     5$/;"	c
SPI_CHAR_LEN_BITS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_CHAR_LEN_BITS     6$/;"	c
SPI_CHAR_LEN_BITS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_CHAR_LEN_BITS     7$/;"	c
SPI_CTRL	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL                4$/;"	c
SPI_CTRL_ASS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_ASS            13$/;"	c
SPI_CTRL_BIT_NB	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_BIT_NB         14$/;"	c
SPI_CTRL_CHAR_LEN	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_CHAR_LEN       6:0$/;"	c
SPI_CTRL_GO	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_GO             8$/;"	c
SPI_CTRL_IE	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_IE             12$/;"	c
SPI_CTRL_LSB	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_LSB            11$/;"	c
SPI_CTRL_RES_1	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_RES_1          7$/;"	c
SPI_CTRL_RX_NEGEDGE	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_RX_NEGEDGE     9$/;"	c
SPI_CTRL_TX_NEGEDGE	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_CTRL_TX_NEGEDGE     10$/;"	c
SPI_DEVIDE	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_DEVIDE              5$/;"	c
SPI_DIVIDER_LEN	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_DIVIDER_LEN       16   \/\/ Can be set from 9 to 16$/;"	c
SPI_DIVIDER_LEN	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_DIVIDER_LEN       24   \/\/ Can be set from 17 to 24$/;"	c
SPI_DIVIDER_LEN	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_DIVIDER_LEN       32   \/\/ Can be set from 25 to 32$/;"	c
SPI_DIVIDER_LEN	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_DIVIDER_LEN       8    \/\/ Can be set from 1 to 8$/;"	c
SPI_DIVIDER_LEN_16	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_DIVIDER_LEN_16$/;"	c
SPI_MAX_CHAR	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_MAX_CHAR          128  \/\/ Can only be set to 128$/;"	c
SPI_MAX_CHAR	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_MAX_CHAR          16   \/\/ Can be set from 9 to 16$/;"	c
SPI_MAX_CHAR	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_MAX_CHAR          24   \/\/ Can be set from 17 to 24$/;"	c
SPI_MAX_CHAR	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_MAX_CHAR          32   \/\/ Can be set from 25 to 32$/;"	c
SPI_MAX_CHAR	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_MAX_CHAR          64   \/\/ Can only be set to 64$/;"	c
SPI_MAX_CHAR	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_MAX_CHAR          8    \/\/ Can be set from 1 to 8$/;"	c
SPI_MAX_CHAR_128	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_MAX_CHAR_128$/;"	c
SPI_OFS_BITS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_OFS_BITS	          4:2$/;"	c
SPI_RX_0	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_RX_0                0$/;"	c
SPI_RX_1	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_RX_1                1$/;"	c
SPI_RX_2	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_RX_2                2$/;"	c
SPI_RX_3	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_RX_3                3$/;"	c
SPI_SS	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_SS                  6$/;"	c
SPI_SS_NB	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_SS_NB             16   \/\/ Can be set from 9 to 16$/;"	c
SPI_SS_NB	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_SS_NB             24   \/\/ Can be set from 17 to 24$/;"	c
SPI_SS_NB	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_SS_NB             32   \/\/ Can be set from 25 to 32$/;"	c
SPI_SS_NB	ysyxSoC/perip/spi/rtl/spi_defines.v	/^  `define SPI_SS_NB             8    \/\/ Can be set from 1 to 8$/;"	c
SPI_SS_NB_8	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_SS_NB_8$/;"	c
SPI_TX_0	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_TX_0                0$/;"	c
SPI_TX_1	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_TX_1                1$/;"	c
SPI_TX_2	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_TX_2                2$/;"	c
SPI_TX_3	ysyxSoC/perip/spi/rtl/spi_defines.v	/^`define SPI_TX_3                3$/;"	c
STATE_ACTIVATE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_ACTIVATE    = 4'd3;$/;"	c	module:sdram_axi_core
STATE_DELAY	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_DELAY       = 4'd1;$/;"	c	module:sdram_axi_core
STATE_IDLE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_IDLE        = 4'd2;$/;"	c	module:sdram_axi_core
STATE_INIT	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_INIT        = 4'd0;$/;"	c	module:sdram_axi_core
STATE_PRECHARGE	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_PRECHARGE   = 4'd8;$/;"	c	module:sdram_axi_core
STATE_READ	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_READ        = 4'd4;$/;"	c	module:sdram_axi_core
STATE_READ_WAIT	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_READ_WAIT   = 4'd5;$/;"	c	module:sdram_axi_core
STATE_REFRESH	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_REFRESH     = 4'd9;$/;"	c	module:sdram_axi_core
STATE_W	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_W           = 4;$/;"	c	module:sdram_axi_core
STATE_WRITE0	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_WRITE0      = 4'd6;$/;"	c	module:sdram_axi_core
STATE_WRITE1	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^localparam STATE_WRITE1      = 4'd7;$/;"	c	module:sdram_axi_core
STOP_COND_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define STOP_COND_ (`STOP_COND)$/;"	c
STOP_COND_	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    `define STOP_COND_ 1$/;"	c
STRLEN	csrc/include/macro.h	/^#define STRLEN(/;"	d
ST_IDLE	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    localparam  ST_IDLE = 1'b0,$/;"	c	module:EF_PSRAM_CTRL_wb
ST_WAIT	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^                ST_WAIT = 1'b1;$/;"	c	module:EF_PSRAM_CTRL_wb
SType	vsrc/ysyx_24080018_EXU.v	/^  wire UType,JType,BType,IType,SType,RType;$/;"	n	module:ysyx_24080018_EXU
SType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
SYSTEMC_INCLUDE	obj_dir/VysyxSoCFull.mk	/^SYSTEMC_INCLUDE ?= $/;"	m
SYSTEMC_LIBDIR	obj_dir/VysyxSoCFull.mk	/^SYSTEMC_LIBDIR ?= $/;"	m
SynchronizerShiftReg_w1_d10	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module SynchronizerShiftReg_w1_d10($/;"	m
TK_AND	csrc/utils/sdb/expr.cpp	/^  TK_AND   = 4,$/;"	e	enum:__anon70ab91d70103	file:
TK_DEREF	csrc/utils/sdb/expr.cpp	/^  TK_DEREF = 12,$/;"	e	enum:__anon70ab91d70103	file:
TK_EQ	csrc/utils/sdb/expr.cpp	/^  TK_EQ    = 1,$/;"	e	enum:__anon70ab91d70103	file:
TK_GE	csrc/utils/sdb/expr.cpp	/^  TK_GE    = 9,$/;"	e	enum:__anon70ab91d70103	file:
TK_GT	csrc/utils/sdb/expr.cpp	/^  TK_GT    = 7,$/;"	e	enum:__anon70ab91d70103	file:
TK_LE	csrc/utils/sdb/expr.cpp	/^  TK_LE    = 8,$/;"	e	enum:__anon70ab91d70103	file:
TK_LT	csrc/utils/sdb/expr.cpp	/^  TK_LT    = 6,$/;"	e	enum:__anon70ab91d70103	file:
TK_NEG	csrc/utils/sdb/expr.cpp	/^  TK_NEG   = 11,$/;"	e	enum:__anon70ab91d70103	file:
TK_NEQ	csrc/utils/sdb/expr.cpp	/^  TK_NEQ   = 3,$/;"	e	enum:__anon70ab91d70103	file:
TK_NOTYPE	csrc/utils/sdb/expr.cpp	/^  TK_NOTYPE = 256,$/;"	e	enum:__anon70ab91d70103	file:
TK_NUM	csrc/utils/sdb/expr.cpp	/^  TK_NUM   = 2,$/;"	e	enum:__anon70ab91d70103	file:
TK_OR	csrc/utils/sdb/expr.cpp	/^  TK_OR    = 5,$/;"	e	enum:__anon70ab91d70103	file:
TK_POS	csrc/utils/sdb/expr.cpp	/^  TK_POS   = 13 $/;"	e	enum:__anon70ab91d70103	file:
TK_REG	csrc/utils/sdb/expr.cpp	/^  TK_REG   = 10,$/;"	e	enum:__anon70ab91d70103	file:
TODO	csrc/include/common.h	/^#define TODO(/;"	d
TOP	obj_dir/VysyxSoCFull__Syms.h	/^    VysyxSoCFull___024root         TOP;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VysyxSoCFull___024root
TOP_MODULE	Makefile	/^TOP_MODULE := ysyxSoCFull$/;"	m
TOP____024unit	obj_dir/VysyxSoCFull__Syms.h	/^    VysyxSoCFull___024unit         TOP____024unit;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VysyxSoCFull___024unit
TRACE_DIR	Makefile	/^TRACE_DIR := .\/trace$/;"	m
TRACE_DIR	csrc/include/common.h	/^#define TRACE_DIR /;"	d
Testing	ysyxSoC/perip/sdram/core_sdram_axi4/README.md	/^##### Testing$/;"	T	subsection:SDRAM Controller (AXI4)
Token	csrc/utils/sdb/expr.cpp	/^} Token;$/;"	t	typeref:struct:token	file:
Tp	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  parameter Tp = 1;$/;"	c	module:spi_clgen
Tp	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  parameter Tp = 1;$/;"	c	module:spi_shift
Tp	ysyxSoC/perip/spi/rtl/spi_top.v	/^  parameter Tp = 1;$/;"	c	module:spi_top
Tp	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^parameter Tp            = 1;$/;"	c	module:uart_sync_flops
TriStateInBuf	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module TriStateInBuf #($/;"	m
UART_ADDR_WIDTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^ `define UART_ADDR_WIDTH 3$/;"	c
UART_ADDR_WIDTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^ `define UART_ADDR_WIDTH 5$/;"	c
UART_DATA_WIDTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^ `define UART_DATA_WIDTH 32$/;"	c
UART_DATA_WIDTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^ `define UART_DATA_WIDTH 8$/;"	c
UART_DL1	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^`define UART_DL1 7:0$/;"	c
UART_DL2	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^`define UART_DL2 15:8$/;"	c
UART_FC_1	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FC_1		2'b00$/;"	c
UART_FC_14	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FC_14	2'b11$/;"	c
UART_FC_4	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FC_4		2'b01$/;"	c
UART_FC_8	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FC_8		2'b10$/;"	c
UART_FC_TL	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FC_TL	1:0	\/\/ Trigger level$/;"	c
UART_FIFO_COUNTER_W	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FIFO_COUNTER_W	5$/;"	c
UART_FIFO_DEPTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FIFO_DEPTH	16$/;"	c
UART_FIFO_POINTER_W	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FIFO_POINTER_W	4$/;"	c
UART_FIFO_REC_WIDTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FIFO_REC_WIDTH  11$/;"	c
UART_FIFO_WIDTH	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_FIFO_WIDTH	8$/;"	c
UART_IE_MS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_IE_MS	3	\/\/ Modem Status Interrupt$/;"	c
UART_IE_RDA	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_IE_RDA	0	\/\/ Received Data available interrupt$/;"	c
UART_IE_RLS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_IE_RLS	2	\/\/ Receiver Line Status Interrupt$/;"	c
UART_IE_THRE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_IE_THRE	1	\/\/ Transmitter Holding Register empty interrupt$/;"	c
UART_II_II	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_II	3:1	\/\/ Interrupt identification$/;"	c
UART_II_IP	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_IP	0	\/\/ Interrupt pending when 0$/;"	c
UART_II_MS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_MS	3'b000	\/\/ Modem Status$/;"	c
UART_II_RDA	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_RDA	3'b010	\/\/ Receiver Data available$/;"	c
UART_II_RLS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_RLS	3'b011	\/\/ Receiver Line Status$/;"	c
UART_II_THRE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_THRE	3'b001	\/\/ Transmitter Holding Register empty$/;"	c
UART_II_TI	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_II_TI	3'b110	\/\/ Timeout Indication$/;"	c
UART_LC_BC	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_BC	6	\/\/ Break control$/;"	c
UART_LC_BITS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_BITS	1:0	\/\/ bits in character$/;"	c
UART_LC_DL	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_DL	7	\/\/ Divisor Latch access bit$/;"	c
UART_LC_EP	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_EP	4	\/\/ even parity$/;"	c
UART_LC_PE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_PE	3	\/\/ parity enable$/;"	c
UART_LC_SB	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_SB	2	\/\/ stop bits$/;"	c
UART_LC_SP	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LC_SP	5	\/\/ stick parity$/;"	c
UART_LS_BI	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_BI	4	\/\/ Break interrupt$/;"	c
UART_LS_DR	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_DR	0	\/\/ Data ready$/;"	c
UART_LS_EI	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_EI	7	\/\/ Error indicator$/;"	c
UART_LS_FE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_FE	3	\/\/ Framing Error$/;"	c
UART_LS_OE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_OE	1	\/\/ Overrun Error$/;"	c
UART_LS_PE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_PE	2	\/\/ Parity Error$/;"	c
UART_LS_TE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_TE	6	\/\/ Transmitter Empty indicator$/;"	c
UART_LS_TFE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_LS_TFE	5	\/\/ Transmit FIFO is empty$/;"	c
UART_MC_DTR	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MC_DTR	0$/;"	c
UART_MC_LB	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MC_LB	4	\/\/ Loopback mode$/;"	c
UART_MC_OUT1	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MC_OUT1	2$/;"	c
UART_MC_OUT2	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MC_OUT2	3$/;"	c
UART_MC_RTS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MC_RTS	1$/;"	c
UART_MS_CCTS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_CCTS	4	\/\/ Complement signals$/;"	c
UART_MS_CDCD	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_CDCD	7$/;"	c
UART_MS_CDSR	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_CDSR	5$/;"	c
UART_MS_CRI	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_CRI	6$/;"	c
UART_MS_DCTS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_DCTS	0	\/\/ Delta signals$/;"	c
UART_MS_DDCD	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_DDCD	3$/;"	c
UART_MS_DDSR	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_DDSR	1$/;"	c
UART_MS_TERI	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_MS_TERI	2$/;"	c
UART_REG_DL1	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_DL1	`UART_ADDR_WIDTH'd0	\/\/ Divisor latch bytes (1-2)$/;"	c
UART_REG_DL2	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_DL2	`UART_ADDR_WIDTH'd1$/;"	c
UART_REG_FC	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_FC  `UART_ADDR_WIDTH'd2	\/\/ FIFO control$/;"	c
UART_REG_IE	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_IE	`UART_ADDR_WIDTH'd1	\/\/ Interrupt enable$/;"	c
UART_REG_II	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_II  `UART_ADDR_WIDTH'd2	\/\/ Interrupt identification$/;"	c
UART_REG_LC	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_LC	`UART_ADDR_WIDTH'd3	\/\/ Line Control$/;"	c
UART_REG_LS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_LS  `UART_ADDR_WIDTH'd5	\/\/ Line status$/;"	c
UART_REG_MC	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_MC	`UART_ADDR_WIDTH'd4	\/\/ Modem control$/;"	c
UART_REG_MS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_MS  `UART_ADDR_WIDTH'd6	\/\/ Modem status$/;"	c
UART_REG_RB	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_RB	`UART_ADDR_WIDTH'd0	\/\/ receiver buffer$/;"	c
UART_REG_SR	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_SR  `UART_ADDR_WIDTH'd7	\/\/ Scratch register$/;"	c
UART_REG_TR	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define UART_REG_TR  `UART_ADDR_WIDTH'd0	\/\/ transmitter$/;"	c
UType	vsrc/ysyx_24080018_EXU.v	/^  wire UType,JType,BType,IType,SType,RType;$/;"	n	module:ysyx_24080018_EXU
UType	vsrc/ysyx_24080018_IDU.v	/^  wire UType,JType,BType,IType,SType,RType,IcsrType;$/;"	n	module:ysyx_24080018_IDU
Uregs	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   uart_regs Uregs($/;"	i	module:uart_top_apb
VERBOSE_LINE_STATUS	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define VERBOSE_LINE_STATUS 0   \/\/ Details about the lsr (line status register)$/;"	c
VERBOSE_WB	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^`define VERBOSE_WB  0           \/\/ All activity on the WISHBONE is recorded$/;"	c
VERILATED_VYSYXSOCFULL_H_	obj_dir/VysyxSoCFull.h	/^#define VERILATED_VYSYXSOCFULL_H_ /;"	d
VERILATED_VYSYXSOCFULL__DPI_H_	obj_dir/VysyxSoCFull__Dpi.h	/^#define VERILATED_VYSYXSOCFULL__DPI_H_ /;"	d
VERILATED_VYSYXSOCFULL__PCH_H_	obj_dir/VysyxSoCFull__pch.h	/^#define VERILATED_VYSYXSOCFULL__PCH_H_ /;"	d
VERILATED_VYSYXSOCFULL__SYMS_H_	obj_dir/VysyxSoCFull__Syms.h	/^#define VERILATED_VYSYXSOCFULL__SYMS_H_ /;"	d
VERILATED_VYSYXSOCFULL___024ROOT_H_	obj_dir/VysyxSoCFull___024root.h	/^#define VERILATED_VYSYXSOCFULL___024ROOT_H_ /;"	d
VERILATED_VYSYXSOCFULL___024UNIT_H_	obj_dir/VysyxSoCFull___024unit.h	/^#define VERILATED_VYSYXSOCFULL___024UNIT_H_ /;"	d
VERILATOR	Makefile	/^VERILATOR = $(VERILATOR_ROOT)\/bin\/verilator$/;"	m
VERILATOR	Makefile	/^VERILATOR = verilator$/;"	m
VERILATOR_COVERAGE	Makefile	/^VERILATOR_COVERAGE = $(VERILATOR_ROOT)\/bin\/verilator_coverage$/;"	m
VERILATOR_COVERAGE	Makefile	/^VERILATOR_COVERAGE = verilator_coverage$/;"	m
VERILATOR_ROOT	obj_dir/VysyxSoCFull.mk	/^VERILATOR_ROOT = \/usr\/local\/share\/verilator$/;"	m
VGACTL_ADDR	csrc/mem/memory.cpp	/^#define VGACTL_ADDR /;"	d	file:
VGACTL_ADDR_high	csrc/mem/memory.cpp	/^#define VGACTL_ADDR_high /;"	d	file:
VL_INCLUDE_OPT	obj_dir/VysyxSoCFull__ALL.cpp	/^#define VL_INCLUDE_OPT /;"	d	file:
VL_NOT_FINAL	obj_dir/VysyxSoCFull.h	/^class alignas(VL_CACHE_LINE_BYTES) VysyxSoCFull VL_NOT_FINAL : public VerilatedModel {$/;"	c
VL_PCH_INCLUDED	obj_dir/VysyxSoCFull__pch.h	/^#define VL_PCH_INCLUDED$/;"	d
VM_C11	obj_dir/VysyxSoCFull_classes.mk	/^VM_C11 = 1$/;"	m
VM_COVERAGE	obj_dir/VysyxSoCFull_classes.mk	/^VM_COVERAGE = 0$/;"	m
VM_MODPREFIX	obj_dir/VysyxSoCFull.mk	/^VM_MODPREFIX = VysyxSoCFull$/;"	m
VM_PARALLEL_BUILDS	obj_dir/VysyxSoCFull_classes.mk	/^VM_PARALLEL_BUILDS = 0$/;"	m
VM_PCLI	obj_dir/VysyxSoCFull.mk	/^VM_PCLI = 1$/;"	m
VM_PREFIX	obj_dir/VysyxSoCFull.mk	/^VM_PREFIX = VysyxSoCFull$/;"	m
VM_PROFC	obj_dir/VysyxSoCFull.mk	/^VM_PROFC = 0$/;"	m
VM_SC	obj_dir/VysyxSoCFull.mk	/^VM_SC = 0$/;"	m
VM_SC_TARGET_ARCH	obj_dir/VysyxSoCFull.mk	/^VM_SC_TARGET_ARCH = linux$/;"	m
VM_SP_OR_SC	obj_dir/VysyxSoCFull.mk	/^VM_SP_OR_SC = $(VM_SC)$/;"	m
VM_TIMING	obj_dir/VysyxSoCFull_classes.mk	/^VM_TIMING = 0$/;"	m
VM_TRACE	obj_dir/VysyxSoCFull_classes.mk	/^VM_TRACE = 1$/;"	m
VM_TRACE_FST	obj_dir/VysyxSoCFull_classes.mk	/^VM_TRACE_FST = 0$/;"	m
VM_TRACE_VCD	obj_dir/VysyxSoCFull_classes.mk	/^VM_TRACE_VCD = 1$/;"	m
VM_USER_CFLAGS	obj_dir/VysyxSoCFull.mk	/^VM_USER_CFLAGS = \\$/;"	m
VM_USER_CLASSES	obj_dir/VysyxSoCFull.mk	/^VM_USER_CLASSES = \\$/;"	m
VM_USER_DIR	obj_dir/VysyxSoCFull.mk	/^VM_USER_DIR = \\$/;"	m
VM_USER_LDLIBS	obj_dir/VysyxSoCFull.mk	/^VM_USER_LDLIBS = \\$/;"	m
V_FILE_FINAL	ysyxSoC/Makefile	/^V_FILE_FINAL = build\/ysyxSoCFull.v$/;"	m
V_FILE_GEN	ysyxSoC/Makefile	/^V_FILE_GEN   = build\/ysyxSoCTop.sv$/;"	m
V_SRC	Makefile	/^V_SRC   := $(shell find $(NPC_HOME)\/vsrc -name "*.v") \\$/;"	m
VysyxSoCFull	obj_dir/VysyxSoCFull.cpp	/^VysyxSoCFull::VysyxSoCFull(VerilatedContext* _vcontextp__, const char* _vcname__)$/;"	f	class:VysyxSoCFull
VysyxSoCFull	obj_dir/VysyxSoCFull.cpp	/^VysyxSoCFull::VysyxSoCFull(const char* _vcname__)$/;"	f	class:VysyxSoCFull
VysyxSoCFull	obj_dir/VysyxSoCFull.mk	/^VysyxSoCFull: $(VK_USER_OBJS) $(VK_GLOBAL_OBJS) $(VM_PREFIX)__ALL.a $(VM_HIER_LIBS)$/;"	t
VysyxSoCFull__Syms	obj_dir/VysyxSoCFull__Syms.cpp	/^VysyxSoCFull__Syms::VysyxSoCFull__Syms(VerilatedContext* contextp, const char* namep, VysyxSoCFu/;"	f	class:VysyxSoCFull__Syms
VysyxSoCFull__Syms	obj_dir/VysyxSoCFull__Syms.h	/^class alignas(VL_CACHE_LINE_BYTES)VysyxSoCFull__Syms final : public VerilatedSyms {$/;"	c
VysyxSoCFull___024root	obj_dir/VysyxSoCFull___024root.h	/^class alignas(VL_CACHE_LINE_BYTES) VysyxSoCFull___024root final : public VerilatedModule {$/;"	c
VysyxSoCFull___024root	obj_dir/VysyxSoCFull___024root__Slow.cpp	/^VysyxSoCFull___024root::VysyxSoCFull___024root(VysyxSoCFull__Syms* symsp, const char* v__name)$/;"	f	class:VysyxSoCFull___024root
VysyxSoCFull___024root___ctor_var_reset	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___ctor_var_reset(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___dump_triggers__act	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___dump_triggers__act(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___dump_triggers__ico	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___dump_triggers__ico(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___dump_triggers__nba	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___dump_triggers__nba(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___dump_triggers__stl	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___dump_triggers__stl(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^void VysyxSoCFull___024root___eval(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_act	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^void VysyxSoCFull___024root___eval_act(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_debug_assertions	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^void VysyxSoCFull___024root___eval_debug_assertions(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_final	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_final(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval_ico	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^void VysyxSoCFull___024root___eval_ico(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_initial	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_initial(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval_nba	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^void VysyxSoCFull___024root___eval_nba(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_phase__act	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^bool VysyxSoCFull___024root___eval_phase__act(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:bool
VysyxSoCFull___024root___eval_phase__ico	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^bool VysyxSoCFull___024root___eval_phase__ico(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:bool
VysyxSoCFull___024root___eval_phase__nba	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^bool VysyxSoCFull___024root___eval_phase__nba(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:bool
VysyxSoCFull___024root___eval_phase__stl	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD bool VysyxSoCFull___024root___eval_phase__stl(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD bool
VysyxSoCFull___024root___eval_settle	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_settle(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval_static	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_static(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval_static__TOP	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_static__TOP(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval_stl	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_stl(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___eval_triggers__act	obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp	/^void VysyxSoCFull___024root___eval_triggers__act(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_triggers__ico	obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp	/^void VysyxSoCFull___024root___eval_triggers__ico(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root___eval_triggers__stl	obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___eval_triggers__stl(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root___ico_sequent__TOP__0	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___ico_sequent__TOP__0(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_comb__TOP__0	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_comb__TOP__0(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_comb__TOP__1	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_comb__TOP__1(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_comb__TOP__2	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_comb__TOP__2(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__0	obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__0(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__1	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__1(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__2	obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__2(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__3	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__3(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__4	obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__4(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__5	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__5(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__6	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__6(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___nba_sequent__TOP__7	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024root___nba_sequent__TOP__7(VysyxSoCFull___024root* vlSelf) /;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024root___stl_sequent__TOP__0	obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root___stl_sequent__TOP__0(VysyxSoCFull___024root* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__traceDeclTypesSub0	obj_dir/VysyxSoCFull__TraceDecls__0__Slow.cpp	/^void VysyxSoCFull___024root__traceDeclTypesSub0(VerilatedVcd* tracep) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root__trace_chg_0	obj_dir/VysyxSoCFull__Trace__0.cpp	/^void VysyxSoCFull___024root__trace_chg_0(void* voidSelf, VerilatedVcd::Buffer* bufp) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root__trace_chg_0_sub_0	obj_dir/VysyxSoCFull__Trace__0.cpp	/^void VysyxSoCFull___024root__trace_chg_0_sub_0(VysyxSoCFull___024root* vlSelf, VerilatedVcd::Buf/;"	f	typeref:typename:void
VysyxSoCFull___024root__trace_cleanup	obj_dir/VysyxSoCFull__Trace__0.cpp	/^void VysyxSoCFull___024root__trace_cleanup(void* voidSelf, VerilatedVcd* \/*unused*\/) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root__trace_const_0	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_const_0(void* voidSelf, VerilatedVcd::Buffer* bu/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__trace_const_0_sub_0	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_const_0_sub_0(VysyxSoCFull___024root* vlSelf, Ve/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__trace_decl_types	obj_dir/VysyxSoCFull__TraceDecls__0__Slow.cpp	/^void VysyxSoCFull___024root__trace_decl_types(VerilatedVcd* tracep) {$/;"	f	typeref:typename:void
VysyxSoCFull___024root__trace_full_0	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_full_0(void* voidSelf, VerilatedVcd::Buffer* buf/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__trace_full_0_sub_0	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_full_0_sub_0(VysyxSoCFull___024root* vlSelf, Ver/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__trace_init_sub__TOP__0	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_init_sub__TOP__0(VysyxSoCFull___024root* vlSelf,/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__trace_init_top	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_init_top(VysyxSoCFull___024root* vlSelf, Verilat/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024root__trace_register	obj_dir/VysyxSoCFull__Trace__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024root__trace_register(VysyxSoCFull___024root* vlSelf, Verilat/;"	f	typeref:typename:VL_ATTR_COLD void
VysyxSoCFull___024unit	obj_dir/VysyxSoCFull___024unit.h	/^class alignas(VL_CACHE_LINE_BYTES) VysyxSoCFull___024unit final : public VerilatedModule {$/;"	c
VysyxSoCFull___024unit	obj_dir/VysyxSoCFull___024unit__Slow.cpp	/^VysyxSoCFull___024unit::VysyxSoCFull___024unit(VysyxSoCFull__Syms* symsp, const char* v__name)$/;"	f	class:VysyxSoCFull___024unit
VysyxSoCFull___024unit____Vdpiimwrap_NPCTRAP_TOP____024unit	obj_dir/VysyxSoCFull___024unit__DepSet_h308b0958__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024unit____Vdpiimwrap_NPCTRAP_TOP____024unit(IData\/*31:0*\/ p/;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024unit____Vdpiimwrap_flash_read_TOP____024unit	obj_dir/VysyxSoCFull___024unit__DepSet_h308b0958__0.cpp	/^VL_INLINE_OPT void VysyxSoCFull___024unit____Vdpiimwrap_flash_read_TOP____024unit(IData\/*31:0*\//;"	f	typeref:typename:VL_INLINE_OPT void
VysyxSoCFull___024unit___ctor_var_reset	obj_dir/VysyxSoCFull___024unit__DepSet_h460a3d32__0__Slow.cpp	/^VL_ATTR_COLD void VysyxSoCFull___024unit___ctor_var_reset(VysyxSoCFull___024unit* vlSelf) {$/;"	f	typeref:typename:VL_ATTR_COLD void
W0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         W0_addr,$/;"	p	module:ram_2x36
W0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         W0_addr,$/;"	p	module:ram_2x39
W0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         W0_addr,$/;"	p	module:ram_2x47
W0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input        W0_addr,$/;"	p	module:ram_2x6
W0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  W0_addr,$/;"	p	module:rowReg_4x13
W0_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [23:0] W0_addr,$/;"	p	module:mem_16777216x16
W0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_clk,$/;"	p	module:mem_16777216x16
W0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_clk,$/;"	p	module:ram_2x36
W0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_clk,$/;"	p	module:ram_2x39
W0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_clk,$/;"	p	module:ram_2x47
W0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_clk,$/;"	p	module:rowReg_4x13
W0_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               W0_clk,$/;"	p	module:ram_2x6
W0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [12:0] W0_data$/;"	p	module:rowReg_4x13
W0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [15:0] W0_data,$/;"	p	module:mem_16777216x16
W0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [35:0] W0_data$/;"	p	module:ram_2x36
W0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [38:0] W0_data$/;"	p	module:ram_2x39
W0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [46:0] W0_data$/;"	p	module:ram_2x47
W0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [5:0] W0_data$/;"	p	module:ram_2x6
W0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_en,$/;"	p	module:ram_2x36
W0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_en,$/;"	p	module:ram_2x39
W0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                W0_en,$/;"	p	module:ram_2x47
W0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               W0_en,$/;"	p	module:ram_2x6
W0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         W0_en,$/;"	p	module:mem_16777216x16
W0_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         W0_en,$/;"	p	module:rowReg_4x13
W0_mask	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  W0_mask$/;"	p	module:mem_16777216x16
WAIT	vsrc/ysyx_24080018_EXU.v	/^  localparam WAIT = 1'b1;$/;"	c	module:ysyx_24080018_EXU
WAIT	vsrc/ysyx_24080018_GPR.v	/^	localparam WAIT = 1'b1;$/;"	c	module:ysyx_24080018_GPR
WAIT	vsrc/ysyx_24080018_IFU.v	/^  localparam WAIT = 1'b1;$/;"	c	module:ysyx_24080018_IFU
WAIT	vsrc/ysyx_24080018_LSU.v	/^	localparam WAIT  = 1'b1;$/;"	c	module:ysyx_24080018_LSU
WAIT_INTERVAL	csrc/include/common.h	/^#define WAIT_INTERVAL /;"	d
WAIT_WBU	vsrc/ysyx_24080018_CSR.v	/^  localparam WAIT_WBU = 2'b11;$/;"	c	module:ysyx_24080018_CSR
WAVE_RECORD_DURATION	csrc/sim/sim.cpp	/^static const uint64_t WAVE_RECORD_DURATION = 1000; \/\/ 记录1000个时间单位$/;"	v	typeref:typename:const uint64_t	file:
WIDTH	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    parameter WIDTH   = 8,$/;"	c	module:sdram_axi_pmem_fifo2
WP	csrc/utils/sdb/watchpoint.cpp	/^} WP;$/;"	t	typeref:struct:watchpoint	file:
WRITE	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^                WRITE = 1'b1;$/;"	c	module:PSRAM_WRITER
_COLOR_H_	csrc/include/utils/color.h	/^#define _COLOR_H_$/;"	d
_GEN	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [3:0][1:0] _GEN;$/;"	r	module:AXI4ToAPB
_GEN	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    automatic logic       _GEN = io_cke & cmd == 4'h5;$/;"	r	module:sdramChisel
_GEN_0	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    automatic logic [3:0] _GEN_0;$/;"	r	module:sdramChisel
_GEN_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    automatic logic       _GEN_1 = io_cke & cmd == 4'h4;$/;"	r	module:sdramChisel
_Log	csrc/include/utils/color.h	/^#define _Log(/;"	d
_R0_addr_d0	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg [23:0] _R0_addr_d0;$/;"	r	module:mem_16777216x16
_R0_en_d0	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg        _R0_en_d0;$/;"	r	module:mem_16777216x16
_RAMINFR_V_	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^`define _RAMINFR_V_$/;"	c
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:APBSPI
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:Queue2_AXI4BundleAR
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:Queue2_AXI4BundleAW
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:Queue2_AXI4BundleB
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:Queue2_AXI4BundleR
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:0];$/;"	r	module:Queue2_AXI4BundleW
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:1];$/;"	r	module:MemBridge
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:2];$/;"	r	module:sdramChisel
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [31:0] _RANDOM[0:4];$/;"	r	module:AXI4ToAPB
_RANDOM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      reg [31:0] _RANDOM;$/;"	r	module:mem_16777216x16
_RANDOM_MEM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    reg [31:0] _RANDOM_MEM;$/;"	r	module:mem_16777216x16
_RANDOM_MEM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    reg [31:0] _RANDOM_MEM;$/;"	r	module:ram_2x6
_RANDOM_MEM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    reg [31:0] _RANDOM_MEM;$/;"	r	module:rowReg_4x13
_RANDOM_MEM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    reg [63:0] _RANDOM_MEM;$/;"	r	module:ram_2x36
_RANDOM_MEM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    reg [63:0] _RANDOM_MEM;$/;"	r	module:ram_2x39
_RANDOM_MEM	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    reg [63:0] _RANDOM_MEM;$/;"	r	module:ram_2x47
_UART_DEFINES_V_	ysyxSoC/perip/uart16550/rtl/uart_defines.v	/^	`define _UART_DEFINES_V_$/;"	c
__COMMON_H__	csrc/include/common.h	/^#define __COMMON_H__$/;"	d
__CONFIG_H__	csrc/include/config/config.h	/^#define __CONFIG_H__$/;"	d
__DEBUG_H__	csrc/include/utils/debug.h	/^#define __DEBUG_H__$/;"	d
__DIFFTEST_DEF_H__	csrc/include/utils/difftest.h	/^#define __DIFFTEST_DEF_H__$/;"	d
__EXPORT	csrc/include/utils/difftest.h	/^#define __EXPORT /;"	d
__FTRACE_H__	csrc/include/utils/ftrace.h	/^#define __FTRACE_H__$/;"	d
__IGNORE	csrc/include/macro.h	/^#define __IGNORE(/;"	d
__IRINGBUF_H__	csrc/include/utils/iringbuf.h	/^#define __IRINGBUF_H__$/;"	d
__KEEP	csrc/include/macro.h	/^#define __KEEP(/;"	d
__LIGHTSSS_H	csrc/include/lightsss.h	/^#define __LIGHTSSS_H$/;"	d
__MACRO_H__	csrc/include/macro.h	/^#define __MACRO_H__$/;"	d
__MAIN_H__	csrc/include/main.h	/^#define __MAIN_H__$/;"	d
__MEMORY_H__	csrc/include/mem/memory.h	/^#define __MEMORY_H__$/;"	d
__PVT____024unit	obj_dir/VysyxSoCFull.h	/^    VysyxSoCFull___024unit* const __PVT____024unit;$/;"	m	class:VL_NOT_FINAL	typeref:typename:VysyxSoCFull___024unit * const
__PVT____024unit	obj_dir/VysyxSoCFull___024root.h	/^    VysyxSoCFull___024unit* __PVT____024unit;$/;"	m	class:VysyxSoCFull___024root	typeref:typename:VysyxSoCFull___024unit *
__P_DEF_0	csrc/include/macro.h	/^#define __P_DEF_0 /;"	d
__P_DEF_1	csrc/include/macro.h	/^#define __P_DEF_1 /;"	d
__P_ONE_1	csrc/include/macro.h	/^#define __P_ONE_1 /;"	d
__P_ZERO_0	csrc/include/macro.h	/^#define __P_ZERO_0 /;"	d
__REG_H__	csrc/include/utils/reg.h	/^#define __REG_H__$/;"	d
__SDB_H__	csrc/include/utils/sdb.h	/^#define __SDB_H__$/;"	d
__SIM_H__	csrc/include/sim/sim.h	/^#define __SIM_H__$/;"	d
__VactContinue	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __VactContinue;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__VactIterCount	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ __VactIterCount;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
__VactTriggered	obj_dir/VysyxSoCFull___024root.h	/^    VlTriggerVec<5> __VactTriggered;$/;"	m	class:VysyxSoCFull___024root	typeref:typename:VlTriggerVec<5>
__Vconfigure	obj_dir/VysyxSoCFull___024root__Slow.cpp	/^void VysyxSoCFull___024root::__Vconfigure(bool first) {$/;"	f	class:VysyxSoCFull___024root	typeref:typename:void
__Vconfigure	obj_dir/VysyxSoCFull___024unit__Slow.cpp	/^void VysyxSoCFull___024unit::__Vconfigure(bool first) {$/;"	f	class:VysyxSoCFull___024unit	typeref:typename:void
__VdfgTmp_ha17ae98a__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ __VdfgTmp_ha17ae98a__0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__VdfgTmp_ha749e19e__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __VdfgTmp_ha749e19e__0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT___asic_spi_mosi	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT___asic_spi_mosi;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT___asic_spi_sck	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT___asic_spi_sck;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__rd_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdra/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__refresh_timer_q	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*16:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdr/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_in_pready	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_in_pready;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__clgen__DOT__cnt	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__D/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__ctrl	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*13:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__D/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT__cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DO/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__tip	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DO/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dlc	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rframing_error	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_error	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_xor	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rshift	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_count	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__bottom	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__parity_xor	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__shift_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*6:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ __Vdly__ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__flash__DOT__addr	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*23:0*\/ __Vdly__ysyxSoCFull__DOT__flash__DOT__addr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
__Vdly__ysyxSoCFull__DOT__flash__DOT__cmd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ __Vdly__ysyxSoCFull__DOT__flash__DOT__cmd;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__flash__DOT__counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ __Vdly__ysyxSoCFull__DOT__flash__DOT__counter;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vdly__ysyxSoCFull__DOT__flash__DOT__data	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ __Vdly__ysyxSoCFull__DOT__flash__DOT__data;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
__Vdly__ysyxSoCFull__DOT__flash__DOT__state	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ __Vdly__ysyxSoCFull__DOT__flash__DOT__state;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__VicoFirstIteration	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __VicoFirstIteration;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__VicoTriggered	obj_dir/VysyxSoCFull___024root.h	/^    VlTriggerVec<1> __VicoTriggered;$/;"	m	class:VysyxSoCFull___024root	typeref:typename:VlTriggerVec<1>
__Vm_activity	obj_dir/VysyxSoCFull__Syms.h	/^    bool __Vm_activity = false;  \/\/\/< Used by trace routines to determine change occurred$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:bool
__Vm_baseCode	obj_dir/VysyxSoCFull__Syms.h	/^    uint32_t __Vm_baseCode = 0;  \/\/\/< Used by trace routines when tracing multiple models$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:uint32_t
__Vm_deleter	obj_dir/VysyxSoCFull__Syms.h	/^    VlDeleter __Vm_deleter;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VlDeleter
__Vm_didInit	obj_dir/VysyxSoCFull__Syms.h	/^    bool __Vm_didInit = false;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:bool
__Vm_modelp	obj_dir/VysyxSoCFull__Syms.h	/^    VysyxSoCFull* const __Vm_modelp;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VysyxSoCFull * const
__Vm_traceActivity	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<CData\/*0:0*\/, 9> __Vm_traceActivity;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<CData,9>
__VnbaTriggered	obj_dir/VysyxSoCFull___024root.h	/^    VlTriggerVec<5> __VnbaTriggered;$/;"	m	class:VysyxSoCFull___024root	typeref:typename:VlTriggerVec<5>
__Vscope_ysyxSoCFull__asic__axi42apb	obj_dir/VysyxSoCFull__Syms.h	/^    VerilatedScope __Vscope_ysyxSoCFull__asic__axi42apb;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VerilatedScope
__Vscope_ysyxSoCFull__flash	obj_dir/VysyxSoCFull__Syms.h	/^    VerilatedScope __Vscope_ysyxSoCFull__flash;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VerilatedScope
__Vscope_ysyxSoCFull__flash__flash_cmd_i	obj_dir/VysyxSoCFull__Syms.h	/^    VerilatedScope __Vscope_ysyxSoCFull__flash__flash_cmd_i;$/;"	m	class:VysyxSoCFull__Syms	typeref:typename:VerilatedScope
__VstlFirstIteration	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __VstlFirstIteration;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__VstlTriggered	obj_dir/VysyxSoCFull___024root.h	/^    VlTriggerVec<1> __VstlTriggered;$/;"	m	class:VysyxSoCFull___024root	typeref:typename:VlTriggerVec<1>
__Vtableidx1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*6:0*\/ __Vtableidx1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vtrigprevexpr___TOP__clock__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vtrigprevexpr___TOP__clock__0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vtrigprevexpr___TOP__reset__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vtrigprevexpr___TOP__reset__0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vtrigprevexpr___TOP__ysyxSoCFull__DOT____Vcellinp__flash__ss__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vtrigprevexpr___TOP__ysyxSoCFull__DOT____Vcellinp__flash__ss__0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__Vtrigprevexpr___TOP__ysyxSoCFull__DOT___asic_spi_sck__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ __Vtrigprevexpr___TOP__ysyxSoCFull__DOT___asic_spi_sck__0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
__anon4f21e8d10108	csrc/utils/sdb/sdb.cpp	/^static struct {$/;"	s	file:
__anon559157a10103	csrc/include/utils/difftest.h	/^enum { DIFFTEST_TO_DUT, DIFFTEST_TO_REF };   $/;"	g
__anon70ab91d70103	csrc/utils/sdb/expr.cpp	/^enum {$/;"	g	file:
__anon90350e7e0108	csrc/include/utils/iringbuf.h	/^typedef struct {  $/;"	s
__anon90350e7e0208	csrc/include/utils/iringbuf.h	/^typedef struct {$/;"	s
__anonda1fbce50108	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50208	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50308	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50408	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50508	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50608	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50708	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anonda1fbce50808	obj_dir/VysyxSoCFull___024root.h	/^    struct {$/;"	s	class:VysyxSoCFull___024root
__anoneae150c90103	csrc/include/sim/sim.h	/^enum { NEMU_RUNNING, NEMU_STOP, NEMU_END, NEMU_ABORT, NEMU_QUIT };$/;"	g
__anoneae150c90208	csrc/include/sim/sim.h	/^typedef struct {$/;"	s
__anoneae150c90308	csrc/include/sim/sim.h	/^typedef struct {$/;"	s
__anoneae150c9040a	csrc/include/sim/sim.h	/^  union {$/;"	u	struct:__anoneae150c90308
__anoneae150c90508	csrc/include/sim/sim.h	/^typedef struct {$/;"	s
_alu_result	vsrc/ysyx_24080018_EXU.v	/^  wire  [31:0]  _alu_result;$/;"	n	module:ysyx_24080018_EXU
_apbdelay_delayer_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbdelay_delayer_in_prdata;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbdelay_delayer_in_pready;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbdelay_delayer_in_pslverr;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbdelay_delayer_out_paddr;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbdelay_delayer_out_penable;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _apbdelay_delayer_out_pprot;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbdelay_delayer_out_psel;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _apbdelay_delayer_out_pstrb;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbdelay_delayer_out_pwdata;$/;"	n	module:ysyxSoCASIC
_apbdelay_delayer_out_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbdelay_delayer_out_pwrite;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbxbar_auto_anon_in_prdata;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_in_pready;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_in_pslverr;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [29:0] _apbxbar_auto_anon_out_0_paddr;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_0_penable;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _apbxbar_auto_anon_out_0_pprot;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_0_psel;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _apbxbar_auto_anon_out_0_pstrb;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbxbar_auto_anon_out_0_pwdata;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_0_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_0_pwrite;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [28:0] _apbxbar_auto_anon_out_1_paddr;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_1_penable;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _apbxbar_auto_anon_out_1_pprot;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_1_psel;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _apbxbar_auto_anon_out_1_pstrb;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbxbar_auto_anon_out_1_pwdata;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_1_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_1_pwrite;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbxbar_auto_anon_out_2_paddr;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_2_penable;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _apbxbar_auto_anon_out_2_pprot;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_2_psel;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _apbxbar_auto_anon_out_2_pstrb;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _apbxbar_auto_anon_out_2_pwdata;$/;"	n	module:ysyxSoCASIC
_apbxbar_auto_anon_out_2_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _apbxbar_auto_anon_out_2_pwrite;$/;"	n	module:ysyxSoCASIC
_asic_sdram_a	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [12:0] _asic_sdram_a;$/;"	n	module:ysyxSoCFull
_asic_sdram_ba	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _asic_sdram_ba;$/;"	n	module:ysyxSoCFull
_asic_sdram_cas	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_sdram_cas;$/;"	n	module:ysyxSoCFull
_asic_sdram_cke	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_sdram_cke;$/;"	n	module:ysyxSoCFull
_asic_sdram_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_sdram_clk;$/;"	n	module:ysyxSoCFull
_asic_sdram_cs	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_sdram_cs;$/;"	n	module:ysyxSoCFull
_asic_sdram_dqm	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _asic_sdram_dqm;$/;"	n	module:ysyxSoCFull
_asic_sdram_ras	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_sdram_ras;$/;"	n	module:ysyxSoCFull
_asic_sdram_we	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_sdram_we;$/;"	n	module:ysyxSoCFull
_asic_spi_mosi	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_spi_mosi;$/;"	n	module:ysyxSoCFull
_asic_spi_sck	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _asic_spi_sck;$/;"	n	module:ysyxSoCFull
_asic_spi_ss	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _asic_spi_ss;$/;"	n	module:ysyxSoCFull
_axi42apb_auto_in_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_in_arready;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_in_awready;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi42apb_auto_in_bid;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi42apb_auto_in_bresp;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_in_bvalid;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi42apb_auto_in_rdata;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi42apb_auto_in_rid;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi42apb_auto_in_rresp;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_in_rvalid;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_in_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_in_wready;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_out_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi42apb_auto_out_paddr;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_out_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_out_penable;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_out_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_out_psel;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_out_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi42apb_auto_out_pstrb;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_out_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi42apb_auto_out_pwdata;$/;"	n	module:ysyxSoCASIC
_axi42apb_auto_out_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi42apb_auto_out_pwrite;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_in_arready;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_in_awready;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4buf_auto_in_bid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi4buf_auto_in_bresp;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_in_bvalid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4buf_auto_in_rdata;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4buf_auto_in_rid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_in_rlast;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi4buf_auto_in_rresp;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_in_rvalid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_in_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_in_wready;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4buf_auto_out_araddr;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4buf_auto_out_arid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _axi4buf_auto_out_arlen;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _axi4buf_auto_out_arsize;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_out_arvalid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4buf_auto_out_awaddr;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4buf_auto_out_awid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _axi4buf_auto_out_awlen;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _axi4buf_auto_out_awsize;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_out_awvalid;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_out_bready;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_out_rready;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4buf_auto_out_wdata;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4buf_auto_out_wstrb;$/;"	n	module:ysyxSoCASIC
_axi4buf_auto_out_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4buf_auto_out_wvalid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_in_arready;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_in_awready;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4xbar_auto_anon_in_bid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi4xbar_auto_anon_in_bresp;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_in_bvalid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4xbar_auto_anon_in_rdata;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4xbar_auto_anon_in_rid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_in_rlast;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi4xbar_auto_anon_in_rresp;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_in_rvalid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_in_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_in_wready;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4xbar_auto_anon_out_araddr;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi4xbar_auto_anon_out_arburst;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4xbar_auto_anon_out_arid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _axi4xbar_auto_anon_out_arlen;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _axi4xbar_auto_anon_out_arsize;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_out_arvalid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4xbar_auto_anon_out_awaddr;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _axi4xbar_auto_anon_out_awburst;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4xbar_auto_anon_out_awid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _axi4xbar_auto_anon_out_awlen;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _axi4xbar_auto_anon_out_awsize;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_out_awvalid;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_out_bready;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_out_rready;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _axi4xbar_auto_anon_out_wdata;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_out_wlast;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _axi4xbar_auto_anon_out_wstrb;$/;"	n	module:ysyxSoCASIC
_axi4xbar_auto_anon_out_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _axi4xbar_auto_anon_out_wvalid;$/;"	n	module:ysyxSoCASIC
_bitrev_miso	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _bitrev_miso;$/;"	n	module:ysyxSoCFull
_br_taken	vsrc/ysyx_24080018_EXU.v	/^  wire _br_taken;$/;"	n	module:ysyx_24080018_EXU
_bridge_io_ifu_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _bridge_io_ifu_rdata;$/;"	n	module:CPU
_bridge_io_ifu_respValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _bridge_io_ifu_respValid;$/;"	n	module:CPU
_bridge_io_lsu_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _bridge_io_lsu_rdata;$/;"	n	module:CPU
_bridge_io_lsu_respValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _bridge_io_lsu_respValid;$/;"	n	module:CPU
_cpu_auto_master_out_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _cpu_auto_master_out_araddr;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _cpu_auto_master_out_arburst;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _cpu_auto_master_out_arid;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _cpu_auto_master_out_arlen;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _cpu_auto_master_out_arsize;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_auto_master_out_arvalid;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _cpu_auto_master_out_awaddr;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _cpu_auto_master_out_awburst;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _cpu_auto_master_out_awid;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [7:0]  _cpu_auto_master_out_awlen;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [2:0]  _cpu_auto_master_out_awsize;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_auto_master_out_awvalid;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_auto_master_out_bready;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_auto_master_out_rready;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _cpu_auto_master_out_wdata;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_auto_master_out_wlast;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _cpu_auto_master_out_wstrb;$/;"	n	module:ysyxSoCASIC
_cpu_auto_master_out_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_auto_master_out_wvalid;$/;"	n	module:ysyxSoCASIC
_cpu_io_ifu_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _cpu_io_ifu_addr;$/;"	n	module:CPU
_cpu_io_ifu_reqValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_io_ifu_reqValid;$/;"	n	module:CPU
_cpu_io_lsu_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _cpu_io_lsu_addr;$/;"	n	module:CPU
_cpu_io_lsu_reqValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_io_lsu_reqValid;$/;"	n	module:CPU
_cpu_io_lsu_size	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  _cpu_io_lsu_size;$/;"	n	module:CPU
_cpu_io_lsu_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _cpu_io_lsu_wdata;$/;"	n	module:CPU
_cpu_io_lsu_wen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_io_lsu_wen;$/;"	n	module:CPU
_cpu_io_lsu_wmask	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  _cpu_io_lsu_wmask;$/;"	n	module:CPU
_cpu_reset_chain_io_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _cpu_reset_chain_io_q;$/;"	n	module:ysyxSoCASIC
_di_buf_din	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [15:0] _di_buf_din;$/;"	n	module:sdramChisel
_flash_miso	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _flash_miso;$/;"	n	module:ysyxSoCFull
_instReturn_T	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _instReturn_T = stateI == 2'h2;$/;"	n	module:MemBridge
_io_dq_wire	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [15:0] _io_dq_wire;$/;"	n	module:ysyxSoCFull
_io_lsu_respValid_T	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_lsu_respValid_T = stateD == 3'h2;$/;"	n	module:MemBridge
_io_master_arvalid_T	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_master_arvalid_T = stateI == 2'h0;$/;"	n	module:MemBridge
_io_master_arvalid_T_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_master_arvalid_T_2 = stateI == 2'h1;$/;"	n	module:MemBridge
_io_master_awvalid_T_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_master_awvalid_T_2 = stateD == 3'h3;$/;"	n	module:MemBridge
_io_master_awvalid_T_3	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_master_awvalid_T_3 = stateD == 3'h5;$/;"	n	module:MemBridge
_io_master_wvalid_T	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_master_wvalid_T = stateD == 3'h0;$/;"	n	module:MemBridge
_io_master_wvalid_T_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _io_master_wvalid_T_2 = stateD == 3'h4;$/;"	n	module:MemBridge
_is_write_T	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _is_write_T = state == 2'h0;$/;"	n	module:AXI4ToAPB
_lsdram_apb_auto_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _lsdram_apb_auto_in_prdata;$/;"	n	module:ysyxSoCASIC
_lsdram_apb_auto_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _lsdram_apb_auto_in_pready;$/;"	n	module:ysyxSoCASIC
_lsdram_apb_auto_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _lsdram_apb_auto_in_pslverr;$/;"	n	module:ysyxSoCASIC
_lspi_auto_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _lspi_auto_in_prdata;$/;"	n	module:ysyxSoCASIC
_lspi_auto_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _lspi_auto_in_pready;$/;"	n	module:ysyxSoCASIC
_lsuRead_T_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _lsuRead_T_2 = stateD == 3'h1;$/;"	n	module:MemBridge
_luart_auto_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _luart_auto_in_prdata;$/;"	n	module:ysyxSoCASIC
_luart_auto_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _luart_auto_in_pready;$/;"	n	module:ysyxSoCASIC
_luart_auto_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _luart_auto_in_pslverr;$/;"	n	module:ysyxSoCASIC
_mem_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [15:0] _mem_ext_R0_data;$/;"	n	module:sdramChisel
_mspi_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [31:0] _mspi_in_prdata;$/;"	n	module:APBSPI
_mspi_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_in_pready;$/;"	n	module:APBSPI
_mspi_io_in_paddr_T_11	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_paddr_T_11 = cmd_state == 4'h8;$/;"	n	module:APBSPI
_mspi_io_in_pstrb_T	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_pstrb_T = cmd_state == 4'h1;$/;"	n	module:APBSPI
_mspi_io_in_pwdata_T_11	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_pwdata_T_11 = cmd_state == 4'h6;$/;"	n	module:APBSPI
_mspi_io_in_pwdata_T_3	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_pwdata_T_3 = cmd_state == 4'h2;$/;"	n	module:APBSPI
_mspi_io_in_pwdata_T_5	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_pwdata_T_5 = cmd_state == 4'h3;$/;"	n	module:APBSPI
_mspi_io_in_pwdata_T_7	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_pwdata_T_7 = cmd_state == 4'h4;$/;"	n	module:APBSPI
_mspi_io_in_pwdata_T_9	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_io_in_pwdata_T_9 = cmd_state == 4'h5;$/;"	n	module:APBSPI
_mspi_spi_irq_out	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _mspi_spi_irq_out;$/;"	n	module:APBSPI
_nodeIn_bvalid_T_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        _nodeIn_bvalid_T_2 = state == 2'h2;$/;"	n	module:AXI4ToAPB
_ram_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [35:0] _ram_ext_R0_data;$/;"	n	module:Queue2_AXI4BundleW
_ram_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [38:0] _ram_ext_R0_data;$/;"	n	module:Queue2_AXI4BundleR
_ram_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [46:0] _ram_ext_R0_data;$/;"	n	module:Queue2_AXI4BundleAR
_ram_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [46:0] _ram_ext_R0_data;$/;"	n	module:Queue2_AXI4BundleAW
_ram_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [5:0] _ram_ext_R0_data;$/;"	n	module:Queue2_AXI4BundleB
_rowReg_ext_R0_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [12:0] _rowReg_ext_R0_data;$/;"	n	module:sdramChisel
_stateD_T_21	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [2:0] _stateD_T_21 =$/;"	r	module:MemBridge
_stateD_T_22	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [1:0] _stateD_T_22 = io_master_arready ? 2'h2 : 2'h1;$/;"	r	module:MemBridge
_stateD_T_24	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [1:0] _stateD_T_24 = {~io_master_rvalid, 1'h0};$/;"	r	module:MemBridge
_stateD_T_30	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic [2:0] _stateD_T_30 = {1'h1, io_master_wready, 1'h0};$/;"	r	module:MemBridge
a	ysyxSoC/perip/sdram/sdram.v	/^  input [12:0] a,$/;"	p	module:sdram
a	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^input  [addr_width-1:0] a;$/;"	p	module:raminfr
a	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^wire  [addr_width-1:0] a;$/;"	n	module:raminfr
a/src/main/scala/amba/axi4/Parameters.scala	ysyxSoC/patch/rocket-chip.patch	/^--- a\/src\/main\/scala\/amba\/axi4\/Parameters.scala$/;"	m
accept_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output              accept_o$/;"	p	module:sdram_axi_pmem_fifo2
accept_read	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        accept_read = _is_write_T & auto_in_arvalid;$/;"	n	module:AXI4ToAPB
accept_write	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        accept_write =$/;"	n	module:AXI4ToAPB
ack	ysyxSoC/perip/psram/psram_top_apb.v	/^  wire ack;$/;"	n	module:psram_top_apb
ack_o	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    output  wire        ack_o,$/;"	p	module:EF_PSRAM_CTRL_wb
ack_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg ack_q;$/;"	r	module:sdram_axi_core
active_row_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_ROW_W-1:0]  active_row_q[0:SDRAM_BANKS-1];$/;"	r	module:sdram_axi_core
add_to_ringbuffer	csrc/utils/iring.cpp	/^void add_to_ringbuffer(RingBuffer *ringbuf,uint32_t pc,uint32_t inst){$/;"	f	typeref:typename:void
addr	ysyxSoC/perip/flash/flash.v	/^  input      [31:0] addr,$/;"	p	module:flash_read.flash_cmd
addr	ysyxSoC/perip/flash/flash.v	/^  reg [23:0] addr;$/;"	r	module:flash
addr	ysyxSoC/perip/flash/flash.v	/^import "DPI-C" function void flash_read(input int addr, output int data);$/;"	p	function:flash_read
addr	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [23:0]     addr,$/;"	p	module:PSRAM_READER
addr	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [23:0]     addr,$/;"	p	module:PSRAM_WRITER
addr	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    input [31:0] addr;$/;"	p	function:sdram_axi_pmem.calculate_addr_next
addr_bank_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [SDRAM_BANK_W-1:0] addr_bank_w = ram_addr_w[SDRAM_COL_W+2:SDRAM_COL_W+2-1];$/;"	n	module:sdram_axi_core
addr_col_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [SDRAM_ROW_W-1:0]  addr_col_w  = {{(SDRAM_ROW_W-SDRAM_COL_W){1'b0}}, ram_addr_w[SDRAM_COL_W/;"	n	module:sdram_axi_core
addr_lsu	vsrc/ysyx_24080018.v	/^wire [31:0] addr_lsu;$/;"	n	module:NPCTRAP.ysyx_24080018
addr_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_ROW_W-1:0]  addr_q;$/;"	r	module:sdram_axi_core
addr_row_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [SDRAM_ROW_W-1:0]  addr_row_w  = ram_addr_w[SDRAM_ADDR_W:SDRAM_COL_W+2+1];$/;"	n	module:sdram_axi_core
addr_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire [31:0] addr_w   = ((req_wr_q || req_rd_q) ? req_addr_q:$/;"	n	module:sdram_axi_pmem
addr_width	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^parameter addr_width = 4;$/;"	c	module:raminfr
adr_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire [31:0] adr_i,$/;"	p	module:EF_PSRAM_CTRL_wb
alu_a	vsrc/ysyx_24080018_EXU.v	/^  wire [31:0] alu_a,alu_b;$/;"	n	module:ysyx_24080018_EXU
alu_b	vsrc/ysyx_24080018_EXU.v	/^  wire [31:0] alu_a,alu_b;$/;"	n	module:ysyx_24080018_EXU
alu_cnt	vsrc/ysyx_24080018.v	/^wire [ 3:0] alu_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
alu_cnt	vsrc/ysyx_24080018_IDU.v	/^  wire [ 3:0] alu_cnt;$/;"	n	module:ysyx_24080018_IDU
apb_delayer	ysyxSoC/perip/amba/apb_delayer.v	/^module apb_delayer($/;"	m
apbdelay_delayer	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  apb_delayer apbdelay_delayer ($/;"	i	module:ysyxSoCASIC
apbxbar	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  APBFanout apbxbar ($/;"	i	module:ysyxSoCASIC
araddr_reg_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [31:0] araddr_reg_r;$/;"	r	module:AXI4ToAPB
asic	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ysyxSoCASIC asic ($/;"	i	module:ysyxSoCFull
ass	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             ass;              \/\/ automatic slave select$/;"	n	module:spi_top
async_dat_i	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^input   [width-1:0]             async_dat_i;            \/\/ asynchronous data input$/;"	p	module:uart_sync_flops
atClone	obj_dir/VysyxSoCFull.cpp	/^void VysyxSoCFull::atClone() const {$/;"	f	class:VysyxSoCFull	typeref:typename:void
auipc	vsrc/ysyx_24080018.v	/^wire 				auipc,lui,load,jalr,jal;$/;"	n	module:NPCTRAP.ysyx_24080018
auipc	vsrc/ysyx_24080018_IDU.v	/^  wire        auipc;$/;"	n	module:ysyx_24080018_IDU
auto_anon_in_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_in_araddr,$/;"	p	module:AXI4Xbar
auto_anon_in_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_anon_in_arburst,$/;"	p	module:AXI4Xbar
auto_anon_in_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_anon_in_arid,$/;"	p	module:AXI4Xbar
auto_anon_in_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  auto_anon_in_arlen,$/;"	p	module:AXI4Xbar
auto_anon_in_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_arready,$/;"	p	module:AXI4Xbar
auto_anon_in_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_anon_in_arsize,$/;"	p	module:AXI4Xbar
auto_anon_in_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_in_arvalid,$/;"	p	module:AXI4Xbar
auto_anon_in_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_in_awaddr,$/;"	p	module:AXI4Xbar
auto_anon_in_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_anon_in_awburst,$/;"	p	module:AXI4Xbar
auto_anon_in_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_anon_in_awid,$/;"	p	module:AXI4Xbar
auto_anon_in_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  auto_anon_in_awlen,$/;"	p	module:AXI4Xbar
auto_anon_in_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_awready,$/;"	p	module:AXI4Xbar
auto_anon_in_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_anon_in_awsize,$/;"	p	module:AXI4Xbar
auto_anon_in_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_in_awvalid,$/;"	p	module:AXI4Xbar
auto_anon_in_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_in_bid,$/;"	p	module:AXI4Xbar
auto_anon_in_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_in_bready,$/;"	p	module:AXI4Xbar
auto_anon_in_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_anon_in_bresp,$/;"	p	module:AXI4Xbar
auto_anon_in_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_bvalid,$/;"	p	module:AXI4Xbar
auto_anon_in_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_in_paddr,$/;"	p	module:APBFanout
auto_anon_in_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_in_penable,$/;"	p	module:APBFanout
auto_anon_in_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_anon_in_pprot,$/;"	p	module:APBFanout
auto_anon_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_in_prdata,$/;"	p	module:APBFanout
auto_anon_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_pready,$/;"	p	module:APBFanout
auto_anon_in_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_in_psel,$/;"	p	module:APBFanout
auto_anon_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_in_pslverr,$/;"	p	module:APBFanout
auto_anon_in_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_anon_in_pstrb,$/;"	p	module:APBFanout
auto_anon_in_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_in_pwdata,$/;"	p	module:APBFanout
auto_anon_in_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_in_pwrite,$/;"	p	module:APBFanout
auto_anon_in_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_in_rdata,$/;"	p	module:AXI4Xbar
auto_anon_in_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_in_rid,$/;"	p	module:AXI4Xbar
auto_anon_in_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_rlast,$/;"	p	module:AXI4Xbar
auto_anon_in_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_in_rready,$/;"	p	module:AXI4Xbar
auto_anon_in_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_anon_in_rresp,$/;"	p	module:AXI4Xbar
auto_anon_in_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_rvalid,$/;"	p	module:AXI4Xbar
auto_anon_in_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_in_wdata,$/;"	p	module:AXI4Xbar
auto_anon_in_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_in_wlast,$/;"	p	module:AXI4Xbar
auto_anon_in_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_in_wready,$/;"	p	module:AXI4Xbar
auto_anon_in_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_anon_in_wstrb,$/;"	p	module:AXI4Xbar
auto_anon_in_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_in_wvalid,$/;"	p	module:AXI4Xbar
auto_anon_out_0_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [29:0] auto_anon_out_0_paddr,$/;"	p	module:APBFanout
auto_anon_out_0_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_0_penable,$/;"	p	module:APBFanout
auto_anon_out_0_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_anon_out_0_pprot,$/;"	p	module:APBFanout
auto_anon_out_0_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_out_0_prdata$/;"	p	module:APBFanout
auto_anon_out_0_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_0_pready,$/;"	p	module:APBFanout
auto_anon_out_0_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_0_psel,$/;"	p	module:APBFanout
auto_anon_out_0_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_out_0_pstrb,$/;"	p	module:APBFanout
auto_anon_out_0_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_0_pwdata,$/;"	p	module:APBFanout
auto_anon_out_0_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_0_pwrite,$/;"	p	module:APBFanout
auto_anon_out_1_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [28:0] auto_anon_out_1_paddr,$/;"	p	module:APBFanout
auto_anon_out_1_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_1_penable,$/;"	p	module:APBFanout
auto_anon_out_1_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_anon_out_1_pprot,$/;"	p	module:APBFanout
auto_anon_out_1_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_out_1_prdata,$/;"	p	module:APBFanout
auto_anon_out_1_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_1_pready,$/;"	p	module:APBFanout
auto_anon_out_1_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_1_psel,$/;"	p	module:APBFanout
auto_anon_out_1_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_1_pslverr,$/;"	p	module:APBFanout
auto_anon_out_1_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_out_1_pstrb,$/;"	p	module:APBFanout
auto_anon_out_1_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_1_pwdata,$/;"	p	module:APBFanout
auto_anon_out_1_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_1_pwrite,$/;"	p	module:APBFanout
auto_anon_out_2_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_2_paddr,$/;"	p	module:APBFanout
auto_anon_out_2_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_2_penable,$/;"	p	module:APBFanout
auto_anon_out_2_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_anon_out_2_pprot,$/;"	p	module:APBFanout
auto_anon_out_2_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_out_2_prdata,$/;"	p	module:APBFanout
auto_anon_out_2_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_2_pready,$/;"	p	module:APBFanout
auto_anon_out_2_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_2_psel,$/;"	p	module:APBFanout
auto_anon_out_2_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_2_pslverr,$/;"	p	module:APBFanout
auto_anon_out_2_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_out_2_pstrb,$/;"	p	module:APBFanout
auto_anon_out_2_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_2_pwdata,$/;"	p	module:APBFanout
auto_anon_out_2_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_2_pwrite,$/;"	p	module:APBFanout
auto_anon_out_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_araddr,$/;"	p	module:AXI4Xbar
auto_anon_out_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_anon_out_arburst,$/;"	p	module:AXI4Xbar
auto_anon_out_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_out_arid,$/;"	p	module:AXI4Xbar
auto_anon_out_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  auto_anon_out_arlen,$/;"	p	module:AXI4Xbar
auto_anon_out_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_arready,$/;"	p	module:AXI4Xbar
auto_anon_out_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_anon_out_arsize,$/;"	p	module:AXI4Xbar
auto_anon_out_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_arvalid,$/;"	p	module:AXI4Xbar
auto_anon_out_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_awaddr,$/;"	p	module:AXI4Xbar
auto_anon_out_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_anon_out_awburst,$/;"	p	module:AXI4Xbar
auto_anon_out_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_out_awid,$/;"	p	module:AXI4Xbar
auto_anon_out_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  auto_anon_out_awlen,$/;"	p	module:AXI4Xbar
auto_anon_out_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_awready,$/;"	p	module:AXI4Xbar
auto_anon_out_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_anon_out_awsize,$/;"	p	module:AXI4Xbar
auto_anon_out_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_awvalid,$/;"	p	module:AXI4Xbar
auto_anon_out_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_anon_out_bid,$/;"	p	module:AXI4Xbar
auto_anon_out_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_anon_out_bready,$/;"	p	module:AXI4Xbar
auto_anon_out_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_anon_out_bresp,$/;"	p	module:AXI4Xbar
auto_anon_out_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_bvalid,$/;"	p	module:AXI4Xbar
auto_anon_out_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_anon_out_rdata,$/;"	p	module:AXI4Xbar
auto_anon_out_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_anon_out_rid,$/;"	p	module:AXI4Xbar
auto_anon_out_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_rlast$/;"	p	module:AXI4Xbar
auto_anon_out_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_rready,$/;"	p	module:AXI4Xbar
auto_anon_out_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_anon_out_rresp,$/;"	p	module:AXI4Xbar
auto_anon_out_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_rvalid,$/;"	p	module:AXI4Xbar
auto_anon_out_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_anon_out_wdata,$/;"	p	module:AXI4Xbar
auto_anon_out_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_wlast,$/;"	p	module:AXI4Xbar
auto_anon_out_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_anon_out_wready,$/;"	p	module:AXI4Xbar
auto_anon_out_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_anon_out_wstrb,$/;"	p	module:AXI4Xbar
auto_anon_out_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_anon_out_wvalid,$/;"	p	module:AXI4Xbar
auto_in_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_araddr,$/;"	p	module:AXI4Buffer
auto_in_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_araddr,$/;"	p	module:AXI4ToAPB
auto_in_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_in_arburst,$/;"	p	module:AXI4Buffer
auto_in_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_arid,$/;"	p	module:AXI4Buffer
auto_in_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_arid,$/;"	p	module:AXI4ToAPB
auto_in_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  auto_in_arlen,$/;"	p	module:AXI4Buffer
auto_in_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  auto_in_arlen,$/;"	p	module:AXI4ToAPB
auto_in_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_arready,$/;"	p	module:AXI4Buffer
auto_in_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_arready,$/;"	p	module:AXI4ToAPB
auto_in_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_arsize,$/;"	p	module:AXI4Buffer
auto_in_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_arsize,$/;"	p	module:AXI4ToAPB
auto_in_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_arvalid,$/;"	p	module:AXI4Buffer
auto_in_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_arvalid,$/;"	p	module:AXI4ToAPB
auto_in_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_awaddr,$/;"	p	module:AXI4Buffer
auto_in_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_awaddr,$/;"	p	module:AXI4ToAPB
auto_in_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_in_awburst,$/;"	p	module:AXI4Buffer
auto_in_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_awid,$/;"	p	module:AXI4Buffer
auto_in_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_awid,$/;"	p	module:AXI4ToAPB
auto_in_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  auto_in_awlen,$/;"	p	module:AXI4Buffer
auto_in_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  auto_in_awlen,$/;"	p	module:AXI4ToAPB
auto_in_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_awready,$/;"	p	module:AXI4Buffer
auto_in_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_awready,$/;"	p	module:AXI4ToAPB
auto_in_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_awsize,$/;"	p	module:AXI4Buffer
auto_in_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_awsize,$/;"	p	module:AXI4ToAPB
auto_in_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_awvalid,$/;"	p	module:AXI4Buffer
auto_in_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_awvalid,$/;"	p	module:AXI4ToAPB
auto_in_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_in_bid,$/;"	p	module:AXI4Buffer
auto_in_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_in_bid,$/;"	p	module:AXI4ToAPB
auto_in_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_bready,$/;"	p	module:AXI4Buffer
auto_in_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_bready,$/;"	p	module:AXI4ToAPB
auto_in_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_in_bresp,$/;"	p	module:AXI4Buffer
auto_in_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_in_bresp,$/;"	p	module:AXI4ToAPB
auto_in_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_bvalid,$/;"	p	module:AXI4Buffer
auto_in_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_bvalid,$/;"	p	module:AXI4ToAPB
auto_in_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [28:0] auto_in_paddr,$/;"	p	module:APBUart16550
auto_in_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [29:0] auto_in_paddr,$/;"	p	module:APBSPI
auto_in_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_paddr,$/;"	p	module:APBSDRAM
auto_in_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_penable,$/;"	p	module:APBSDRAM
auto_in_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_penable,$/;"	p	module:APBSPI
auto_in_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_penable,$/;"	p	module:APBUart16550
auto_in_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_pprot,$/;"	p	module:APBSDRAM
auto_in_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_pprot,$/;"	p	module:APBSPI
auto_in_pprot	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  auto_in_pprot,$/;"	p	module:APBUart16550
auto_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_in_prdata,$/;"	p	module:APBSDRAM
auto_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_in_prdata,$/;"	p	module:APBSPI
auto_in_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_in_prdata,$/;"	p	module:APBUart16550
auto_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_pready,$/;"	p	module:APBSDRAM
auto_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_pready,$/;"	p	module:APBSPI
auto_in_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_pready,$/;"	p	module:APBUart16550
auto_in_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_psel,$/;"	p	module:APBSDRAM
auto_in_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_psel,$/;"	p	module:APBSPI
auto_in_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_psel,$/;"	p	module:APBUart16550
auto_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_pslverr,$/;"	p	module:APBSDRAM
auto_in_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_pslverr,$/;"	p	module:APBUart16550
auto_in_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_pstrb,$/;"	p	module:APBSDRAM
auto_in_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_pstrb,$/;"	p	module:APBSPI
auto_in_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_pstrb,$/;"	p	module:APBUart16550
auto_in_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_pwdata,$/;"	p	module:APBSDRAM
auto_in_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_pwdata,$/;"	p	module:APBSPI
auto_in_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_pwdata,$/;"	p	module:APBUart16550
auto_in_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_pwrite,$/;"	p	module:APBSDRAM
auto_in_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_pwrite,$/;"	p	module:APBSPI
auto_in_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_in_pwrite,$/;"	p	module:APBUart16550
auto_in_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_in_rdata,$/;"	p	module:AXI4Buffer
auto_in_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_in_rdata,$/;"	p	module:AXI4ToAPB
auto_in_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_in_rid,$/;"	p	module:AXI4Buffer
auto_in_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_in_rid,$/;"	p	module:AXI4ToAPB
auto_in_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_rlast,$/;"	p	module:AXI4Buffer
auto_in_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_rready,$/;"	p	module:AXI4Buffer
auto_in_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_rready,$/;"	p	module:AXI4ToAPB
auto_in_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_in_rresp,$/;"	p	module:AXI4Buffer
auto_in_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_in_rresp,$/;"	p	module:AXI4ToAPB
auto_in_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_rvalid,$/;"	p	module:AXI4Buffer
auto_in_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_rvalid,$/;"	p	module:AXI4ToAPB
auto_in_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_wdata,$/;"	p	module:AXI4Buffer
auto_in_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_in_wdata,$/;"	p	module:AXI4ToAPB
auto_in_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_wlast,$/;"	p	module:AXI4Buffer
auto_in_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_wready,$/;"	p	module:AXI4Buffer
auto_in_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_in_wready,$/;"	p	module:AXI4ToAPB
auto_in_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_wstrb,$/;"	p	module:AXI4Buffer
auto_in_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_in_wstrb,$/;"	p	module:AXI4ToAPB
auto_in_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_wvalid,$/;"	p	module:AXI4Buffer
auto_in_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_in_wvalid,$/;"	p	module:AXI4ToAPB
auto_master_out_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_master_out_araddr,$/;"	p	module:CPU
auto_master_out_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_master_out_arburst,$/;"	p	module:CPU
auto_master_out_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_master_out_arid,$/;"	p	module:CPU
auto_master_out_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  auto_master_out_arlen,$/;"	p	module:CPU
auto_master_out_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_master_out_arready,$/;"	p	module:CPU
auto_master_out_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_master_out_arsize,$/;"	p	module:CPU
auto_master_out_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_master_out_arvalid,$/;"	p	module:CPU
auto_master_out_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_master_out_awaddr,$/;"	p	module:CPU
auto_master_out_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  auto_master_out_awburst,$/;"	p	module:CPU
auto_master_out_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_master_out_awid,$/;"	p	module:CPU
auto_master_out_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  auto_master_out_awlen,$/;"	p	module:CPU
auto_master_out_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_master_out_awready,$/;"	p	module:CPU
auto_master_out_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_master_out_awsize,$/;"	p	module:CPU
auto_master_out_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_master_out_awvalid,$/;"	p	module:CPU
auto_master_out_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_master_out_bid,$/;"	p	module:CPU
auto_master_out_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_master_out_bready,$/;"	p	module:CPU
auto_master_out_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_master_out_bresp,$/;"	p	module:CPU
auto_master_out_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_master_out_bvalid,$/;"	p	module:CPU
auto_master_out_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_master_out_rdata,$/;"	p	module:CPU
auto_master_out_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_master_out_rid,$/;"	p	module:CPU
auto_master_out_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_master_out_rlast,$/;"	p	module:CPU
auto_master_out_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_master_out_rready,$/;"	p	module:CPU
auto_master_out_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_master_out_rresp,$/;"	p	module:CPU
auto_master_out_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_master_out_rvalid,$/;"	p	module:CPU
auto_master_out_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_master_out_wdata,$/;"	p	module:CPU
auto_master_out_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_master_out_wlast,$/;"	p	module:CPU
auto_master_out_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_master_out_wready,$/;"	p	module:CPU
auto_master_out_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_master_out_wstrb,$/;"	p	module:CPU
auto_master_out_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_master_out_wvalid,$/;"	p	module:CPU
auto_out_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_out_araddr,$/;"	p	module:AXI4Buffer
auto_out_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_out_arid,$/;"	p	module:AXI4Buffer
auto_out_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  auto_out_arlen,$/;"	p	module:AXI4Buffer
auto_out_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_out_arready,$/;"	p	module:AXI4Buffer
auto_out_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_out_arsize,$/;"	p	module:AXI4Buffer
auto_out_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_out_arvalid,$/;"	p	module:AXI4Buffer
auto_out_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_out_awaddr,$/;"	p	module:AXI4Buffer
auto_out_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_out_awid,$/;"	p	module:AXI4Buffer
auto_out_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  auto_out_awlen,$/;"	p	module:AXI4Buffer
auto_out_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_out_awready,$/;"	p	module:AXI4Buffer
auto_out_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  auto_out_awsize,$/;"	p	module:AXI4Buffer
auto_out_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_out_awvalid,$/;"	p	module:AXI4Buffer
auto_out_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_out_bid,$/;"	p	module:AXI4Buffer
auto_out_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_out_bready,$/;"	p	module:AXI4Buffer
auto_out_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_out_bresp,$/;"	p	module:AXI4Buffer
auto_out_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_out_bvalid,$/;"	p	module:AXI4Buffer
auto_out_paddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_out_paddr,$/;"	p	module:AXI4ToAPB
auto_out_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_out_penable,$/;"	p	module:AXI4ToAPB
auto_out_prdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_out_prdata$/;"	p	module:AXI4ToAPB
auto_out_pready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_out_pready,$/;"	p	module:AXI4ToAPB
auto_out_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_out_psel,$/;"	p	module:AXI4ToAPB
auto_out_pslverr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_out_pslverr,$/;"	p	module:AXI4ToAPB
auto_out_pstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_out_pstrb,$/;"	p	module:AXI4ToAPB
auto_out_pwdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_out_pwdata,$/;"	p	module:AXI4ToAPB
auto_out_pwrite	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                auto_out_pwrite,$/;"	p	module:AXI4ToAPB
auto_out_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] auto_out_rdata,$/;"	p	module:AXI4Buffer
auto_out_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  auto_out_rid,$/;"	p	module:AXI4Buffer
auto_out_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_out_rready,$/;"	p	module:AXI4Buffer
auto_out_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  auto_out_rresp$/;"	p	module:AXI4Buffer
auto_out_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_out_rvalid,$/;"	p	module:AXI4Buffer
auto_out_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] auto_out_wdata,$/;"	p	module:AXI4Buffer
auto_out_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         auto_out_wready,$/;"	p	module:AXI4Buffer
auto_out_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  auto_out_wstrb,$/;"	p	module:AXI4Buffer
auto_out_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        auto_out_wvalid,$/;"	p	module:AXI4Buffer
awaddr_reg_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [31:0] awaddr_reg_r;$/;"	r	module:AXI4ToAPB
axi42apb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  AXI4ToAPB axi42apb ($/;"	i	module:ysyxSoCASIC
axi4_delayer	ysyxSoC/perip/amba/axi4_delayer.v	/^module axi4_delayer($/;"	m
axi4buf	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  AXI4Buffer axi4buf ($/;"	i	module:ysyxSoCASIC
axi4xbar	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  AXI4Xbar axi4xbar ($/;"	i	module:ysyxSoCASIC
axi_araddr_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [ 31:0]  axi_araddr_i$/;"	p	module:sdram_axi_pmem
axi_arburst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  1:0]  axi_arburst_i$/;"	p	module:sdram_axi_pmem
axi_arid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  3:0]  axi_arid_i$/;"	p	module:sdram_axi_pmem
axi_arlen_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  7:0]  axi_arlen_i$/;"	p	module:sdram_axi_pmem
axi_arready_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          axi_arready_o$/;"	p	module:sdram_axi_pmem
axi_arvalid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           axi_arvalid_i$/;"	p	module:sdram_axi_pmem
axi_awaddr_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [ 31:0]  axi_awaddr_i$/;"	p	module:sdram_axi_pmem
axi_awburst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  1:0]  axi_awburst_i$/;"	p	module:sdram_axi_pmem
axi_awid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  3:0]  axi_awid_i$/;"	p	module:sdram_axi_pmem
axi_awlen_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  7:0]  axi_awlen_i$/;"	p	module:sdram_axi_pmem
axi_awready_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          axi_awready_o$/;"	p	module:sdram_axi_pmem
axi_awvalid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           axi_awvalid_i$/;"	p	module:sdram_axi_pmem
axi_bid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [  3:0]  axi_bid_o$/;"	p	module:sdram_axi_pmem
axi_bready_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           axi_bready_i$/;"	p	module:sdram_axi_pmem
axi_bresp_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [  1:0]  axi_bresp_o$/;"	p	module:sdram_axi_pmem
axi_bvalid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          axi_bvalid_o$/;"	p	module:sdram_axi_pmem
axi_rdata_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [ 31:0]  axi_rdata_o$/;"	p	module:sdram_axi_pmem
axi_rid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [  3:0]  axi_rid_o$/;"	p	module:sdram_axi_pmem
axi_rlast_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          axi_rlast_o$/;"	p	module:sdram_axi_pmem
axi_rready_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           axi_rready_i$/;"	p	module:sdram_axi_pmem
axi_rresp_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [  1:0]  axi_rresp_o$/;"	p	module:sdram_axi_pmem
axi_rvalid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          axi_rvalid_o$/;"	p	module:sdram_axi_pmem
axi_wdata_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [ 31:0]  axi_wdata_i$/;"	p	module:sdram_axi_pmem
axi_wlast_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           axi_wlast_i$/;"	p	module:sdram_axi_pmem
axi_wready_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          axi_wready_o$/;"	p	module:sdram_axi_pmem
axi_wstrb_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [  3:0]  axi_wstrb_i$/;"	p	module:sdram_axi_pmem
axi_wvalid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           axi_wvalid_i$/;"	p	module:sdram_axi_pmem
axlen	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    input [7:0]  axlen;$/;"	p	function:sdram_axi_pmem.calculate_addr_next
axtype	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    input [1:0]  axtype;$/;"	p	function:sdram_axi_pmem.calculate_addr_next
ba	ysyxSoC/perip/sdram/sdram.v	/^  input [ 1:0] ba,$/;"	p	module:sdram
bank_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_BANK_W-1:0] bank_q;$/;"	r	module:sdram_axi_core
baud_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output                       baud_o;$/;"	p	module:uart_regs
bid_reg	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [3:0]  bid_reg;$/;"	r	module:AXI4ToAPB
bit_counter	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg [2:0]                         bit_counter;   \/\/ counts the bits to be sent$/;"	r	module:uart_transmitter
bit_out	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg                               bit_out;$/;"	r	module:uart_transmitter
bitrev	ysyxSoC/perip/bitrev/bitrev.v	/^module bitrev ($/;"	m
bitrev	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  bitrev bitrev ($/;"	i	module:ysyxSoCFull
block_cnt	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg  [7:0] block_cnt;   \/\/ While counter counts, THRE status is blocked (delayed one character/;"	r	module:uart_regs
block_value	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg  [7:0] block_value; \/\/ One character length minus stop bit$/;"	r	module:uart_regs
bottom	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^reg	[fifo_pointer_w-1:0]	bottom = 'h0;$/;"	r	module:uart_rfifo
bottom	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^reg    [fifo_pointer_w-1:0] bottom = 'h0;$/;"	r	module:uart_tfifo
br_taken	vsrc/ysyx_24080018.v	/^wire 				br_taken;$/;"	n	module:NPCTRAP.ysyx_24080018
brc_value	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire [7:0] 	brc_value; \/\/ value to be set to break counter$/;"	n	module:uart_receiver
break_error	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire 				break_error = (counter_b == 0);$/;"	n	module:uart_receiver
bridge	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  MemBridge bridge ($/;"	i	module:CPU
bxx	vsrc/ysyx_24080018_IFU.v	/^  wire bxx   = (i_pc_cnt === 4'b0001) | (i_pc_cnt === 4'b0010) | (i_pc_cnt === 4'b0011) | (i_pc_/;"	n	module:ysyx_24080018_IFU
byte0	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [7:0]  byte0 = (sel_i[0])          ? dat_i[7:0]   :$/;"	n	module:EF_PSRAM_CTRL_wb
byte1	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [7:0]  byte1 = (sel_i[1])          ? dat_i[15:8]  :$/;"	n	module:EF_PSRAM_CTRL_wb
byte2	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [7:0]  byte2 = dat_i[23:16];$/;"	n	module:EF_PSRAM_CTRL_wb
byte3	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [7:0]  byte3 = dat_i[31:24];$/;"	n	module:EF_PSRAM_CTRL_wb
byte_index	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    wire[1:0] byte_index = {counter[7:1] - 8'd10}[1:0];$/;"	n	module:PSRAM_READER
byte_sel	vsrc/ysyx_24080018_LSU.v	/^	reg [7:0] byte_sel;$/;"	r	module:ysyx_24080018_LSU
byte_sel	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                    [3:0] byte_sel;     \/\/ byte select signals for storing the data in /;"	p	module:spi_shift
c_idx	csrc/include/utils/iringbuf.h	/^  int c_idx;$/;"	m	struct:__anon90350e7e0208	typeref:typename:int
calculate_addr_next	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^function [31:0] calculate_addr_next;$/;"	f	module:sdram_axi_pmem
cas	ysyxSoC/perip/sdram/sdram.v	/^  input        cas,$/;"	p	module:sdram
ce_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  reg             ce_n,$/;"	p	module:PSRAM_READER
ce_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  reg             ce_n,$/;"	p	module:PSRAM_WRITER
ce_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    output  wire            ce_n,$/;"	p	module:EF_PSRAM_CTRL_wb
ce_n	ysyxSoC/perip/psram/psram.v	/^  input ce_n,$/;"	p	module:psram
char_len	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire    [`SPI_CHAR_LEN_BITS-1:0] char_len;         \/\/ char len$/;"	n	module:spi_top
check_parentheses	csrc/utils/sdb/expr.cpp	/^bool check_parentheses(int p ,int q) {$/;"	f	typeref:typename:bool
checkregs	csrc/utils/dut.cpp	/^static void checkregs(CPU_state *ref, uint32_t pc) {$/;"	f	typeref:typename:void	file:
cke	ysyxSoC/perip/sdram/sdram.v	/^  input        cke,$/;"	p	module:sdram
cke_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg                    cke_q;$/;"	r	module:sdram_axi_core
clean	Makefile	/^clean: $/;"	t
clean	ysyxSoC/Makefile	/^clean:$/;"	t
clgen	ysyxSoC/perip/spi/rtl/spi_top.v	/^  spi_clgen clgen (.clk_in(wb_clk_i), .rst(wb_rst_i), .go(go), .enable(tip), .last_clk(last_bit)/;"	i	module:spi_top
clk	vsrc/ysyx_24080018_CSR.v	/^  input         clk,$/;"	p	module:ysyx_24080018_CSR
clk	vsrc/ysyx_24080018_EXU.v	/^  input         clk,$/;"	p	module:ysyx_24080018_EXU
clk	vsrc/ysyx_24080018_GPR.v	/^  input         clk,$/;"	p	module:ysyx_24080018_GPR
clk	vsrc/ysyx_24080018_IDU.v	/^	input							clk,$/;"	p	module:ysyx_24080018_IDU
clk	vsrc/ysyx_24080018_IFU.v	/^  input             clk,$/;"	p	module:ysyx_24080018_IFU
clk	vsrc/ysyx_24080018_LSU.v	/^  input         clk,$/;"	p	module:ysyx_24080018_LSU
clk	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire            clk,$/;"	p	module:PSRAM_READER
clk	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire            clk,$/;"	p	module:PSRAM_WRITER
clk	ysyxSoC/perip/sdram/sdram.v	/^  input        clk,$/;"	p	module:sdram
clk	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          clk;          \/\/ system clock$/;"	p	module:spi_shift
clk	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^input clk;$/;"	p	module:raminfr
clk	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input				clk;$/;"	p	module:uart_receiver
clk	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input                        clk;$/;"	p	module:uart_regs
clk	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input				clk;$/;"	p	module:uart_rfifo
clk	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input                       clk;$/;"	p	module:uart_tfifo
clk	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input                             clk;$/;"	p	module:uart_transmitter
clk_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire        clk_i,$/;"	p	module:EF_PSRAM_CTRL_wb
clk_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^     input           clk_i$/;"	p	module:sdram_axi
clk_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^     input           clk_i$/;"	p	module:sdram_axi_core
clk_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^     input               clk_i$/;"	p	module:sdram_axi_pmem_fifo2
clk_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^     input           clk_i$/;"	p	module:sdram_axi_pmem
clk_i	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^input                           clk_i;                  \/\/ clock input$/;"	p	module:uart_sync_flops
clk_in	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  input                            clk_in;   \/\/ input clock (system clock)$/;"	p	module:spi_clgen
clk_out	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  output                           clk_out;  \/\/ output clock$/;"	p	module:spi_clgen
clk_out	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  reg                              clk_out;$/;"	r	module:spi_clgen
clock	vsrc/ysyx_24080018.v	/^	input 			  clock,$/;"	p	module:NPCTRAP.ysyx_24080018
clock	ysyxSoC/perip/amba/apb_delayer.v	/^  input         clock,$/;"	p	module:apb_delayer
clock	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         clock,$/;"	p	module:axi4_delayer
clock	ysyxSoC/perip/flash/flash.v	/^  input             clock,$/;"	p	module:flash_read.flash_cmd
clock	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input         clock,$/;"	p	module:gpio_top_apb
clock	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         clock,$/;"	p	module:ps2_top_apb
clock	ysyxSoC/perip/psram/psram_top_apb.v	/^  input         clock,$/;"	p	module:psram_top_apb
clock	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input         clock,$/;"	p	module:sdram_top_apb
clock	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         clock,$/;"	p	module:sdram_top_axi
clock	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input         clock,$/;"	p	module:spi_top_apb
clock	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire        clock$/;"	p	module:uart_top_apb
clock	ysyxSoC/perip/vga/vga_top_apb.v	/^  input         clock,$/;"	p	module:vga_top_apb
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:APBSDRAM
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:APBSPI
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:APBUart16550
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:AXI4Buffer
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:AXI4ToAPB
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:AXI4Xbar
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:CPU
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:MemBridge
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:Queue2_AXI4BundleAR
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:Queue2_AXI4BundleAW
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:Queue2_AXI4BundleR
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:Queue2_AXI4BundleW
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         clock,$/;"	p	module:ysyxSoCASIC
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input        clock,$/;"	p	module:Queue2_AXI4BundleB
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  clock,$/;"	p	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  clock,$/;"	p	module:SynchronizerShiftReg_w1_d10
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  clock,$/;"	p	module:ysyxSoCFull
clock	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input clock,$/;"	p	module:ysyxSoCTop
clock_tick	csrc/sim/sim.cpp	/^void clock_tick() {$/;"	f	typeref:typename:void
cmd	ysyxSoC/perip/flash/flash.v	/^  input       [7:0] cmd,$/;"	p	module:flash_read.flash_cmd
cmd	ysyxSoC/perip/flash/flash.v	/^  reg [7:0]  cmd;$/;"	r	module:flash
cmd	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [3:0]  cmd = {io_cs, io_ras, io_cas, io_we};$/;"	n	module:sdramChisel
cmd_attach	csrc/utils/sdb/sdb.cpp	/^static int cmd_attach(char *args){$/;"	f	typeref:typename:int	file:
cmd_c	csrc/utils/sdb/sdb.cpp	/^static int cmd_c(char *args) {$/;"	f	typeref:typename:int	file:
cmd_d	csrc/utils/sdb/sdb.cpp	/^static int cmd_d(char *args){$/;"	f	typeref:typename:int	file:
cmd_detach	csrc/utils/sdb/sdb.cpp	/^static int cmd_detach(char *args){$/;"	f	typeref:typename:int	file:
cmd_help	csrc/utils/sdb/sdb.cpp	/^static int cmd_help(char *args) {$/;"	f	typeref:typename:int	file:
cmd_info	csrc/utils/sdb/sdb.cpp	/^static int cmd_info(char *args){$/;"	f	typeref:typename:int	file:
cmd_p	csrc/utils/sdb/sdb.cpp	/^static int cmd_p(char *args){$/;"	f	typeref:typename:int	file:
cmd_q	csrc/utils/sdb/sdb.cpp	/^static int cmd_q(char *args) {$/;"	f	typeref:typename:int	file:
cmd_rst	csrc/utils/sdb/sdb.cpp	/^static int cmd_rst(char *args){$/;"	f	typeref:typename:int	file:
cmd_si	csrc/utils/sdb/sdb.cpp	/^static int cmd_si(char *args){$/;"	f	typeref:typename:int	file:
cmd_state	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [3:0]  cmd_state;$/;"	r	module:APBSPI
cmd_table	csrc/utils/sdb/sdb.cpp	/^} cmd_table [] = {$/;"	v	typeref:struct:__anon4f21e8d10108[]
cmd_w	csrc/utils/sdb/sdb.cpp	/^static int cmd_w(char *args){$/;"	f	typeref:typename:int	file:
cmd_x	csrc/utils/sdb/sdb.cpp	/^static int cmd_x(char *args) {$/;"	f	typeref:typename:int	file:
cnt	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  reg       [`SPI_DIVIDER_LEN-1:0] cnt;      \/\/ clock counter$/;"	r	module:spi_clgen
cnt	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  reg     [`SPI_CHAR_LEN_BITS:0] cnt;          \/\/ data bit count$/;"	r	module:spi_shift
cnt_one	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  wire                             cnt_one;  \/\/ conter is equal to one$/;"	n	module:spi_clgen
cnt_zero	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  wire                             cnt_zero; \/\/ conter is equal to zero$/;"	n	module:spi_clgen
command_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [CMD_W-1:0]        command_q;$/;"	r	module:sdram_axi_core
concat	csrc/include/macro.h	/^#define concat(/;"	d
concat3	csrc/include/macro.h	/^#define concat3(/;"	d
concat4	csrc/include/macro.h	/^#define concat4(/;"	d
concat5	csrc/include/macro.h	/^#define concat5(/;"	d
concat_temp	csrc/include/macro.h	/^#define concat_temp(/;"	d
config	Makefile	/^config:$/;"	t
contextp	csrc/sim/sim.cpp	/^VerilatedContext* contextp ;$/;"	v	typeref:typename:VerilatedContext *
count	csrc/include/utils/iringbuf.h	/^  int count;$/;"	m	struct:__anon90350e7e0208	typeref:typename:int
count	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [COUNT_W-1:0]       count;$/;"	r	module:sdram_axi_pmem_fifo2
count	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^output	[fifo_counter_w-1:0]	count;$/;"	p	module:uart_rfifo
count	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^reg	[fifo_counter_w-1:0]	count  = 'h0;$/;"	r	module:uart_rfifo
count	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^output [fifo_counter_w-1:0] count;$/;"	p	module:uart_tfifo
count	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^reg    [fifo_counter_w-1:0] count  = 'h0;$/;"	r	module:uart_tfifo
counter	ysyxSoC/perip/flash/flash.v	/^  reg [7:0]  counter;$/;"	r	module:flash
counter	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg [7:0]   counter;$/;"	r	module:PSRAM_READER
counter	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg [7:0]   counter;$/;"	r	module:PSRAM_WRITER
counter	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg [4:0]                         counter;$/;"	r	module:uart_transmitter
counter_b	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[7:0]	counter_b;	\/\/ counts the 0 (low) signals$/;"	r	module:uart_receiver
counter_t	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output	[9:0]			counter_t;$/;"	p	module:uart_receiver
counter_t	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[9:0]	counter_t;	\/\/ counts the timeout condition clocks$/;"	r	module:uart_receiver
counter_t	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [9:0]                      counter_t;$/;"	n	module:uart_regs
cpu	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  CPU cpu ($/;"	i	module:ysyxSoCASIC
cpu	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ysyx_24080018 cpu ($/;"	i	module:CPU
cpu_exec	csrc/sim/sim.cpp	/^void cpu_exec(uint64_t n){$/;"	f	typeref:typename:void
cpu_reset_chain	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  SynchronizerShiftReg_w1_d10 cpu_reset_chain ($/;"	i	module:ysyxSoCASIC
cs	ysyxSoC/perip/sdram/sdram.v	/^  input        cs,$/;"	p	module:sdram
csr	csrc/include/sim/sim.h	/^  uint32_t csr[4];$/;"	m	struct:__anoneae150c90208	typeref:typename:uint32_t[4]
csr	vsrc/ysyx_24080018.v	/^ysyx_24080018_CSR csr($/;"	i	module:NPCTRAP.ysyx_24080018
csr_cnt	vsrc/ysyx_24080018_CSR.v	/^  input  [ 2:0] csr_cnt,$/;"	p	module:ysyx_24080018_CSR
csr_cnt	vsrc/ysyx_24080018_IDU.v	/^  wire [ 2:0] csr_cnt;$/;"	n	module:ysyx_24080018_IDU
csr_cnt_reg	vsrc/ysyx_24080018_CSR.v	/^  reg [2:0] csr_cnt_reg;$/;"	r	module:ysyx_24080018_CSR
csr_data	vsrc/ysyx_24080018.v	/^wire [31:0] csr_data;$/;"	n	module:NPCTRAP.ysyx_24080018
csr_exu_ready	vsrc/ysyx_24080018.v	/^wire idu_ifu_ready,exu_idu_ready,mem_exu_ready,wbu_mem_ready,csr_exu_ready,wbu_csr_ready;$/;"	n	module:NPCTRAP.ysyx_24080018
csr_exu_ready	vsrc/ysyx_24080018_CSR.v	/^  output        csr_exu_ready,$/;"	p	module:ysyx_24080018_CSR
csr_exu_ready	vsrc/ysyx_24080018_EXU.v	/^  input         csr_exu_ready,$/;"	p	module:ysyx_24080018_EXU
csr_exu_ready_reg	vsrc/ysyx_24080018_CSR.v	/^  reg csr_exu_ready_reg;$/;"	r	module:ysyx_24080018_CSR
csr_imm	vsrc/ysyx_24080018.v	/^wire [11:0] csr_imm;$/;"	n	module:NPCTRAP.ysyx_24080018
csr_imm	vsrc/ysyx_24080018_CSR.v	/^  input  [11:0] csr_imm,$/;"	p	module:ysyx_24080018_CSR
csr_imm	vsrc/ysyx_24080018_IDU.v	/^  wire [11:0] csr_imm;$/;"	n	module:ysyx_24080018_IDU
csr_imm_reg	vsrc/ysyx_24080018_CSR.v	/^  reg [11:0] csr_imm_reg;$/;"	r	module:ysyx_24080018_CSR
csr_wbu_valid	vsrc/ysyx_24080018.v	/^wire ifu_idu_valid,idu_exu_valid,exu_mem_valid,mem_wbu_valid,exu_csr_valid,csr_wbu_valid;$/;"	n	module:NPCTRAP.ysyx_24080018
csr_wbu_valid	vsrc/ysyx_24080018_CSR.v	/^  output        csr_wbu_valid,$/;"	p	module:ysyx_24080018_CSR
csr_wbu_valid	vsrc/ysyx_24080018_GPR.v	/^  input         csr_wbu_valid,$/;"	p	module:ysyx_24080018_GPR
csr_wbu_valid_reg	vsrc/ysyx_24080018_CSR.v	/^  reg csr_wbu_valid_reg;$/;"	r	module:ysyx_24080018_CSR
csrs	csrc/utils/reg.cpp	/^const char *csrs[] = {$/;"	v	typeref:typename:const char * []
cstate	vsrc/ysyx_24080018_CSR.v	/^  reg [1:0] cstate, nstate;$/;"	r	module:ysyx_24080018_CSR
cstate	vsrc/ysyx_24080018_EXU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_EXU
cstate	vsrc/ysyx_24080018_GPR.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_GPR
cstate	vsrc/ysyx_24080018_IDU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_IDU
cstate	vsrc/ysyx_24080018_IFU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_IFU
cstate	vsrc/ysyx_24080018_LSU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_LSU
ctrl	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg       [`SPI_CTRL_BIT_NB-1:0] ctrl;             \/\/ Control and status register$/;"	r	module:spi_top
cts	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts, dsr, ri, dcd;       \/\/ effective signals$/;"	n	module:uart_regs
cts_c	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_c, dsr_c, ri_c, dcd_c; \/\/ Complement effective signals (considering loopback)$/;"	n	module:uart_regs
cts_pad_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i; \/\/ modem status bits$/;"	n	module:uart_regs
ctsn	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   ctsn = 1'b0;$/;"	n	module:uart_top_apb
cyc_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire        cyc_i,$/;"	p	module:EF_PSRAM_CTRL_wb
dat_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire [31:0] dat_i,$/;"	p	module:EF_PSRAM_CTRL_wb
dat_o	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    output  wire [31:0] dat_o,$/;"	p	module:EF_PSRAM_CTRL_wb
data	ysyxSoC/perip/flash/flash.v	/^  output reg [31:0] data$/;"	p	module:flash_read.flash_cmd
data	ysyxSoC/perip/flash/flash.v	/^  reg [31:0] data;$/;"	r	module:flash
data	ysyxSoC/perip/flash/flash.v	/^import "DPI-C" function void flash_read(input int addr, output int data);$/;"	p	function:flash_read
data	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg [7:0]   data [3:0];$/;"	r	module:PSRAM_READER
data	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  reg        [`SPI_MAX_CHAR-1:0] data;         \/\/ shift register$/;"	r	module:spi_shift
data	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^wire [31:0] data;$/;"	n	module:spi_top_apb
data8_out	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire [7:0] data8_out;$/;"	n	module:uart_rfifo
data_bswap	ysyxSoC/perip/flash/flash.v	/^  wire [31:0] data_bswap = {rdata[7:0], rdata[15:8], rdata[23:16], rdata[31:24]};$/;"	n	module:flash
data_buffer_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_DATA_W-1:0] data_buffer_q;$/;"	r	module:sdram_axi_core
data_in	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input	[fifo_width-1:0]	data_in;$/;"	p	module:uart_rfifo
data_in	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input  [fifo_width-1:0]     data_in;$/;"	p	module:uart_tfifo
data_in_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [WIDTH-1:0]  data_in_i$/;"	p	module:sdram_axi_pmem_fifo2
data_out	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^output	[fifo_width-1:0]	data_out;$/;"	p	module:uart_rfifo
data_out	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[fifo_width-1:0]	data_out;$/;"	n	module:uart_rfifo
data_out	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^output [fifo_width-1:0]     data_out;$/;"	p	module:uart_tfifo
data_out	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^wire   [fifo_width-1:0]     data_out;$/;"	n	module:uart_tfifo
data_out_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [WIDTH-1:0]  data_out_o$/;"	p	module:sdram_axi_pmem_fifo2
data_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_DATA_W-1:0] data_q;$/;"	r	module:sdram_axi_core
data_rd_en_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg                    data_rd_en_q;$/;"	r	module:sdram_axi_core
data_store	vsrc/ysyx_24080018.v	/^wire [31:0] data_store;$/;"	n	module:NPCTRAP.ysyx_24080018
data_width	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^parameter data_width = 8;$/;"	c	module:raminfr
dbg_state	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [79:0] dbg_state;$/;"	r	module:sdram_axi_core
dcd	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts, dsr, ri, dcd;       \/\/ effective signals$/;"	n	module:uart_regs
dcd_c	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_c, dsr_c, ri_c, dcd_c; \/\/ Complement effective signals (considering loopback)$/;"	n	module:uart_regs
dcd_pad_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i; \/\/ modem status bits$/;"	n	module:uart_regs
dcd_pad_i	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   dcd_pad_i=1'b0;$/;"	n	module:uart_top_apb
debug.o	obj_dir/VysyxSoCFull.mk	/^debug.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/debug.cpp$/;"	t
decode_exec	csrc/sim/sim.cpp	/^static int decode_exec(Decode *s){$/;"	f	typeref:typename:int	file:
default	Makefile	/^default: run$/;"	t
default	obj_dir/VysyxSoCFull.mk	/^default: VysyxSoCFull$/;"	t
delay_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [DELAY_W-1:0] delay_q;$/;"	r	module:sdram_axi_core
delay_r	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [DELAY_W-1:0] delay_r;$/;"	r	module:sdram_axi_core
delay_state_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg  [STATE_W-1:0]     delay_state_q;$/;"	r	module:sdram_axi_core
delayed_modem_signals	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [3:0] delayed_modem_signals;$/;"	r	module:uart_regs
depth	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^parameter depth = 16;$/;"	c	module:raminfr
description	csrc/utils/sdb/sdb.cpp	/^  const char *description;$/;"	m	struct:__anon4f21e8d10108	typeref:typename:const char *	file:
dev-init	ysyxSoC/Makefile	/^dev-init:$/;"	t
di	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^input  [data_width-1:0] di;$/;"	p	module:raminfr
di	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^wire  [data_width-1:0] di;$/;"	n	module:raminfr
di_REG	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         di_REG;$/;"	r	module:sdramChisel
di_buf	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ) di_buf ($/;"	i	module:sdramChisel
diff_isa_reg_display	csrc/utils/reg.cpp	/^uint32_t diff_isa_reg_display(CPU_state *ref,CPU_state *dut) {$/;"	f	typeref:typename:uint32_t
diff_so_file	csrc/utils/sdb/sdb.cpp	/^char *diff_so_file = NULL;$/;"	v	typeref:typename:char *
difftest_disable	csrc/utils/dut.cpp	/^void difftest_disable(void){$/;"	f	typeref:typename:void
difftest_enable	csrc/utils/dut.cpp	/^void difftest_enable(void){$/;"	f	typeref:typename:void
difftest_flags	csrc/utils/dut.cpp	/^bool difftest_flags = true;$/;"	v	typeref:typename:bool
difftest_img_size	csrc/utils/dut.cpp	/^static long difftest_img_size;$/;"	v	typeref:typename:long	file:
difftest_port	csrc/utils/sdb/sdb.cpp	/^int difftest_port = 1234;$/;"	v	typeref:typename:int
difftest_skip_dut	csrc/utils/dut.cpp	/^void difftest_skip_dut(int nr_ref, int nr_dut) {$/;"	f	typeref:typename:void
difftest_skip_ref	csrc/utils/dut.cpp	/^void difftest_skip_ref() {$/;"	f	typeref:typename:void
difftest_step	csrc/utils/dut.cpp	/^void difftest_step(uint32_t pc, uint32_t npc) {$/;"	f	typeref:typename:void
din	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [3:0]      din,$/;"	p	module:PSRAM_READER
din	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [3:0]      din,$/;"	p	module:PSRAM_WRITER
din	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire [3:0]      din,$/;"	p	module:EF_PSRAM_CTRL_wb
din	ysyxSoC/perip/psram/psram_top_apb.v	/^  wire [3:0] din, dout, douten;$/;"	n	module:psram_top_apb
din	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    output [width-1:0] din$/;"	p	module:TriStateInBuf
dio	ysyxSoC/perip/psram/psram.v	/^  inout [3:0] dio$/;"	p	module:psram
dio	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    inout  [width-1:0] dio,$/;"	p	module:TriStateInBuf
disable_sim_verbose	csrc/lightsss.cpp	/^void disable_sim_verbose() {$/;"	f	typeref:typename:void
disasm.o	obj_dir/VysyxSoCFull.mk	/^disasm.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/disasm.cpp$/;"	t
disassemble	csrc/utils/disasm.cpp	/^void disassemble(char *str, int size, uint64_t pc, uint8_t *code, int nbyte) {$/;"	f	typeref:typename:void
divider	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  input     [`SPI_DIVIDER_LEN-1:0] divider;  \/\/ clock divider (output clock is divided by this/;"	p	module:spi_clgen
divider	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg       [`SPI_DIVIDER_LEN-1:0] divider;          \/\/ Divider register$/;"	r	module:spi_top
dl	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [15:0] dl;  \/\/ 32-bit divisor latch$/;"	r	module:uart_regs
dlab	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       dlab;               \/\/ divisor latch access bit$/;"	n	module:uart_regs
dlc	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [15:0] dlc;  \/\/ 32-bit divisor latch counter$/;"	r	module:uart_regs
dnpc	csrc/include/sim/sim.h	/^  uint32_t dnpc; $/;"	m	struct:Decode	typeref:typename:uint32_t
do_clear	csrc/lightsss.cpp	/^int LightSSS::do_clear() {$/;"	f	class:LightSSS	typeref:typename:int
do_deq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic do_deq = io_deq_ready & ~empty;$/;"	r	module:Queue2_AXI4BundleAR
do_deq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic do_deq = io_deq_ready & ~empty;$/;"	r	module:Queue2_AXI4BundleAW
do_deq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic do_deq = io_deq_ready & ~empty;$/;"	r	module:Queue2_AXI4BundleB
do_deq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic do_deq = io_deq_ready & ~empty;$/;"	r	module:Queue2_AXI4BundleR
do_deq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^      automatic logic do_deq = io_deq_ready & ~empty;$/;"	r	module:Queue2_AXI4BundleW
do_enq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        do_enq = ~full & io_enq_valid;$/;"	n	module:Queue2_AXI4BundleAR
do_enq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        do_enq = ~full & io_enq_valid;$/;"	n	module:Queue2_AXI4BundleAW
do_enq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        do_enq = ~full & io_enq_valid;$/;"	n	module:Queue2_AXI4BundleR
do_enq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        do_enq = ~full & io_enq_valid;$/;"	n	module:Queue2_AXI4BundleW
do_enq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire       do_enq = ~full & io_enq_valid;$/;"	n	module:Queue2_AXI4BundleB
do_fork	csrc/lightsss.cpp	/^int LightSSS::do_fork() {$/;"	f	class:LightSSS	typeref:typename:int
done	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire            done,$/;"	p	module:PSRAM_READER
done	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire            done,$/;"	p	module:PSRAM_WRITER
dout	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire [3:0]      dout,$/;"	p	module:PSRAM_READER
dout	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire [3:0]      dout,$/;"	p	module:PSRAM_WRITER
dout	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    output  wire [3:0]      dout,$/;"	p	module:EF_PSRAM_CTRL_wb
dout	ysyxSoC/perip/psram/psram_top_apb.v	/^  wire [3:0] din, dout, douten;$/;"	n	module:psram_top_apb
dout	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    input  [width-1:0] dout,$/;"	p	module:TriStateInBuf
douten	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire            douten$/;"	p	module:PSRAM_READER
douten	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire            douten$/;"	p	module:PSRAM_WRITER
douten	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    output  wire [3:0]      douten$/;"	p	module:EF_PSRAM_CTRL_wb
douten	ysyxSoC/perip/psram/psram_top_apb.v	/^  wire [3:0] din, dout, douten;$/;"	n	module:psram_top_apb
dpo	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^output [data_width-1:0] dpo;$/;"	p	module:raminfr
dpo	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^wire [data_width-1:0] dpo;$/;"	n	module:raminfr
dpra	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^input  [addr_width-1:0] dpra;$/;"	p	module:raminfr
dpra	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^wire  [addr_width-1:0] dpra;$/;"	n	module:raminfr
dq	ysyxSoC/perip/sdram/sdram.v	/^  inout [15:0] dq$/;"	p	module:sdram
dqm	ysyxSoC/perip/sdram/sdram.v	/^  input [ 1:0] dqm,$/;"	p	module:sdram
dqm_buffer_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_DQM_W-1:0]  dqm_buffer_q;$/;"	r	module:sdram_axi_core
dqm_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_DQM_W-1:0]  dqm_q;$/;"	r	module:sdram_axi_core
dsr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts, dsr, ri, dcd;       \/\/ effective signals$/;"	n	module:uart_regs
dsr_c	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_c, dsr_c, ri_c, dcd_c; \/\/ Complement effective signals (considering loopback)$/;"	n	module:uart_regs
dsr_pad_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i; \/\/ modem status bits$/;"	n	module:uart_regs
dsr_pad_i	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   dsr_pad_i=1'b0;$/;"	n	module:uart_top_apb
dtr_pad_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output                       dtr_pad_o;$/;"	p	module:uart_regs
dtr_pad_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       rts_pad_o, dtr_pad_o;           \/\/ modem control outputs$/;"	n	module:uart_regs
dtr_pad_o	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   dtr_pad_o;$/;"	n	module:uart_top_apb
dump_memory	csrc/utils/debug.cpp	/^void dump_memory() {$/;"	f	typeref:typename:void
dut	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ysyxSoCFull dut ($/;"	i	module:ysyxSoCTop
dut.o	obj_dir/VysyxSoCFull.mk	/^dut.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/dut.cpp$/;"	t
ebreak	vsrc/ysyx_24080018_IDU.v	/^  wire        ebreak;$/;"	n	module:ysyx_24080018_IDU
ecall	vsrc/ysyx_24080018_IDU.v	/^  wire ecall,mret;$/;"	n	module:ysyx_24080018_IDU
ecall	vsrc/ysyx_24080018_IFU.v	/^  wire ecall = (i_pc_cnt === 4'b1010);$/;"	n	module:ysyx_24080018_IFU
empty	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        empty = ptr_match & ~maybe_full;$/;"	n	module:Queue2_AXI4BundleAR
empty	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        empty = ptr_match & ~maybe_full;$/;"	n	module:Queue2_AXI4BundleAW
empty	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        empty = ptr_match & ~maybe_full;$/;"	n	module:Queue2_AXI4BundleR
empty	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        empty = ptr_match & ~maybe_full;$/;"	n	module:Queue2_AXI4BundleW
empty	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire       empty = ptr_match & ~maybe_full;$/;"	n	module:Queue2_AXI4BundleB
enable	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  input                            enable;   \/\/ clock enable$/;"	p	module:spi_clgen
enable	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input				enable;$/;"	p	module:uart_receiver
enable	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg                               enable;$/;"	r	module:uart_regs
enable	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input                             enable;$/;"	p	module:uart_transmitter
enable_sim_verbose	csrc/lightsss.cpp	/^void enable_sim_verbose() {  $/;"	f	typeref:typename:void
endCycles	csrc/include/lightsss.h	/^  uint64_t endCycles;$/;"	m	struct:shinfo	typeref:typename:uint64_t
engine_start	csrc/utils/sdb/sdb.cpp	/^void engine_start(){$/;"	f	typeref:typename:void
entries	csrc/include/utils/iringbuf.h	/^  RingBufferEntry entries[RING_BUFFER_SIZE];$/;"	m	struct:__anon90350e7e0208	typeref:typename:RingBufferEntry[]
eprintf	csrc/lightsss.cpp	/^int eprintf(const char *fmt, ...) {$/;"	f	typeref:typename:int
eprintf_handle	csrc/lightsss.cpp	/^static eprintf_handle_t eprintf_handle = vprintf;                                               /;"	v	typeref:typename:eprintf_handle_t	file:
eprintf_handle_t	csrc/include/common.h	/^typedef int (*eprintf_handle_t)(const char *fmt, va_list ap);$/;"	t	typeref:typename:int (*)(const char * fmt,va_list ap)
error_bit	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^output				error_bit;$/;"	p	module:uart_rfifo
eval	csrc/utils/sdb/expr.cpp	/^static uint32_t eval(int p,int q,bool *success){$/;"	f	typeref:typename:uint32_t	file:
eval	obj_dir/VysyxSoCFull.h	/^    void eval() { eval_step(); }$/;"	f	class:VL_NOT_FINAL	typeref:typename:void
eval_end_step	obj_dir/VysyxSoCFull.h	/^    void eval_end_step() {}$/;"	f	class:VL_NOT_FINAL	typeref:typename:void
eval_step	obj_dir/VysyxSoCFull.cpp	/^void VysyxSoCFull::eval_step() {$/;"	f	class:VysyxSoCFull	typeref:typename:void
eventsPending	obj_dir/VysyxSoCFull.cpp	/^bool VysyxSoCFull::eventsPending() { return false; }$/;"	f	class:VysyxSoCFull	typeref:typename:bool
exec_once	csrc/sim/sim.cpp	/^static void exec_once(Decode *s, uint32_t pc) {$/;"	f	typeref:typename:void	file:
execute	csrc/sim/sim.cpp	/^static void execute(uint64_t n) {$/;"	f	typeref:typename:void	file:
expr	csrc/utils/sdb/expr.cpp	/^uint32_t expr(char *e, bool *success) {$/;"	f	typeref:typename:uint32_t
expr	csrc/utils/sdb/watchpoint.cpp	/^  char expr[512];$/;"	m	struct:watchpoint	typeref:typename:char[512]	file:
expr.o	obj_dir/VysyxSoCFull.mk	/^expr.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/sdb\/expr.cpp$/;"	t
externalPins_uart_rx	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^         externalPins_uart_rx,$/;"	p	module:ysyxSoCFull
externalPins_uart_tx	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output externalPins_uart_tx$/;"	p	module:ysyxSoCFull
exu	vsrc/ysyx_24080018.v	/^ysyx_24080018_EXU exu($/;"	i	module:NPCTRAP.ysyx_24080018
exu_csr_cnt	vsrc/ysyx_24080018.v	/^wire [ 2:0] idu_csr_cnt,exu_csr_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_csr_valid	vsrc/ysyx_24080018.v	/^wire ifu_idu_valid,idu_exu_valid,exu_mem_valid,mem_wbu_valid,exu_csr_valid,csr_wbu_valid;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_csr_valid	vsrc/ysyx_24080018_CSR.v	/^  input         exu_csr_valid,$/;"	p	module:ysyx_24080018_CSR
exu_csr_valid	vsrc/ysyx_24080018_EXU.v	/^  output        exu_csr_valid,$/;"	p	module:ysyx_24080018_EXU
exu_ebreak	vsrc/ysyx_24080018.v	/^wire 				idu_ebreak,exu_ebreak,mem_ebreak;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_idu_ready	vsrc/ysyx_24080018.v	/^wire idu_ifu_ready,exu_idu_ready,mem_exu_ready,wbu_mem_ready,csr_exu_ready,wbu_csr_ready;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_idu_ready	vsrc/ysyx_24080018_EXU.v	/^  output        exu_idu_ready,$/;"	p	module:ysyx_24080018_EXU
exu_idu_ready	vsrc/ysyx_24080018_IDU.v	/^  input         exu_idu_ready,$/;"	p	module:ysyx_24080018_IDU
exu_lsu_cnt	vsrc/ysyx_24080018.v	/^wire [ 3:0] idu_lsu_cnt,exu_lsu_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_mem_valid	vsrc/ysyx_24080018.v	/^wire ifu_idu_valid,idu_exu_valid,exu_mem_valid,mem_wbu_valid,exu_csr_valid,csr_wbu_valid;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_mem_valid	vsrc/ysyx_24080018_EXU.v	/^  output        exu_mem_valid,$/;"	p	module:ysyx_24080018_EXU
exu_mem_valid	vsrc/ysyx_24080018_LSU.v	/^  input         exu_mem_valid,$/;"	p	module:ysyx_24080018_LSU
exu_pc	vsrc/ysyx_24080018.v	/^wire [31:0] ifu_pc,idu_pc,exu_pc,mem_pc;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_waddr	vsrc/ysyx_24080018.v	/^wire [ 4:0] idu_waddr,exu_waddr,mem_waddr;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_wbu_cnt	vsrc/ysyx_24080018.v	/^wire        idu_wbu_cnt,exu_wbu_cnt,mem_wbu_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
exu_wdata	vsrc/ysyx_24080018.v	/^wire [31:0] exu_wdata,mem_wdata;$/;"	n	module:NPCTRAP.ysyx_24080018
fcr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [1:0]                      fcr;  \/\/\/ bits 7 and 6 of fcr. Other bits are ignored$/;"	p	module:uart_regs
fcr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [1:0]  fcr;  \/\/\/ bits 7 and 6 of fcr. Other bits are ignored$/;"	r	module:uart_regs
fifo	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^reg	[2:0]	fifo[fifo_depth-1:0];$/;"	r	module:uart_rfifo
fifo_counter_w	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^parameter fifo_counter_w = `UART_FIFO_COUNTER_W;$/;"	c	module:uart_rfifo
fifo_counter_w	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^parameter fifo_counter_w = `UART_FIFO_COUNTER_W;$/;"	c	module:uart_tfifo
fifo_depth	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^parameter fifo_depth = `UART_FIFO_DEPTH;$/;"	c	module:uart_rfifo
fifo_depth	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^parameter fifo_depth = `UART_FIFO_DEPTH;$/;"	c	module:uart_tfifo
fifo_pointer_w	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^parameter fifo_pointer_w = `UART_FIFO_POINTER_W;$/;"	c	module:uart_rfifo
fifo_pointer_w	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^parameter fifo_pointer_w = `UART_FIFO_POINTER_W;$/;"	c	module:uart_tfifo
fifo_read	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire    fifo_read;$/;"	n	module:uart_regs
fifo_reset	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input				fifo_reset;$/;"	p	module:uart_rfifo
fifo_reset	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input                       fifo_reset;$/;"	p	module:uart_tfifo
fifo_rx	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^uart_rfifo #(`UART_FIFO_REC_WIDTH) fifo_rx($/;"	i	module:uart_receiver
fifo_tx	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^uart_tfifo fifo_tx(    \/\/ error bit signal is not used in transmitter FIFO$/;"	i	module:uart_transmitter
fifo_width	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^parameter fifo_width = `UART_FIFO_WIDTH;$/;"	c	module:uart_rfifo
fifo_width	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^parameter fifo_width = `UART_FIFO_WIDTH;$/;"	c	module:uart_tfifo
fifo_write	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire    fifo_write;$/;"	n	module:uart_regs
final	obj_dir/VysyxSoCFull.cpp	/^VL_ATTR_COLD void VysyxSoCFull::final() {$/;"	f	class:VysyxSoCFull	typeref:typename:VL_ATTR_COLD void
find_major	csrc/utils/sdb/expr.cpp	/^int find_major(int p ,int q) {$/;"	f	typeref:typename:int
flag	csrc/include/lightsss.h	/^  bool flag;$/;"	m	struct:shinfo	typeref:typename:bool
flash	ysyxSoC/perip/flash/flash.v	/^module flash ($/;"	m
flash	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  flash flash ($/;"	i	module:ysyxSoCFull
flash_addr_end	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  parameter flash_addr_end   = 32'h3fffffff,$/;"	c	module:spi_top_apb
flash_addr_start	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  parameter flash_addr_start = 32'h30000000,$/;"	c	module:spi_top_apb
flash_cmd	ysyxSoC/perip/flash/flash.v	/^module flash_cmd($/;"	m	function:flash_read
flash_cmd_i	ysyxSoC/perip/flash/flash.v	/^  flash_cmd flash_cmd_i($/;"	i	module:flash
flash_cmd_i	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^flash_cmd flash_cmd_i($/;"	i	module:spi_top_apb
flash_read	ysyxSoC/perip/flash/flash.v	/^import "DPI-C" function void flash_read(input int addr, output int data);$/;"	f
flop_0	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^reg     [width-1:0]             flop_0;$/;"	r	module:uart_sync_flops
forkshm	csrc/include/lightsss.h	/^  ForkShareMemory forkshm;$/;"	m	class:LightSSS	typeref:typename:ForkShareMemory
fprintf_with_pid	csrc/include/common.h	/^#define fprintf_with_pid(/;"	d
framebuffer	csrc/mem/memory.cpp	/^uint32_t *framebuffer = NULL;$/;"	v	typeref:typename:uint32_t *
free_	csrc/utils/sdb/watchpoint.cpp	/^static WP *head = NULL, *free_ = NULL;$/;"	v	typeref:typename:WP *	file:
free_wp	csrc/utils/sdb/watchpoint.cpp	/^void free_wp(WP *wp) {$/;"	f	typeref:typename:void
ftrace.o	obj_dir/VysyxSoCFull.mk	/^ftrace.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/ftrace.cpp$/;"	t
ftrace_elf_file	csrc/utils/sdb/sdb.cpp	/^char *ftrace_elf_file = NULL;$/;"	v	typeref:typename:char *
ftrace_translate	csrc/utils/ftrace.cpp	/^const char* ftrace_translate(uint32_t addr) {$/;"	f	typeref:typename:const char *
full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        full = ptr_match & maybe_full;$/;"	n	module:Queue2_AXI4BundleAR
full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        full = ptr_match & maybe_full;$/;"	n	module:Queue2_AXI4BundleAW
full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        full = ptr_match & maybe_full;$/;"	n	module:Queue2_AXI4BundleR
full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        full = ptr_match & maybe_full;$/;"	n	module:Queue2_AXI4BundleW
full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire       full = ptr_match & maybe_full;$/;"	n	module:Queue2_AXI4BundleB
fun3	vsrc/ysyx_24080018_IDU.v	/^  wire [ 2:0] fun3;$/;"	n	module:ysyx_24080018_IDU
fun7	vsrc/ysyx_24080018_IDU.v	/^  wire [ 6:0] fun7;$/;"	n	module:ysyx_24080018_IDU
gDisassembler	csrc/utils/disasm.cpp	/^static llvm::MCDisassembler *gDisassembler = nullptr;$/;"	v	typeref:typename:llvm::MCDisassembler *	file:
gIP	csrc/utils/disasm.cpp	/^static llvm::MCInstPrinter *gIP = nullptr;$/;"	v	typeref:typename:llvm::MCInstPrinter *	file:
gSTI	csrc/utils/disasm.cpp	/^static llvm::MCSubtargetInfo *gSTI = nullptr;$/;"	v	typeref:typename:llvm::MCSubtargetInfo *	file:
g_execution_snapshot	csrc/sim/sim.cpp	/^static LightSSS g_execution_snapshot;$/;"	v	typeref:typename:LightSSS	file:
g_instruction_count	csrc/sim/sim.cpp	/^static uint64_t g_instruction_count = 0;$/;"	v	typeref:typename:uint64_t	file:
g_last_safe_point	csrc/sim/sim.cpp	/^static uint64_t g_last_safe_point = 0;$/;"	v	typeref:typename:uint64_t	file:
gdb	Makefile	/^gdb: $/;"	t
gdb	Makefile	/^gdb:CFLAGS   += -ggdb3$/;"	t
gdb	Makefile	/^gdb:CXXFLAGS += -ggdb3$/;"	t
get_end_cycles	csrc/include/lightsss.h	/^  uint64_t get_end_cycles() {$/;"	f	class:LightSSS	typeref:typename:uint64_t
get_uptime_us	csrc/mem/memory.cpp	/^uint64_t get_uptime_us() {$/;"	f	typeref:typename:uint64_t
go	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  input                            go;       \/\/ start transfer$/;"	p	module:spi_clgen
go	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          go;           \/\/ start stansfer$/;"	p	module:spi_shift
go	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             go;               \/\/ go$/;"	n	module:spi_top
gpio_in	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input  [15:0] gpio_in,$/;"	p	module:gpio_top_apb
gpio_out	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [15:0] gpio_out,$/;"	p	module:gpio_top_apb
gpio_seg_0	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_0,$/;"	p	module:gpio_top_apb
gpio_seg_1	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_1,$/;"	p	module:gpio_top_apb
gpio_seg_2	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_2,$/;"	p	module:gpio_top_apb
gpio_seg_3	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_3,$/;"	p	module:gpio_top_apb
gpio_seg_4	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_4,$/;"	p	module:gpio_top_apb
gpio_seg_5	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_5,$/;"	p	module:gpio_top_apb
gpio_seg_6	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_6,$/;"	p	module:gpio_top_apb
gpio_seg_7	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [7:0]  gpio_seg_7$/;"	p	module:gpio_top_apb
gpio_top_apb	ysyxSoC/perip/gpio/gpio_top_apb.v	/^module gpio_top_apb($/;"	m
gpr	csrc/include/sim/sim.h	/^  uint32_t gpr[32];$/;"	m	struct:__anoneae150c90208	typeref:typename:uint32_t[32]
gpr	vsrc/ysyx_24080018.v	/^ysyx_24080018_GPR gpr($/;"	i	module:NPCTRAP.ysyx_24080018
guest_to_host	csrc/mem/memory.cpp	/^uint8_t* guest_to_host(uint32_t paddr) { return memory + paddr - CONFIG_MBASE; }$/;"	f	typeref:typename:uint8_t *
half_sel	vsrc/ysyx_24080018_LSU.v	/^	reg [15:0] half_sel;$/;"	r	module:ysyx_24080018_LSU
halt_pc	csrc/include/sim/sim.h	/^  uint32_t halt_pc;$/;"	m	struct:__anoneae150c90508	typeref:typename:uint32_t
halt_ret	csrc/include/sim/sim.h	/^  uint32_t halt_ret;$/;"	m	struct:__anoneae150c90508	typeref:typename:uint32_t
handler	csrc/utils/sdb/sdb.cpp	/^  int (*handler) (char *);$/;"	m	struct:__anon4f21e8d10108	typeref:typename:int (*)(char *)	file:
head	csrc/include/utils/iringbuf.h	/^  int head;$/;"	m	struct:__anon90350e7e0208	typeref:typename:int
head	csrc/utils/sdb/watchpoint.cpp	/^static WP *head = NULL, *free_ = NULL;$/;"	v	typeref:typename:WP *	file:
hierName	obj_dir/VysyxSoCFull.cpp	/^const char* VysyxSoCFull::hierName() const { return vlSymsp->name(); }$/;"	f	class:VysyxSoCFull	typeref:typename:const char *
host_to_guest	csrc/mem/memory.cpp	/^uint32_t host_to_guest(uint8_t *haddr) { return haddr - memory + CONFIG_MBASE; }$/;"	f	typeref:typename:uint32_t
i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^        genvar i;$/;"	r	module:PSRAM_READER
i_ControlHazard	vsrc/ysyx_24080018_IFU.v	/^	input 						i_ControlHazard,$/;"	p	module:ysyx_24080018_IFU
i_alu_cnt	vsrc/ysyx_24080018_EXU.v	/^  input  [ 3:0] i_alu_cnt,$/;"	p	module:ysyx_24080018_EXU
i_auipc	vsrc/ysyx_24080018_EXU.v	/^  input         i_auipc,$/;"	p	module:ysyx_24080018_EXU
i_br_taken	vsrc/ysyx_24080018_IFU.v	/^  input             i_br_taken,$/;"	p	module:ysyx_24080018_IFU
i_bypass_waddr	vsrc/ysyx_24080018_EXU.v	/^	input	 [ 4:0] i_bypass_waddr,$/;"	p	module:ysyx_24080018_EXU
i_bypass_wdata	vsrc/ysyx_24080018_EXU.v	/^	input	 [31:0] i_bypass_wdata,$/;"	p	module:ysyx_24080018_EXU
i_csr_cnt	vsrc/ysyx_24080018_EXU.v	/^  input  [ 2:0] i_csr_cnt,$/;"	p	module:ysyx_24080018_EXU
i_csr_data	vsrc/ysyx_24080018_EXU.v	/^  input  [31:0] i_csr_data,$/;"	p	module:ysyx_24080018_EXU
i_csr_data	vsrc/ysyx_24080018_IFU.v	/^  input      [31:0] i_csr_data,$/;"	p	module:ysyx_24080018_IFU
i_ebreak	vsrc/ysyx_24080018_EXU.v	/^	input 				i_ebreak,$/;"	p	module:ysyx_24080018_EXU
i_ebreak	vsrc/ysyx_24080018_GPR.v	/^  input         i_ebreak,$/;"	p	module:ysyx_24080018_GPR
i_ebreak	vsrc/ysyx_24080018_LSU.v	/^	input							i_ebreak,$/;"	p	module:ysyx_24080018_LSU
i_ifu_rdata	vsrc/ysyx_24080018_IFU.v	/^	input			 [31:0] i_ifu_rdata$/;"	p	module:ysyx_24080018_IFU
i_ifu_respValid	vsrc/ysyx_24080018_IFU.v	/^	input							i_ifu_respValid,$/;"	p	module:ysyx_24080018_IFU
i_imm	vsrc/ysyx_24080018_EXU.v	/^  input  [31:0] i_imm,$/;"	p	module:ysyx_24080018_EXU
i_imm	vsrc/ysyx_24080018_IFU.v	/^  input      [31:0] i_imm,$/;"	p	module:ysyx_24080018_IFU
i_ins_cnt	vsrc/ysyx_24080018_EXU.v	/^  input  [ 5:0] i_ins_cnt,$/;"	p	module:ysyx_24080018_EXU
i_inst	vsrc/ysyx_24080018_IDU.v	/^  input  		 [31:0] i_inst,$/;"	p	module:ysyx_24080018_IDU
i_jal	vsrc/ysyx_24080018_EXU.v	/^  input         i_jal,$/;"	p	module:ysyx_24080018_EXU
i_jalr	vsrc/ysyx_24080018_EXU.v	/^  input         i_jalr,$/;"	p	module:ysyx_24080018_EXU
i_load	vsrc/ysyx_24080018_EXU.v	/^  input         i_load,$/;"	p	module:ysyx_24080018_EXU
i_lsu_addr	vsrc/ysyx_24080018_LSU.v	/^  input  		 [31:0] i_lsu_addr,$/;"	p	module:ysyx_24080018_LSU
i_lsu_cnt	vsrc/ysyx_24080018_EXU.v	/^	input	 [ 3:0] i_lsu_cnt,$/;"	p	module:ysyx_24080018_EXU
i_lsu_cnt	vsrc/ysyx_24080018_LSU.v	/^  input  		 [ 3:0] i_lsu_cnt,$/;"	p	module:ysyx_24080018_LSU
i_lsu_rdata	vsrc/ysyx_24080018_LSU.v	/^	input			 [31:0] i_lsu_rdata$/;"	p	module:ysyx_24080018_LSU
i_lsu_respValid	vsrc/ysyx_24080018_LSU.v	/^	input							i_lsu_respValid,$/;"	p	module:ysyx_24080018_LSU
i_lsu_wdata	vsrc/ysyx_24080018_LSU.v	/^  input  		 [31:0] i_lsu_wdata,$/;"	p	module:ysyx_24080018_LSU
i_lui	vsrc/ysyx_24080018_EXU.v	/^  input         i_lui,$/;"	p	module:ysyx_24080018_EXU
i_pc	vsrc/ysyx_24080018_EXU.v	/^  input  [31:0] i_pc,$/;"	p	module:ysyx_24080018_EXU
i_pc	vsrc/ysyx_24080018_GPR.v	/^  input  [31:0] i_pc,$/;"	p	module:ysyx_24080018_GPR
i_pc	vsrc/ysyx_24080018_IDU.v	/^	input			 [31:0] i_pc,$/;"	p	module:ysyx_24080018_IDU
i_pc	vsrc/ysyx_24080018_LSU.v	/^	input			 [31:0] i_pc,$/;"	p	module:ysyx_24080018_LSU
i_pc_cnt	vsrc/ysyx_24080018_EXU.v	/^  input  [ 3:0] i_pc_cnt,$/;"	p	module:ysyx_24080018_EXU
i_pc_cnt	vsrc/ysyx_24080018_IFU.v	/^  input      [ 3:0] i_pc_cnt,$/;"	p	module:ysyx_24080018_IFU
i_pc_idu	vsrc/ysyx_24080018_IFU.v	/^	input			 [31:0] i_pc_idu,$/;"	p	module:ysyx_24080018_IFU
i_raddr1	vsrc/ysyx_24080018_EXU.v	/^	input	 [ 4:0] i_raddr1,$/;"	p	module:ysyx_24080018_EXU
i_raddr2	vsrc/ysyx_24080018_EXU.v	/^	input	 [ 4:0] i_raddr2,$/;"	p	module:ysyx_24080018_EXU
i_rdata1	vsrc/ysyx_24080018_EXU.v	/^  input  [31:0] i_rdata1,$/;"	p	module:ysyx_24080018_EXU
i_rdata2	vsrc/ysyx_24080018_EXU.v	/^  input  [31:0] i_rdata2,$/;"	p	module:ysyx_24080018_EXU
i_ret	vsrc/ysyx_24080018_IFU.v	/^  input      [31:0] i_ret,$/;"	p	module:ysyx_24080018_IFU
i_uart_sync_flops	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^  uart_sync_flops    i_uart_sync_flops$/;"	i	module:uart_regs
i_waddr	vsrc/ysyx_24080018_EXU.v	/^	input	 [ 4:0] i_waddr,$/;"	p	module:ysyx_24080018_EXU
i_waddr	vsrc/ysyx_24080018_GPR.v	/^  input  [ 4:0] i_waddr,$/;"	p	module:ysyx_24080018_GPR
i_waddr	vsrc/ysyx_24080018_LSU.v	/^	input 		 [ 4:0] i_waddr,$/;"	p	module:ysyx_24080018_LSU
i_wbu_cnt	vsrc/ysyx_24080018_EXU.v	/^	input					i_wbu_cnt,$/;"	p	module:ysyx_24080018_EXU
i_wbu_cnt	vsrc/ysyx_24080018_GPR.v	/^  input         i_wbu_cnt$/;"	p	module:ysyx_24080018_GPR
i_wbu_cnt	vsrc/ysyx_24080018_LSU.v	/^	input			 				i_wbu_cnt,$/;"	p	module:ysyx_24080018_LSU
i_wdata	vsrc/ysyx_24080018_GPR.v	/^  input  [31:0] i_wdata,$/;"	p	module:ysyx_24080018_GPR
i_wdata	vsrc/ysyx_24080018_LSU.v	/^	input			 [31:0] i_wdata,$/;"	p	module:ysyx_24080018_LSU
idu	vsrc/ysyx_24080018.v	/^ysyx_24080018_IDU idu($/;"	i	module:NPCTRAP.ysyx_24080018
idu_csr_cnt	vsrc/ysyx_24080018.v	/^wire [ 2:0] idu_csr_cnt,exu_csr_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_ebreak	vsrc/ysyx_24080018.v	/^wire 				idu_ebreak,exu_ebreak,mem_ebreak;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_exu_valid	vsrc/ysyx_24080018.v	/^wire ifu_idu_valid,idu_exu_valid,exu_mem_valid,mem_wbu_valid,exu_csr_valid,csr_wbu_valid;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_exu_valid	vsrc/ysyx_24080018_EXU.v	/^  input         idu_exu_valid,$/;"	p	module:ysyx_24080018_EXU
idu_exu_valid	vsrc/ysyx_24080018_IDU.v	/^  output        idu_exu_valid,$/;"	p	module:ysyx_24080018_IDU
idu_ifu_ready	vsrc/ysyx_24080018.v	/^wire idu_ifu_ready,exu_idu_ready,mem_exu_ready,wbu_mem_ready,csr_exu_ready,wbu_csr_ready;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_ifu_ready	vsrc/ysyx_24080018_IDU.v	/^  output        idu_ifu_ready,$/;"	p	module:ysyx_24080018_IDU
idu_ifu_ready	vsrc/ysyx_24080018_IFU.v	/^  input             idu_ifu_ready,$/;"	p	module:ysyx_24080018_IFU
idu_lsu_cnt	vsrc/ysyx_24080018.v	/^wire [ 3:0] idu_lsu_cnt,exu_lsu_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_pc	vsrc/ysyx_24080018.v	/^wire [31:0] ifu_pc,idu_pc,exu_pc,mem_pc;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_waddr	vsrc/ysyx_24080018.v	/^wire [ 4:0] idu_waddr,exu_waddr,mem_waddr;$/;"	n	module:NPCTRAP.ysyx_24080018
idu_wbu_cnt	vsrc/ysyx_24080018.v	/^wire        idu_wbu_cnt,exu_wbu_cnt,mem_wbu_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
idx	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^integer idx;$/;"	r	module:sdram_axi_core
ie	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             ie;               \/\/ interrupt enable$/;"	n	module:spi_top
ier	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [3:0]                      ier;$/;"	p	module:uart_regs
ier	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [3:0]  ier;$/;"	r	module:uart_regs
ifu	vsrc/ysyx_24080018.v	/^ysyx_24080018_IFU ifu($/;"	i	module:NPCTRAP.ysyx_24080018
ifu_idu_valid	vsrc/ysyx_24080018.v	/^wire ifu_idu_valid,idu_exu_valid,exu_mem_valid,mem_wbu_valid,exu_csr_valid,csr_wbu_valid;$/;"	n	module:NPCTRAP.ysyx_24080018
ifu_idu_valid	vsrc/ysyx_24080018_IDU.v	/^  input         ifu_idu_valid,$/;"	p	module:ysyx_24080018_IDU
ifu_idu_valid	vsrc/ysyx_24080018_IFU.v	/^  output            ifu_idu_valid,$/;"	p	module:ysyx_24080018_IFU
ifu_pc	vsrc/ysyx_24080018.v	/^wire [31:0] ifu_pc,idu_pc,exu_pc,mem_pc;$/;"	n	module:NPCTRAP.ysyx_24080018
iir	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [3:0]                      iir;$/;"	p	module:uart_regs
iir	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [3:0]  iir;$/;"	r	module:uart_regs
iir_read	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire     iir_read;$/;"	n	module:uart_regs
img_file	csrc/utils/sdb/sdb.cpp	/^static char *img_file = NULL;$/;"	v	typeref:typename:char *	file:
imm	vsrc/ysyx_24080018.v	/^wire [31:0] imm;$/;"	n	module:NPCTRAP.ysyx_24080018
imm	vsrc/ysyx_24080018_IDU.v	/^  wire [31:0] imm;$/;"	n	module:ysyx_24080018_IDU
in_araddr	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [31:0] in_araddr,$/;"	p	module:axi4_delayer
in_araddr	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [31:0] in_araddr,$/;"	p	module:sdram_top_axi
in_arburst	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [1:0]  in_arburst,$/;"	p	module:axi4_delayer
in_arburst	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [1:0]  in_arburst,$/;"	p	module:sdram_top_axi
in_arid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [3:0]  in_arid,$/;"	p	module:axi4_delayer
in_arid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [3:0]  in_arid,$/;"	p	module:sdram_top_axi
in_arlen	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [7:0]  in_arlen,$/;"	p	module:axi4_delayer
in_arlen	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [7:0]  in_arlen,$/;"	p	module:sdram_top_axi
in_arready	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        in_arready,$/;"	p	module:axi4_delayer
in_arready	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        in_arready,$/;"	p	module:sdram_top_axi
in_arsize	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [2:0]  in_arsize,$/;"	p	module:axi4_delayer
in_arsize	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [2:0]  in_arsize,$/;"	p	module:sdram_top_axi
in_arvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         in_arvalid,$/;"	p	module:axi4_delayer
in_arvalid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         in_arvalid,$/;"	p	module:sdram_top_axi
in_awaddr	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [31:0] in_awaddr,$/;"	p	module:axi4_delayer
in_awaddr	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [31:0] in_awaddr,$/;"	p	module:sdram_top_axi
in_awburst	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [1:0]  in_awburst,$/;"	p	module:axi4_delayer
in_awburst	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [1:0]  in_awburst,$/;"	p	module:sdram_top_axi
in_awid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [3:0]  in_awid,$/;"	p	module:axi4_delayer
in_awid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [3:0]  in_awid,$/;"	p	module:sdram_top_axi
in_awlen	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [7:0]  in_awlen,$/;"	p	module:axi4_delayer
in_awlen	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [7:0]  in_awlen,$/;"	p	module:sdram_top_axi
in_awready	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        in_awready,$/;"	p	module:axi4_delayer
in_awready	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        in_awready,$/;"	p	module:sdram_top_axi
in_awsize	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [2:0]  in_awsize,$/;"	p	module:axi4_delayer
in_awsize	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [2:0]  in_awsize,$/;"	p	module:sdram_top_axi
in_awvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         in_awvalid,$/;"	p	module:axi4_delayer
in_awvalid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         in_awvalid,$/;"	p	module:sdram_top_axi
in_bid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [3:0]  in_bid,$/;"	p	module:axi4_delayer
in_bid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [3:0]  in_bid,$/;"	p	module:sdram_top_axi
in_bready	ysyxSoC/perip/amba/axi4_delayer.v	/^                in_bready,$/;"	p	module:axi4_delayer
in_bready	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         in_bready,$/;"	p	module:sdram_top_axi
in_bresp	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [1:0]  in_bresp,$/;"	p	module:axi4_delayer
in_bresp	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [1:0]  in_bresp,$/;"	p	module:sdram_top_axi
in_bvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        in_bvalid,$/;"	p	module:axi4_delayer
in_bvalid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        in_bvalid,$/;"	p	module:sdram_top_axi
in_paddr	ysyxSoC/perip/amba/apb_delayer.v	/^  input  [31:0] in_paddr,$/;"	p	module:apb_delayer
in_paddr	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input  [31:0] in_paddr,$/;"	p	module:gpio_top_apb
in_paddr	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input  [31:0] in_paddr,$/;"	p	module:ps2_top_apb
in_paddr	ysyxSoC/perip/psram/psram_top_apb.v	/^  input  [31:0] in_paddr,$/;"	p	module:psram_top_apb
in_paddr	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input  [31:0] in_paddr,$/;"	p	module:sdram_top_apb
in_paddr	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input  [31:0] in_paddr,$/;"	p	module:spi_top_apb
in_paddr	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire [31:0] in_paddr$/;"	p	module:uart_top_apb
in_paddr	ysyxSoC/perip/vga/vga_top_apb.v	/^  input  [31:0] in_paddr,$/;"	p	module:vga_top_apb
in_penable	ysyxSoC/perip/amba/apb_delayer.v	/^  input         in_penable,$/;"	p	module:apb_delayer
in_penable	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input         in_penable,$/;"	p	module:gpio_top_apb
in_penable	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         in_penable,$/;"	p	module:ps2_top_apb
in_penable	ysyxSoC/perip/psram/psram_top_apb.v	/^  input         in_penable,$/;"	p	module:psram_top_apb
in_penable	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input         in_penable,$/;"	p	module:sdram_top_apb
in_penable	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input         in_penable,$/;"	p	module:spi_top_apb
in_penable	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire        in_penable$/;"	p	module:uart_top_apb
in_penable	ysyxSoC/perip/vga/vga_top_apb.v	/^  input         in_penable,$/;"	p	module:vga_top_apb
in_pprot	ysyxSoC/perip/amba/apb_delayer.v	/^  input  [2:0]  in_pprot,$/;"	p	module:apb_delayer
in_pprot	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input  [2:0]  in_pprot,$/;"	p	module:gpio_top_apb
in_pprot	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input  [2:0]  in_pprot,$/;"	p	module:ps2_top_apb
in_pprot	ysyxSoC/perip/psram/psram_top_apb.v	/^  input  [2:0]  in_pprot,$/;"	p	module:psram_top_apb
in_pprot	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input  [2:0]  in_pprot,$/;"	p	module:sdram_top_apb
in_pprot	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input  [2:0]  in_pprot,$/;"	p	module:spi_top_apb
in_pprot	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire [2:0]   in_pprot$/;"	p	module:uart_top_apb
in_pprot	ysyxSoC/perip/vga/vga_top_apb.v	/^  input  [2:0]  in_pprot,$/;"	p	module:vga_top_apb
in_prdata	ysyxSoC/perip/amba/apb_delayer.v	/^  output [31:0] in_prdata,$/;"	p	module:apb_delayer
in_prdata	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output [31:0] in_prdata,$/;"	p	module:gpio_top_apb
in_prdata	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  output [31:0] in_prdata,$/;"	p	module:ps2_top_apb
in_prdata	ysyxSoC/perip/psram/psram_top_apb.v	/^  output [31:0] in_prdata,$/;"	p	module:psram_top_apb
in_prdata	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output [31:0] in_prdata,$/;"	p	module:sdram_top_apb
in_prdata	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output [31:0] in_prdata,$/;"	p	module:spi_top_apb
in_prdata	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , output  wire [31:0] in_prdata$/;"	p	module:uart_top_apb
in_prdata	ysyxSoC/perip/vga/vga_top_apb.v	/^  output [31:0] in_prdata,$/;"	p	module:vga_top_apb
in_pready	ysyxSoC/perip/amba/apb_delayer.v	/^  output        in_pready,$/;"	p	module:apb_delayer
in_pready	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output        in_pready,$/;"	p	module:gpio_top_apb
in_pready	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  output        in_pready,$/;"	p	module:ps2_top_apb
in_pready	ysyxSoC/perip/psram/psram_top_apb.v	/^  output        in_pready,$/;"	p	module:psram_top_apb
in_pready	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        in_pready,$/;"	p	module:sdram_top_apb
in_pready	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output        in_pready,$/;"	p	module:spi_top_apb
in_pready	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , output              in_pready$/;"	p	module:uart_top_apb
in_pready	ysyxSoC/perip/vga/vga_top_apb.v	/^  output        in_pready,$/;"	p	module:vga_top_apb
in_psel	ysyxSoC/perip/amba/apb_delayer.v	/^  input         in_psel,$/;"	p	module:apb_delayer
in_psel	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input         in_psel,$/;"	p	module:gpio_top_apb
in_psel	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         in_psel,$/;"	p	module:ps2_top_apb
in_psel	ysyxSoC/perip/psram/psram_top_apb.v	/^  input         in_psel,$/;"	p	module:psram_top_apb
in_psel	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input         in_psel,$/;"	p	module:sdram_top_apb
in_psel	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input         in_psel,$/;"	p	module:spi_top_apb
in_psel	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire        in_psel$/;"	p	module:uart_top_apb
in_psel	ysyxSoC/perip/vga/vga_top_apb.v	/^  input         in_psel,$/;"	p	module:vga_top_apb
in_pslverr	ysyxSoC/perip/amba/apb_delayer.v	/^  output        in_pslverr,$/;"	p	module:apb_delayer
in_pslverr	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  output        in_pslverr,$/;"	p	module:gpio_top_apb
in_pslverr	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  output        in_pslverr,$/;"	p	module:ps2_top_apb
in_pslverr	ysyxSoC/perip/psram/psram_top_apb.v	/^  output        in_pslverr,$/;"	p	module:psram_top_apb
in_pslverr	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        in_pslverr,$/;"	p	module:sdram_top_apb
in_pslverr	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output        in_pslverr,$/;"	p	module:spi_top_apb
in_pslverr	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , output  wire        in_pslverr$/;"	p	module:uart_top_apb
in_pslverr	ysyxSoC/perip/vga/vga_top_apb.v	/^  output        in_pslverr,$/;"	p	module:vga_top_apb
in_pstrb	ysyxSoC/perip/amba/apb_delayer.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:apb_delayer
in_pstrb	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:gpio_top_apb
in_pstrb	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:ps2_top_apb
in_pstrb	ysyxSoC/perip/psram/psram_top_apb.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:psram_top_apb
in_pstrb	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:sdram_top_apb
in_pstrb	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:spi_top_apb
in_pstrb	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire [3:0]  in_pstrb$/;"	p	module:uart_top_apb
in_pstrb	ysyxSoC/perip/vga/vga_top_apb.v	/^  input  [3:0]  in_pstrb,$/;"	p	module:vga_top_apb
in_pwdata	ysyxSoC/perip/amba/apb_delayer.v	/^  input  [31:0] in_pwdata,$/;"	p	module:apb_delayer
in_pwdata	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input  [31:0] in_pwdata,$/;"	p	module:gpio_top_apb
in_pwdata	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input  [31:0] in_pwdata,$/;"	p	module:ps2_top_apb
in_pwdata	ysyxSoC/perip/psram/psram_top_apb.v	/^  input  [31:0] in_pwdata,$/;"	p	module:psram_top_apb
in_pwdata	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input  [31:0] in_pwdata,$/;"	p	module:sdram_top_apb
in_pwdata	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input  [31:0] in_pwdata,$/;"	p	module:spi_top_apb
in_pwdata	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire [31:0] in_pwdata$/;"	p	module:uart_top_apb
in_pwdata	ysyxSoC/perip/vga/vga_top_apb.v	/^  input  [31:0] in_pwdata,$/;"	p	module:vga_top_apb
in_pwrite	ysyxSoC/perip/amba/apb_delayer.v	/^  input         in_pwrite,$/;"	p	module:apb_delayer
in_pwrite	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input         in_pwrite,$/;"	p	module:gpio_top_apb
in_pwrite	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         in_pwrite,$/;"	p	module:ps2_top_apb
in_pwrite	ysyxSoC/perip/psram/psram_top_apb.v	/^  input         in_pwrite,$/;"	p	module:psram_top_apb
in_pwrite	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input         in_pwrite,$/;"	p	module:sdram_top_apb
in_pwrite	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input         in_pwrite,$/;"	p	module:spi_top_apb
in_pwrite	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire        in_pwrite$/;"	p	module:uart_top_apb
in_pwrite	ysyxSoC/perip/vga/vga_top_apb.v	/^  input         in_pwrite,$/;"	p	module:vga_top_apb
in_rdata	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [31:0] in_rdata,$/;"	p	module:axi4_delayer
in_rdata	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [31:0] in_rdata,$/;"	p	module:sdram_top_axi
in_rid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [3:0]  in_rid,$/;"	p	module:axi4_delayer
in_rid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [3:0]  in_rid,$/;"	p	module:sdram_top_axi
in_rlast	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        in_rlast,$/;"	p	module:axi4_delayer
in_rlast	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        in_rlast,$/;"	p	module:sdram_top_axi
in_rready	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         in_rready,$/;"	p	module:axi4_delayer
in_rready	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         in_rready,$/;"	p	module:sdram_top_axi
in_rresp	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [1:0]  in_rresp,$/;"	p	module:axi4_delayer
in_rresp	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [1:0]  in_rresp,$/;"	p	module:sdram_top_axi
in_rvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        in_rvalid,$/;"	p	module:axi4_delayer
in_rvalid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        in_rvalid,$/;"	p	module:sdram_top_axi
in_wdata	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [31:0] in_wdata,$/;"	p	module:axi4_delayer
in_wdata	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [31:0] in_wdata,$/;"	p	module:sdram_top_axi
in_wlast	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         in_wlast,$/;"	p	module:axi4_delayer
in_wlast	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         in_wlast,$/;"	p	module:sdram_top_axi
in_wready	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        in_wready,$/;"	p	module:axi4_delayer
in_wready	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        in_wready,$/;"	p	module:sdram_top_axi
in_wstrb	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [3:0]  in_wstrb,$/;"	p	module:axi4_delayer
in_wstrb	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input  [3:0]  in_wstrb,$/;"	p	module:sdram_top_axi
in_wvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         in_wvalid,$/;"	p	module:axi4_delayer
in_wvalid	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         in_wvalid,$/;"	p	module:sdram_top_axi
info	csrc/include/lightsss.h	/^  shinfo *info;$/;"	m	class:ForkShareMemory	typeref:typename:shinfo *
init_difftest	csrc/utils/dut.cpp	/^void init_difftest(char *ref_so_file, long img_size, int port) {$/;"	f	typeref:typename:void
init_disasm	csrc/utils/disasm.cpp	/^void init_disasm(const char *triple) {$/;"	f	typeref:typename:void
init_ftrace	csrc/utils/ftrace.cpp	/^void init_ftrace() {$/;"	f	typeref:typename:void
init_isa	csrc/utils/sdb/sdb.cpp	/^void init_isa(){$/;"	f	typeref:typename:void
init_mem	csrc/mem/memory.cpp	/^void init_mem() {$/;"	f	typeref:typename:void
init_monitor	csrc/utils/sdb/sdb.cpp	/^void init_monitor(int argc,char *argv[]){$/;"	f	typeref:typename:void
init_regex	csrc/utils/sdb/expr.cpp	/^void init_regex() {$/;"	f	typeref:typename:void
init_ringbuf	csrc/utils/iring.cpp	/^void init_ringbuf(RingBuffer *ringbuf){$/;"	f	typeref:typename:void
init_screen	csrc/mem/memory.cpp	/^static void init_screen() {$/;"	f	typeref:typename:void	file:
init_sdb	csrc/utils/sdb/sdb.cpp	/^void init_sdb() {$/;"	f	typeref:typename:void
init_value	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^parameter init_value    = 1'b0;$/;"	c	module:uart_sync_flops
init_vga	csrc/mem/memory.cpp	/^void init_vga() {$/;"	f	typeref:typename:void
init_wp_pool	csrc/utils/sdb/watchpoint.cpp	/^void init_wp_pool() {$/;"	f	typeref:typename:void
inport_accept_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          inport_accept_o$/;"	p	module:sdram_axi_core
inport_ack_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          inport_ack_o$/;"	p	module:sdram_axi_core
inport_addr_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input  [ 31:0]  inport_addr_i$/;"	p	module:sdram_axi_core
inport_araddr_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [ 31:0]  inport_araddr_i$/;"	p	module:sdram_axi
inport_arburst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  1:0]  inport_arburst_i$/;"	p	module:sdram_axi
inport_arid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  3:0]  inport_arid_i$/;"	p	module:sdram_axi
inport_arlen_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  7:0]  inport_arlen_i$/;"	p	module:sdram_axi
inport_arready_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          inport_arready_o$/;"	p	module:sdram_axi
inport_arvalid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           inport_arvalid_i$/;"	p	module:sdram_axi
inport_awaddr_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [ 31:0]  inport_awaddr_i$/;"	p	module:sdram_axi
inport_awburst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  1:0]  inport_awburst_i$/;"	p	module:sdram_axi
inport_awid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  3:0]  inport_awid_i$/;"	p	module:sdram_axi
inport_awlen_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  7:0]  inport_awlen_i$/;"	p	module:sdram_axi
inport_awready_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          inport_awready_o$/;"	p	module:sdram_axi
inport_awvalid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           inport_awvalid_i$/;"	p	module:sdram_axi
inport_bid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [  3:0]  inport_bid_o$/;"	p	module:sdram_axi
inport_bready_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           inport_bready_i$/;"	p	module:sdram_axi
inport_bresp_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [  1:0]  inport_bresp_o$/;"	p	module:sdram_axi
inport_bvalid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          inport_bvalid_o$/;"	p	module:sdram_axi
inport_error_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          inport_error_o$/;"	p	module:sdram_axi_core
inport_len_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input  [  7:0]  inport_len_i$/;"	p	module:sdram_axi_core
inport_rd_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input           inport_rd_i$/;"	p	module:sdram_axi_core
inport_rdata_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [ 31:0]  inport_rdata_o$/;"	p	module:sdram_axi
inport_read_data_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output [ 31:0]  inport_read_data_o$/;"	p	module:sdram_axi_core
inport_rid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [  3:0]  inport_rid_o$/;"	p	module:sdram_axi
inport_rlast_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          inport_rlast_o$/;"	p	module:sdram_axi
inport_rready_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           inport_rready_i$/;"	p	module:sdram_axi
inport_rresp_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [  1:0]  inport_rresp_o$/;"	p	module:sdram_axi
inport_rvalid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          inport_rvalid_o$/;"	p	module:sdram_axi
inport_wdata_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [ 31:0]  inport_wdata_i$/;"	p	module:sdram_axi
inport_wlast_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           inport_wlast_i$/;"	p	module:sdram_axi
inport_wr_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input  [  3:0]  inport_wr_i$/;"	p	module:sdram_axi_core
inport_wready_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          inport_wready_o$/;"	p	module:sdram_axi
inport_write_data_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input  [ 31:0]  inport_write_data_i$/;"	p	module:sdram_axi_core
inport_wstrb_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [  3:0]  inport_wstrb_i$/;"	p	module:sdram_axi
inport_wvalid_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           inport_wvalid_i$/;"	p	module:sdram_axi
ins_cnt	vsrc/ysyx_24080018.v	/^wire [ 5:0] ins_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
ins_cnt	vsrc/ysyx_24080018_IDU.v	/^  wire [ 5:0] ins_cnt;$/;"	n	module:ysyx_24080018_IDU
inst	csrc/include/sim/sim.h	/^  } inst;$/;"	m	struct:__anoneae150c90308	typeref:union:__anoneae150c90308::__anoneae150c9040a
inst	csrc/include/utils/iringbuf.h	/^  uint32_t inst;$/;"	m	struct:__anon90350e7e0108	typeref:typename:uint32_t
inst	vsrc/ysyx_24080018.v	/^wire [31:0] inst;$/;"	n	module:NPCTRAP.ysyx_24080018
instReturn	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        instReturn = io_master_rvalid & _instReturn_T;$/;"	n	module:MemBridge
inst_str	csrc/include/utils/iringbuf.h	/^  char inst_str[128];$/;"	m	struct:__anon90350e7e0108	typeref:typename:char[128]
int_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output                       int_o;$/;"	p	module:uart_regs
int_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        int_o;$/;"	r	module:uart_regs
interrupt	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   interrupt;$/;"	n	module:uart_top_apb
invalid_cmd	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^parameter invalid_cmd = 8'h0;$/;"	c	module:spi_top_apb
io_a	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input [12:0] io_a,$/;"	p	module:sdramChisel
io_ba	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input [1:0]  io_ba,$/;"	p	module:sdramChisel
io_cas	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               io_cas,$/;"	p	module:sdramChisel
io_cke	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               io_cke,$/;"	p	module:sdramChisel
io_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input        io_clk,$/;"	p	module:sdramChisel
io_cs	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               io_cs,$/;"	p	module:sdramChisel
io_d	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^         io_d,$/;"	p	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
io_d	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^         io_d,$/;"	p	module:SynchronizerShiftReg_w1_d10
io_deq_bits_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_deq_bits_addr,$/;"	p	module:Queue2_AXI4BundleAR
io_deq_bits_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_deq_bits_addr,$/;"	p	module:Queue2_AXI4BundleAW
io_deq_bits_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_deq_bits_data,$/;"	p	module:Queue2_AXI4BundleR
io_deq_bits_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_deq_bits_data,$/;"	p	module:Queue2_AXI4BundleW
io_deq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_deq_bits_id,$/;"	p	module:Queue2_AXI4BundleAR
io_deq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_deq_bits_id,$/;"	p	module:Queue2_AXI4BundleAW
io_deq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_deq_bits_id,$/;"	p	module:Queue2_AXI4BundleR
io_deq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0] io_deq_bits_id,$/;"	p	module:Queue2_AXI4BundleB
io_deq_bits_last	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_deq_bits_last$/;"	p	module:Queue2_AXI4BundleR
io_deq_bits_len	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  io_deq_bits_len,$/;"	p	module:Queue2_AXI4BundleAR
io_deq_bits_len	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  io_deq_bits_len,$/;"	p	module:Queue2_AXI4BundleAW
io_deq_bits_resp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  io_deq_bits_resp,$/;"	p	module:Queue2_AXI4BundleR
io_deq_bits_resp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0] io_deq_bits_resp$/;"	p	module:Queue2_AXI4BundleB
io_deq_bits_size	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  io_deq_bits_size$/;"	p	module:Queue2_AXI4BundleAR
io_deq_bits_size	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  io_deq_bits_size$/;"	p	module:Queue2_AXI4BundleAW
io_deq_bits_strb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_deq_bits_strb$/;"	p	module:Queue2_AXI4BundleW
io_deq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                io_deq_ready,$/;"	p	module:Queue2_AXI4BundleW
io_deq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_deq_ready,$/;"	p	module:Queue2_AXI4BundleAR
io_deq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_deq_ready,$/;"	p	module:Queue2_AXI4BundleAW
io_deq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_deq_ready,$/;"	p	module:Queue2_AXI4BundleR
io_deq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input        io_deq_ready,$/;"	p	module:Queue2_AXI4BundleB
io_deq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_deq_valid,$/;"	p	module:Queue2_AXI4BundleAR
io_deq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_deq_valid,$/;"	p	module:Queue2_AXI4BundleAW
io_deq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_deq_valid,$/;"	p	module:Queue2_AXI4BundleR
io_deq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_deq_valid,$/;"	p	module:Queue2_AXI4BundleW
io_deq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output       io_deq_valid,$/;"	p	module:Queue2_AXI4BundleB
io_dq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  inout [15:0] io_dq$/;"	p	module:sdramChisel
io_dqm	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               io_dqm,$/;"	p	module:sdramChisel
io_enq_bits_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_enq_bits_addr,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_bits_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_enq_bits_addr,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_bits_burst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_enq_bits_burst,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_bits_burst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_enq_bits_burst,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_bits_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_enq_bits_data,$/;"	p	module:Queue2_AXI4BundleR
io_enq_bits_data	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_enq_bits_data,$/;"	p	module:Queue2_AXI4BundleW
io_enq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_enq_bits_id,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_enq_bits_id,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_enq_bits_id,$/;"	p	module:Queue2_AXI4BundleR
io_enq_bits_id	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0] io_enq_bits_id,$/;"	p	module:Queue2_AXI4BundleB
io_enq_bits_last	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_enq_bits_last,$/;"	p	module:Queue2_AXI4BundleW
io_enq_bits_len	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  io_enq_bits_len,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_bits_len	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  io_enq_bits_len,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_bits_resp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_enq_bits_resp,$/;"	p	module:Queue2_AXI4BundleR
io_enq_bits_resp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0] io_enq_bits_resp,$/;"	p	module:Queue2_AXI4BundleB
io_enq_bits_size	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  io_enq_bits_size,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_bits_size	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  io_enq_bits_size,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_bits_strb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_enq_bits_strb,$/;"	p	module:Queue2_AXI4BundleW
io_enq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_enq_ready,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_enq_ready,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_enq_ready,$/;"	p	module:Queue2_AXI4BundleR
io_enq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_enq_ready,$/;"	p	module:Queue2_AXI4BundleW
io_enq_ready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output       io_enq_ready,$/;"	p	module:Queue2_AXI4BundleB
io_enq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_enq_valid,$/;"	p	module:Queue2_AXI4BundleAR
io_enq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_enq_valid,$/;"	p	module:Queue2_AXI4BundleAW
io_enq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_enq_valid,$/;"	p	module:Queue2_AXI4BundleR
io_enq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_enq_valid,$/;"	p	module:Queue2_AXI4BundleW
io_enq_valid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input        io_enq_valid,$/;"	p	module:Queue2_AXI4BundleB
io_ifu_addr	vsrc/ysyx_24080018.v	/^	output	[31:0]	io_ifu_addr			  ,$/;"	p	module:NPCTRAP.ysyx_24080018
io_ifu_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_ifu_addr,$/;"	p	module:MemBridge
io_ifu_rdata	vsrc/ysyx_24080018.v	/^	input		[31:0]	io_ifu_rdata			,$/;"	p	module:NPCTRAP.ysyx_24080018
io_ifu_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_ifu_rdata,$/;"	p	module:MemBridge
io_ifu_rdata_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [31:0] io_ifu_rdata_r;$/;"	r	module:MemBridge
io_ifu_reqValid	vsrc/ysyx_24080018.v	/^	output					io_ifu_reqValid		,	$/;"	p	module:NPCTRAP.ysyx_24080018
io_ifu_reqValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_ifu_reqValid,$/;"	p	module:MemBridge
io_ifu_respValid	vsrc/ysyx_24080018.v	/^	input						io_ifu_respValid	,		$/;"	p	module:NPCTRAP.ysyx_24080018
io_ifu_respValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_ifu_respValid,$/;"	p	module:MemBridge
io_interrupt	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                io_interrupt,$/;"	p	module:CPU
io_lsu_addr	vsrc/ysyx_24080018.v	/^	output	[31:0]	io_lsu_addr				,$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_addr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_lsu_addr,$/;"	p	module:MemBridge
io_lsu_rdata	vsrc/ysyx_24080018.v	/^	input		[31:0]	io_lsu_rdata$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_lsu_rdata,$/;"	p	module:MemBridge
io_lsu_reqValid	vsrc/ysyx_24080018.v	/^	output					io_lsu_reqValid		,	$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_reqValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_lsu_reqValid,$/;"	p	module:MemBridge
io_lsu_respValid	vsrc/ysyx_24080018.v	/^	input						io_lsu_respValid	,		$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_respValid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_lsu_respValid,$/;"	p	module:MemBridge
io_lsu_size	vsrc/ysyx_24080018.v	/^	output	[ 1:0]	io_lsu_size			  ,$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_size	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_lsu_size,$/;"	p	module:MemBridge
io_lsu_wdata	vsrc/ysyx_24080018.v	/^	output	[31:0]	io_lsu_wdata			,$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_lsu_wdata,$/;"	p	module:MemBridge
io_lsu_wen	vsrc/ysyx_24080018.v	/^	output					io_lsu_wen			  ,$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_wen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_lsu_wen,$/;"	p	module:MemBridge
io_lsu_wmask	vsrc/ysyx_24080018.v	/^	output	[ 3:0]	io_lsu_wmask			,$/;"	p	module:NPCTRAP.ysyx_24080018
io_lsu_wmask	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_lsu_wmask,$/;"	p	module:MemBridge
io_master_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_master_araddr,$/;"	p	module:MemBridge
io_master_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  io_master_arburst,$/;"	p	module:MemBridge
io_master_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_master_arid,$/;"	p	module:MemBridge
io_master_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  io_master_arlen,$/;"	p	module:MemBridge
io_master_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_master_arready,$/;"	p	module:MemBridge
io_master_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  io_master_arsize,$/;"	p	module:MemBridge
io_master_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_master_arvalid,$/;"	p	module:MemBridge
io_master_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_master_awaddr,$/;"	p	module:MemBridge
io_master_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  io_master_awburst,$/;"	p	module:MemBridge
io_master_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_master_awid,$/;"	p	module:MemBridge
io_master_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  io_master_awlen,$/;"	p	module:MemBridge
io_master_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_master_awready,$/;"	p	module:MemBridge
io_master_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [2:0]  io_master_awsize,$/;"	p	module:MemBridge
io_master_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_master_awvalid,$/;"	p	module:MemBridge
io_master_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_master_bid,$/;"	p	module:MemBridge
io_master_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                io_master_bready,$/;"	p	module:MemBridge
io_master_bready_0	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        io_master_bready_0 = stateD == 3'h6;$/;"	n	module:MemBridge
io_master_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_master_bresp,$/;"	p	module:MemBridge
io_master_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_master_bvalid,$/;"	p	module:MemBridge
io_master_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_master_rdata,$/;"	p	module:MemBridge
io_master_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_master_rid,$/;"	p	module:MemBridge
io_master_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_master_rlast$/;"	p	module:MemBridge
io_master_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_master_rready,$/;"	p	module:MemBridge
io_master_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_master_rresp,$/;"	p	module:MemBridge
io_master_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_master_rvalid,$/;"	p	module:MemBridge
io_master_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_master_wdata,$/;"	p	module:MemBridge
io_master_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_master_wlast,$/;"	p	module:MemBridge
io_master_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_master_wready,$/;"	p	module:MemBridge
io_master_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_master_wstrb,$/;"	p	module:MemBridge
io_master_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_master_wvalid,$/;"	p	module:MemBridge
io_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output io_q$/;"	p	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
io_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output io_q$/;"	p	module:SynchronizerShiftReg_w1_d10
io_ras	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               io_ras,$/;"	p	module:sdramChisel
io_read	csrc/include/macro.h	/^#define io_read(/;"	d
io_slave_araddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_slave_araddr,$/;"	p	module:CPU
io_slave_arburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_slave_arburst,$/;"	p	module:CPU
io_slave_arid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_slave_arid,$/;"	p	module:CPU
io_slave_arlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  io_slave_arlen,$/;"	p	module:CPU
io_slave_arready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_slave_arready,$/;"	p	module:CPU
io_slave_arsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  io_slave_arsize,$/;"	p	module:CPU
io_slave_arvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_slave_arvalid,$/;"	p	module:CPU
io_slave_awaddr	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_slave_awaddr,$/;"	p	module:CPU
io_slave_awburst	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [1:0]  io_slave_awburst,$/;"	p	module:CPU
io_slave_awid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_slave_awid,$/;"	p	module:CPU
io_slave_awlen	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [7:0]  io_slave_awlen,$/;"	p	module:CPU
io_slave_awready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_slave_awready,$/;"	p	module:CPU
io_slave_awsize	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [2:0]  io_slave_awsize,$/;"	p	module:CPU
io_slave_awvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_slave_awvalid,$/;"	p	module:CPU
io_slave_bid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_slave_bid,$/;"	p	module:CPU
io_slave_bready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                io_slave_bready,$/;"	p	module:CPU
io_slave_bresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  io_slave_bresp,$/;"	p	module:CPU
io_slave_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_slave_bvalid,$/;"	p	module:CPU
io_slave_rdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [31:0] io_slave_rdata,$/;"	p	module:CPU
io_slave_rid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [3:0]  io_slave_rid,$/;"	p	module:CPU
io_slave_rlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_slave_rlast$/;"	p	module:CPU
io_slave_rready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_slave_rready,$/;"	p	module:CPU
io_slave_rresp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  io_slave_rresp,$/;"	p	module:CPU
io_slave_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_slave_rvalid,$/;"	p	module:CPU
io_slave_wdata	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [31:0] io_slave_wdata,$/;"	p	module:CPU
io_slave_wlast	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_slave_wlast,$/;"	p	module:CPU
io_slave_wready	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        io_slave_wready,$/;"	p	module:CPU
io_slave_wstrb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input  [3:0]  io_slave_wstrb,$/;"	p	module:CPU
io_slave_wvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         io_slave_wvalid,$/;"	p	module:CPU
io_we	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               io_we,$/;"	p	module:sdramChisel
io_write	csrc/include/macro.h	/^#define io_write(/;"	d
ioaddr_t	csrc/include/common.h	/^typedef uint16_t ioaddr_t;$/;"	t	typeref:typename:uint16_t
iring.o	obj_dir/VysyxSoCFull.mk	/^iring.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/iring.cpp$/;"	t
isValidLoad	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        isValidLoad = io_lsu_reqValid & ~io_lsu_wen;$/;"	n	module:MemBridge
isValidStore	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        isValidStore = io_lsu_reqValid & io_lsu_wen;$/;"	n	module:MemBridge
is_batch_mode	csrc/utils/sdb/sdb.cpp	/^static int is_batch_mode = false;$/;"	v	typeref:typename:int	file:
is_child	csrc/lightsss.cpp	/^bool LightSSS::is_child() {$/;"	f	class:LightSSS	typeref:typename:bool
is_exit_status_bad	csrc/sim/sim.cpp	/^int is_exit_status_bad() {   $/;"	f	typeref:typename:int
is_read	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  wire is_read  = ((in_psel && !in_penable) || (state == ST_WAIT_ACCEPT)) && !in_pwrite;$/;"	n	module:sdram_top_apb
is_skip_ref	csrc/utils/dut.cpp	/^static bool is_skip_ref = false;$/;"	v	typeref:typename:bool	file:
is_write	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  wire is_write = ((in_psel && !in_penable) || (state == ST_WAIT_ACCEPT)) &&  in_pwrite;$/;"	n	module:sdram_top_apb
is_write	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        is_write = _is_write_T ? accept_write : is_write_r;$/;"	n	module:AXI4ToAPB
is_write_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         is_write_r;$/;"	r	module:AXI4ToAPB
isa	csrc/include/sim/sim.h	/^  ISADecodeInfo isa;$/;"	m	struct:Decode	typeref:typename:ISADecodeInfo
isa_difftest_checkregs	csrc/utils/dut.cpp	/^bool isa_difftest_checkregs(CPU_state *ref_r, uint32_t pc) {$/;"	f	typeref:typename:bool
isa_exec_once	csrc/sim/sim.cpp	/^int isa_exec_once(Decode *s){$/;"	f	typeref:typename:int
isa_reg_display	csrc/utils/reg.cpp	/^void isa_reg_display() {$/;"	f	typeref:typename:void
isa_reg_str2val	csrc/utils/reg.cpp	/^uint32_t isa_reg_str2val(const char *s, bool *success) {$/;"	f	typeref:typename:uint32_t
isdef	csrc/include/macro.h	/^#define isdef(/;"	d
jal	vsrc/ysyx_24080018.v	/^wire 				auipc,lui,load,jalr,jal;$/;"	n	module:NPCTRAP.ysyx_24080018
jal	vsrc/ysyx_24080018_IDU.v	/^  wire        jal;$/;"	n	module:ysyx_24080018_IDU
jal	vsrc/ysyx_24080018_IFU.v	/^  wire jal   = (i_pc_cnt === 4'b0111);$/;"	n	module:ysyx_24080018_IFU
jal_count	csrc/utils/ftrace.cpp	/^static int jal_count = 0;$/;"	v	typeref:typename:int	file:
jalr	vsrc/ysyx_24080018.v	/^wire 				auipc,lui,load,jalr,jal;$/;"	n	module:NPCTRAP.ysyx_24080018
jalr	vsrc/ysyx_24080018_IDU.v	/^  wire        jalr;$/;"	n	module:ysyx_24080018_IDU
jalr	vsrc/ysyx_24080018_IFU.v	/^  wire jalr  = (i_pc_cnt === 4'b1000);$/;"	n	module:ysyx_24080018_IFU
key_n	csrc/include/lightsss.h	/^  key_t key_n;$/;"	m	class:ForkShareMemory	typeref:typename:key_t
last	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  output                         last;         \/\/ last bit$/;"	p	module:spi_shift
last_bit	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             last_bit;         \/\/ marks last character bit$/;"	n	module:spi_top
last_clk	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  input                            last_clk; \/\/ last clock$/;"	p	module:spi_clgen
last_fname	csrc/utils/ftrace.cpp	/^static char* last_fname = NULL;$/;"	v	typeref:typename:char *	file:
latch	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                    [3:0] latch;        \/\/ latch signal for storing the data in shift r/;"	p	module:spi_shift
lcr	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input	[7:0]	lcr;$/;"	p	module:uart_receiver
lcr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [7:0]                      lcr;$/;"	p	module:uart_regs
lcr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [7:0]  lcr;$/;"	r	module:uart_regs
lcr	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input [7:0]                       lcr;$/;"	p	module:uart_transmitter
len	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input [`SPI_CHAR_LEN_BITS-1:0] len;          \/\/ data len in bits (minus one)$/;"	p	module:spi_shift
lightsss.o	obj_dir/VysyxSoCFull.mk	/^lightsss.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/lightsss.cpp$/;"	t
likely	csrc/include/macro.h	/^#define likely(/;"	d
line	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [31: 0]    line,$/;"	p	module:PSRAM_WRITER
line	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  wire [31:0]     line,$/;"	p	module:PSRAM_READER
load	vsrc/ysyx_24080018.v	/^wire 				auipc,lui,load,jalr,jal;$/;"	n	module:NPCTRAP.ysyx_24080018
load	vsrc/ysyx_24080018_IDU.v	/^  wire        load;$/;"	n	module:ysyx_24080018_IDU
load	vsrc/ysyx_24080018_LSU.v	/^	wire load,store;$/;"	n	module:ysyx_24080018_LSU
loadFileToMemory	csrc/mem/memory.cpp	/^bool loadFileToMemory(const std::string& path, uint8_t* mem, size_t size) {$/;"	f	typeref:typename:bool
load_img	csrc/utils/sdb/sdb.cpp	/^long load_img() {$/;"	f	typeref:typename:long
log_file	csrc/utils/sdb/sdb.cpp	/^static char *log_file = NULL;$/;"	v	typeref:typename:char *	file:
log_write	csrc/include/utils/color.h	/^#define log_write(/;"	d
loopback	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       loopback;           \/\/ loopback bit (MCR bit 4)$/;"	n	module:uart_regs
lsb	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          lsb;          \/\/ lbs first on the line$/;"	p	module:spi_shift
lsb	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             lsb;              \/\/ lsb first on line$/;"	n	module:spi_top
lsdram_apb	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  APBSDRAM lsdram_apb ($/;"	i	module:ysyxSoCASIC
lspi	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  APBSPI lspi ($/;"	i	module:ysyxSoCASIC
lsr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [7:0]                      lsr;$/;"	p	module:uart_regs
lsr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [7:0] lsr;$/;"	n	module:uart_regs
lsr0	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr0_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg      lsr0_d;$/;"	r	module:uart_regs
lsr0r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr1	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr1_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr1_d; \/\/ delayed$/;"	r	module:uart_regs
lsr1r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr2	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr2_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr2_d; \/\/ delayed$/;"	r	module:uart_regs
lsr2r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr3	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr3_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr3_d; \/\/ delayed$/;"	r	module:uart_regs
lsr3r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr4	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr4_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr4_d; \/\/ delayed$/;"	r	module:uart_regs
lsr4r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr5	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr5_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr5_d;$/;"	r	module:uart_regs
lsr5r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr6	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr6_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr6_d;$/;"	r	module:uart_regs
lsr6r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr7	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr0, lsr1, lsr2, lsr3, lsr4, lsr5, lsr6, lsr7;$/;"	n	module:uart_regs
lsr7_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg lsr7_d;$/;"	r	module:uart_regs
lsr7r	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr0r, lsr1r, lsr2r, lsr3r, lsr4r, lsr5r, lsr6r, lsr7r;$/;"	r	module:uart_regs
lsr_mask	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input       lsr_mask;$/;"	p	module:uart_receiver
lsr_mask	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       lsr_mask; \/\/ lsr_mask$/;"	n	module:uart_regs
lsr_mask	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input                             lsr_mask; \/\/reset of fifo$/;"	p	module:uart_transmitter
lsr_mask_condition	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire     lsr_mask_condition;$/;"	n	module:uart_regs
lsr_mask_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        lsr_mask_d; \/\/ delay for lsr_mask condition$/;"	r	module:uart_regs
lsu	vsrc/ysyx_24080018.v	/^ysyx_24080018_LSU lsu($/;"	i	module:NPCTRAP.ysyx_24080018
lsuRead	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        lsuRead = _io_master_wvalid_T & isValidLoad | _lsuRead_T_2;$/;"	n	module:MemBridge
lsu_cnt	vsrc/ysyx_24080018_IDU.v	/^  wire [ 3:0] lsu_cnt;$/;"	n	module:ysyx_24080018_IDU
lsu_rdata	vsrc/ysyx_24080018_LSU.v	/^	wire [31:0] lsu_rdata;$/;"	n	module:ysyx_24080018_LSU
luart	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  APBUart16550 luart ($/;"	i	module:ysyxSoCASIC
lui	vsrc/ysyx_24080018.v	/^wire 				auipc,lui,load,jalr,jal;$/;"	n	module:NPCTRAP.ysyx_24080018
lui	vsrc/ysyx_24080018_IDU.v	/^  wire        lui;$/;"	n	module:ysyx_24080018_IDU
main	csrc/include/config/config_cli.py	/^def main():$/;"	f
main	csrc/main.cpp	/^int main(int argc, char *argv[]) {$/;"	f	typeref:typename:int
main.o	obj_dir/VysyxSoCFull.mk	/^main.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/main.cpp$/;"	t
make_token	csrc/utils/sdb/expr.cpp	/^static bool make_token(char *e) {$/;"	f	typeref:typename:bool	file:
marchid	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] marchid  ;$/;"	r	module:ysyx_24080018_CSR
mask	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    reg [31:0]   mask;$/;"	r	function:sdram_axi_pmem.calculate_addr_next
maybe_full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         maybe_full;$/;"	r	module:Queue2_AXI4BundleAR
maybe_full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         maybe_full;$/;"	r	module:Queue2_AXI4BundleAW
maybe_full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         maybe_full;$/;"	r	module:Queue2_AXI4BundleR
maybe_full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         maybe_full;$/;"	r	module:Queue2_AXI4BundleW
maybe_full	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg        maybe_full;$/;"	r	module:Queue2_AXI4BundleB
mcause	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mcause   ;$/;"	r	module:ysyx_24080018_CSR
mcr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [4:0]                      mcr;$/;"	p	module:uart_regs
mcr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [4:0]  mcr;$/;"	r	module:uart_regs
mcycle	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mcycle   ;$/;"	r	module:ysyx_24080018_CSR
mcycleh	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mcycleh  ;$/;"	r	module:ysyx_24080018_CSR
mem_16777216x16	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module mem_16777216x16($/;"	m
mem_ebreak	vsrc/ysyx_24080018.v	/^wire 				idu_ebreak,exu_ebreak,mem_ebreak;$/;"	n	module:NPCTRAP.ysyx_24080018
mem_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  mem_16777216x16 mem_ext ($/;"	i	module:sdramChisel
mem_exu_ready	vsrc/ysyx_24080018.v	/^wire idu_ifu_ready,exu_idu_ready,mem_exu_ready,wbu_mem_ready,csr_exu_ready,wbu_csr_ready;$/;"	n	module:NPCTRAP.ysyx_24080018
mem_exu_ready	vsrc/ysyx_24080018_EXU.v	/^  input         mem_exu_ready,$/;"	p	module:ysyx_24080018_EXU
mem_exu_ready	vsrc/ysyx_24080018_LSU.v	/^  output        mem_exu_ready,$/;"	p	module:ysyx_24080018_LSU
mem_pc	vsrc/ysyx_24080018.v	/^wire [31:0] ifu_pc,idu_pc,exu_pc,mem_pc;$/;"	n	module:NPCTRAP.ysyx_24080018
mem_waddr	vsrc/ysyx_24080018.v	/^wire [ 4:0] idu_waddr,exu_waddr,mem_waddr;$/;"	n	module:NPCTRAP.ysyx_24080018
mem_wbu_cnt	vsrc/ysyx_24080018.v	/^wire        idu_wbu_cnt,exu_wbu_cnt,mem_wbu_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
mem_wbu_valid	vsrc/ysyx_24080018.v	/^wire ifu_idu_valid,idu_exu_valid,exu_mem_valid,mem_wbu_valid,exu_csr_valid,csr_wbu_valid;$/;"	n	module:NPCTRAP.ysyx_24080018
mem_wbu_valid	vsrc/ysyx_24080018_GPR.v	/^  input         mem_wbu_valid,$/;"	p	module:ysyx_24080018_GPR
mem_wbu_valid	vsrc/ysyx_24080018_LSU.v	/^  output        mem_wbu_valid,$/;"	p	module:ysyx_24080018_LSU
mem_wdata	vsrc/ysyx_24080018.v	/^wire [31:0] exu_wdata,mem_wdata;$/;"	n	module:NPCTRAP.ysyx_24080018
memory	csrc/mem/memory.cpp	/^uint8_t memory[MEMORY_SIZE];$/;"	v	typeref:typename:uint8_t[]
memory.o	obj_dir/VysyxSoCFull.mk	/^memory.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/mem\/memory.cpp$/;"	t
mepc	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mepc     ;$/;"	r	module:ysyx_24080018_CSR
miso	ysyxSoC/perip/bitrev/bitrev.v	/^  output miso$/;"	p	module:bitrev
miso	ysyxSoC/perip/flash/flash.v	/^  output miso$/;"	p	module:flash
miso_pad_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                            miso_pad_i;       \/\/ master in slave out$/;"	p	module:spi_top
mmio_read	csrc/mem/memory.cpp	/^uint32_t mmio_read(uint32_t addr_in, int size) {$/;"	f	typeref:typename:uint32_t
mmio_write	csrc/mem/memory.cpp	/^void mmio_write(uint32_t addr_in, uint32_t data, int size) {$/;"	f	typeref:typename:void
mode	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [12:0] mode;$/;"	r	module:sdramChisel
modelName	obj_dir/VysyxSoCFull.cpp	/^const char* VysyxSoCFull::modelName() const { return "VysyxSoCFull"; }$/;"	f	class:VysyxSoCFull	typeref:typename:const char *
modem_inputs	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input [3:0]                  modem_inputs;$/;"	p	module:uart_regs
modem_inputs	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [3:0]                        modem_inputs;$/;"	n	module:uart_regs
mosi	ysyxSoC/perip/bitrev/bitrev.v	/^  input  mosi,$/;"	p	module:bitrev
mosi	ysyxSoC/perip/flash/flash.v	/^  input  mosi,$/;"	p	module:flash
mosi_pad_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output                           mosi_pad_o;       \/\/ master out slave in$/;"	p	module:spi_top
mr_ce_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mr_ce_n;$/;"	n	module:EF_PSRAM_CTRL_wb
mr_din	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [3:0]  mr_din;$/;"	n	module:EF_PSRAM_CTRL_wb
mr_doe	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mr_doe;$/;"	n	module:EF_PSRAM_CTRL_wb
mr_done	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mr_done;$/;"	n	module:EF_PSRAM_CTRL_wb
mr_dout	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [3:0]  mr_dout;$/;"	n	module:EF_PSRAM_CTRL_wb
mr_rd	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mr_rd;$/;"	n	module:EF_PSRAM_CTRL_wb
mr_sck	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mr_sck;$/;"	n	module:EF_PSRAM_CTRL_wb
mret	vsrc/ysyx_24080018_IDU.v	/^  wire ecall,mret;$/;"	n	module:ysyx_24080018_IDU
mret	vsrc/ysyx_24080018_IFU.v	/^  wire mret  = (i_pc_cnt === 4'b1001);$/;"	n	module:ysyx_24080018_IFU
ms_int	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       ms_int;   \/\/ modem status interrupt$/;"	n	module:uart_regs
ms_int_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg      ms_int_d;$/;"	r	module:uart_regs
ms_int_pnd	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg     ms_int_pnd;$/;"	r	module:uart_regs
ms_int_rise	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire      ms_int_rise;$/;"	n	module:uart_regs
msdram	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  sdram_top_apb msdram ($/;"	i	module:APBSDRAM
msi_reset	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        msi_reset; \/\/ reset MSR 4 lower bits indicator$/;"	r	module:uart_regs
mspi	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  spi_top_apb mspi ($/;"	i	module:APBSPI
mspi_in_psel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        mspi_in_psel = spi_state == 2'h2;$/;"	n	module:APBSPI
msr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [7:0]                      msr;$/;"	p	module:uart_regs
msr	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [7:0]  msr;$/;"	r	module:uart_regs
msr_read	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire  msr_read;$/;"	n	module:uart_regs
mstatus	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mstatus  ;$/;"	r	module:ysyx_24080018_CSR
mtvec	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mtvec    ;$/;"	r	module:ysyx_24080018_CSR
muart	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  uart_top_apb muart ($/;"	i	module:APBUart16550
mvendorid	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] mvendorid;$/;"	r	module:ysyx_24080018_CSR
mw_ce_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mw_ce_n;$/;"	n	module:EF_PSRAM_CTRL_wb
mw_din	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [3:0]  mw_din;$/;"	n	module:EF_PSRAM_CTRL_wb
mw_doe	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mw_doe;$/;"	n	module:EF_PSRAM_CTRL_wb
mw_done	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mw_done;$/;"	n	module:EF_PSRAM_CTRL_wb
mw_dout	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [3:0]  mw_dout;$/;"	n	module:EF_PSRAM_CTRL_wb
mw_sck	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mw_sck;$/;"	n	module:EF_PSRAM_CTRL_wb
mw_wr	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        mw_wr;$/;"	n	module:EF_PSRAM_CTRL_wb
my_cpu	README.md	/^# my_cpu$/;"	c
name	csrc/utils/sdb/sdb.cpp	/^  const char *name;$/;"	m	struct:__anon4f21e8d10108	typeref:typename:const char *	file:
name	obj_dir/VysyxSoCFull.cpp	/^const char* VysyxSoCFull::name() const {$/;"	f	class:VysyxSoCFull	typeref:typename:const char *
name	obj_dir/VysyxSoCFull__Syms.h	/^    const char* name() { return TOP.name(); }$/;"	f	class:VysyxSoCFull__Syms	typeref:typename:const char *
neg_edge	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  output                           neg_edge; \/\/ pulse marking negative edge of clk_out$/;"	p	module:spi_clgen
neg_edge	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  reg                              neg_edge;$/;"	r	module:spi_clgen
neg_edge	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          neg_edge;     \/\/ recognize negedge of sclk$/;"	p	module:spi_shift
neg_edge	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             neg_edge;         \/\/ recognize negedge of sclk$/;"	n	module:spi_top
nemu_state	csrc/sim/sim.cpp	/^NEMUState nemu_state = { .state = NEMU_STOP };  $/;"	v	typeref:typename:NEMUState
new_wp	csrc/utils/sdb/watchpoint.cpp	/^static WP* new_wp() {$/;"	f	typeref:typename:WP *	file:
next	csrc/utils/sdb/watchpoint.cpp	/^  struct watchpoint *next;$/;"	m	struct:watchpoint	typeref:struct:watchpoint *	file:
nextTimeSlot	obj_dir/VysyxSoCFull.cpp	/^uint64_t VysyxSoCFull::nextTimeSlot() {$/;"	f	class:VysyxSoCFull	typeref:typename:uint64_t
next_state_r	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg  [STATE_W-1:0]     next_state_r;$/;"	r	module:sdram_axi_core
nodeIn_bdeq_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  Queue2_AXI4BundleB nodeIn_bdeq_q ($/;"	i	module:AXI4Buffer
nodeIn_bvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        nodeIn_bvalid =$/;"	n	module:AXI4ToAPB
nodeIn_rdata_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [31:0] nodeIn_rdata_r;$/;"	r	module:AXI4ToAPB
nodeIn_rdeq_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  Queue2_AXI4BundleR nodeIn_rdeq_q ($/;"	i	module:AXI4Buffer
nodeIn_rvalid	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        nodeIn_rvalid =$/;"	n	module:AXI4ToAPB
nodeOut_ardeq_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  Queue2_AXI4BundleAR nodeOut_ardeq_q ($/;"	i	module:AXI4Buffer
nodeOut_awdeq_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  Queue2_AXI4BundleAW nodeOut_awdeq_q ($/;"	i	module:AXI4Buffer
nodeOut_penable	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        nodeOut_penable;$/;"	n	module:AXI4ToAPB
nodeOut_wdeq_q	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  Queue2_AXI4BundleW nodeOut_wdeq_q ($/;"	i	module:AXI4Buffer
notgood	csrc/include/lightsss.h	/^  bool notgood;$/;"	m	struct:shinfo	typeref:typename:bool
nr_token	csrc/utils/sdb/expr.cpp	/^static int nr_token __attribute__((used))  = 0;$/;"	v	typeref:typename:int	file:
nstate	vsrc/ysyx_24080018_CSR.v	/^  reg [1:0] cstate, nstate;$/;"	r	module:ysyx_24080018_CSR
nstate	vsrc/ysyx_24080018_EXU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_EXU
nstate	vsrc/ysyx_24080018_GPR.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_GPR
nstate	vsrc/ysyx_24080018_IDU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_IDU
nstate	vsrc/ysyx_24080018_IFU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_IFU
nstate	vsrc/ysyx_24080018_LSU.v	/^  reg cstate, nstate;$/;"	r	module:ysyx_24080018_LSU
nstate	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg         state, nstate;$/;"	r	module:PSRAM_READER
nstate	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg         state, nstate;$/;"	r	module:PSRAM_WRITER
nstate	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    reg         state, nstate;$/;"	r	module:EF_PSRAM_CTRL_wb
o_ControlHazard	vsrc/ysyx_24080018_IDU.v	/^	output reg				o_ControlHazard $/;"	p	module:ysyx_24080018_IDU
o_addr_lsu	vsrc/ysyx_24080018_EXU.v	/^	output reg [31:0] o_addr_lsu,$/;"	p	module:ysyx_24080018_EXU
o_alu_cnt	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 3:0] o_alu_cnt,$/;"	p	module:ysyx_24080018_IDU
o_alu_result	vsrc/ysyx_24080018_EXU.v	/^  output reg [31:0] o_alu_result,$/;"	p	module:ysyx_24080018_EXU
o_auipc	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_auipc,$/;"	p	module:ysyx_24080018_IDU
o_br_taken	vsrc/ysyx_24080018_EXU.v	/^  output        		o_br_taken$/;"	p	module:ysyx_24080018_EXU
o_csr_cnt	vsrc/ysyx_24080018_EXU.v	/^	output reg [ 2:0] o_csr_cnt,$/;"	p	module:ysyx_24080018_EXU
o_csr_cnt	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 2:0] o_csr_cnt,$/;"	p	module:ysyx_24080018_IDU
o_csr_imm	vsrc/ysyx_24080018_IDU.v	/^  output reg [11:0] o_csr_imm,$/;"	p	module:ysyx_24080018_IDU
o_data_store	vsrc/ysyx_24080018_EXU.v	/^	output reg [31:0] o_data_store,$/;"	p	module:ysyx_24080018_EXU
o_ebreak	vsrc/ysyx_24080018_EXU.v	/^	output reg 				o_ebreak,$/;"	p	module:ysyx_24080018_EXU
o_ebreak	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_ebreak,$/;"	p	module:ysyx_24080018_IDU
o_ebreak	vsrc/ysyx_24080018_LSU.v	/^	output reg				o_ebreak,$/;"	p	module:ysyx_24080018_LSU
o_ifu_addr	vsrc/ysyx_24080018_IFU.v	/^	output		 [31:0] o_ifu_addr,$/;"	p	module:ysyx_24080018_IFU
o_ifu_reqValid	vsrc/ysyx_24080018_IFU.v	/^	output 						o_ifu_reqValid,$/;"	p	module:ysyx_24080018_IFU
o_imm	vsrc/ysyx_24080018_IDU.v	/^  output reg [31:0] o_imm,$/;"	p	module:ysyx_24080018_IDU
o_ins_cnt	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 5:0] o_ins_cnt,$/;"	p	module:ysyx_24080018_IDU
o_inst	vsrc/ysyx_24080018_IFU.v	/^  output 		 [31:0] o_inst,$/;"	p	module:ysyx_24080018_IFU
o_jal	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_jal,$/;"	p	module:ysyx_24080018_IDU
o_jalr	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_jalr,$/;"	p	module:ysyx_24080018_IDU
o_load	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_load,$/;"	p	module:ysyx_24080018_IDU
o_lsu_addr	vsrc/ysyx_24080018_LSU.v	/^	output		 [31:0] o_lsu_addr,$/;"	p	module:ysyx_24080018_LSU
o_lsu_cnt	vsrc/ysyx_24080018_EXU.v	/^	output reg [ 3:0] o_lsu_cnt,$/;"	p	module:ysyx_24080018_EXU
o_lsu_cnt	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 3:0] o_lsu_cnt,$/;"	p	module:ysyx_24080018_IDU
o_lsu_reqValid	vsrc/ysyx_24080018_LSU.v	/^	output		 				o_lsu_reqValid,$/;"	p	module:ysyx_24080018_LSU
o_lsu_size	vsrc/ysyx_24080018_LSU.v	/^	output		 [ 1:0] o_lsu_size,$/;"	p	module:ysyx_24080018_LSU
o_lsu_wdata	vsrc/ysyx_24080018_LSU.v	/^	output		 [31:0] o_lsu_wdata,$/;"	p	module:ysyx_24080018_LSU
o_lsu_wen	vsrc/ysyx_24080018_LSU.v	/^	output						o_lsu_wen,$/;"	p	module:ysyx_24080018_LSU
o_lsu_wmask	vsrc/ysyx_24080018_LSU.v	/^	output		 [ 3:0] o_lsu_wmask,$/;"	p	module:ysyx_24080018_LSU
o_lui	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_lui,$/;"	p	module:ysyx_24080018_IDU
o_pc	vsrc/ysyx_24080018_EXU.v	/^	output reg [31:0] o_pc ,$/;"	p	module:ysyx_24080018_EXU
o_pc	vsrc/ysyx_24080018_IDU.v	/^	output reg [31:0] o_pc,$/;"	p	module:ysyx_24080018_IDU
o_pc	vsrc/ysyx_24080018_IFU.v	/^  output reg [31:0] o_pc,$/;"	p	module:ysyx_24080018_IFU
o_pc	vsrc/ysyx_24080018_LSU.v	/^	output reg [31:0] o_pc,$/;"	p	module:ysyx_24080018_LSU
o_pc_cnt	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 3:0] o_pc_cnt,$/;"	p	module:ysyx_24080018_IDU
o_rd	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 4:0] o_rd,$/;"	p	module:ysyx_24080018_IDU
o_rs1	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 4:0] o_rs1,$/;"	p	module:ysyx_24080018_IDU
o_rs2	vsrc/ysyx_24080018_IDU.v	/^  output reg [ 4:0] o_rs2,$/;"	p	module:ysyx_24080018_IDU
o_waddr	vsrc/ysyx_24080018_EXU.v	/^	output reg [ 4:0] o_waddr,$/;"	p	module:ysyx_24080018_EXU
o_waddr	vsrc/ysyx_24080018_LSU.v	/^	output reg [ 4:0] o_waddr,$/;"	p	module:ysyx_24080018_LSU
o_wbu_cnt	vsrc/ysyx_24080018_EXU.v	/^	output reg 				o_wbu_cnt,$/;"	p	module:ysyx_24080018_EXU
o_wbu_cnt	vsrc/ysyx_24080018_IDU.v	/^  output reg        o_wbu_cnt,$/;"	p	module:ysyx_24080018_IDU
o_wbu_cnt	vsrc/ysyx_24080018_LSU.v	/^	output reg 				o_wbu_cnt,$/;"	p	module:ysyx_24080018_LSU
o_wdata	vsrc/ysyx_24080018_LSU.v	/^	output reg [31:0] o_wdata,$/;"	p	module:ysyx_24080018_LSU
obj_dir/V$(TOP_MODULE)	Makefile	/^obj_dir\/V$(TOP_MODULE): $(CXX_SRC) $(V_SRC)$/;"	t
old	csrc/utils/sdb/watchpoint.cpp	/^  uint32_t old;\/\/讲义默认32位无符号数$/;"	m	struct:watchpoint	typeref:typename:uint32_t	file:
oldest	csrc/include/lightsss.h	/^  pid_t oldest;$/;"	m	struct:shinfo	typeref:typename:pid_t
opcode	vsrc/ysyx_24080018_IDU.v	/^  wire [ 6:0] opcode;$/;"	n	module:ysyx_24080018_IDU
out_araddr	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [31:0] out_araddr,$/;"	p	module:axi4_delayer
out_arburst	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [1:0]  out_arburst,$/;"	p	module:axi4_delayer
out_arid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [3:0]  out_arid,$/;"	p	module:axi4_delayer
out_arlen	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [7:0]  out_arlen,$/;"	p	module:axi4_delayer
out_arready	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         out_arready,$/;"	p	module:axi4_delayer
out_arsize	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [2:0]  out_arsize,$/;"	p	module:axi4_delayer
out_arvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        out_arvalid,$/;"	p	module:axi4_delayer
out_awaddr	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [31:0] out_awaddr,$/;"	p	module:axi4_delayer
out_awburst	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [1:0]  out_awburst,$/;"	p	module:axi4_delayer
out_awid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [3:0]  out_awid,$/;"	p	module:axi4_delayer
out_awlen	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [7:0]  out_awlen,$/;"	p	module:axi4_delayer
out_awready	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         out_awready,$/;"	p	module:axi4_delayer
out_awsize	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [2:0]  out_awsize,$/;"	p	module:axi4_delayer
out_awvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        out_awvalid,$/;"	p	module:axi4_delayer
out_bid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [3:0]  out_bid,$/;"	p	module:axi4_delayer
out_bready	ysyxSoC/perip/amba/axi4_delayer.v	/^                out_bready,$/;"	p	module:axi4_delayer
out_bresp	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [1:0]  out_bresp$/;"	p	module:axi4_delayer
out_bvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         out_bvalid,$/;"	p	module:axi4_delayer
out_en	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^    input              out_en,$/;"	p	module:TriStateInBuf
out_paddr	ysyxSoC/perip/amba/apb_delayer.v	/^  output [31:0] out_paddr,$/;"	p	module:apb_delayer
out_penable	ysyxSoC/perip/amba/apb_delayer.v	/^  output        out_penable,$/;"	p	module:apb_delayer
out_pprot	ysyxSoC/perip/amba/apb_delayer.v	/^  output [2:0]  out_pprot,$/;"	p	module:apb_delayer
out_prdata	ysyxSoC/perip/amba/apb_delayer.v	/^  input  [31:0] out_prdata,$/;"	p	module:apb_delayer
out_pready	ysyxSoC/perip/amba/apb_delayer.v	/^  input         out_pready,$/;"	p	module:apb_delayer
out_psel	ysyxSoC/perip/amba/apb_delayer.v	/^  output        out_psel,$/;"	p	module:apb_delayer
out_pslverr	ysyxSoC/perip/amba/apb_delayer.v	/^  input         out_pslverr$/;"	p	module:apb_delayer
out_pstrb	ysyxSoC/perip/amba/apb_delayer.v	/^  output [3:0]  out_pstrb,$/;"	p	module:apb_delayer
out_pwdata	ysyxSoC/perip/amba/apb_delayer.v	/^  output [31:0] out_pwdata,$/;"	p	module:apb_delayer
out_pwrite	ysyxSoC/perip/amba/apb_delayer.v	/^  output        out_pwrite,$/;"	p	module:apb_delayer
out_rdata	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [31:0] out_rdata,$/;"	p	module:axi4_delayer
out_rid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [3:0]  out_rid,$/;"	p	module:axi4_delayer
out_rlast	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         out_rlast,$/;"	p	module:axi4_delayer
out_rready	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        out_rready,$/;"	p	module:axi4_delayer
out_rresp	ysyxSoC/perip/amba/axi4_delayer.v	/^  input  [1:0]  out_rresp,$/;"	p	module:axi4_delayer
out_rvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         out_rvalid,$/;"	p	module:axi4_delayer
out_wdata	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [31:0] out_wdata,$/;"	p	module:axi4_delayer
out_wlast	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        out_wlast,$/;"	p	module:axi4_delayer
out_wready	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         out_wready,$/;"	p	module:axi4_delayer
out_wstrb	ysyxSoC/perip/amba/axi4_delayer.v	/^  output [3:0]  out_wstrb,$/;"	p	module:axi4_delayer
out_wvalid	ysyxSoC/perip/amba/axi4_delayer.v	/^  output        out_wvalid,$/;"	p	module:axi4_delayer
output_chain	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  NonSyncResetSynchronizerPrimitiveShiftReg_d10 output_chain ($/;"	i	module:SynchronizerShiftReg_w1_d10
overrun	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^output				overrun;$/;"	p	module:uart_rfifo
overrun	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^reg				overrun;$/;"	r	module:uart_rfifo
overrun	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^output                      overrun;$/;"	p	module:uart_tfifo
overrun	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^reg                         overrun;$/;"	r	module:uart_tfifo
p_in	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                   [31:0] p_in;         \/\/ parallel in$/;"	p	module:spi_shift
p_out	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  output     [`SPI_MAX_CHAR-1:0] p_out;        \/\/ parallel out$/;"	p	module:spi_shift
panic	csrc/include/common.h	/^#define panic(/;"	d
parity_xor	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg                               parity_xor;  \/\/ parity of the word$/;"	r	module:uart_transmitter
parse_args	csrc/utils/sdb/sdb.cpp	/^int parse_args(int argc, char *argv[]) {$/;"	f	typeref:typename:int
pc	csrc/include/sim/sim.h	/^  uint32_t pc;$/;"	m	struct:Decode	typeref:typename:uint32_t
pc	csrc/include/sim/sim.h	/^  uint32_t pc;$/;"	m	struct:__anoneae150c90208	typeref:typename:uint32_t
pc	csrc/include/utils/iringbuf.h	/^  uint32_t pc;$/;"	m	struct:__anon90350e7e0108	typeref:typename:uint32_t
pc	vsrc/ysyx_24080018.v	/^import "DPI-C" function void NPCTRAP(input int unsigned pc, input int x10);$/;"	p	function:NPCTRAP
pc_cnt	vsrc/ysyx_24080018.v	/^wire [ 3:0] pc_cnt;$/;"	n	module:NPCTRAP.ysyx_24080018
pc_cnt	vsrc/ysyx_24080018_IDU.v	/^  wire [ 3:0] pc_cnt;$/;"	n	module:ysyx_24080018_IDU
pc_in	vsrc/ysyx_24080018_CSR.v	/^  input  [31:0] pc_in,$/;"	p	module:ysyx_24080018_CSR
pid	csrc/include/lightsss.h	/^  pid_t pid = -1;$/;"	m	class:LightSSS	typeref:typename:pid_t
pidSlot	csrc/include/lightsss.h	/^  std::deque<pid_t> pidSlot = {};$/;"	m	class:LightSSS	typeref:typename:std::deque<pid_t>
pmem_read	csrc/mem/memory.cpp	/^uint32_t pmem_read(uint32_t addr, int size) {$/;"	f	typeref:typename:uint32_t
pmem_write	csrc/mem/memory.cpp	/^void pmem_write(uint32_t addr, uint32_t data, int size) {$/;"	f	typeref:typename:void
pop	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input				pop;$/;"	p	module:uart_rfifo
pop	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input                       pop;$/;"	p	module:uart_tfifo
pop_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input               pop_i$/;"	p	module:sdram_axi_pmem_fifo2
pos_edge	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  output                           pos_edge; \/\/ pulse marking positive edge of clk_out$/;"	p	module:spi_clgen
pos_edge	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  reg                              pos_edge;$/;"	r	module:spi_clgen
pos_edge	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          pos_edge;     \/\/ recognize posedge of sclk$/;"	p	module:spi_shift
pos_edge	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             pos_edge;         \/\/ recognize posedge of sclk$/;"	n	module:spi_top
prepareClone	obj_dir/VysyxSoCFull.cpp	/^void VysyxSoCFull::prepareClone() const { contextp()->prepareClone(); }$/;"	f	class:VysyxSoCFull	typeref:typename:void
prev_idle	vsrc/ysyx_24080018_IFU.v	/^	reg prev_idle;$/;"	r	module:ysyx_24080018_IFU
print_ringbuf	csrc/utils/iring.cpp	/^void print_ringbuf(RingBuffer *ringbuf){$/;"	f	typeref:typename:void
printf_with_pid	csrc/include/common.h	/^#define printf_with_pid(/;"	d
ps2_clk	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         ps2_clk,$/;"	p	module:ps2_top_apb
ps2_data	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         ps2_data$/;"	p	module:ps2_top_apb
ps2_top_apb	ysyxSoC/perip/ps2/ps2_top_apb.v	/^module ps2_top_apb($/;"	m
psram	ysyxSoC/perip/psram/psram.v	/^module psram($/;"	m
psram_top_apb	ysyxSoC/perip/psram/psram_top_apb.v	/^module psram_top_apb ($/;"	m
ptr_match	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        ptr_match = wrap == wrap_1;$/;"	n	module:Queue2_AXI4BundleAR
ptr_match	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        ptr_match = wrap == wrap_1;$/;"	n	module:Queue2_AXI4BundleAW
ptr_match	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        ptr_match = wrap == wrap_1;$/;"	n	module:Queue2_AXI4BundleR
ptr_match	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        ptr_match = wrap == wrap_1;$/;"	n	module:Queue2_AXI4BundleW
ptr_match	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire       ptr_match = wrap == wrap_1;$/;"	n	module:Queue2_AXI4BundleB
push	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input				push;$/;"	p	module:uart_rfifo
push	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input                       push;$/;"	p	module:uart_tfifo
push_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input               push_i$/;"	p	module:sdram_axi_pmem_fifo2
qspi_ce_n	ysyxSoC/perip/psram/psram_top_apb.v	/^  output qspi_ce_n,$/;"	p	module:psram_top_apb
qspi_dio	ysyxSoC/perip/psram/psram_top_apb.v	/^  inout  [3:0] qspi_dio$/;"	p	module:psram_top_apb
qspi_sck	ysyxSoC/perip/psram/psram_top_apb.v	/^  output qspi_sck,$/;"	p	module:psram_top_apb
r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [1:0]  r;$/;"	r	module:sdramChisel
raddr	ysyxSoC/perip/flash/flash.v	/^  wire [31:0] raddr = {8'b0, addr[22:0], mosi};$/;"	n	module:flash
raddr1	vsrc/ysyx_24080018.v	/^wire [ 4:0] raddr1,raddr2;$/;"	n	module:NPCTRAP.ysyx_24080018
raddr1	vsrc/ysyx_24080018_GPR.v	/^  input  [ 4:0] raddr1,$/;"	p	module:ysyx_24080018_GPR
raddr2	vsrc/ysyx_24080018.v	/^wire [ 4:0] raddr1,raddr2;$/;"	n	module:NPCTRAP.ysyx_24080018
raddr2	vsrc/ysyx_24080018_GPR.v	/^  input  [ 4:0] raddr2,$/;"	p	module:ysyx_24080018_GPR
raddr_s1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [23:0] raddr_s1;$/;"	r	module:sdramChisel
ram	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [WIDTH-1:0]         ram [DEPTH-1:0];$/;"	r	module:sdram_axi_pmem_fifo2
ram	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^reg    [data_width-1:0] ram [depth-1:0];$/;"	r	module:raminfr
ram_2x36	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ram_2x36($/;"	m
ram_2x39	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ram_2x39($/;"	m
ram_2x47	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ram_2x47($/;"	m
ram_2x6	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ram_2x6($/;"	m
ram_accept_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           ram_accept_i$/;"	p	module:sdram_axi_pmem
ram_accept_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire          ram_accept_w;$/;"	n	module:sdram_axi
ram_accept_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire          ram_accept_w;$/;"	n	module:sdram_axi_core
ram_ack_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           ram_ack_i$/;"	p	module:sdram_axi_pmem
ram_ack_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire          ram_ack_w;$/;"	n	module:sdram_axi
ram_ack_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire          ram_ack_w;$/;"	n	module:sdram_axi_core
ram_addr_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [ 31:0]  ram_addr_o$/;"	p	module:sdram_axi_pmem
ram_addr_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire [ 31:0]  ram_addr_w;$/;"	n	module:sdram_axi
ram_addr_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [ 31:0]  ram_addr_w       = inport_addr_i;$/;"	n	module:sdram_axi_core
ram_error_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           ram_error_i$/;"	p	module:sdram_axi_pmem
ram_error_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire          ram_error_w;$/;"	n	module:sdram_axi
ram_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ram_2x36 ram_ext ($/;"	i	module:Queue2_AXI4BundleW
ram_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ram_2x39 ram_ext ($/;"	i	module:Queue2_AXI4BundleR
ram_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ram_2x47 ram_ext ($/;"	i	module:Queue2_AXI4BundleAR
ram_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ram_2x47 ram_ext ($/;"	i	module:Queue2_AXI4BundleAW
ram_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  ram_2x6 ram_ext ($/;"	i	module:Queue2_AXI4BundleB
ram_len_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [  7:0]  ram_len_o$/;"	p	module:sdram_axi_pmem
ram_len_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire [  7:0]  ram_len_w;$/;"	n	module:sdram_axi
ram_rd_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output          ram_rd_o$/;"	p	module:sdram_axi_pmem
ram_rd_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire          ram_rd_w;$/;"	n	module:sdram_axi
ram_rd_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire          ram_rd_w         = inport_rd_i;$/;"	n	module:sdram_axi_core
ram_read_data_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input  [ 31:0]  ram_read_data_i$/;"	p	module:sdram_axi_pmem
ram_read_data_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire [ 31:0]  ram_read_data_w;$/;"	n	module:sdram_axi
ram_read_data_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [ 31:0]  ram_read_data_w;$/;"	n	module:sdram_axi_core
ram_req_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire          ram_req_w = (ram_wr_w != 4'b0) | ram_rd_w;$/;"	n	module:sdram_axi_core
ram_wr_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [  3:0]  ram_wr_o$/;"	p	module:sdram_axi_pmem
ram_wr_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire [  3:0]  ram_wr_w;$/;"	n	module:sdram_axi
ram_wr_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [  3:0]  ram_wr_w         = inport_wr_i;$/;"	n	module:sdram_axi_core
ram_write_data_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output [ 31:0]  ram_write_data_o$/;"	p	module:sdram_axi_pmem
ram_write_data_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^wire [ 31:0]  ram_write_data_w;$/;"	n	module:sdram_axi
ram_write_data_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [ 31:0]  ram_write_data_w = inport_write_data_i;$/;"	n	module:sdram_axi_core
raminfr	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^module raminfr$/;"	m
ras	ysyxSoC/perip/sdram/sdram.v	/^  input        ras,$/;"	p	module:sdram
rbit_counter	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[2:0]	rbit_counter;$/;"	r	module:uart_receiver
rbit_in	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg		rbit_in;$/;"	r	module:uart_receiver
rcounter16	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[3:0]	rcounter16;$/;"	r	module:uart_receiver
rcounter16_eq_0	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire		rcounter16_eq_0 = (rcounter16 == 4'd0);$/;"	n	module:uart_receiver
rcounter16_eq_1	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire		rcounter16_eq_1 = (rcounter16 == 4'd1);$/;"	n	module:uart_receiver
rcounter16_eq_7	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire 		rcounter16_eq_7 = (rcounter16 == 4'd7);$/;"	n	module:uart_receiver
rcounter16_minus_1	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire [3:0] rcounter16_minus_1 = rcounter16 - 1'b1;$/;"	n	module:uart_receiver
rd	vsrc/ysyx_24080018_IDU.v	/^  wire [ 4:0] rd;$/;"	n	module:ysyx_24080018_IDU
rd	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire            rd,$/;"	p	module:PSRAM_READER
rd_ptr	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [ADDR_W-1:0]        rd_ptr;$/;"	r	module:sdram_axi_pmem_fifo2
rd_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_READ_LATENCY+1:0]  rd_q;$/;"	r	module:sdram_axi_core
rd_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire rd_w    = read_active_w;$/;"	n	module:sdram_axi_pmem
rda_int	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       rda_int;  \/\/ receiver data available interrupt$/;"	n	module:uart_regs
rda_int_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg      rda_int_d;$/;"	r	module:uart_regs
rda_int_pnd	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg    rda_int_pnd;$/;"	r	module:uart_regs
rda_int_rise	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire      rda_int_rise;$/;"	n	module:uart_regs
rdata	vsrc/ysyx_24080018_CSR.v	/^  output [31:0] rdata$/;"	p	module:ysyx_24080018_CSR
rdata	ysyxSoC/perip/flash/flash.v	/^  wire [31:0] rdata;$/;"	n	module:flash
rdata1	vsrc/ysyx_24080018.v	/^wire [31:0] rdata1,rdata2;$/;"	n	module:NPCTRAP.ysyx_24080018
rdata1	vsrc/ysyx_24080018_GPR.v	/^  output [31:0] rdata1,$/;"	p	module:ysyx_24080018_GPR
rdata2	vsrc/ysyx_24080018.v	/^wire [31:0] rdata1,rdata2;$/;"	n	module:NPCTRAP.ysyx_24080018
rdata2	vsrc/ysyx_24080018_GPR.v	/^  output [31:0] rdata2,$/;"	p	module:ysyx_24080018_GPR
rdata_reg	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] rdata_reg;$/;"	r	module:ysyx_24080018_CSR
re	csrc/utils/sdb/expr.cpp	/^static regex_t re[NR_REGEX] = {};$/;"	v	typeref:typename:regex_t[]	file:
read_active_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire read_active_w   = (axi_arvalid_i || req_rd_q) && !req_wr_q && req_fifo_accept_w && (read_pr/;"	n	module:sdram_axi_pmem
read_prio_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire read_prio_w    = ((!req_prio_q & !req_hold_wr_q) | req_hold_rd_q);$/;"	n	module:sdram_axi_pmem
receiver	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^uart_receiver receiver(clk, wb_rst_i, lcr, rf_pop, serial_in, enable,$/;"	i	module:uart_regs
record_wave_near_checkpoint	csrc/sim/sim.cpp	/^static bool record_wave_near_checkpoint = false;$/;"	v	typeref:typename:bool	file:
ref_difftest_exec	csrc/utils/dut.cpp	/^void (*ref_difftest_exec)(uint64_t n) = NULL;$/;"	v	typeref:typename:void (*)(uint64_t n)
ref_difftest_memcpy	csrc/utils/dut.cpp	/^void (*ref_difftest_memcpy)(uint32_t addr, void *buf, size_t n, bool direction) = NULL;$/;"	v	typeref:typename:void (*)(uint32_t addr,void * buf,size_t n,bool direction)
ref_difftest_raise_intr	csrc/utils/dut.cpp	/^void (*ref_difftest_raise_intr)(uint64_t NO) = NULL;$/;"	v	typeref:typename:void (*)(uint64_t NO)
ref_difftest_regcpy	csrc/utils/dut.cpp	/^void (*ref_difftest_regcpy)(void *dut, bool direction) = NULL;$/;"	v	typeref:typename:void (*)(void * dut,bool direction)
refresh_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg                    refresh_q;$/;"	r	module:sdram_axi_core
refresh_timer_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [REFRESH_CNT_W-1:0] refresh_timer_q;$/;"	r	module:sdram_axi_core
reg.o	obj_dir/VysyxSoCFull.mk	/^reg.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/reg.cpp$/;"	t
reg_adr	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire [2:0] reg_adr;$/;"	n	module:uart_top_apb
reg_dat8_r	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire [7:0] reg_dat8_r; \/\/ read from reg$/;"	n	module:uart_top_apb
reg_dat8_w	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   reg  [7:0] reg_dat8_w; \/\/ write to reg$/;"	r	module:uart_top_apb
reg_dat8_w_reg	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   reg  [7:0] reg_dat8_w_reg;$/;"	r	module:uart_top_apb
reg_re	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire       reg_re;   \/\/ Read enable for registers$/;"	n	module:uart_top_apb
reg_we	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire       reg_we;   \/\/ Write enable for registers$/;"	n	module:uart_top_apb
regex	csrc/utils/sdb/expr.cpp	/^  const char *regex;$/;"	m	struct:rule	typeref:typename:const char *	file:
regs	csrc/utils/reg.cpp	/^const char *regs[] = {$/;"	v	typeref:typename:const char * []
ren	ysyxSoC/perip/flash/flash.v	/^  wire ren = (state == addr_t) && (counter == 8'd23);$/;"	n	module:flash
renderer	csrc/mem/memory.cpp	/^static SDL_Renderer *renderer = NULL;$/;"	v	typeref:typename:SDL_Renderer *	file:
replace_firtool	ysyxSoC/patch/update-firtool.sh	/^replace_firtool() {$/;"	f
req_accept	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  wire req_accept;$/;"	n	module:sdram_top_apb
req_addr_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [31:0]  req_addr_q;$/;"	r	module:sdram_axi_pmem
req_axburst_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [1:0]   req_axburst_q;$/;"	r	module:sdram_axi_pmem
req_axlen_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [7:0]   req_axlen_q;$/;"	r	module:sdram_axi_pmem
req_fifo_accept_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire        req_fifo_accept_w;$/;"	n	module:sdram_axi_pmem
req_hold_rd_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg         req_hold_rd_q;$/;"	r	module:sdram_axi_pmem
req_hold_wr_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg         req_hold_wr_q;$/;"	r	module:sdram_axi_pmem
req_id_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [3:0]   req_id_q;$/;"	r	module:sdram_axi_pmem
req_in_r	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [5:0]  req_in_r;$/;"	r	module:sdram_axi_pmem
req_len_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [7:0]   req_len_q;$/;"	r	module:sdram_axi_pmem
req_out_valid_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire       req_out_valid_w;$/;"	n	module:sdram_axi_pmem
req_out_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire [5:0] req_out_w;$/;"	n	module:sdram_axi_pmem
req_prio_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg         req_prio_q;$/;"	r	module:sdram_axi_pmem
req_push_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire       req_push_w = (ram_rd_o || (ram_wr_o != 4'b0)) && ram_accept_i;$/;"	n	module:sdram_axi_pmem
req_rd_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg         req_rd_q;$/;"	r	module:sdram_axi_pmem
req_wr_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg         req_wr_q;$/;"	r	module:sdram_axi_pmem
reset	vsrc/ysyx_24080018.v	/^	input 			  reset,$/;"	p	module:NPCTRAP.ysyx_24080018
reset	vsrc/ysyx_24080018_CSR.v	/^  input         reset,$/;"	p	module:ysyx_24080018_CSR
reset	vsrc/ysyx_24080018_EXU.v	/^  input         reset,$/;"	p	module:ysyx_24080018_EXU
reset	vsrc/ysyx_24080018_GPR.v	/^  input         reset,$/;"	p	module:ysyx_24080018_GPR
reset	vsrc/ysyx_24080018_IDU.v	/^	input							reset,$/;"	p	module:ysyx_24080018_IDU
reset	vsrc/ysyx_24080018_IFU.v	/^  input             reset,$/;"	p	module:ysyx_24080018_IFU
reset	vsrc/ysyx_24080018_LSU.v	/^  input         reset,$/;"	p	module:ysyx_24080018_LSU
reset	ysyxSoC/perip/amba/apb_delayer.v	/^  input         reset,$/;"	p	module:apb_delayer
reset	ysyxSoC/perip/amba/axi4_delayer.v	/^  input         reset,$/;"	p	module:axi4_delayer
reset	ysyxSoC/perip/flash/flash.v	/^  wire reset = ss;$/;"	n	module:flash
reset	ysyxSoC/perip/gpio/gpio_top_apb.v	/^  input         reset,$/;"	p	module:gpio_top_apb
reset	ysyxSoC/perip/ps2/ps2_top_apb.v	/^  input         reset,$/;"	p	module:ps2_top_apb
reset	ysyxSoC/perip/psram/psram_top_apb.v	/^  input         reset,$/;"	p	module:psram_top_apb
reset	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  input         reset,$/;"	p	module:sdram_top_apb
reset	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  input         reset,$/;"	p	module:sdram_top_axi
reset	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input         reset,$/;"	p	module:spi_top_apb
reset	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^       input   wire        reset$/;"	p	module:uart_top_apb
reset	ysyxSoC/perip/vga/vga_top_apb.v	/^  input         reset,$/;"	p	module:vga_top_apb
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:APBSDRAM
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:APBSPI
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:APBUart16550
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:AXI4Buffer
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:AXI4ToAPB
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:AXI4Xbar
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:CPU
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:MemBridge
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:Queue2_AXI4BundleAR
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:Queue2_AXI4BundleAW
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:Queue2_AXI4BundleR
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:Queue2_AXI4BundleW
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                reset,$/;"	p	module:ysyxSoCASIC
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^               reset,$/;"	p	module:Queue2_AXI4BundleB
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^         reset,$/;"	p	module:ysyxSoCFull
reset	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^        reset$/;"	p	module:ysyxSoCTop
reset_status	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input       reset_status;$/;"	p	module:uart_rfifo
reset_status	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input                       reset_status;$/;"	p	module:uart_tfifo
resp	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  resp = {auto_out_pslverr, 1'h0};$/;"	n	module:AXI4ToAPB
resp_accept_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire       resp_accept_w;$/;"	n	module:sdram_axi_pmem
resp_hold	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire [1:0]  resp_hold = nodeOut_penable ? resp : resp_hold_r;$/;"	n	module:AXI4ToAPB
resp_hold_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [1:0]  resp_hold_r;$/;"	r	module:AXI4ToAPB
resp_id_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire [3:0] resp_id_w = req_out_w[3:0];$/;"	n	module:sdram_axi_pmem
resp_is_last_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire resp_is_last_w  = req_out_w[4];$/;"	n	module:sdram_axi_pmem
resp_is_read_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire resp_is_read_w  = req_out_valid_w ? req_out_w[5]  : 1'b0;$/;"	n	module:sdram_axi_pmem
resp_is_write_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire resp_is_write_w = req_out_valid_w ? ~req_out_w[5] : 1'b0;$/;"	n	module:sdram_axi_pmem
resp_valid_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire resp_valid_w;$/;"	n	module:sdram_axi_pmem
ret_addr	vsrc/ysyx_24080018.v	/^wire [31:0] ret_addr;$/;"	n	module:NPCTRAP.ysyx_24080018
return_num	csrc/utils/sdb/expr.cpp	/^static uint32_t return_num(int i,bool *success) {$/;"	f	typeref:typename:uint32_t	file:
rf	vsrc/ysyx_24080018_GPR.v	/^  reg [31:0] rf [0:31];$/;"	r	module:ysyx_24080018_GPR
rf_count	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output	[`UART_FIFO_COUNTER_W-1:0]	rf_count;$/;"	p	module:uart_receiver
rf_count	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire	[`UART_FIFO_COUNTER_W-1:0]	rf_count;$/;"	n	module:uart_receiver
rf_count	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [`UART_FIFO_COUNTER_W-1:0] rf_count;$/;"	p	module:uart_regs
rf_count	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [`UART_FIFO_COUNTER_W-1:0] rf_count;$/;"	n	module:uart_regs
rf_data_in	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[`UART_FIFO_REC_WIDTH-1:0]	rf_data_in;$/;"	r	module:uart_receiver
rf_data_out	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output	[`UART_FIFO_REC_WIDTH-1:0]	rf_data_out;$/;"	p	module:uart_receiver
rf_data_out	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire	[`UART_FIFO_REC_WIDTH-1:0]	rf_data_out;$/;"	n	module:uart_receiver
rf_data_out	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [`UART_FIFO_REC_WIDTH-1:0] rf_data_out;$/;"	n	module:uart_regs
rf_error_bit	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output				rf_error_bit;$/;"	p	module:uart_receiver
rf_error_bit	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire				rf_error_bit; \/\/ an error (parity or framing) is inside the fifo$/;"	n	module:uart_receiver
rf_error_bit	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire                            rf_error_bit; \/\/ an error (parity or framing) is inside the fi/;"	n	module:uart_regs
rf_overrun	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output				rf_overrun;$/;"	p	module:uart_receiver
rf_overrun	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire				rf_overrun;$/;"	n	module:uart_receiver
rf_overrun	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire                            rf_overrun; \/\/ added by Ando Ki$/;"	n	module:uart_regs
rf_pop	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input				rf_pop;$/;"	p	module:uart_receiver
rf_pop	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire				rf_pop;$/;"	n	module:uart_receiver
rf_pop	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg                             rf_pop;$/;"	r	module:uart_regs
rf_push	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg				rf_push;$/;"	r	module:uart_receiver
rf_push_pulse	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output 				rf_push_pulse;$/;"	p	module:uart_receiver
rf_push_pulse	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^wire      rf_push_pulse;$/;"	n	module:uart_receiver
rf_push_pulse	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire                            rf_push_pulse; \/\/ added by Ando Ki$/;"	n	module:uart_regs
rf_push_q	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg   rf_push_q;$/;"	r	module:uart_receiver
rfifo	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^raminfr #(fifo_pointer_w,8,fifo_depth) rfifo$/;"	i	module:uart_rfifo
rframing_error	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg		rframing_error;		\/\/ framing error flag$/;"	r	module:uart_receiver
ri	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts, dsr, ri, dcd;       \/\/ effective signals$/;"	n	module:uart_regs
ri_c	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_c, dsr_c, ri_c, dcd_c; \/\/ Complement effective signals (considering loopback)$/;"	n	module:uart_regs
ri_pad_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i; \/\/ modem status bits$/;"	n	module:uart_regs
ri_pad_i	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   ri_pad_i =1'b0;$/;"	n	module:uart_top_apb
rid_reg	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [3:0]  rid_reg;$/;"	r	module:AXI4ToAPB
riscv32_CPU_state	csrc/include/sim/sim.h	/^} riscv32_CPU_state;$/;"	t	typeref:struct:__anoneae150c90208
riscv32_ISADecodeInfo	csrc/include/sim/sim.h	/^} riscv32_ISADecodeInfo;$/;"	t	typeref:struct:__anoneae150c90308
rl_gets	csrc/utils/sdb/sdb.cpp	/^static char* rl_gets() {$/;"	f	typeref:typename:char *	file:
rls_int	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       rls_int;  \/\/ receiver line status interrupt$/;"	n	module:uart_regs
rls_int_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg      rls_int_d;$/;"	r	module:uart_regs
rls_int_pnd	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg     rls_int_pnd;$/;"	r	module:uart_regs
rls_int_rise	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire      rls_int_rise;$/;"	n	module:uart_regs
root	csrc/sim/sim.cpp	/^VysyxSoCFull___024root* root;$/;"	v	typeref:typename:VysyxSoCFull___024root *
rootp	obj_dir/VysyxSoCFull.h	/^    VysyxSoCFull___024root* const rootp;$/;"	m	class:VL_NOT_FINAL	typeref:typename:VysyxSoCFull___024root * const
rowReg_4x13	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module rowReg_4x13($/;"	m
rowReg_ext	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  rowReg_4x13 rowReg_ext ($/;"	i	module:sdramChisel
row_open_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_BANKS-1:0]  row_open_q;$/;"	r	module:sdram_axi_core
rparity	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg		rparity;		\/\/ received parity$/;"	r	module:uart_receiver
rparity_error	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg		rparity_error;$/;"	r	module:uart_receiver
rparity_xor	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg		rparity_xor;$/;"	r	module:uart_receiver
rs1	vsrc/ysyx_24080018_IDU.v	/^  wire [ 4:0] rs1;$/;"	n	module:ysyx_24080018_IDU
rs2	vsrc/ysyx_24080018_IDU.v	/^  wire [ 4:0] rs2;$/;"	n	module:ysyx_24080018_IDU
rshift	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[7:0]	rshift;			\/\/ receiver shift register$/;"	r	module:uart_receiver
rst	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^  input                            rst;      \/\/ reset$/;"	p	module:spi_clgen
rst	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          rst;          \/\/ reset$/;"	p	module:spi_shift
rst_begin	csrc/sim/sim.cpp	/^void rst_begin(){$/;"	f	typeref:typename:void
rst_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire        rst_i,$/;"	p	module:EF_PSRAM_CTRL_wb
rst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input           rst_i$/;"	p	module:sdram_axi
rst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input           rst_i$/;"	p	module:sdram_axi_core
rst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input               rst_i$/;"	p	module:sdram_axi_pmem_fifo2
rst_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,input           rst_i$/;"	p	module:sdram_axi_pmem
rst_i	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^input                           rst_i;                  \/\/ reset input$/;"	p	module:uart_sync_flops
rst_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire            rst_n,$/;"	p	module:PSRAM_READER
rst_n	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire            rst_n,$/;"	p	module:PSRAM_WRITER
rstate	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^output [3:0] 		rstate;$/;"	p	module:uart_receiver
rstate	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg	[3:0]	rstate;$/;"	r	module:uart_receiver
rstate	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [3:0]                      rstate;$/;"	p	module:uart_regs
rstate	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [3:0]                      rstate;$/;"	n	module:uart_regs
rts_internal	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire       rts_internal;$/;"	n	module:uart_top_apb
rts_pad_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output                       rts_pad_o;$/;"	p	module:uart_regs
rts_pad_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       rts_pad_o, dtr_pad_o;           \/\/ modem control outputs$/;"	n	module:uart_regs
rtsn	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^   wire   rtsn;$/;"	n	module:uart_top_apb
rule	csrc/utils/sdb/expr.cpp	/^static struct rule {$/;"	s	file:
rules	csrc/utils/sdb/expr.cpp	/^} rules[] = {$/;"	v	typeref:struct:rule[]
run	Makefile	/^run: obj_dir\/V$(TOP_MODULE)$/;"	t
rx	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire         [`SPI_MAX_CHAR-1:0] rx;               \/\/ Rx register$/;"	n	module:spi_top
rx_bit_pos	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  wire    [`SPI_CHAR_LEN_BITS:0] rx_bit_pos;   \/\/ next bit position$/;"	n	module:spi_shift
rx_clk	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  wire                           rx_clk;       \/\/ rx clock enable$/;"	n	module:spi_shift
rx_negedge	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          rx_negedge;   \/\/ s_in is sampled on negative edge$/;"	p	module:spi_shift
rx_negedge	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             rx_negedge;       \/\/ miso is sampled on negative edge$/;"	n	module:spi_top
rx_reset	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input				rx_reset;$/;"	p	module:uart_receiver
rx_reset	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        rx_reset;$/;"	r	module:uart_regs
s_clk	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          s_clk;        \/\/ serial clock$/;"	p	module:spi_shift
s_idle	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^parameter s_idle        = 3'd0;$/;"	c	module:uart_transmitter
s_in	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          s_in;         \/\/ serial in$/;"	p	module:spi_shift
s_out	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  output                         s_out;        \/\/ serial out$/;"	p	module:spi_shift
s_out	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  reg                            s_out;$/;"	r	module:spi_shift
s_pop_byte	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^parameter s_pop_byte    = 3'd5;$/;"	c	module:uart_transmitter
s_send_byte	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^parameter s_send_byte   = 3'd2;$/;"	c	module:uart_transmitter
s_send_parity	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^parameter s_send_parity = 3'd3;$/;"	c	module:uart_transmitter
s_send_start	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^parameter s_send_start  = 3'd1;$/;"	c	module:uart_transmitter
s_send_stop	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^parameter s_send_stop   = 3'd4;$/;"	c	module:uart_transmitter
saddr	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg [23:0]  saddr;$/;"	r	module:PSRAM_READER
saddr	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg [23:0]  saddr;$/;"	r	module:PSRAM_WRITER
sample_data0_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_DATA_W-1:0] sample_data0_q;$/;"	r	module:sdram_axi_core
sample_data_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg [SDRAM_DATA_W-1:0] sample_data_q;$/;"	r	module:sdram_axi_core
sck	ysyxSoC/perip/bitrev/bitrev.v	/^  input  sck,$/;"	p	module:bitrev
sck	ysyxSoC/perip/flash/flash.v	/^  input  sck,$/;"	p	module:flash
sck	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  reg             sck,$/;"	p	module:PSRAM_READER
sck	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    output  reg             sck,$/;"	p	module:PSRAM_WRITER
sck	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    output  wire            sck,$/;"	p	module:EF_PSRAM_CTRL_wb
sck	ysyxSoC/perip/psram/psram.v	/^  input sck,$/;"	p	module:psram
sclk_pad_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output                           sclk_pad_o;       \/\/ serial clock$/;"	p	module:spi_top
scratch	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [7:0]  scratch; \/\/ UART scratch register$/;"	r	module:uart_regs
screen_height	csrc/mem/memory.cpp	/^uint32_t screen_height = 0;$/;"	v	typeref:typename:uint32_t
screen_size	csrc/mem/memory.cpp	/^static uint32_t screen_size() {$/;"	f	typeref:typename:uint32_t	file:
screen_width	csrc/mem/memory.cpp	/^uint32_t screen_width = 0;$/;"	v	typeref:typename:uint32_t
sdb.o	obj_dir/VysyxSoCFull.mk	/^sdb.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/sdb\/sdb.cpp$/;"	t
sdb_mainloop	csrc/utils/sdb/sdb.cpp	/^void sdb_mainloop() {$/;"	f	typeref:typename:void
sdb_set_batch_mode	csrc/utils/sdb/sdb.cpp	/^void sdb_set_batch_mode() {$/;"	f	typeref:typename:void
sdram	ysyxSoC/perip/sdram/sdram.v	/^module sdram($/;"	m
sdram	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  sdramChisel sdram ($/;"	i	module:ysyxSoCFull
sdramChisel	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module sdramChisel($/;"	m
sdram_a	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output [12:0] sdram_a,$/;"	p	module:sdram_top_apb
sdram_a	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [12:0] sdram_a,$/;"	p	module:sdram_top_axi
sdram_a	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [12:0] sdram_a,$/;"	p	module:ysyxSoCASIC
sdram_addr_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [ 12:0]  sdram_addr_o$/;"	p	module:sdram_axi
sdram_addr_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output [ 12:0]  sdram_addr_o$/;"	p	module:sdram_axi_core
sdram_axi	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^module sdram_axi$/;"	m
sdram_axi_core	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^module sdram_axi_core$/;"	m
sdram_axi_pmem	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^module sdram_axi_pmem$/;"	m
sdram_axi_pmem_fifo2	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^module sdram_axi_pmem_fifo2$/;"	m
sdram_ba	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output [ 1:0] sdram_ba,$/;"	p	module:sdram_top_apb
sdram_ba	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [ 1:0] sdram_ba,$/;"	p	module:sdram_top_axi
sdram_ba	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  sdram_ba,$/;"	p	module:ysyxSoCASIC
sdram_ba_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [  1:0]  sdram_ba_o$/;"	p	module:sdram_axi
sdram_ba_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output [  1:0]  sdram_ba_o$/;"	p	module:sdram_axi_core
sdram_bundle_a	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [12:0] sdram_bundle_a,$/;"	p	module:APBSDRAM
sdram_bundle_ba	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [1:0]  sdram_bundle_ba,$/;"	p	module:APBSDRAM
sdram_bundle_cas	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_bundle_cas,$/;"	p	module:APBSDRAM
sdram_bundle_cke	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_bundle_cke,$/;"	p	module:APBSDRAM
sdram_bundle_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        sdram_bundle_clk,$/;"	p	module:APBSDRAM
sdram_bundle_cs	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_bundle_cs,$/;"	p	module:APBSDRAM
sdram_bundle_dq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  inout  [15:0] sdram_bundle_dq$/;"	p	module:APBSDRAM
sdram_bundle_dqm	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_bundle_dqm,$/;"	p	module:APBSDRAM
sdram_bundle_ras	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_bundle_ras,$/;"	p	module:APBSDRAM
sdram_bundle_we	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_bundle_we,$/;"	p	module:APBSDRAM
sdram_cas	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        sdram_cas,$/;"	p	module:sdram_top_apb
sdram_cas	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        sdram_cas,$/;"	p	module:sdram_top_axi
sdram_cas	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_cas,$/;"	p	module:ysyxSoCASIC
sdram_cas_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_cas_o$/;"	p	module:sdram_axi
sdram_cas_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_cas_o$/;"	p	module:sdram_axi_core
sdram_cke	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        sdram_cke,$/;"	p	module:sdram_top_apb
sdram_cke	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        sdram_cke,$/;"	p	module:sdram_top_axi
sdram_cke	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_cke,$/;"	p	module:ysyxSoCASIC
sdram_cke_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_cke_o$/;"	p	module:sdram_axi
sdram_cke_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_cke_o$/;"	p	module:sdram_axi_core
sdram_clk	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        sdram_clk,$/;"	p	module:sdram_top_apb
sdram_clk	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        sdram_clk,$/;"	p	module:sdram_top_axi
sdram_clk	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_clk,$/;"	p	module:ysyxSoCASIC
sdram_clk_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_clk_o$/;"	p	module:sdram_axi
sdram_clk_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_clk_o$/;"	p	module:sdram_axi_core
sdram_cs	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        sdram_cs,$/;"	p	module:sdram_top_apb
sdram_cs	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        sdram_cs,$/;"	p	module:sdram_top_axi
sdram_cs	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_cs,$/;"	p	module:ysyxSoCASIC
sdram_cs_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_cs_o$/;"	p	module:sdram_axi
sdram_cs_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_cs_o$/;"	p	module:sdram_axi_core
sdram_data_in_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^wire [SDRAM_DATA_W-1:0] sdram_data_in_w;$/;"	n	module:sdram_axi_core
sdram_data_input_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,input  [ 15:0]  sdram_data_input_i$/;"	p	module:sdram_axi
sdram_data_input_i	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,input  [ 15:0]  sdram_data_input_i$/;"	p	module:sdram_axi_core
sdram_data_out_en_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_data_out_en_o$/;"	p	module:sdram_axi
sdram_data_out_en_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_data_out_en_o$/;"	p	module:sdram_axi_core
sdram_data_output_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [ 15:0]  sdram_data_output_o$/;"	p	module:sdram_axi
sdram_data_output_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output [ 15:0]  sdram_data_output_o$/;"	p	module:sdram_axi_core
sdram_dout	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  wire [15:0] sdram_dout;$/;"	n	module:sdram_top_apb
sdram_dout	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  wire [15:0] sdram_dout;$/;"	n	module:sdram_top_axi
sdram_dout_en	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  wire sdram_dout_en;$/;"	n	module:sdram_top_apb
sdram_dout_en	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  wire sdram_dout_en;$/;"	n	module:sdram_top_axi
sdram_dq	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  inout  [15:0] sdram_dq$/;"	p	module:sdram_top_apb
sdram_dq	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  inout  [15:0] sdram_dq$/;"	p	module:sdram_top_axi
sdram_dq	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  inout  [15:0] sdram_dq$/;"	p	module:ysyxSoCASIC
sdram_dqm	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output [ 1:0] sdram_dqm,$/;"	p	module:sdram_top_apb
sdram_dqm	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output [ 1:0] sdram_dqm,$/;"	p	module:sdram_top_axi
sdram_dqm	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_dqm,$/;"	p	module:ysyxSoCASIC
sdram_dqm_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output [  1:0]  sdram_dqm_o$/;"	p	module:sdram_axi
sdram_dqm_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output [  1:0]  sdram_dqm_o$/;"	p	module:sdram_axi_core
sdram_ras	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        sdram_ras,$/;"	p	module:sdram_top_apb
sdram_ras	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        sdram_ras,$/;"	p	module:sdram_top_axi
sdram_ras	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_ras,$/;"	p	module:ysyxSoCASIC
sdram_ras_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_ras_o$/;"	p	module:sdram_axi
sdram_ras_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_ras_o$/;"	p	module:sdram_axi_core
sdram_top_apb	ysyxSoC/perip/sdram/sdram_top_apb.v	/^module sdram_top_apb ($/;"	m
sdram_top_axi	ysyxSoC/perip/sdram/sdram_top_axi.v	/^module sdram_top_axi($/;"	m
sdram_we	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  output        sdram_we,$/;"	p	module:sdram_top_apb
sdram_we	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  output        sdram_we,$/;"	p	module:sdram_top_axi
sdram_we	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                sdram_we,$/;"	p	module:ysyxSoCASIC
sdram_we_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^    ,output          sdram_we_o$/;"	p	module:sdram_axi
sdram_we_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^    ,output          sdram_we_o$/;"	p	module:sdram_axi_core
sel_0	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire sel_0 =$/;"	n	module:APBFanout
sel_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire sel_1 =$/;"	n	module:APBFanout
sel_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire sel_2 = {~(auto_anon_in_paddr[31]), auto_anon_in_paddr[29]} == 2'h0;$/;"	n	module:APBFanout
sel_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire [3:0]  sel_i,$/;"	p	module:EF_PSRAM_CTRL_wb
serial_in	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire serial_in = loopback ? serial_out : srx_pad;$/;"	n	module:uart_regs
serial_out	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire serial_out;$/;"	n	module:uart_regs
set_nemu_state	csrc/sim/sim.cpp	/^void set_nemu_state(int state, uint32_t pc, int halt_ret) {$/;"	f	typeref:typename:void
shdrs	csrc/utils/ftrace.cpp	/^Elf32_Shdr *shdrs = NULL;$/;"	v	typeref:typename:Elf32_Shdr *
shift	ysyxSoC/perip/spi/rtl/spi_top.v	/^  spi_shift shift (.clk(wb_clk_i), .rst(wb_rst_i), .len(char_len[`SPI_CHAR_LEN_BITS-1:0]),$/;"	i	module:spi_top
shift_out	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg [6:0]                         shift_out;    \/\/ output shift register$/;"	r	module:uart_transmitter
shift_temp	vsrc/ysyx_24080018_EXU.v	/^  wire  [63:0]  shift_temp ;$/;"	n	module:ysyx_24080018_EXU
shinfo	csrc/include/lightsss.h	/^typedef struct shinfo {$/;"	s
shinfo	csrc/include/lightsss.h	/^} shinfo;$/;"	t	typeref:struct:shinfo
shm_id	csrc/include/lightsss.h	/^  int shm_id;$/;"	m	class:ForkShareMemory	typeref:typename:int
should_checkpoint	csrc/sim/sim.cpp	/^bool should_checkpoint;$/;"	v	typeref:typename:bool
shwait	csrc/lightsss.cpp	/^void ForkShareMemory::shwait() {$/;"	f	class:ForkShareMemory	typeref:typename:void
sim.o	obj_dir/VysyxSoCFull.mk	/^sim.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/sim\/sim.cpp$/;"	t
sim_init	csrc/sim/sim.cpp	/^void sim_init(){$/;"	f	typeref:typename:void
sim_verbose	csrc/lightsss.cpp	/^bool sim_verbose = true;$/;"	v	typeref:typename:bool
size	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [2:0]      size,$/;"	p	module:PSRAM_READER
size	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire [2:0]      size,$/;"	p	module:PSRAM_WRITER
size	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [2:0]  size =  (sel_i == 4'b0001) ? 1 :$/;"	n	module:EF_PSRAM_CTRL_wb
skip_dut_nr_inst	csrc/utils/dut.cpp	/^static int skip_dut_nr_inst = 0;$/;"	v	typeref:typename:int	file:
slotCnt	csrc/include/lightsss.h	/^  int slotCnt = 0;$/;"	m	class:LightSSS	typeref:typename:int
snpc	csrc/include/sim/sim.h	/^  uint32_t snpc; $/;"	m	struct:Decode	typeref:typename:uint32_t
special_type	csrc/utils/sdb/expr.cpp	/^#define special_type(/;"	d	file:
specialtype	csrc/utils/sdb/expr.cpp	/^static bool specialtype(int type,int types[],int size) {$/;"	f	typeref:typename:bool	file:
spi_ack	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  wire        spi_ack = mspi_in_psel & _mspi_in_pready;$/;"	n	module:APBSPI
spi_bundle_miso	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         spi_bundle_miso$/;"	p	module:APBSPI
spi_bundle_mosi	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        spi_bundle_mosi,$/;"	p	module:APBSPI
spi_bundle_sck	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        spi_bundle_sck,$/;"	p	module:APBSPI
spi_bundle_ss	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  spi_bundle_ss,$/;"	p	module:APBSPI
spi_clgen	ysyxSoC/perip/spi/rtl/spi_clgen.v	/^module spi_clgen (clk_in, rst, go, enable, last_clk, divider, clk_out, pos_edge, neg_edge);$/;"	m
spi_ctrl_sel	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             spi_ctrl_sel;     \/\/ ctrl register select$/;"	n	module:spi_top
spi_divider_sel	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             spi_divider_sel;  \/\/ divider register select$/;"	n	module:spi_top
spi_irq_out	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output                  spi_irq_out$/;"	p	module:spi_top_apb
spi_miso	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  input                   spi_miso,$/;"	p	module:spi_top_apb
spi_miso	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         spi_miso,$/;"	p	module:ysyxSoCASIC
spi_mosi	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output                  spi_mosi,$/;"	p	module:spi_top_apb
spi_mosi	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        spi_mosi,$/;"	p	module:ysyxSoCASIC
spi_sck	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output                  spi_sck,$/;"	p	module:spi_top_apb
spi_sck	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        spi_sck,$/;"	p	module:ysyxSoCASIC
spi_shift	ysyxSoC/perip/spi/rtl/spi_shift.v	/^module spi_shift (clk, rst, latch, byte_sel, len, lsb, go,$/;"	m
spi_ss	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  output [spi_ss_num-1:0] spi_ss,$/;"	p	module:spi_top_apb
spi_ss	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output [7:0]  spi_ss,$/;"	p	module:ysyxSoCASIC
spi_ss_num	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^  parameter spi_ss_num       = 8$/;"	c	module:spi_top_apb
spi_ss_sel	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             spi_ss_sel;       \/\/ ss register select$/;"	n	module:spi_top
spi_state	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [1:0]  spi_state;$/;"	r	module:APBSPI
spi_top	ysyxSoC/perip/spi/rtl/spi_top.v	/^module spi_top$/;"	m
spi_top_apb	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^module spi_top_apb #($/;"	m
spi_tx_sel	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                       [3:0] spi_tx_sel;       \/\/ tx_l register select$/;"	n	module:spi_top
sr_ca_lc_parity	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_ca_lc_parity	      = 4'd8;$/;"	c	module:uart_receiver
sr_check_parity	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_check_parity 		= 4'd5;$/;"	c	module:uart_receiver
sr_end_bit	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_end_bit				= 4'd7;$/;"	c	module:uart_receiver
sr_idle	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_idle 					= 4'd0;$/;"	c	module:uart_receiver
sr_push	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_push 					= 4'd10;$/;"	c	module:uart_receiver
sr_rec_bit	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_rec_bit 				= 4'd2;$/;"	c	module:uart_receiver
sr_rec_parity	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_rec_parity			= 4'd3;$/;"	c	module:uart_receiver
sr_rec_prepare	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_rec_prepare 			= 4'd6;$/;"	c	module:uart_receiver
sr_rec_start	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_rec_start 			= 4'd1;$/;"	c	module:uart_receiver
sr_rec_stop	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_rec_stop 				= 4'd4;$/;"	c	module:uart_receiver
sr_wait1	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^parameter  sr_wait1 					= 4'd9;$/;"	c	module:uart_receiver
srx_pad	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire                        srx_pad;$/;"	n	module:uart_regs
srx_pad_i	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input				srx_pad_i;$/;"	p	module:uart_receiver
srx_pad_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input                        srx_pad_i;$/;"	p	module:uart_regs
srx_pad_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire                        srx_pad_i;$/;"	n	module:uart_regs
ss	ysyxSoC/perip/bitrev/bitrev.v	/^  input  ss,$/;"	p	module:bitrev
ss	ysyxSoC/perip/flash/flash.v	/^  input  ss,$/;"	p	module:flash
ss	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg             [`SPI_SS_NB-1:0] ss;               \/\/ Slave select register$/;"	r	module:spi_top
ss_pad_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output          [`SPI_SS_NB-1:0] ss_pad_o;         \/\/ slave select$/;"	p	module:spi_top
stage1_clk_en_i	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^input                           stage1_clk_en_i;        \/\/ synchronous clock enable for stage /;"	p	module:uart_sync_flops
stage1_rst_i	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^input                           stage1_rst_i;           \/\/ synchronous reset for stage 1 FF$/;"	p	module:uart_sync_flops
start_dlc	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        start_dlc; \/\/ activate dlc on writing to UART_DL1$/;"	r	module:uart_regs
startup_time	csrc/mem/memory.cpp	/^static const auto startup_time = std::chrono::steady_clock::now();$/;"	v	typeref:typename:const auto	file:
state	csrc/include/sim/sim.h	/^  int state;$/;"	m	struct:__anoneae150c90508	typeref:typename:int
state	ysyxSoC/perip/flash/flash.v	/^  reg [2:0]  state;$/;"	r	module:flash
state	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg         state, nstate;$/;"	r	module:PSRAM_READER
state	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    reg         state, nstate;$/;"	r	module:PSRAM_WRITER
state	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    reg         state, nstate;$/;"	r	module:EF_PSRAM_CTRL_wb
state	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  reg [1:0] state;$/;"	r	module:sdram_top_apb
state	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [1:0]  state;$/;"	r	module:AXI4ToAPB
stateD	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [2:0]  stateD;$/;"	r	module:MemBridge
stateI	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [1:0]  stateI;$/;"	r	module:MemBridge
state_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg  [STATE_W-1:0]     state_q;$/;"	r	module:sdram_axi_core
stb_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire        stb_i,$/;"	p	module:EF_PSRAM_CTRL_wb
step_and_dump_wave	csrc/sim/sim.cpp	/^void step_and_dump_wave(){$/;"	f	typeref:typename:void
store	vsrc/ysyx_24080018_LSU.v	/^	wire load,store;$/;"	n	module:ysyx_24080018_LSU
str	csrc/include/macro.h	/^#define str(/;"	d
str	csrc/utils/sdb/expr.cpp	/^  char str[32];$/;"	m	struct:token	typeref:typename:char[32]	file:
str_temp	csrc/include/macro.h	/^#define str_temp(/;"	d
strtab	csrc/utils/ftrace.cpp	/^char *strtab = NULL;$/;"	v	typeref:typename:char *
stx_o_tmp	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg                               stx_o_tmp;$/;"	r	module:uart_transmitter
stx_pad_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output                       stx_pad_o;$/;"	p	module:uart_regs
stx_pad_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire                        stx_pad_o;        \/\/ received from transmitter module$/;"	n	module:uart_regs
stx_pad_o	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^output                            stx_pad_o;$/;"	p	module:uart_transmitter
symtab	csrc/utils/ftrace.cpp	/^Elf32_Sym *symtab = NULL;$/;"	v	typeref:typename:Elf32_Sym *
symtab_size	csrc/utils/ftrace.cpp	/^int symtab_size = 0;$/;"	v	typeref:typename:int
sync_0	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_0;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_1;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_2	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_2;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_3	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_3;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_4	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_4;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_5	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_5;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_6	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_6;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_7	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_7;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_8	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_8;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_9	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg sync_9;$/;"	r	module:NonSyncResetSynchronizerPrimitiveShiftReg_d10
sync_dat_o	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^output  [width-1:0]             sync_dat_o;             \/\/ synchronous data output$/;"	p	module:uart_sync_flops
sync_dat_o	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^reg     [width-1:0]             sync_dat_o;$/;"	r	module:uart_sync_flops
tail	csrc/include/utils/iringbuf.h	/^  int tail;$/;"	m	struct:__anon90350e7e0208	typeref:typename:int
target_pc	vsrc/ysyx_24080018_IFU.v	/^  wire [31:0] target_pc;$/;"	n	module:ysyx_24080018_IFU
target_state_q	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg  [STATE_W-1:0]     target_state_q;$/;"	r	module:sdram_axi_core
target_state_r	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v	/^reg  [STATE_W-1:0]     target_state_r;$/;"	r	module:sdram_axi_core
temp	vsrc/ysyx_24080018_CSR.v	/^  wire [31:0] temp;$/;"	n	module:ysyx_24080018_CSR
temp	vsrc/ysyx_24080018_LSU.v	/^  wire [31:0] temp;$/;"	n	module:ysyx_24080018_LSU
temp_pc	vsrc/ysyx_24080018_IFU.v	/^	reg [31:0] temp_pc;$/;"	r	module:ysyx_24080018_IFU
texture	csrc/mem/memory.cpp	/^static SDL_Texture *texture = NULL;$/;"	v	typeref:typename:SDL_Texture *	file:
tf_count	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [`UART_FIFO_COUNTER_W-1:0] tf_count;$/;"	p	module:uart_regs
tf_count	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [`UART_FIFO_COUNTER_W-1:0] tf_count;$/;"	n	module:uart_regs
tf_count	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^output [`UART_FIFO_COUNTER_W-1:0] tf_count;$/;"	p	module:uart_transmitter
tf_count	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^wire [`UART_FIFO_COUNTER_W-1:0] tf_count;$/;"	n	module:uart_transmitter
tf_data_in	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^wire [`UART_FIFO_WIDTH-1:0]     tf_data_in;$/;"	n	module:uart_transmitter
tf_data_out	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^wire [`UART_FIFO_WIDTH-1:0]     tf_data_out;$/;"	n	module:uart_transmitter
tf_overrun	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^wire                            tf_overrun;$/;"	n	module:uart_transmitter
tf_pop	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg                               tf_pop;$/;"	r	module:uart_transmitter
tf_push	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg                             tf_push;$/;"	r	module:uart_regs
tf_push	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input                             tf_push;$/;"	p	module:uart_transmitter
tf_push	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^wire                            tf_push;$/;"	n	module:uart_transmitter
tfifo	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^raminfr #(fifo_pointer_w,fifo_width,fifo_depth) tfifo$/;"	i	module:uart_tfifo
tfp	csrc/sim/sim.cpp	/^VerilatedVcdC* tfp ;$/;"	v	typeref:typename:VerilatedVcdC *
thre_int	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       thre_int; \/\/ transmitter holding register empty interrupt$/;"	n	module:uart_regs
thre_int_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg      thre_int_d;$/;"	r	module:uart_regs
thre_int_pnd	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg     thre_int_pnd;$/;"	r	module:uart_regs
thre_int_rise	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire      thre_int_rise;$/;"	n	module:uart_regs
thre_set_en	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       thre_set_en; \/\/ THRE status is delayed one character time when a character is writt/;"	n	module:uart_regs
threads	obj_dir/VysyxSoCFull.cpp	/^unsigned VysyxSoCFull::threads() const { return 1; }$/;"	f	class:VysyxSoCFull	typeref:typename:unsigned
ti_int	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire       ti_int;   \/\/ timeout indicator interrupt$/;"	n	module:uart_regs
ti_int_d	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg      ti_int_d;$/;"	r	module:uart_regs
ti_int_pnd	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg     ti_int_pnd;$/;"	r	module:uart_regs
ti_int_rise	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire      ti_int_rise;$/;"	n	module:uart_regs
tip	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  output                         tip;          \/\/ transfer in progress$/;"	p	module:spi_shift
tip	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  reg                            tip;$/;"	r	module:spi_shift
tip	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             tip;              \/\/ transfer in progress$/;"	n	module:spi_top
toc_value	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^reg 	[9:0]	toc_value; \/\/ value to be set to timeout counter$/;"	r	module:uart_receiver
token	csrc/utils/sdb/expr.cpp	/^typedef struct token {$/;"	s	file:
token_type	csrc/utils/sdb/expr.cpp	/^  int token_type;$/;"	m	struct:rule	typeref:typename:int	file:
tokens	csrc/utils/sdb/expr.cpp	/^static Token tokens[1024] __attribute__((used)) = {};$/;"	v	typeref:typename:Token[1024]	file:
top	csrc/sim/sim.cpp	/^VysyxSoCFull* top;$/;"	v	typeref:typename:VysyxSoCFull *
top	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^reg	[fifo_pointer_w-1:0]	top    = 'h0;$/;"	r	module:uart_rfifo
top	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^reg    [fifo_pointer_w-1:0] top    = 'h0;$/;"	r	module:uart_tfifo
top_plus_1	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire [fifo_pointer_w-1:0] top_plus_1 = top + 1'b1;$/;"	n	module:uart_rfifo
top_plus_1	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^wire [fifo_pointer_w-1:0] top_plus_1 = top + 1'b1;$/;"	n	module:uart_tfifo
trace	obj_dir/VysyxSoCFull.cpp	/^VL_ATTR_COLD void VysyxSoCFull::trace(VerilatedVcdC* tfp, int levels, int options) {$/;"	f	class:VysyxSoCFull	typeref:typename:VL_ATTR_COLD void
traceConfig	obj_dir/VysyxSoCFull.cpp	/^std::unique_ptr<VerilatedTraceConfig> VysyxSoCFull::traceConfig() const {$/;"	f	class:VysyxSoCFull	typeref:typename:std::unique_ptr<VerilatedTraceConfig>
trace_init	obj_dir/VysyxSoCFull.cpp	/^VL_ATTR_COLD static void trace_init(void* voidSelf, VerilatedVcd* tracep, uint32_t code) {$/;"	f	typeref:typename:VL_ATTR_COLD void	file:
transmitter	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^uart_transmitter transmitter(clk, wb_rst_i, lcr, tf_push, wb_dat_i, enable, serial_out, tstate, /;"	i	module:uart_regs
trigger_level	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [3:0]  trigger_level; \/\/ trigger level of the receiver FIFO$/;"	r	module:uart_regs
tstate	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [2:0]                      tstate;$/;"	p	module:uart_regs
tstate	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [2:0]                      tstate;$/;"	n	module:uart_regs
tstate	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^output [2:0]                      tstate;$/;"	p	module:uart_transmitter
tstate	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^reg [2:0]                         tstate;$/;"	r	module:uart_transmitter
tx_bit_pos	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  wire    [`SPI_CHAR_LEN_BITS:0] tx_bit_pos;   \/\/ next bit position$/;"	n	module:spi_shift
tx_clk	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  wire                           tx_clk;       \/\/ tx clock enable$/;"	n	module:spi_shift
tx_negedge	ysyxSoC/perip/spi/rtl/spi_shift.v	/^  input                          tx_negedge;   \/\/ s_out is driven on negative edge$/;"	p	module:spi_shift
tx_negedge	ysyxSoC/perip/spi/rtl/spi_top.v	/^  wire                             tx_negedge;       \/\/ mosi is driven on negative edge$/;"	n	module:spi_top
tx_reset	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg        tx_reset;$/;"	r	module:uart_regs
tx_reset	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input                             tx_reset;$/;"	p	module:uart_transmitter
type	csrc/utils/sdb/expr.cpp	/^  int type;$/;"	m	struct:token	typeref:typename:int	file:
type1	csrc/utils/sdb/expr.cpp	/^static int type1[] = {TK_NEG,TK_DEREF,TK_POS};\/\/-，*,+$/;"	v	typeref:typename:int[]	file:
type2	csrc/utils/sdb/expr.cpp	/^static int type2[] = {')',TK_NUM,TK_REG};$/;"	v	typeref:typename:int[]	file:
type3	csrc/utils/sdb/expr.cpp	/^static int type3[] = {'(',')',TK_NUM,TK_REG};$/;"	v	typeref:typename:int[]	file:
u0	ysyxSoC/perip/psram/psram_top_apb.v	/^  EF_PSRAM_CTRL_wb u0 ($/;"	i	module:psram_top_apb
u0_spi_top	ysyxSoC/perip/spi/rtl/spi_top_apb.v	/^spi_top u0_spi_top ($/;"	i	module:spi_top_apb
u_axi	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^u_axi$/;"	i	module:sdram_axi
u_core	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v	/^u_core$/;"	i	module:sdram_axi
u_requests	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^u_requests$/;"	i	module:sdram_axi_pmem
u_response	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^u_response$/;"	i	module:sdram_axi_pmem
u_sdram_axi	ysyxSoC/perip/sdram/sdram_top_axi.v	/^  ) u_sdram_axi($/;"	i	module:sdram_top_axi
u_sdram_ctrl	ysyxSoC/perip/sdram/sdram_top_apb.v	/^  ) u_sdram_ctrl($/;"	i	module:sdram_top_apb
uart_receiver	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^module uart_receiver (clk, wb_rst_i, lcr, rf_pop, srx_pad_i, enable,$/;"	m
uart_regs	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^module uart_regs (clk,$/;"	m
uart_rfifo	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^module uart_rfifo (clk,$/;"	m
uart_rx	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , input   wire        uart_rx       \/\/ serial output$/;"	p	module:uart_top_apb
uart_rx	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^                uart_rx,$/;"	p	module:ysyxSoCASIC
uart_rx	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  input         uart_rx,$/;"	p	module:APBUart16550
uart_sync_flops	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^module uart_sync_flops$/;"	m
uart_tfifo	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^module uart_tfifo (clk,$/;"	m
uart_top_apb	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^module uart_top_apb ($/;"	m
uart_transmitter	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^module uart_transmitter (clk, wb_rst_i, lcr, tf_push, wb_dat_i, enable,$/;"	m
uart_tx	ysyxSoC/perip/uart16550/rtl/uart_top_apb.v	/^     , output  wire        uart_tx       \/\/ serial input$/;"	p	module:uart_top_apb
uart_tx	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        uart_tx$/;"	p	module:APBUart16550
uart_tx	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  output        uart_tx,$/;"	p	module:ysyxSoCASIC
unlikely	csrc/include/macro.h	/^#define unlikely(/;"	d
update_firtool	ysyxSoC/patch/update-firtool.sh	/^update_firtool() {$/;"	f
update_screen	csrc/mem/memory.cpp	/^static inline void update_screen() {$/;"	f	typeref:typename:void	file:
vaddr_ifetch	csrc/mem/memory.cpp	/^uint32_t vaddr_ifetch(uint32_t addr, int len) {$/;"	f	typeref:typename:uint32_t
vaddr_read	csrc/mem/memory.cpp	/^uint32_t vaddr_read(uint32_t addr, int len) {$/;"	f	typeref:typename:uint32_t
vaddr_write	csrc/mem/memory.cpp	/^void vaddr_write(uint32_t addr, int len, uint32_t data) {$/;"	f	typeref:typename:void
val	csrc/include/sim/sim.h	/^    uint32_t val;$/;"	m	union:__anoneae150c90308::__anoneae150c9040a	typeref:typename:uint32_t
valid	ysyxSoC/perip/flash/flash.v	/^  input             valid,$/;"	p	module:flash_read.flash_cmd
valid_o	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^    ,output              valid_o$/;"	p	module:sdram_axi_pmem_fifo2
verilog	ysyxSoC/Makefile	/^verilog: $(V_FILE_FINAL)$/;"	t
vga_b	ysyxSoC/perip/vga/vga_top_apb.v	/^  output [7:0]  vga_b,$/;"	p	module:vga_top_apb
vga_ctl_reg	csrc/mem/memory.cpp	/^uint32_t vga_ctl_reg = 0;$/;"	v	typeref:typename:uint32_t
vga_g	ysyxSoC/perip/vga/vga_top_apb.v	/^  output [7:0]  vga_g,$/;"	p	module:vga_top_apb
vga_hsync	ysyxSoC/perip/vga/vga_top_apb.v	/^  output        vga_hsync,$/;"	p	module:vga_top_apb
vga_r	ysyxSoC/perip/vga/vga_top_apb.v	/^  output [7:0]  vga_r,$/;"	p	module:vga_top_apb
vga_top_apb	ysyxSoC/perip/vga/vga_top_apb.v	/^module vga_top_apb($/;"	m
vga_update_screen	csrc/mem/memory.cpp	/^void vga_update_screen() {$/;"	f	typeref:typename:void
vga_valid	ysyxSoC/perip/vga/vga_top_apb.v	/^  output        vga_valid$/;"	p	module:vga_top_apb
vga_vsync	ysyxSoC/perip/vga/vga_top_apb.v	/^  output        vga_vsync,$/;"	p	module:vga_top_apb
vgactl_port_base	csrc/mem/memory.cpp	/^static uint32_t *vgactl_port_base = NULL;$/;"	v	typeref:typename:uint32_t *	file:
vlSymsp	obj_dir/VysyxSoCFull.h	/^    VysyxSoCFull__Syms* const vlSymsp;$/;"	m	class:VL_NOT_FINAL	typeref:typename:VysyxSoCFull__Syms * const
vlSymsp	obj_dir/VysyxSoCFull___024root.h	/^    VysyxSoCFull__Syms* const vlSymsp;$/;"	m	class:VysyxSoCFull___024root	typeref:typename:VysyxSoCFull__Syms * const
vlSymsp	obj_dir/VysyxSoCFull___024unit.h	/^    VysyxSoCFull__Syms* const vlSymsp;$/;"	m	class:VysyxSoCFull___024unit	typeref:typename:VysyxSoCFull__Syms * const
vmem	csrc/mem/memory.cpp	/^static void *vmem = NULL;$/;"	v	typeref:typename:void *	file:
waddr_s1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [23:0] waddr_s1;$/;"	r	module:sdramChisel
waitProcess	csrc/include/lightsss.h	/^  int waitProcess = 0;$/;"	m	class:LightSSS	typeref:typename:int
wakeup_child	csrc/lightsss.cpp	/^int LightSSS::wakeup_child(uint64_t cycles) {$/;"	f	class:LightSSS	typeref:typename:int
watchpoint	csrc/utils/sdb/watchpoint.cpp	/^typedef struct watchpoint {$/;"	s	file:
watchpoint.o	obj_dir/VysyxSoCFull.mk	/^watchpoint.o: \/home\/furiosa\/ysyx-workbench\/npc\/csrc\/utils\/sdb\/watchpoint.cpp$/;"	t
wave	Makefile	/^wave:$/;"	t
wave_record_start_time	csrc/sim/sim.cpp	/^static uint64_t wave_record_start_time = 0;$/;"	v	typeref:typename:uint64_t	file:
wb_ack_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output                           wb_ack_o;         \/\/ bus cycle acknowledge output$/;"	p	module:spi_top
wb_ack_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg                              wb_ack_o;$/;"	r	module:spi_top
wb_addr_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input [`UART_ADDR_WIDTH-1:0] wb_addr_i;$/;"	p	module:uart_regs
wb_addr_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [`UART_ADDR_WIDTH-1:0] wb_addr_i;$/;"	n	module:uart_regs
wb_adr_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                      [4:0] wb_adr_i;         \/\/ lower address bits$/;"	p	module:spi_top
wb_clk_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                            wb_clk_i;         \/\/ master clock input$/;"	p	module:spi_top
wb_cyc_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                            wb_cyc_i;         \/\/ valid bus cycle input$/;"	p	module:spi_top
wb_dat	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg                     [32-1:0] wb_dat;           \/\/ wb data out$/;"	r	module:spi_top
wb_dat_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                   [32-1:0] wb_dat_i;         \/\/ databus input$/;"	p	module:spi_top
wb_dat_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input [7:0]                  wb_dat_i;$/;"	p	module:uart_regs
wb_dat_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^wire [7:0]                  wb_dat_i;$/;"	n	module:uart_regs
wb_dat_i	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input [7:0]                       wb_dat_i;$/;"	p	module:uart_transmitter
wb_dat_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output                  [32-1:0] wb_dat_o;         \/\/ databus output$/;"	p	module:spi_top
wb_dat_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg                     [32-1:0] wb_dat_o;$/;"	r	module:spi_top
wb_dat_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^output [7:0]                 wb_dat_o;$/;"	p	module:uart_regs
wb_dat_o	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^reg [7:0]                   wb_dat_o;$/;"	r	module:uart_regs
wb_err_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output                           wb_err_o;         \/\/ termination w\/ error$/;"	p	module:spi_top
wb_int_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  output                           wb_int_o;         \/\/ interrupt request signal output$/;"	p	module:spi_top
wb_int_o	ysyxSoC/perip/spi/rtl/spi_top.v	/^  reg                              wb_int_o;$/;"	r	module:spi_top
wb_re	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        wb_re           =   ~we_i & wb_valid;$/;"	n	module:EF_PSRAM_CTRL_wb
wb_re_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input                        wb_re_i;$/;"	p	module:uart_regs
wb_rst_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                            wb_rst_i;         \/\/ synchronous active high reset$/;"	p	module:spi_top
wb_rst_i	ysyxSoC/perip/uart16550/rtl/uart_receiver.v	/^input				wb_rst_i;$/;"	p	module:uart_receiver
wb_rst_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input                        wb_rst_i;$/;"	p	module:uart_regs
wb_rst_i	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^input				wb_rst_i;$/;"	p	module:uart_rfifo
wb_rst_i	ysyxSoC/perip/uart16550/rtl/uart_tfifo.v	/^input                       wb_rst_i;$/;"	p	module:uart_tfifo
wb_rst_i	ysyxSoC/perip/uart16550/rtl/uart_transmitter.v	/^input                             wb_rst_i;$/;"	p	module:uart_transmitter
wb_sel_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                      [3:0] wb_sel_i;         \/\/ byte select inputs$/;"	p	module:spi_top
wb_stb_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                            wb_stb_i;         \/\/ stobe\/core select signal$/;"	p	module:spi_top
wb_valid	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        wb_valid        =   cyc_i & stb_i;$/;"	n	module:EF_PSRAM_CTRL_wb
wb_we	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire        wb_we           =   we_i & wb_valid;$/;"	n	module:EF_PSRAM_CTRL_wb
wb_we_i	ysyxSoC/perip/spi/rtl/spi_top.v	/^  input                            wb_we_i;          \/\/ write enable input$/;"	p	module:spi_top
wb_we_i	ysyxSoC/perip/uart16550/rtl/uart_regs.v	/^input                        wb_we_i;$/;"	p	module:uart_regs
wbu_cnt	vsrc/ysyx_24080018_IDU.v	/^  wire        wbu_cnt;$/;"	n	module:ysyx_24080018_IDU
wbu_csr_ready	vsrc/ysyx_24080018.v	/^wire idu_ifu_ready,exu_idu_ready,mem_exu_ready,wbu_mem_ready,csr_exu_ready,wbu_csr_ready;$/;"	n	module:NPCTRAP.ysyx_24080018
wbu_csr_ready	vsrc/ysyx_24080018_CSR.v	/^  input         wbu_csr_ready,$/;"	p	module:ysyx_24080018_CSR
wbu_csr_ready	vsrc/ysyx_24080018_GPR.v	/^  output        wbu_csr_ready,$/;"	p	module:ysyx_24080018_GPR
wbu_ifu_retire	vsrc/ysyx_24080018.v	/^wire wbu_ifu_retire;$/;"	n	module:NPCTRAP.ysyx_24080018
wbu_ifu_retire	vsrc/ysyx_24080018_GPR.v	/^	output				wbu_ifu_retire,$/;"	p	module:ysyx_24080018_GPR
wbu_ifu_retire	vsrc/ysyx_24080018_IFU.v	/^	input							wbu_ifu_retire,$/;"	p	module:ysyx_24080018_IFU
wbu_mem_ready	vsrc/ysyx_24080018.v	/^wire idu_ifu_ready,exu_idu_ready,mem_exu_ready,wbu_mem_ready,csr_exu_ready,wbu_csr_ready;$/;"	n	module:NPCTRAP.ysyx_24080018
wbu_mem_ready	vsrc/ysyx_24080018_GPR.v	/^  output        wbu_mem_ready,$/;"	p	module:ysyx_24080018_GPR
wbu_mem_ready	vsrc/ysyx_24080018_LSU.v	/^  input         wbu_mem_ready,$/;"	p	module:ysyx_24080018_LSU
wdata	vsrc/ysyx_24080018_CSR.v	/^  input  [31:0] wdata,$/;"	p	module:ysyx_24080018_CSR
wdata	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    wire [31:0] wdata = {byte3, byte2, byte1, byte0};$/;"	n	module:EF_PSRAM_CTRL_wb
wdata_reg	vsrc/ysyx_24080018_CSR.v	/^  reg [31:0] wdata_reg;$/;"	r	module:ysyx_24080018_CSR
wdata_reg_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [31:0] wdata_reg_r;$/;"	r	module:AXI4ToAPB
we	ysyxSoC/perip/sdram/sdram.v	/^  input        we,$/;"	p	module:sdram
we	ysyxSoC/perip/uart16550/rtl/raminfr.v	/^input we;$/;"	p	module:raminfr
we_i	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v	/^    input   wire        we_i,$/;"	p	module:EF_PSRAM_CTRL_wb
wen	vsrc/ysyx_24080018_GPR.v	/^	wire wen;$/;"	n	module:ysyx_24080018_GPR
width	ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v	/^parameter width         = 1;$/;"	c	module:uart_sync_flops
width	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  parameter width = 1$/;"	c	module:TriStateInBuf
wmask_byte	vsrc/ysyx_24080018_LSU.v	/^	wire [3:0] wmask_half,wmask_byte;$/;"	n	module:ysyx_24080018_LSU
wmask_half	vsrc/ysyx_24080018_LSU.v	/^	wire [3:0] wmask_half,wmask_byte;$/;"	n	module:ysyx_24080018_LSU
word0	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word0 = fifo[0];$/;"	n	module:uart_rfifo
word1	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word1 = fifo[1];$/;"	n	module:uart_rfifo
word10	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word10 = fifo[10];$/;"	n	module:uart_rfifo
word11	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word11 = fifo[11];$/;"	n	module:uart_rfifo
word12	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word12 = fifo[12];$/;"	n	module:uart_rfifo
word13	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word13 = fifo[13];$/;"	n	module:uart_rfifo
word14	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word14 = fifo[14];$/;"	n	module:uart_rfifo
word15	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word15 = fifo[15];$/;"	n	module:uart_rfifo
word2	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word2 = fifo[2];$/;"	n	module:uart_rfifo
word3	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word3 = fifo[3];$/;"	n	module:uart_rfifo
word4	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word4 = fifo[4];$/;"	n	module:uart_rfifo
word5	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word5 = fifo[5];$/;"	n	module:uart_rfifo
word6	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word6 = fifo[6];$/;"	n	module:uart_rfifo
word7	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word7 = fifo[7];$/;"	n	module:uart_rfifo
word8	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word8 = fifo[8];$/;"	n	module:uart_rfifo
word9	ysyxSoC/perip/uart16550/rtl/uart_rfifo.v	/^wire	[2:0]	word9 = fifo[9];$/;"	n	module:uart_rfifo
word_remain	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [3:0]  word_remain;$/;"	r	module:sdramChisel
word_remain_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [3:0]  word_remain_1;$/;"	r	module:sdramChisel
wp_check	csrc/utils/sdb/watchpoint.cpp	/^void wp_check() {$/;"	f	typeref:typename:void
wp_iterate	csrc/utils/sdb/watchpoint.cpp	/^void wp_iterate() {$/;"	f	typeref:typename:void
wp_pool	csrc/utils/sdb/watchpoint.cpp	/^static WP wp_pool[NR_WP] = {};$/;"	v	typeref:typename:WP[]	file:
wp_remove	csrc/utils/sdb/watchpoint.cpp	/^void wp_remove(int no) {$/;"	f	typeref:typename:void
wp_watch	csrc/utils/sdb/watchpoint.cpp	/^void wp_watch(char *args,uint32_t res) {$/;"	f	typeref:typename:void
wr	ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v	/^    input   wire            wr,$/;"	p	module:PSRAM_WRITER
wr_ptr	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^reg [ADDR_W-1:0]        wr_ptr;$/;"	r	module:sdram_axi_pmem_fifo2
wr_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire wr_w    = write_active_w && axi_wvalid_i;$/;"	n	module:sdram_axi_pmem
wrap	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap;$/;"	r	module:Queue2_AXI4BundleAR
wrap	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap;$/;"	r	module:Queue2_AXI4BundleAW
wrap	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap;$/;"	r	module:Queue2_AXI4BundleR
wrap	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap;$/;"	r	module:Queue2_AXI4BundleW
wrap	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg        wrap;$/;"	r	module:Queue2_AXI4BundleB
wrap_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap_1;$/;"	r	module:Queue2_AXI4BundleAR
wrap_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap_1;$/;"	r	module:Queue2_AXI4BundleAW
wrap_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap_1;$/;"	r	module:Queue2_AXI4BundleR
wrap_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg         wrap_1;$/;"	r	module:Queue2_AXI4BundleW
wrap_1	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg        wrap_1;$/;"	r	module:Queue2_AXI4BundleB
write_active_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire write_active_w  = (axi_awvalid_i || req_wr_q) && !req_rd_q && req_fifo_accept_w && (write_p/;"	n	module:sdram_axi_pmem
write_prio_w	ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v	/^wire write_prio_w   = ((req_prio_q  & !req_hold_rd_q) | req_hold_wr_q);$/;"	n	module:sdram_axi_pmem
wstrb_reg_r	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^  reg  [3:0]  wstrb_reg_r;$/;"	r	module:AXI4ToAPB
x10	vsrc/ysyx_24080018.v	/^import "DPI-C" function void NPCTRAP(input int unsigned pc, input int x10);$/;"	p	function:NPCTRAP
ysyxSoCASIC	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ysyxSoCASIC($/;"	m
ysyxSoCFull	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ysyxSoCFull($/;"	m
ysyxSoCFull__DOT____Vcellinp__flash__ss	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT____Vcellinp__flash__ss;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT___asic_spi_mosi	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT___asic_spi_mosi;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT___asic_spi_sck	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT___asic_spi_sck;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT___asic_spi_ss	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT___asic_spi_ss;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT____Vcellinp__cpu__reset	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT____Vcellinp__cpu__reset;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT___apbdelay_delayer_in_prdata	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT___apbdelay_delayer_in_prdata;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT___apbdelay_delayer_in_pready	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT___apbdelay_delayer_in_pready;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT___apbxbar_auto_anon_out_1_penable	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT___apbxbar_auto_anon_out_1_penable;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT___apbxbar_auto_anon_out_1_psel	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT___apbxbar_auto_anon_out_1_psel;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT___axi42apb_auto_out_psel	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT___axi42apb_auto_out_psel;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT___axi42apb_auto_out_pstrb	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT___axi42apb_auto_out_pstrb;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__apbxbar__DOT__sel_2;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__accept_read	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__accept_read;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__accept_write	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__accept_write;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__araddr_reg_r	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__araddr_reg_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__awaddr_reg_r	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__awaddr_reg_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__bid_reg	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__bid_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__is_write	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__is_write;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__is_write_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__is_write_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__nodeIn_bvalid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__nodeIn_bvalid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__nodeIn_rdata_r	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__nodeIn_rdata_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__nodeIn_rvalid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__nodeIn_rvalid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__resp_hold	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__resp_hold;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__resp_hold_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__resp_hold_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__rid_reg	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__rid_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__state	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__state;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__unnamedblk1__DOT___GEN	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__unnamedblk1__DOT___GEN;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__wdata_reg_r	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__wdata_reg_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__wstrb_reg_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__axi42apb__DOT__wstrb_reg_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__do_enq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__do_enq;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__empty	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__empty;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__full;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__maybe_full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__maybe_full/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__ptr_match	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__ptr_match;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__ram_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<CData\/*5:0*\/, 2> ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<CData,2>
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__unnamedblk1__DOT__do_deq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__unnamedblk/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__wrap	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__wrap;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__wrap_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_bdeq_q__DOT__wrap_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT___ram_ext_R0_data	obj_dir/VysyxSoCFull___024root.h	/^        QData\/*38:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT___ram_ext_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:QData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__do_enq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__do_enq;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__empty	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__empty;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__full;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__maybe_full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__maybe_full/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__ptr_match	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__ptr_match;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__ram_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<QData\/*38:0*\/, 2> ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<QData,2>
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__unnamedblk1__DOT__do_deq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__unnamedblk/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__wrap	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__wrap;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__wrap_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeIn_rdeq_q__DOT__wrap_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT___ram_ext_R0_data	obj_dir/VysyxSoCFull___024root.h	/^        QData\/*46:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT___ram_ex/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:QData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__do_enq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__do_enq;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__empty	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__empty;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__full;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__maybe_full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__maybe_fu/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__ptr_match	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__ptr_matc/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__ram_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<QData\/*46:0*\/, 2> ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<QData,2>
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__unnamedblk1__DOT__do_deq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__unnamedb/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__wrap	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__wrap;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__wrap_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_ardeq_q__DOT__wrap_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT___ram_ext_R0_data	obj_dir/VysyxSoCFull___024root.h	/^        QData\/*46:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT___ram_ex/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:QData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__do_enq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__do_enq;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__empty	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__empty;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__full;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__maybe_full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__maybe_fu/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__ptr_match	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__ptr_matc/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__ram_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<QData\/*46:0*\/, 2> ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<QData,2>
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__unnamedblk1__DOT__do_deq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__unnamedb/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__wrap	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__wrap;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__wrap_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_awdeq_q__DOT__wrap_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT___ram_ext_R0_data	obj_dir/VysyxSoCFull___024root.h	/^        QData\/*35:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT___ram_ext/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:QData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__do_enq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__do_enq;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__empty	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__empty;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__full;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__maybe_full	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__maybe_ful/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__ptr_match	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__ptr_match/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__ram_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<QData\/*35:0*\/, 2> ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<QData,2>
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__unnamedblk1__DOT__do_deq	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__unnamedbl/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__wrap	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__wrap;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__wrap_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__axi4buf__DOT__nodeOut_wdeq_q__DOT__wrap_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT___bridge_io_lsu_respValid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT___bridge_io_lsu_respValid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT___cpu_io_ifu_reqValid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT___cpu_io_ifu_reqValid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT___cpu_io_lsu_reqValid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT___cpu_io_lsu_reqValid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT___cpu_io_lsu_size	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT___cpu_io_lsu_size;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT____VdfgTmp_h1913f264__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT____VdfgTmp_h1913f264__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___instReturn_T	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___instReturn_T;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_lsu_respValid_T	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_lsu_respValid_T;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_arvalid_T	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_arvalid_T;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_arvalid_T_2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_arvalid_T_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_awvalid_T_2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_awvalid_T_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_awvalid_T_3	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_awvalid_T_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_wvalid_T	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_wvalid_T;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_wvalid_T_2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___io_master_wvalid_T_2/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___lsuRead_T_2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT___lsuRead_T_2;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__io_ifu_rdata_r	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__io_ifu_rdata_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__io_master_bready_0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__io_master_bready_0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__isValidLoad	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__isValidLoad;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__isValidStore	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__isValidStore;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__lsuRead	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__lsuRead;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__stateD	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__stateD;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__stateI	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__stateI;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___stateD_T_21	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___st/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___stateD_T_22	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___st/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___stateD_T_24	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___st/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___stateD_T_30	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__bridge__DOT__unnamedblk1__DOT___st/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ControlHazard	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ControlHazard;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__addr_lsu	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__addr_lsu;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__alu_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__alu_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__auipc	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__auipc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_cnt_reg	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_cnt_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_exu_ready_reg	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_exu_ready_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_imm_reg	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*11:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_imm_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_wbu_valid_reg	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__csr_wbu_valid_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__cstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__cstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__marchid	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__marchid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mcause	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mcause;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mcycle	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mcycle;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mcycleh	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mcycleh;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mepc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mepc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mstatus	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mstatus;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mtvec	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mtvec;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mvendorid	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__mvendorid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__nstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__nstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__rdata_reg	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__rdata_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__temp	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__temp;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__wdata_reg	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr__DOT__wdata_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr_imm	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*11:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__csr_imm;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__data_store	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__data_store;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_h2fe289c7__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_h2fe/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_h7a7a4062__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_h7a7/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_hae59ac92__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_hae5/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_hb029f2e2__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT____VdfgTmp_hb02/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT___br_taken	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT___br_taken;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__alu_a	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__alu_a;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__alu_b	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__alu_b;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__cstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__cstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__nstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu__DOT__nstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_csr_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_csr_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_csr_valid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_csr_valid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_ebreak	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_ebreak;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_lsu_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_lsu_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_mem_valid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_mem_valid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_pc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_pc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_waddr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_waddr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_wbu_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_wbu_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_wdata	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__exu_wdata;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__cstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__cstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__nstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__nstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__rf	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<IData\/*31:0*\/, 32> ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DO/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlUnpacked<IData,32>
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__unnamedblk1__DOT__i	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__gpr__DOT__unnamedblk1__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__IType	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__IType;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__UType	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__UType;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT____VdfgTmp_hcaa94f0b__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT____VdfgTmp_hcaa/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__csr_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__csr_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__cstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__cstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__imm	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__imm;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__nstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__nstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__pc_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu__DOT__pc_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_csr_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_csr_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_ebreak	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_ebreak;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_lsu_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_lsu_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_pc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_pc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_waddr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_waddr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_wbu_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__idu_wbu_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT____VdfgTmp_h058a3770__0	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT____VdfgTmp_h05/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__bxx	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__bxx;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__cstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__cstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__nstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__nstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__prev_idle	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__prev_idle;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__target_pc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__target_pc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__temp_pc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu__DOT__temp_pc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu_idu_valid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu_idu_valid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu_pc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ifu_pc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__imm	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__imm;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ins_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*5:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__ins_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__inst	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__inst;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__jal	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__jal;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__jalr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__jalr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__load	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__load;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT____VdfgTmp_hcdba60d5__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT____VdfgTmp_hcdb/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT____VdfgTmp_he6cb2ab3__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT____VdfgTmp_he6c/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__byte_sel	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__byte_sel;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__cstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__cstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__half_sel	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__half_sel;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__load	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__load;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__nstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__nstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__store	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lsu__DOT__store;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lui	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__lui;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_ebreak	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_ebreak;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_pc	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_pc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_waddr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_waddr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_wbu_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_wbu_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_wbu_valid	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_wbu_valid;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_wdata	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__mem_wdata;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__pc_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__pc_cnt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__raddr1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__raddr1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__raddr2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__raddr2;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__rdata1	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__rdata1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__rdata2	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__rdata2;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__wbu_ifu_retire	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu__DOT__cpu__DOT__wbu_ifu_retire;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_2	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_3	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_4	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_5	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_6	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_7	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_8	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__sync_9	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__cpu_reset_chain__DOT__output_chain__DOT__syn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT____Vcellinp__u_sdram_ctrl__inport_wr_i	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT____Vcellinp__u_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__is_write	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__is_write;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__state	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__state;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__ack_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__active_row_q	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<SData\/*12:0*\/, 4> ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlUnpacked<SData,4>
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__addr_q	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*12:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__bank_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__cke_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__command_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__data_buffer_q	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__data_q	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__data_rd_en_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__dbg_state	obj_dir/VysyxSoCFull___024root.h	/^        VlWide<3>\/*79:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_c/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlWide<3>
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__delay_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__delay_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__delay_state_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__dqm_buffer_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__dqm_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__idx	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__next_state_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__ram_addr_w	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__ram_rd_w	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__ram_req_w	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__ram_write_data_w	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__rd_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__refresh_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__refresh_timer_q	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*16:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__row_open_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__sample_data0_q	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__sample_data_q	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__sdram_data_in_w	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__state_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__target_state_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__DOT__target_state_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lsdram_apb__DOT__msdram__DOT__u_sdram_ctrl__/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_penable	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_penable;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_pstrb	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_pstrb;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_pwdata	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_pwdata;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_pwrite	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT____Vcellinp__mspi__in_pwrite;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_in_prdata	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_in_prdata;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_in_pready	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_in_pready;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_spi_irq_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT___mspi_spi_irq_out;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__cmd_state	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__cmd_state;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT____Vcellinp__shift__latch	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT____Vce/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT____VdfgTmp_h6152773c__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT____Vdf/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT____VdfgTmp_hd1270a29__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT____Vdf/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__clgen__DOT__cnt	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__clge/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__clgen__DOT__cnt_zero	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__clgen/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__ctrl	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*13:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__ctrl/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__divider	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__divi/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__neg_edge	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__neg_e/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__pos_edge	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__pos_e/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT____VdfgTmp_h70f6fa58__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT__cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT__data	obj_dir/VysyxSoCFull___024root.h	/^        VlWide<4>\/*127:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlWide<4>
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT__rx_bit_pos	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT__rx_clk	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift__DOT__tx_clk	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__shift/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__ss	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__ss;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__tip	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__tip;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__wb_dat	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi__DOT__u0_spi_top__DOT__wb_d/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_psel	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__mspi_in_psel;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__spi_ack	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__spi_ack;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__lspi__DOT__spi_state	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__lspi__DOT__spi_state;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT____VdfgTmp_h75460ee5__0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT____VdfgTm/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cnt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cn/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_va/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__counter_t	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*9:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__counter_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__delayed_modem_signals	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__delayed_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dl	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dl;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dlc	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dlc;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__enable	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__enable;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fcr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fcr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fifo_read	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fifo_rea/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fifo_write	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fifo_wri/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__i_uart_sync_flops__DOT__flop_0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__i_uart_s/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ier	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ier;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir_read	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir_read/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7_d;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask_condition	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_pnd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_p/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msi_reset	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msi_rese/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr_read	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr_read/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_pnd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<CData\/*2:0*\/, 16> ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Ureg/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlUnpacked<CData,16>
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<CData\/*7:0*\/, 16> ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Ureg/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlUnpacked<CData,16>
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top_plus_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_in	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16_eq_0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16_eq_7	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16_minus_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_data_in	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*10:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receive/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push_q	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rframing_error	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_error	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_xor	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rshift	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50408	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*9:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_count	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_count/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_overrun	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_overr/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_pop	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_pop;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_push_pulse	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_push_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_pnd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rx_reset	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rx_reset/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__scratch	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__scratch;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_in	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_i/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_o/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__srx_pad	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__srx_pad;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__start_dlc	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__start_dl/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_count	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_count/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_push	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_push;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_pnd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_pnd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_p/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*4:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__bottom	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<CData\/*7:0*\/, 16> ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Ureg/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:VlUnpacked<CData,16>
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top_plus_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__parity_xor	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__shift_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*6:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_data_in	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_data_out	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_overrun	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_pop	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmit/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__trigger_level	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__trigger_/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tstate	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tstate;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50308	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tx_reset	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tx_reset/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__interrupt	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__interrupt;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w_reg	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_dat8_w_reg;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_re	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_re;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50108	typeref:typename:CData
ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_we	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__reg_we;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50208	typeref:typename:CData
ysyxSoCFull__DOT__flash__DOT__addr	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*23:0*\/ ysyxSoCFull__DOT__flash__DOT__addr;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__flash__DOT__cmd	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__flash__DOT__cmd;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__flash__DOT__counter	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*7:0*\/ ysyxSoCFull__DOT__flash__DOT__counter;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__flash__DOT__data	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__flash__DOT__data;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__flash__DOT__data_bswap	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__flash__DOT__data_bswap;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__flash__DOT__rdata	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*31:0*\/ ysyxSoCFull__DOT__flash__DOT__rdata;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__flash__DOT__state	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*2:0*\/ ysyxSoCFull__DOT__flash__DOT__state;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCFull__DOT__sdram__DOT__REG	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*15:0*\/ ysyxSoCFull__DOT__sdram__DOT__REG;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__sdram__DOT___rowReg_ext_R0_data	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*12:0*\/ ysyxSoCFull__DOT__sdram__DOT___rowReg_ext_R0_data;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__sdram__DOT__di_REG	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__sdram__DOT__di_REG;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
ysyxSoCFull__DOT__sdram__DOT__mem_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<SData\/*15:0*\/, 16777216> ysyxSoCFull__DOT__sdram__DOT__mem_ext__DOT__Memory/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<SData,16777216>
ysyxSoCFull__DOT__sdram__DOT__mem_ext__DOT___R0_addr_d0	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*23:0*\/ ysyxSoCFull__DOT__sdram__DOT__mem_ext__DOT___R0_addr_d0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__sdram__DOT__mem_ext__DOT___R0_en_d0	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*0:0*\/ ysyxSoCFull__DOT__sdram__DOT__mem_ext__DOT___R0_en_d0;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
ysyxSoCFull__DOT__sdram__DOT__mode	obj_dir/VysyxSoCFull___024root.h	/^        SData\/*12:0*\/ ysyxSoCFull__DOT__sdram__DOT__mode;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:SData
ysyxSoCFull__DOT__sdram__DOT__r	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*1:0*\/ ysyxSoCFull__DOT__sdram__DOT__r;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
ysyxSoCFull__DOT__sdram__DOT__raddr_s1	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*23:0*\/ ysyxSoCFull__DOT__sdram__DOT__raddr_s1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__sdram__DOT__rowReg_ext__DOT__Memory	obj_dir/VysyxSoCFull___024root.h	/^        VlUnpacked<SData\/*12:0*\/, 4> ysyxSoCFull__DOT__sdram__DOT__rowReg_ext__DOT__Memory;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50808	typeref:typename:VlUnpacked<SData,4>
ysyxSoCFull__DOT__sdram__DOT__waddr_s1	obj_dir/VysyxSoCFull___024root.h	/^        IData\/*23:0*\/ ysyxSoCFull__DOT__sdram__DOT__waddr_s1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50708	typeref:typename:IData
ysyxSoCFull__DOT__sdram__DOT__word_remain	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__sdram__DOT__word_remain;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50608	typeref:typename:CData
ysyxSoCFull__DOT__sdram__DOT__word_remain_1	obj_dir/VysyxSoCFull___024root.h	/^        CData\/*3:0*\/ ysyxSoCFull__DOT__sdram__DOT__word_remain_1;$/;"	m	struct:VysyxSoCFull___024root::__anonda1fbce50508	typeref:typename:CData
ysyxSoCTop	ysyxSoC/ready-to-run/D-stage/ysyxSoCFull.v	/^module ysyxSoCTop($/;"	m
ysyx_24080018	vsrc/ysyx_24080018.v	/^module ysyx_24080018($/;"	m	function:NPCTRAP
ysyx_24080018_CSR	vsrc/ysyx_24080018_CSR.v	/^module ysyx_24080018_CSR($/;"	m
ysyx_24080018_EXU	vsrc/ysyx_24080018_EXU.v	/^module ysyx_24080018_EXU($/;"	m
ysyx_24080018_GPR	vsrc/ysyx_24080018_GPR.v	/^module ysyx_24080018_GPR($/;"	m
ysyx_24080018_IDU	vsrc/ysyx_24080018_IDU.v	/^module ysyx_24080018_IDU ($/;"	m
ysyx_24080018_IFU	vsrc/ysyx_24080018_IFU.v	/^module ysyx_24080018_IFU( $/;"	m
ysyx_24080018_LSU	vsrc/ysyx_24080018_LSU.v	/^module ysyx_24080018_LSU ($/;"	m
~ForkShareMemory	csrc/lightsss.cpp	/^ForkShareMemory::~ForkShareMemory() {$/;"	f	class:ForkShareMemory
~VysyxSoCFull	obj_dir/VysyxSoCFull.cpp	/^VysyxSoCFull::~VysyxSoCFull() {$/;"	f	class:VysyxSoCFull
~VysyxSoCFull__Syms	obj_dir/VysyxSoCFull__Syms.cpp	/^VysyxSoCFull__Syms::~VysyxSoCFull__Syms()$/;"	f	class:VysyxSoCFull__Syms
~VysyxSoCFull___024root	obj_dir/VysyxSoCFull___024root__Slow.cpp	/^VysyxSoCFull___024root::~VysyxSoCFull___024root() {$/;"	f	class:VysyxSoCFull___024root
~VysyxSoCFull___024unit	obj_dir/VysyxSoCFull___024unit__Slow.cpp	/^VysyxSoCFull___024unit::~VysyxSoCFull___024unit() {$/;"	f	class:VysyxSoCFull___024unit
此项目为 ysyx_24080018 个人搭建的 CPU。	README.md	/^## 此项目为 ysyx_24080018 个人搭建的 CPU。$/;"	s	chapter:my_cpu
