Analysis & Synthesis report for pdm_to_pcm
Mon Nov 25 22:49:56 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 16. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 17. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 18. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 19. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 20. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 21. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 22. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 23. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 24. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
 25. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 26. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 27. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 28. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 29. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 30. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 31. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 32. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 33. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
 34. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 35. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 36. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 37. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 38. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 39. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 40. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 41. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 42. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
 43. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 44. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 45. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 46. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 47. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 48. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 49. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 50. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 51. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
 52. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 53. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 54. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 55. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 56. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 57. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 58. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 59. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 60. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
 61. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 62. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 63. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 64. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 65. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 66. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 67. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 68. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 69. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
 70. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 71. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 72. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 73. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 74. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 75. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 76. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 77. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 78. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
 79. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 80. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 81. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 82. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 83. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 84. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 85. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 86. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 87. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
 88. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 89. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 90. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 91. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 92. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 93. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 94. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 95. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 96. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component
 97. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 98. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 99. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
100. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
101. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
102. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
103. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
104. Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
105. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component
106. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
107. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
108. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
109. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
110. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
111. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
112. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
113. Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
114. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component
115. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
116. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
117. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
118. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
119. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
120. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
121. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
122. Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
123. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component
124. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
125. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
126. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
127. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
128. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
129. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
130. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
131. Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
132. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component
133. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
134. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
135. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
136. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
137. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
138. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
139. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
140. Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
141. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component
142. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
143. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
144. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
145. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
146. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
147. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
148. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
149. Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
150. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component
151. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
152. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
153. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
154. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
155. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
156. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
157. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
158. Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
159. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component
160. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
161. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
162. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
163. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
164. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
165. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
166. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
167. Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
168. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component
169. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
170. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
171. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
172. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
173. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
174. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
175. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
176. Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
177. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component
178. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
179. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
180. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
181. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
182. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
183. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
184. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
185. Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
186. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component
187. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
188. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
189. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
190. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
191. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
192. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
193. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
194. Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
195. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component
196. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
197. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
198. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
199. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
200. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
201. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
202. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
203. Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
204. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component
205. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
206. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
207. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
208. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
209. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
210. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
211. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
212. Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
213. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component
214. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
215. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
216. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
217. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
218. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
219. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
220. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
221. Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
222. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component
223. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
224. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
225. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
226. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
227. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
228. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
229. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
230. Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
231. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component
232. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
233. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
234. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
235. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
236. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
237. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
238. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
239. Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
240. Source assignments for accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated|altsyncram_iv71:altsyncram2
241. Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm
242. Parameter Settings for User Entity Instance: gen_ACC_clk:gpc
243. Parameter Settings for User Entity Instance: accum:module_gen[0].accum_i
244. Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
245. Parameter Settings for User Entity Instance: accum:module_gen[1].accum_i
246. Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
247. Parameter Settings for User Entity Instance: accum:module_gen[2].accum_i
248. Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
249. Parameter Settings for User Entity Instance: accum:module_gen[3].accum_i
250. Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
251. Parameter Settings for User Entity Instance: accum:module_gen[4].accum_i
252. Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
253. Parameter Settings for User Entity Instance: accum:module_gen[5].accum_i
254. Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
255. Parameter Settings for User Entity Instance: accum:module_gen[6].accum_i
256. Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
257. Parameter Settings for User Entity Instance: accum:module_gen[7].accum_i
258. Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
259. Parameter Settings for User Entity Instance: accum:module_gen[8].accum_i
260. Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
261. Parameter Settings for User Entity Instance: accum:module_gen[9].accum_i
262. Parameter Settings for User Entity Instance: fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component
263. Parameter Settings for User Entity Instance: accum:module_gen[10].accum_i
264. Parameter Settings for User Entity Instance: fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component
265. Parameter Settings for User Entity Instance: accum:module_gen[11].accum_i
266. Parameter Settings for User Entity Instance: fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component
267. Parameter Settings for User Entity Instance: accum:module_gen[12].accum_i
268. Parameter Settings for User Entity Instance: fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component
269. Parameter Settings for User Entity Instance: accum:module_gen[13].accum_i
270. Parameter Settings for User Entity Instance: fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component
271. Parameter Settings for User Entity Instance: accum:module_gen[14].accum_i
272. Parameter Settings for User Entity Instance: fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component
273. Parameter Settings for User Entity Instance: accum:module_gen[15].accum_i
274. Parameter Settings for User Entity Instance: fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component
275. Parameter Settings for User Entity Instance: accum:module_gen[16].accum_i
276. Parameter Settings for User Entity Instance: fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component
277. Parameter Settings for User Entity Instance: accum:module_gen[17].accum_i
278. Parameter Settings for User Entity Instance: fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component
279. Parameter Settings for User Entity Instance: accum:module_gen[18].accum_i
280. Parameter Settings for User Entity Instance: fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component
281. Parameter Settings for User Entity Instance: accum:module_gen[19].accum_i
282. Parameter Settings for User Entity Instance: fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component
283. Parameter Settings for User Entity Instance: accum:module_gen[20].accum_i
284. Parameter Settings for User Entity Instance: fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component
285. Parameter Settings for User Entity Instance: accum:module_gen[21].accum_i
286. Parameter Settings for User Entity Instance: fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component
287. Parameter Settings for User Entity Instance: accum:module_gen[22].accum_i
288. Parameter Settings for User Entity Instance: fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component
289. Parameter Settings for User Entity Instance: accum:module_gen[23].accum_i
290. Parameter Settings for User Entity Instance: fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component
291. Parameter Settings for User Entity Instance: accum:module_gen[24].accum_i
292. Parameter Settings for User Entity Instance: fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component
293. Parameter Settings for Inferred Entity Instance: accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0
294. dcfifo Parameter Settings by Entity Instance
295. altshift_taps Parameter Settings by Entity Instance
296. Port Connectivity Checks: "spi_slave:spislv"
297. Post-Synthesis Netlist Statistics for Top Partition
298. Elapsed Time Per Partition
299. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 25 22:49:56 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; pdm_to_pcm                                  ;
; Top-level Entity Name              ; pdm_to_pcm                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,444                                       ;
;     Total combinational functions  ; 1,866                                       ;
;     Dedicated logic registers      ; 2,478                                       ;
; Total registers                    ; 2478                                        ;
; Total pins                         ; 32                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 31,925                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; pdm_to_pcm         ; pdm_to_pcm         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; pdm_to_pcm.v                     ; yes             ; User Verilog HDL File        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v               ;         ;
; spi_slave.v                      ; yes             ; User Verilog HDL File        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v                ;         ;
; accum.v                          ; yes             ; User Verilog HDL File        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v                    ;         ;
; fifo2.v                          ; yes             ; User Wizard-Generated File   ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v                    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc      ;         ;
; db/dcfifo_csi1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf         ;         ;
; db/a_graycounter_g26.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_g26.tdf   ;         ;
; db/a_graycounter_cgb.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_cgb.tdf   ;         ;
; db/altsyncram_lf51.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_lf51.tdf     ;         ;
; db/alt_synch_pipe_l9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf  ;         ;
; db/dffpipe_6v8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_6v8.tdf         ;         ;
; db/alt_synch_pipe_m9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf  ;         ;
; db/dffpipe_7v8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_7v8.tdf         ;         ;
; db/cmpr_4h5.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_4h5.tdf            ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc    ;         ;
; db/shift_taps_bkl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/shift_taps_bkl.tdf      ;         ;
; db/altsyncram_iv71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_iv71.tdf     ;         ;
; db/cntr_97f.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_97f.tdf            ;         ;
; db/cmpr_krb.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_krb.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 3,444                  ;
;                                             ;                        ;
; Total combinational functions               ; 1866                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 950                    ;
;     -- 3 input functions                    ; 150                    ;
;     -- <=2 input functions                  ; 766                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1476                   ;
;     -- arithmetic mode                      ; 390                    ;
;                                             ;                        ;
; Total registers                             ; 2478                   ;
;     -- Dedicated logic registers            ; 2478                   ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 32                     ;
; Total memory bits                           ; 31925                  ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; gen_ACC_clk:gpc|outclk ;
; Maximum fan-out                             ; 1278                   ;
; Total fan-out                               ; 15552                  ;
; Average fan-out                             ; 3.36                   ;
+---------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                        ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |pdm_to_pcm                               ; 1866 (266)          ; 2478 (273)                ; 31925       ; 0          ; 0            ; 0       ; 0         ; 32   ; 0            ; 0          ; |pdm_to_pcm                                                                                                                                ; pdm_to_pcm         ; work         ;
;    |accum:module_gen[0].accum_i|          ; 36 (17)             ; 17 (9)                    ; 6325        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i                                                                                                    ; accum              ; work         ;
;       |altshift_taps:buffer_rtl_0|        ; 19 (0)              ; 8 (0)                     ; 6325        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0                                                                         ; altshift_taps      ; work         ;
;          |shift_taps_bkl:auto_generated|  ; 19 (0)              ; 8 (0)                     ; 6325        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated                                           ; shift_taps_bkl     ; work         ;
;             |altsyncram_iv71:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 6325        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated|altsyncram_iv71:altsyncram2               ; altsyncram_iv71    ; work         ;
;             |cntr_97f:cntr1|              ; 19 (17)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated|cntr_97f:cntr1                            ; cntr_97f           ; work         ;
;                |cmpr_krb:cmpr4|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated|cntr_97f:cntr1|cmpr_krb:cmpr4             ; cmpr_krb           ; work         ;
;    |accum:module_gen[10].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[10].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[11].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[11].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[12].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[12].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[13].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[13].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[14].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[14].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[15].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[15].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[16].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[16].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[17].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[17].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[18].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[18].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[19].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[19].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[1].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[20].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[20].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[21].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[21].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[22].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[22].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[23].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[23].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[24].accum_i|         ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[24].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[2].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[2].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[3].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[3].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[4].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[4].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[5].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[5].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[6].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[6].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[7].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[7].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[8].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[8].accum_i                                                                                                    ; accum              ; work         ;
;    |accum:module_gen[9].accum_i|          ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[9].accum_i                                                                                                    ; accum              ; work         ;
;    |fifo2:module_gen[0].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[10].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[11].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[12].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[13].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[14].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[15].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[16].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[17].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[18].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[19].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[1].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[20].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[21].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[22].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[23].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[24].fifo_i|          ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[2].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[3].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[4].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[5].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[6].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[7].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[8].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[9].fifo_i|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i                                                                                                     ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 45 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|     ; 45 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                  ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p| ; 14 (14)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                      ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p| ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                      ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                       ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6  ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|  ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                       ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|     ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9  ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                         ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                         ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                          ; cmpr_4h5           ; work         ;
;    |gen_ACC_clk:gpc|                      ; 13 (13)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|gen_ACC_clk:gpc                                                                                                                ; gen_ACC_clk        ; work         ;
;    |spi_slave:spislv|                     ; 18 (18)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|spi_slave:spislv                                                                                                               ; spi_slave          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated|altsyncram_iv71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 253          ; 25           ; 253          ; 25           ; 6325 ; None ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM          ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[9].fifo_i  ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[10].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[11].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[12].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[13].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[14].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[15].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[16].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[17].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[18].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[19].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[20].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[21].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[22].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[23].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[24].fifo_i ; fifo2.v         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 800                                                                                                ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2478  ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 848   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0  ; 6       ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0  ; 5       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6     ; 3       ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 5       ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9     ; 3       ;
; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 100                                                                              ;         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+---------------------------------------------+------------------------------------------+------------+
; Register Name                               ; Megafunction                             ; Type       ;
+---------------------------------------------+------------------------------------------+------------+
; accum:module_gen[0].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[1].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[2].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[3].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[4].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[5].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[6].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[7].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[8].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[9].accum_i|buffer[1..255]  ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[10].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[11].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[12].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[13].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[14].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[15].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[16].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[17].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[18].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[19].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[20].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[21].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[22].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[23].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[24].accum_i|buffer[1..255] ; accum:module_gen[0].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------+------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pdm_to_pcm|mic_counter[3]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|bitcnt[2]           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[5] ;
; 26:1               ; 8 bits    ; 136 LEs       ; 136 LEs              ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_data_to_send[3]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0|shift_taps_bkl:auto_generated|altsyncram_iv71:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; BIT_WIDTH          ; 8     ; Signed Integer                                ;
; NUM_MICS           ; 25    ; Signed Integer                                ;
; PDM_CLK_DEC_FACTOR ; 12    ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_ACC_clk:gpc ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; DEC_FACTOR_DIV2 ; 64    ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[0].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[1].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[2].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[3].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[4].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[5].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[6].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[7].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[8].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[9].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[10].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[11].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[12].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[13].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[14].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[15].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[16].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[17].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[18].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[19].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[20].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[21].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[22].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[23].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[24].accum_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                   ;
; BIT_WIDTH      ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                               ;
; TAP_DISTANCE   ; 255            ; Untyped                                                               ;
; WIDTH          ; 25             ; Untyped                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                               ;
; CBXI_PARAMETER ; shift_taps_bkl ; Untyped                                                               ;
+----------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                     ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 25                                                  ;
; Entity Instance            ; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[9].fifo_i|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[10].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[11].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[12].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[13].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[14].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[15].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[16].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[17].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[18].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[19].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[20].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[21].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[22].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[23].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
; Entity Instance            ; fifo2:module_gen[24].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 8                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
+----------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                 ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 1                                                      ;
; Entity Instance            ; accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                      ;
;     -- TAP_DISTANCE        ; 255                                                    ;
;     -- WIDTH               ; 25                                                     ;
+----------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spislv"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; byteReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receivedData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 2478                        ;
;     ENA               ; 839                         ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 1                           ;
;     plain             ; 1629                        ;
; cycloneiii_lcell_comb ; 1866                        ;
;     arith             ; 390                         ;
;         2 data inputs ; 365                         ;
;         3 data inputs ; 25                          ;
;     normal            ; 1476                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 127                         ;
;         2 data inputs ; 273                         ;
;         3 data inputs ; 125                         ;
;         4 data inputs ; 950                         ;
; cycloneiii_ram_block  ; 225                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Nov 25 22:49:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file pdm_to_pcm.v
    Info (12023): Found entity 1: pdm_to_pcm File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 23
    Info (12023): Found entity 2: gen_ACC_clk File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file accum.v
    Info (12023): Found entity 1: accum File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo2.v
    Info (12023): Found entity 1: fifo2 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delayline.v
    Info (12023): Found entity 1: delayline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file micloc.v
    Info (12023): Found entity 1: micloc File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 40
Info (12127): Elaborating entity "pdm_to_pcm" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(132): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 132
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(158): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 158
Info (12128): Elaborating entity "gen_ACC_clk" for hierarchy "gen_ACC_clk:gpc" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 87
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(211): truncated value with size 32 to match size of target (8) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 211
Info (12128): Elaborating entity "accum" for hierarchy "accum:module_gen[0].accum_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 98
Info (12128): Elaborating entity "fifo2" for hierarchy "fifo2:module_gen[0].fifo_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 109
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12133): Instantiated megafunction "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_csi1.tdf
    Info (12023): Found entity 1: dcfifo_csi1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_csi1" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf
    Info (12023): Found entity 1: a_graycounter_g26 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_g26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_g26" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf
    Info (12023): Found entity 1: a_graycounter_cgb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_cgb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cgb" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lf51.tdf
    Info (12023): Found entity 1: altsyncram_lf51 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_lf51.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lf51" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_l9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_l9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf
    Info (12023): Found entity 1: dffpipe_6v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_6v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_6v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_m9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_m9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_m9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_7v8.tdf
    Info (12023): Found entity 1: dffpipe_7v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_7v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_7v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf
    Info (12023): Found entity 1: cmpr_4h5 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_4h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4h5" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 60
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spislv" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 123
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "accum:module_gen[0].accum_i|buffer_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 255
        Info (286033): Parameter WIDTH set to 25
Info (12130): Elaborated megafunction instantiation "accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0"
Info (12133): Instantiated megafunction "accum:module_gen[0].accum_i|altshift_taps:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "255"
    Info (12134): Parameter "WIDTH" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bkl.tdf
    Info (12023): Found entity 1: shift_taps_bkl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/shift_taps_bkl.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv71.tdf
    Info (12023): Found entity 1: altsyncram_iv71 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_iv71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_97f.tdf
    Info (12023): Found entity 1: cntr_97f File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_97f.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_krb.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mosi" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 38
Info (21057): Implemented 3734 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 3477 logic cells
    Info (21064): Implemented 225 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1116 megabytes
    Info: Processing ended: Mon Nov 25 22:49:56 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


