// Seed: 1528343217
module module_0;
  always id_1 = 1;
  assign module_3.type_6 = 0;
  wire id_2;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wand id_2;
  assign id_1 = {id_2{id_2}};
  integer
      id_4 (
          .id_0(id_1),
          .id_1(1'b0),
          .id_2(1),
          .id_3(1),
          .id_4(1),
          .id_5(id_1)
      ),
      id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
program module_3 (
    input uwire id_0,
    output wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12,
    input uwire id_13,
    output tri0 id_14,
    input wor id_15
);
  module_0 modCall_1 ();
endprogram
