<profile>

<section name = "Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1'" level="0">
<item name = "Date">Thu May 29 09:36:43 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1_VITIS_LOOP_105_2">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1244, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">0, -, 256, 56, 0</column>
<column name="Multiplexer">-, -, -, 219, -</column>
<column name="Register">-, -, 459, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U307">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC, 0, 64, 14, 0, 28, 32, 1, 896</column>
<column name="inputBuf_1_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC, 0, 64, 14, 0, 28, 32, 1, 896</column>
<column name="inputBuf_2_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC, 0, 64, 14, 0, 28, 32, 1, 896</column>
<column name="inputBuf_3_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC, 0, 64, 14, 0, 28, 32, 1, 896</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_402_p2">+, 0, 0, 51, 44, 1</column>
<column name="add_ln105_fu_414_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln124_2_fu_504_p2">+, 0, 0, 10, 2, 2</column>
<column name="add_ln128_fu_518_p2">+, 0, 0, 13, 4, 4</column>
<column name="count_simd_4_fu_546_p2">+, 0, 0, 39, 32, 1</column>
<column name="counter_internal_block_13_fu_745_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_line_in_block_fu_532_p2">+, 0, 0, 13, 5, 5</column>
<column name="grp_fu_291_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_303_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_308_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_14_fu_770_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_x_5_fu_563_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_y_fu_494_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_x_4_fu_609_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_y_fu_644_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln153_fu_709_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_730">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_734">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_737">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_740">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_743">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_746">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op170_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op175_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op181_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op183_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op185_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op187_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op195_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op197_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op199_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op201_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op203_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op81_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_297_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="grp_fu_313_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln104_fu_397_p2">icmp, 0, 0, 51, 44, 44</column>
<column name="icmp_ln105_fu_408_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln107_fu_470_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="icmp_ln123_fu_476_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln132_fu_552_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln135_fu_569_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln138_fu_585_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln141_fu_615_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln144_fu_650_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln153_3_fu_703_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln153_fu_697_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln172_fu_751_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="counter_internal_block_14_fu_757_p3">select, 0, 0, 32, 1, 1</column>
<column name="grp_fu_319_p3">select, 0, 0, 32, 1, 1</column>
<column name="i_fu_420_p3">select, 0, 0, 12, 1, 1</column>
<column name="inp_15_fu_656_p3">select, 0, 0, 32, 1, 1</column>
<column name="ofm_y_7_fu_664_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln98_fu_454_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="convInp_i10_blk_n">9, 2, 1, 2</column>
<column name="count_simd_fu_114">9, 2, 32, 64</column>
<column name="counter_internal_block_4_fu_122">9, 2, 32, 64</column>
<column name="current_block_write_7_fu_110">9, 2, 32, 64</column>
<column name="current_line_5_fu_118">9, 2, 32, 64</column>
<column name="i_011_fu_82">9, 2, 12, 24</column>
<column name="indvar_flatten_fu_86">9, 2, 44, 88</column>
<column name="inp_5_fu_98">14, 3, 32, 96</column>
<column name="inputBuf_1_address0">14, 3, 5, 15</column>
<column name="inputBuf_2_address0">14, 3, 5, 15</column>
<column name="inputBuf_3_address0">14, 3, 5, 15</column>
<column name="inputBuf_address0">14, 3, 5, 15</column>
<column name="k_x_fu_106">9, 2, 32, 64</column>
<column name="k_y_4_fu_102">9, 2, 32, 64</column>
<column name="ofm_x_fu_94">9, 2, 32, 64</column>
<column name="ofm_y_5_fu_90">9, 2, 32, 64</column>
<column name="read_block_fu_78">14, 3, 32, 96</column>
<column name="wa_in_i822_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln124_2_reg_982">2, 0, 2, 0</column>
<column name="and_ln153_reg_1019">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="count_simd_fu_114">32, 0, 32, 0</column>
<column name="counter_internal_block_4_fu_122">32, 0, 32, 0</column>
<column name="current_block_write_7_fu_110">32, 0, 32, 0</column>
<column name="current_line_5_fu_118">32, 0, 32, 0</column>
<column name="i_011_fu_82">12, 0, 12, 0</column>
<column name="icmp_ln104_reg_961">1, 0, 1, 0</column>
<column name="icmp_ln105_reg_965">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_974">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_974_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_978">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_978_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_86">44, 0, 44, 0</column>
<column name="inp_5_fu_98">32, 0, 32, 0</column>
<column name="k_x_fu_106">32, 0, 32, 0</column>
<column name="k_y_4_fu_102">32, 0, 32, 0</column>
<column name="ofm_x_fu_94">32, 0, 32, 0</column>
<column name="ofm_y_5_fu_90">32, 0, 32, 0</column>
<column name="p_0_reg_1029">32, 0, 32, 0</column>
<column name="read_block_fu_78">32, 0, 32, 0</column>
<column name="reg_327">32, 0, 32, 0</column>
<column name="trunc_ln98_reg_970">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1, return value</column>
<column name="wa_in_i822_dout">in, 32, ap_fifo, wa_in_i822, pointer</column>
<column name="wa_in_i822_num_data_valid">in, 3, ap_fifo, wa_in_i822, pointer</column>
<column name="wa_in_i822_fifo_cap">in, 3, ap_fifo, wa_in_i822, pointer</column>
<column name="wa_in_i822_empty_n">in, 1, ap_fifo, wa_in_i822, pointer</column>
<column name="wa_in_i822_read">out, 1, ap_fifo, wa_in_i822, pointer</column>
<column name="convInp_i10_din">out, 32, ap_fifo, convInp_i10, pointer</column>
<column name="convInp_i10_num_data_valid">in, 3, ap_fifo, convInp_i10, pointer</column>
<column name="convInp_i10_fifo_cap">in, 3, ap_fifo, convInp_i10, pointer</column>
<column name="convInp_i10_full_n">in, 1, ap_fifo, convInp_i10, pointer</column>
<column name="convInp_i10_write">out, 1, ap_fifo, convInp_i10, pointer</column>
<column name="bound">in, 44, ap_none, bound, scalar</column>
</table>
</item>
</section>
</profile>
