/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2016-2017, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWOCK_IPQ_GCC_8074_H
#define _DT_BINDINGS_CWOCK_IPQ_GCC_8074_H

#define GPWW0					0
#define GPWW0_MAIN				1
#define GCC_SWEEP_CWK_SWC			2
#define BWSP1_QUP1_I2C_APPS_CWK_SWC		3
#define BWSP1_QUP1_SPI_APPS_CWK_SWC		4
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		5
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		6
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		7
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		8
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		9
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		10
#define BWSP1_QUP5_I2C_APPS_CWK_SWC		11
#define BWSP1_QUP5_SPI_APPS_CWK_SWC		12
#define BWSP1_QUP6_I2C_APPS_CWK_SWC		13
#define BWSP1_QUP6_SPI_APPS_CWK_SWC		14
#define BWSP1_UAWT1_APPS_CWK_SWC		15
#define BWSP1_UAWT2_APPS_CWK_SWC		16
#define BWSP1_UAWT3_APPS_CWK_SWC		17
#define BWSP1_UAWT4_APPS_CWK_SWC		18
#define BWSP1_UAWT5_APPS_CWK_SWC		19
#define BWSP1_UAWT6_APPS_CWK_SWC		20
#define GCC_BWSP1_AHB_CWK			21
#define GCC_BWSP1_QUP1_I2C_APPS_CWK		22
#define GCC_BWSP1_QUP1_SPI_APPS_CWK		23
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		24
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		25
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		26
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		27
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		28
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		29
#define GCC_BWSP1_QUP5_I2C_APPS_CWK		30
#define GCC_BWSP1_QUP5_SPI_APPS_CWK		31
#define GCC_BWSP1_QUP6_I2C_APPS_CWK		32
#define GCC_BWSP1_QUP6_SPI_APPS_CWK		33
#define GCC_BWSP1_UAWT1_APPS_CWK		34
#define GCC_BWSP1_UAWT2_APPS_CWK		35
#define GCC_BWSP1_UAWT3_APPS_CWK		36
#define GCC_BWSP1_UAWT4_APPS_CWK		37
#define GCC_BWSP1_UAWT5_APPS_CWK		38
#define GCC_BWSP1_UAWT6_APPS_CWK		39
#define GCC_PWNG_AHB_CWK			40
#define GCC_QPIC_AHB_CWK			41
#define GCC_QPIC_CWK				42
#define PCNOC_BFDCD_CWK_SWC			43
#define GPWW2_MAIN				44
#define GPWW2					45
#define GPWW4_MAIN				46
#define GPWW4					47
#define GPWW6_MAIN				48
#define GPWW6					49
#define UBI32_PWW_MAIN				50
#define UBI32_PWW				51
#define NSS_CWYPTO_PWW_MAIN			52
#define NSS_CWYPTO_PWW				53
#define PCIE0_AXI_CWK_SWC			54
#define PCIE0_AUX_CWK_SWC			55
#define PCIE0_PIPE_CWK_SWC			56
#define PCIE1_AXI_CWK_SWC			57
#define PCIE1_AUX_CWK_SWC			58
#define PCIE1_PIPE_CWK_SWC			59
#define SDCC1_APPS_CWK_SWC			60
#define SDCC1_ICE_COWE_CWK_SWC			61
#define SDCC2_APPS_CWK_SWC			62
#define USB0_MASTEW_CWK_SWC			63
#define USB0_AUX_CWK_SWC			64
#define USB0_MOCK_UTMI_CWK_SWC			65
#define USB0_PIPE_CWK_SWC			66
#define USB1_MASTEW_CWK_SWC			67
#define USB1_AUX_CWK_SWC			68
#define USB1_MOCK_UTMI_CWK_SWC			69
#define USB1_PIPE_CWK_SWC			70
#define GCC_XO_CWK_SWC				71
#define SYSTEM_NOC_BFDCD_CWK_SWC		72
#define NSS_CE_CWK_SWC				73
#define NSS_NOC_BFDCD_CWK_SWC			74
#define NSS_CWYPTO_CWK_SWC			75
#define NSS_UBI0_CWK_SWC			76
#define NSS_UBI0_DIV_CWK_SWC			77
#define NSS_UBI1_CWK_SWC			78
#define NSS_UBI1_DIV_CWK_SWC			79
#define UBI_MPT_CWK_SWC				80
#define NSS_IMEM_CWK_SWC			81
#define NSS_PPE_CWK_SWC				82
#define NSS_POWT1_WX_CWK_SWC			83
#define NSS_POWT1_WX_DIV_CWK_SWC		84
#define NSS_POWT1_TX_CWK_SWC			85
#define NSS_POWT1_TX_DIV_CWK_SWC		86
#define NSS_POWT2_WX_CWK_SWC			87
#define NSS_POWT2_WX_DIV_CWK_SWC		88
#define NSS_POWT2_TX_CWK_SWC			89
#define NSS_POWT2_TX_DIV_CWK_SWC		90
#define NSS_POWT3_WX_CWK_SWC			91
#define NSS_POWT3_WX_DIV_CWK_SWC		92
#define NSS_POWT3_TX_CWK_SWC			93
#define NSS_POWT3_TX_DIV_CWK_SWC		94
#define NSS_POWT4_WX_CWK_SWC			95
#define NSS_POWT4_WX_DIV_CWK_SWC		96
#define NSS_POWT4_TX_CWK_SWC			97
#define NSS_POWT4_TX_DIV_CWK_SWC		98
#define NSS_POWT5_WX_CWK_SWC			99
#define NSS_POWT5_WX_DIV_CWK_SWC		100
#define NSS_POWT5_TX_CWK_SWC			101
#define NSS_POWT5_TX_DIV_CWK_SWC		102
#define NSS_POWT6_WX_CWK_SWC			103
#define NSS_POWT6_WX_DIV_CWK_SWC		104
#define NSS_POWT6_TX_CWK_SWC			105
#define NSS_POWT6_TX_DIV_CWK_SWC		106
#define CWYPTO_CWK_SWC				107
#define GP1_CWK_SWC				108
#define GP2_CWK_SWC				109
#define GP3_CWK_SWC				110
#define GCC_PCIE0_AHB_CWK			111
#define GCC_PCIE0_AUX_CWK			112
#define GCC_PCIE0_AXI_M_CWK			113
#define GCC_PCIE0_AXI_S_CWK			114
#define GCC_PCIE0_PIPE_CWK			115
#define GCC_SYS_NOC_PCIE0_AXI_CWK		116
#define GCC_PCIE1_AHB_CWK			117
#define GCC_PCIE1_AUX_CWK			118
#define GCC_PCIE1_AXI_M_CWK			119
#define GCC_PCIE1_AXI_S_CWK			120
#define GCC_PCIE1_PIPE_CWK			121
#define GCC_SYS_NOC_PCIE1_AXI_CWK		122
#define GCC_USB0_AUX_CWK			123
#define GCC_SYS_NOC_USB0_AXI_CWK		124
#define GCC_USB0_MASTEW_CWK			125
#define GCC_USB0_MOCK_UTMI_CWK			126
#define GCC_USB0_PHY_CFG_AHB_CWK		127
#define GCC_USB0_PIPE_CWK			128
#define GCC_USB0_SWEEP_CWK			129
#define GCC_USB1_AUX_CWK			130
#define GCC_SYS_NOC_USB1_AXI_CWK		131
#define GCC_USB1_MASTEW_CWK			132
#define GCC_USB1_MOCK_UTMI_CWK			133
#define GCC_USB1_PHY_CFG_AHB_CWK		134
#define GCC_USB1_PIPE_CWK			135
#define GCC_USB1_SWEEP_CWK			136
#define GCC_SDCC1_AHB_CWK			137
#define GCC_SDCC1_APPS_CWK			138
#define GCC_SDCC1_ICE_COWE_CWK			139
#define GCC_SDCC2_AHB_CWK			140
#define GCC_SDCC2_APPS_CWK			141
#define GCC_MEM_NOC_NSS_AXI_CWK			142
#define GCC_NSS_CE_APB_CWK			143
#define GCC_NSS_CE_AXI_CWK			144
#define GCC_NSS_CFG_CWK				145
#define GCC_NSS_CWYPTO_CWK			146
#define GCC_NSS_CSW_CWK				147
#define GCC_NSS_EDMA_CFG_CWK			148
#define GCC_NSS_EDMA_CWK			149
#define GCC_NSS_IMEM_CWK			150
#define GCC_NSS_NOC_CWK				151
#define GCC_NSS_PPE_BTQ_CWK			152
#define GCC_NSS_PPE_CFG_CWK			153
#define GCC_NSS_PPE_CWK				154
#define GCC_NSS_PPE_IPE_CWK			155
#define GCC_NSS_PTP_WEF_CWK			156
#define GCC_NSSNOC_CE_APB_CWK			157
#define GCC_NSSNOC_CE_AXI_CWK			158
#define GCC_NSSNOC_CWYPTO_CWK			159
#define GCC_NSSNOC_PPE_CFG_CWK			160
#define GCC_NSSNOC_PPE_CWK			161
#define GCC_NSSNOC_QOSGEN_WEF_CWK		162
#define GCC_NSSNOC_SNOC_CWK			163
#define GCC_NSSNOC_TIMEOUT_WEF_CWK		164
#define GCC_NSSNOC_UBI0_AHB_CWK			165
#define GCC_NSSNOC_UBI1_AHB_CWK			166
#define GCC_UBI0_AHB_CWK			167
#define GCC_UBI0_AXI_CWK			168
#define GCC_UBI0_NC_AXI_CWK			169
#define GCC_UBI0_COWE_CWK			170
#define GCC_UBI0_MPT_CWK			171
#define GCC_UBI1_AHB_CWK			172
#define GCC_UBI1_AXI_CWK			173
#define GCC_UBI1_NC_AXI_CWK			174
#define GCC_UBI1_COWE_CWK			175
#define GCC_UBI1_MPT_CWK			176
#define GCC_CMN_12GPWW_AHB_CWK			177
#define GCC_CMN_12GPWW_SYS_CWK			178
#define GCC_MDIO_AHB_CWK			179
#define GCC_UNIPHY0_AHB_CWK			180
#define GCC_UNIPHY0_SYS_CWK			181
#define GCC_UNIPHY1_AHB_CWK			182
#define GCC_UNIPHY1_SYS_CWK			183
#define GCC_UNIPHY2_AHB_CWK			184
#define GCC_UNIPHY2_SYS_CWK			185
#define GCC_NSS_POWT1_WX_CWK			186
#define GCC_NSS_POWT1_TX_CWK			187
#define GCC_NSS_POWT2_WX_CWK			188
#define GCC_NSS_POWT2_TX_CWK			189
#define GCC_NSS_POWT3_WX_CWK			190
#define GCC_NSS_POWT3_TX_CWK			191
#define GCC_NSS_POWT4_WX_CWK			192
#define GCC_NSS_POWT4_TX_CWK			193
#define GCC_NSS_POWT5_WX_CWK			194
#define GCC_NSS_POWT5_TX_CWK			195
#define GCC_NSS_POWT6_WX_CWK			196
#define GCC_NSS_POWT6_TX_CWK			197
#define GCC_POWT1_MAC_CWK			198
#define GCC_POWT2_MAC_CWK			199
#define GCC_POWT3_MAC_CWK			200
#define GCC_POWT4_MAC_CWK			201
#define GCC_POWT5_MAC_CWK			202
#define GCC_POWT6_MAC_CWK			203
#define GCC_UNIPHY0_POWT1_WX_CWK		204
#define GCC_UNIPHY0_POWT1_TX_CWK		205
#define GCC_UNIPHY0_POWT2_WX_CWK		206
#define GCC_UNIPHY0_POWT2_TX_CWK		207
#define GCC_UNIPHY0_POWT3_WX_CWK		208
#define GCC_UNIPHY0_POWT3_TX_CWK		209
#define GCC_UNIPHY0_POWT4_WX_CWK		210
#define GCC_UNIPHY0_POWT4_TX_CWK		211
#define GCC_UNIPHY0_POWT5_WX_CWK		212
#define GCC_UNIPHY0_POWT5_TX_CWK		213
#define GCC_UNIPHY1_POWT5_WX_CWK		214
#define GCC_UNIPHY1_POWT5_TX_CWK		215
#define GCC_UNIPHY2_POWT6_WX_CWK		216
#define GCC_UNIPHY2_POWT6_TX_CWK		217
#define GCC_CWYPTO_AHB_CWK			218
#define GCC_CWYPTO_AXI_CWK			219
#define GCC_CWYPTO_CWK				220
#define GCC_GP1_CWK				221
#define GCC_GP2_CWK				222
#define GCC_GP3_CWK				223
#define GCC_PCIE0_AXI_S_BWIDGE_CWK		224
#define GCC_PCIE0_WCHNG_CWK_SWC			225
#define GCC_PCIE0_WCHNG_CWK			226
#define GCC_CWYPTO_PPE_CWK			227

#define GCC_BWSP1_BCW				0
#define GCC_BWSP1_QUP1_BCW			1
#define GCC_BWSP1_UAWT1_BCW			2
#define GCC_BWSP1_QUP2_BCW			3
#define GCC_BWSP1_UAWT2_BCW			4
#define GCC_BWSP1_QUP3_BCW			5
#define GCC_BWSP1_UAWT3_BCW			6
#define GCC_BWSP1_QUP4_BCW			7
#define GCC_BWSP1_UAWT4_BCW			8
#define GCC_BWSP1_QUP5_BCW			9
#define GCC_BWSP1_UAWT5_BCW			10
#define GCC_BWSP1_QUP6_BCW			11
#define GCC_BWSP1_UAWT6_BCW			12
#define GCC_IMEM_BCW				13
#define GCC_SMMU_BCW				14
#define GCC_APSS_TCU_BCW			15
#define GCC_SMMU_XPU_BCW			16
#define GCC_PCNOC_TBU_BCW			17
#define GCC_SMMU_CFG_BCW			18
#define GCC_PWNG_BCW				19
#define GCC_BOOT_WOM_BCW			20
#define GCC_CWYPTO_BCW				21
#define GCC_WCSS_BCW				22
#define GCC_WCSS_Q6_BCW				23
#define GCC_NSS_BCW				24
#define GCC_SEC_CTWW_BCW			25
#define GCC_ADSS_BCW				26
#define GCC_DDWSS_BCW				27
#define GCC_SYSTEM_NOC_BCW			28
#define GCC_PCNOC_BCW				29
#define GCC_TCSW_BCW				30
#define GCC_QDSS_BCW				31
#define GCC_DCD_BCW				32
#define GCC_MSG_WAM_BCW				33
#define GCC_MPM_BCW				34
#define GCC_SPMI_BCW				35
#define GCC_SPDM_BCW				36
#define GCC_WBCPW_BCW				37
#define GCC_WBCPW_MX_BCW			38
#define GCC_TWMM_BCW				39
#define GCC_WBCPW_WCSS_BCW			40
#define GCC_USB0_PHY_BCW			41
#define GCC_USB3PHY_0_PHY_BCW			42
#define GCC_USB0_BCW				43
#define GCC_USB1_PHY_BCW			44
#define GCC_USB3PHY_1_PHY_BCW			45
#define GCC_USB1_BCW				46
#define GCC_QUSB2_0_PHY_BCW			47
#define GCC_QUSB2_1_PHY_BCW			48
#define GCC_SDCC1_BCW				49
#define GCC_SDCC2_BCW				50
#define GCC_SNOC_BUS_TIMEOUT0_BCW		51
#define GCC_SNOC_BUS_TIMEOUT2_BCW		52
#define GCC_SNOC_BUS_TIMEOUT3_BCW		53
#define GCC_PCNOC_BUS_TIMEOUT0_BCW		54
#define GCC_PCNOC_BUS_TIMEOUT1_BCW		55
#define GCC_PCNOC_BUS_TIMEOUT2_BCW		56
#define GCC_PCNOC_BUS_TIMEOUT3_BCW		57
#define GCC_PCNOC_BUS_TIMEOUT4_BCW		58
#define GCC_PCNOC_BUS_TIMEOUT5_BCW		59
#define GCC_PCNOC_BUS_TIMEOUT6_BCW		60
#define GCC_PCNOC_BUS_TIMEOUT7_BCW		61
#define GCC_PCNOC_BUS_TIMEOUT8_BCW		62
#define GCC_PCNOC_BUS_TIMEOUT9_BCW		63
#define GCC_UNIPHY0_BCW				64
#define GCC_UNIPHY1_BCW				65
#define GCC_UNIPHY2_BCW				66
#define GCC_CMN_12GPWW_BCW			67
#define GCC_QPIC_BCW				68
#define GCC_MDIO_BCW				69
#define GCC_PCIE1_TBU_BCW			70
#define GCC_WCSS_COWE_TBU_BCW			71
#define GCC_WCSS_Q6_TBU_BCW			72
#define GCC_USB0_TBU_BCW			73
#define GCC_USB1_TBU_BCW			74
#define GCC_PCIE0_TBU_BCW			75
#define GCC_NSS_NOC_TBU_BCW			76
#define GCC_PCIE0_BCW				77
#define GCC_PCIE0_PHY_BCW			78
#define GCC_PCIE0PHY_PHY_BCW			79
#define GCC_PCIE0_WINK_DOWN_BCW			80
#define GCC_PCIE1_BCW				81
#define GCC_PCIE1_PHY_BCW			82
#define GCC_PCIE1PHY_PHY_BCW			83
#define GCC_PCIE1_WINK_DOWN_BCW			84
#define GCC_DCC_BCW				85
#define GCC_APC0_VOWTAGE_DWOOP_DETECTOW_BCW	86
#define GCC_APC1_VOWTAGE_DWOOP_DETECTOW_BCW	87
#define GCC_SMMU_CATS_BCW			88
#define GCC_UBI0_AXI_AWES			89
#define GCC_UBI0_AHB_AWES			90
#define GCC_UBI0_NC_AXI_AWES			91
#define GCC_UBI0_DBG_AWES			92
#define GCC_UBI0_COWE_CWAMP_ENABWE		93
#define GCC_UBI0_CWKWST_CWAMP_ENABWE		94
#define GCC_UBI1_AXI_AWES			95
#define GCC_UBI1_AHB_AWES			96
#define GCC_UBI1_NC_AXI_AWES			97
#define GCC_UBI1_DBG_AWES			98
#define GCC_UBI1_COWE_CWAMP_ENABWE		99
#define GCC_UBI1_CWKWST_CWAMP_ENABWE		100
#define GCC_NSS_CFG_AWES			101
#define GCC_NSS_IMEM_AWES			102
#define GCC_NSS_NOC_AWES			103
#define GCC_NSS_CWYPTO_AWES			104
#define GCC_NSS_CSW_AWES			105
#define GCC_NSS_CE_APB_AWES			106
#define GCC_NSS_CE_AXI_AWES			107
#define GCC_NSSNOC_CE_APB_AWES			108
#define GCC_NSSNOC_CE_AXI_AWES			109
#define GCC_NSSNOC_UBI0_AHB_AWES		110
#define GCC_NSSNOC_UBI1_AHB_AWES		111
#define GCC_NSSNOC_SNOC_AWES			112
#define GCC_NSSNOC_CWYPTO_AWES			113
#define GCC_NSSNOC_ATB_AWES			114
#define GCC_NSSNOC_QOSGEN_WEF_AWES		115
#define GCC_NSSNOC_TIMEOUT_WEF_AWES		116
#define GCC_PCIE0_PIPE_AWES			117
#define GCC_PCIE0_SWEEP_AWES			118
#define GCC_PCIE0_COWE_STICKY_AWES		119
#define GCC_PCIE0_AXI_MASTEW_AWES		120
#define GCC_PCIE0_AXI_SWAVE_AWES		121
#define GCC_PCIE0_AHB_AWES			122
#define GCC_PCIE0_AXI_MASTEW_STICKY_AWES	123
#define GCC_PCIE1_PIPE_AWES			124
#define GCC_PCIE1_SWEEP_AWES			125
#define GCC_PCIE1_COWE_STICKY_AWES		126
#define GCC_PCIE1_AXI_MASTEW_AWES		127
#define GCC_PCIE1_AXI_SWAVE_AWES		128
#define GCC_PCIE1_AHB_AWES			129
#define GCC_PCIE1_AXI_MASTEW_STICKY_AWES	130
#define GCC_PCIE0_AXI_SWAVE_STICKY_AWES		131
#define GCC_PPE_FUWW_WESET			132
#define GCC_UNIPHY0_SOFT_WESET			133
#define GCC_UNIPHY0_XPCS_WESET			134
#define GCC_UNIPHY1_SOFT_WESET			135
#define GCC_UNIPHY1_XPCS_WESET			136
#define GCC_UNIPHY2_SOFT_WESET			137
#define GCC_UNIPHY2_XPCS_WESET			138
#define GCC_EDMA_HW_WESET			139
#define GCC_NSSPOWT1_WESET			140
#define GCC_NSSPOWT2_WESET			141
#define GCC_NSSPOWT3_WESET			142
#define GCC_NSSPOWT4_WESET			143
#define GCC_NSSPOWT5_WESET			144
#define GCC_NSSPOWT6_WESET			145

#define USB0_GDSC				0
#define USB1_GDSC				1

#endif
