Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 28 16:08:56 2023
| Host         : LAPTOP-ZMX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   315 |
|    Minimum number of control sets                        |   315 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   315 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   296 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             489 |          143 |
| No           | No                    | Yes                    |              73 |           23 |
| No           | Yes                   | No                     |              15 |            9 |
| Yes          | No                    | No                     |            8255 |         3825 |
| Yes          | No                    | Yes                    |              50 |           18 |
| Yes          | Yes                   | No                     |            1063 |          504 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------+---------------------------+------------------+----------------+
|         Clock Signal         |             Enable Signal             |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------+---------------------------+------------------+----------------+
|  cpu/dm/dmem_reg[0][1]_0     |                                       | cpu/dm/dmem_reg[0][1]_1   |                1 |              1 |
|  cpu/dm/dmem_reg[0][3]_0     |                                       | cpu/dm/dmem_reg[0][3]_1   |                1 |              1 |
|  clk_IBUF_BUFG               |                                       | cpu/dm/dmem_reg[0][3]_1   |                1 |              1 |
|  clk_IBUF_BUFG               |                                       | cpu/dm/dmem_reg[0][1]_1   |                1 |              1 |
|  clk_IBUF_BUFG               |                                       | cpu/dm/dmem_reg[0][2]_1   |                1 |              1 |
|  clk_IBUF_BUFG               |                                       | cpu/dm/dmem_reg[0][0]_1   |                1 |              1 |
|  clk_IBUF_BUFG               | ls/R_px_temp[4]_i_1_n_1               | cpu/dm/dmem_reg[0][2]_0   |                1 |              1 |
|  clk_IBUF_BUFG               | ls/R_px_temp[4]_i_1_n_1               | cpu/dm/dmem_reg[0][1]_0   |                1 |              1 |
|  clk_IBUF_BUFG               | ls/R_px_temp[4]_i_1_n_1               | cpu/dm/dmem_reg[0][3]_0   |                1 |              1 |
|  clk_IBUF_BUFG               | ls/R_px_temp[4]_i_1_n_1               | cpu/dm/dmem_reg[0][0]_0   |                1 |              1 |
|  cpu/dm/dmem_reg[0][2]_0     |                                       | cpu/dm/dmem_reg[0][2]_1   |                1 |              1 |
|  clk_50m/inst/clk_50         | rs/uart_tx_inst/bit_flag_reg_n_1      | cpu/rf/SR[0]              |                1 |              1 |
|  cpu/dm/dmem_reg[0][0]_0     |                                       | cpu/dm/dmem_reg[0][0]_1   |                1 |              1 |
|  cpu/ifid/ID_ins_reg[6]_0[0] |                                       | cpu/idex/AR[0]            |                1 |              3 |
|  clk_50m/inst/clk_50         | rs/uart_rx_inst/bit_flag_reg_n_1      | cpu/rf/SR[0]              |                1 |              4 |
|  clk_50m/inst/clk_50         | rs/uart_tx_inst/bit_cnt[3]_i_1__0_n_1 | cpu/rf/SR[0]              |                1 |              4 |
|  clk_IBUF_BUFG               | ls/R_px_temp[4]_i_1_n_1               | cpu/rf/SR[0]              |                2 |              5 |
|  cpu/ifid/ID_ins_reg[3]_1[0] |                                       | cpu/idex/AR[0]            |                4 |              8 |
|  clk_50m/inst/clk_50         | rs/uart_rx_inst/rx_data0              | cpu/rf/SR[0]              |                4 |              8 |
|  cpu/ifid/ID_ins_reg[3]_0[0] |                                       |                           |                8 |             21 |
|  clk_50m/inst/clk_50         | rs/uart_rx_inst/rx_flag               | cpu/rf/SR[0]              |                5 |             24 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_4[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_2[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_5[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[0]_2[0]            | cpu/rf/SR[0]              |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_6[0]            | cpu/rf/SR[0]              |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_7[0]            | cpu/rf/SR[0]              |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_8[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_0[0]            | cpu/rf/SR[0]              |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_5[0]            | cpu/rf/SR[0]              |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_3[0]            | cpu/rf/SR[0]              |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_1[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_6[0]            | cpu/rf/SR[0]              |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_0[0]            | cpu/rf/SR[0]              |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_1[0]            | cpu/rf/SR[0]              |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_10[0]           | cpu/rf/SR[0]              |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[0]_0[0]            | cpu/rf/SR[0]              |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[0]_3[0]            | cpu/rf/SR[0]              |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_4[0]            | cpu/rf/SR[0]              |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_5[0]            | cpu/rf/SR[0]              |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_6[0]            | cpu/rf/SR[0]              |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_0[0]            | cpu/rf/SR[0]              |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_11[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_7[0]            | cpu/rf/SR[0]              |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_9[0]            | cpu/rf/SR[0]              |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/idex/EX_regS_reg[0]_0             | cpu/rf/SR[0]              |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/E[0]                         |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_30[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_31[0]          |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_13[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_32[0]          |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_16[0]          |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_29[0]          |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_10[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_34[0]          |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_36[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_37[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_38[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_15[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_35[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_39[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_4[0]           |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_41[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_27[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_42[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_43[0]          |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_3[0]           |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_0[0]           |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_14[0]          |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_20[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_40[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_44[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_19[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_17[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_1[0]           |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_22[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_23[0]          |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_25[0]          |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_33[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_18[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_2[0]           |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_21[0]          |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_24[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_26[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_28[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_12[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_49[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_63[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_27[0]   |                           |               21 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_31[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_34[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_35[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_4[0]    |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_32[0]   |                           |               21 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_25[0]   |                           |               22 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_55[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_58[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_11[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_16[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_19[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_24[0]   |                           |               21 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_26[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_36[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_8[0]           |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_28[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_3[0]    |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_40[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_56[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_5[0]           |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_51[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_53[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_7[0]           |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_14[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_17[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_20[0]   |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_48[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_62[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_12[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_30[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_37[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_38[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_39[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_59[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_9[0]           |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__0_1[0]    |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_29[0]   |                           |               21 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_47[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_61[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__0_0[0]    |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_1[0]    |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_46[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_57[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_60[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_13[0]   |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__0_4[0]    |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_18[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_21[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_33[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_10[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_50[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_45[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__0_2[0]    |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_54[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_15[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_2[0]    |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__0_3[0]    |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_22[0]   |                           |               22 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_52[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_23[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_6[0]           |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_34[0]      |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_35[0]      |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_36[0]      |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_37[0]      |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_38[0]      |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_52[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_20[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_42[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_45[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_55[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_56[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_62[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_1[0]       |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_6[0]    |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_51[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_60[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_9[0]    |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_2[0]       |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_14[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_43[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_23[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_19[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_26[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_27[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_11[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_10[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_49[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_16[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_22[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_29[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_3[0]       |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_61[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_13[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_21[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_53[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_58[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_0[0]       |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_24[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_25[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_5[0]    |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_15[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_64[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_44[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_17[0]      |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_12[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_18[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_28[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_8[0]    |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_50[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_30[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_46[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_54[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_47[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_48[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_41[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_31[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_7[0]    |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_57[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_59[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_32[0]      |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[8]_rep__1_63[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_33[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_48[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_55[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_6[0]       |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_62[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_18[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_49[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_61[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_57[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_65[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_66[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_10[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_14[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_50[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_17[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_60[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_16[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_4[0]       |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_44[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_41[0]      |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_45[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_59[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_72[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_15[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_19[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_5[0]       |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_68[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_64[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_69[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_7[0]       |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_8[0]       |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_13[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_71[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_20[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_23[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_27[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_40[0]      |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_67[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_54[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_11[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_2[0]    |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_73[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_9[0]       |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_47[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_56[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_58[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_43[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_51[0]      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_63[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_70[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_53[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_12[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_46[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_22[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_24[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_25[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_26[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_28[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_42[0]      |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_21[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_29[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_39[0]      |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_40[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep_52[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_31[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_49[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_42[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_5[0]    |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_44[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_41[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_7[0]    |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_47[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_35[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_32[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_9[0]    |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_8[0]    |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_39[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_45[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_30[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_33[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_38[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_46[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_4[0]    |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_36[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_6[0]    |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_34[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_48[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_37[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_43[0]   |                           |               19 |             32 |
|  n_0_6570_BUFG               |                                       |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_12[0]           | cpu/rf/SR[0]              |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/E[0]                         | cpu/rf/SR[0]              |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_1[0]            | cpu/rf/SR[0]              |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_11[0]           | cpu/rf/SR[0]              |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_3[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_4[0]            | cpu/rf/SR[0]              |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_3[0]            | cpu/rf/SR[0]              |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_2[0]            | cpu/rf/SR[0]              |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[9]_rep__0_3[0]    |                           |               17 |             32 |
|  clk_IBUF_BUFG               |                                       | cpu/rf/SR[0]              |                7 |             33 |
|  clk_50m/inst/clk_50         |                                       | cpu/rf/SR[0]              |               12 |             36 |
|  clk_IBUF_BUFG               | cpu/idex/EX_regS_reg[0]_0             | cpu/idex/EX_regS_reg[0]_1 |                7 |             39 |
|  clk_IBUF_BUFG               | cpu/idex/E[0]                         |                           |               10 |             63 |
|  clk_IBUF_BUFG               |                                       |                           |              248 |            979 |
+------------------------------+---------------------------------------+---------------------------+------------------+----------------+


