Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 29 19:48:30 2022
| Host         : TABISH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mydecoder_timing_summary_routed.rpt -pb mydecoder_timing_summary_routed.pb -rpx mydecoder_timing_summary_routed.rpx -warn_on_violation
| Design       : mydecoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (176)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (176)
--------------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  202          inf        0.000                      0                  202           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            birthday_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 1.577ns (16.867%)  route 7.772ns (83.133%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.613     6.066    reset_IBUF
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.190 r  birthday[15]_i_1/O
                         net (fo=15, routed)          3.159     9.349    birthday0
    SLICE_X14Y43         FDRE                                         r  birthday_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.506ns  (logic 4.527ns (53.229%)  route 3.978ns (46.771%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.037     1.555    LED_activating_counter[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.152     1.707 r  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.024     2.731    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.326     3.057 r  LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.974    LED_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.506 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.506    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            birthday_reg[15]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 1.577ns (18.728%)  route 6.843ns (81.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.613     6.066    reset_IBUF
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.190 r  birthday[15]_i_1/O
                         net (fo=15, routed)          2.229     8.420    birthday0
    SLICE_X14Y23         FDRE                                         r  birthday_reg[15]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.500ns (54.351%)  route 3.780ns (45.649%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.037     1.555    LED_activating_counter[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.152     1.707 r  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.029     2.736    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.326     3.062 r  LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.776    LED_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.280 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.280    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 4.286ns (52.630%)  route 3.858ns (47.370%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.036     1.554    LED_activating_counter[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.124     1.678 f  LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.116     2.794    LED[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.918 r  LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.706     4.624    LED_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.143 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.143    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            birthday_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 1.577ns (19.600%)  route 6.468ns (80.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.613     6.066    reset_IBUF
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.190 r  birthday[15]_i_1/O
                         net (fo=15, routed)          1.855     8.045    birthday0
    SLICE_X65Y61         FDRE                                         r  birthday_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            birthday_reg[13]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 1.577ns (19.600%)  route 6.468ns (80.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.613     6.066    reset_IBUF
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.190 r  birthday[15]_i_1/O
                         net (fo=15, routed)          1.855     8.045    birthday0
    SLICE_X65Y61         FDRE                                         r  birthday_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            birthday_reg[15]_lopt_replica_2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 1.577ns (19.600%)  route 6.468ns (80.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.613     6.066    reset_IBUF
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.190 r  birthday[15]_i_1/O
                         net (fo=15, routed)          1.855     8.045    birthday0
    SLICE_X65Y61         FDRE                                         r  birthday_reg[15]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            birthday_reg[15]_lopt_replica_3/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 1.577ns (19.600%)  route 6.468ns (80.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.613     6.066    reset_IBUF
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.190 r  birthday[15]_i_1/O
                         net (fo=15, routed)          1.855     8.045    birthday0
    SLICE_X65Y61         FDRE                                         r  birthday_reg[15]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.532ns (56.704%)  route 3.460ns (43.296%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.037     1.555    LED_activating_counter[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.152     1.707 r  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.614     2.322    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.326     2.648 r  LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809     4.456    LED_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.992 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.992    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 month_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            month_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE                         0.000     0.000 r  month_reg[2]/C
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  month_reg[2]/Q
                         net (fo=22, routed)          0.181     0.322    month_reg__0[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I3_O)        0.042     0.364 r  month[3]_i_2/O
                         net (fo=1, routed)           0.000     0.364    month[3]_i_2_n_0
    SLICE_X55Y23         FDCE                                         r  month_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 month_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            month_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE                         0.000     0.000 r  month_reg[2]/C
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  month_reg[2]/Q
                         net (fo=22, routed)          0.181     0.322    month_reg__0[2]
    SLICE_X55Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.367 r  month[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    month[2]_i_1_n_0
    SLICE_X55Y23         FDCE                                         r  month_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 month_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            month_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.536%)  route 0.194ns (51.464%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE                         0.000     0.000 r  month_reg[0]/C
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  month_reg[0]/Q
                         net (fo=18, routed)          0.194     0.335    month_reg__0[0]
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.377 r  month[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    month[1]_i_1_n_0
    SLICE_X55Y22         FDCE                                         r  month_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 month_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            month_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.942%)  route 0.194ns (51.058%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE                         0.000     0.000 r  month_reg[0]/C
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  month_reg[0]/Q
                         net (fo=18, routed)          0.194     0.335    month_reg__0[0]
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.380 r  month[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    month[0]_i_1_n_0
    SLICE_X55Y22         FDCE                                         r  month_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 increment_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            increment_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE                         0.000     0.000 r  increment_counter_reg[11]/C
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  increment_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    increment_counter_reg[11]
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  increment_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    increment_counter[8]_i_2_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  increment_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    increment_counter_reg[8]_i_1_n_4
    SLICE_X54Y19         FDCE                                         r  increment_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 increment_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            increment_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE                         0.000     0.000 r  increment_counter_reg[15]/C
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  increment_counter_reg[15]/Q
                         net (fo=2, routed)           0.148     0.312    increment_counter_reg[15]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  increment_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.357    increment_counter[12]_i_2_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  increment_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    increment_counter_reg[12]_i_1_n_4
    SLICE_X54Y20         FDCE                                         r  increment_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 increment_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            increment_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  increment_counter_reg[19]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  increment_counter_reg[19]/Q
                         net (fo=2, routed)           0.148     0.312    increment_counter_reg[19]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  increment_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.357    increment_counter[16]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  increment_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    increment_counter_reg[16]_i_1_n_4
    SLICE_X54Y21         FDCE                                         r  increment_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 increment_counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            increment_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  increment_counter_reg[23]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  increment_counter_reg[23]/Q
                         net (fo=2, routed)           0.148     0.312    increment_counter_reg[23]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  increment_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.357    increment_counter[20]_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  increment_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    increment_counter_reg[20]_i_1_n_4
    SLICE_X54Y22         FDCE                                         r  increment_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 increment_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            increment_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE                         0.000     0.000 r  increment_counter_reg[3]/C
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  increment_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     0.312    increment_counter_reg[3]
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  increment_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.357    increment_counter[0]_i_3_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  increment_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    increment_counter_reg[0]_i_1_n_4
    SLICE_X54Y17         FDCE                                         r  increment_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  refresh_counter_reg[11]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    refresh_counter_reg[11]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  refresh_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    refresh_counter[8]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





