<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="jenc" device="LIFCL-17-8UWG72C" performance_grade="8_Low-Power_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options HDL_PARAM="+define+USE_LATTICE_EBR" VERILOG_DIRECTIVES="+define+USE_LATTICE_EBR" VerilogStandard="System Verilog" def_top="dp_ram_be">
            <Option name="include path" value="../../modules/camera/jlib"/>
            <Option name="top" value="jenc"/>
        </Options>
        <Source name="../../modules/camera/jenc/jenc.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="jenc"/>
        </Source>
        <Source name="../../modules/camera/jenc/dct_1d_aan.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/dct_2d.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/quant_seq_mult_15x13_p4.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/quant.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/quant_tables.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/zigzag.vh" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../modules/camera/jenc/entropy.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/huff_tables.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/bitpacker.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/bytepacker.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jenc/transpose.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="ram_dp_w32_b4_d64/ram_dp_w32_b4_d64.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../../modules/camera/jlib/dp_ram_be.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="jenc.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="jenc.sty"/>
</RadiantProject>
