               ramulator.active_cycles_0               13812                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0               14812                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0               19639                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.361543                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0                4571                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0                4571                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0                4813                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.088605                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0                2982                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0                2982                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0                3064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.056406                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1                1749                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1                1749                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1                1749                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.032198                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
             ramulator.active_cycles_0_1                3635                                      # Total active cycles for level _0_1
               ramulator.busy_cycles_0_1                3635                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1
          ramulator.serving_requests_0_1                3724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1
  ramulator.average_serving_requests_0_1            0.068557                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1
           ramulator.active_cycles_0_1_0                2459                                      # Total active cycles for level _0_1_0
             ramulator.busy_cycles_0_1_0                2459                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_0
        ramulator.serving_requests_0_1_0                2499                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
ramulator.average_serving_requests_0_1_0            0.046005                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
           ramulator.active_cycles_0_1_1                1215                                      # Total active cycles for level _0_1_1
             ramulator.busy_cycles_0_1_1                1215                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_1
        ramulator.serving_requests_0_1_1                1225                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
ramulator.average_serving_requests_0_1_1            0.022552                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
             ramulator.active_cycles_0_2                5396                                      # Total active cycles for level _0_2
               ramulator.busy_cycles_0_2                5396                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2
          ramulator.serving_requests_0_2                5992                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2
  ramulator.average_serving_requests_0_2            0.110309                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2
           ramulator.active_cycles_0_2_0                3928                                      # Total active cycles for level _0_2_0
             ramulator.busy_cycles_0_2_0                3928                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_0
        ramulator.serving_requests_0_2_0                4101                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
ramulator.average_serving_requests_0_2_0            0.075497                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
           ramulator.active_cycles_0_2_1                1835                                      # Total active cycles for level _0_2_1
             ramulator.busy_cycles_0_2_1                1835                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_1
        ramulator.serving_requests_0_2_1                1891                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
ramulator.average_serving_requests_0_2_1            0.034812                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
             ramulator.active_cycles_0_3                4699                                      # Total active cycles for level _0_3
               ramulator.busy_cycles_0_3                4699                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3
          ramulator.serving_requests_0_3                5110                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3
  ramulator.average_serving_requests_0_3            0.094072                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3
           ramulator.active_cycles_0_3_0                3197                                      # Total active cycles for level _0_3_0
             ramulator.busy_cycles_0_3_0                3197                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_0
        ramulator.serving_requests_0_3_0                3419                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
ramulator.average_serving_requests_0_3_0            0.062942                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
           ramulator.active_cycles_0_3_1                1658                                      # Total active cycles for level _0_3_1
             ramulator.busy_cycles_0_3_1                1658                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_1
        ramulator.serving_requests_0_3_1                1691                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
ramulator.average_serving_requests_0_3_1            0.031130                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_1                9463                                      # Total active cycles for level _1
                 ramulator.busy_cycles_1               10463                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
            ramulator.serving_requests_1               12823                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
    ramulator.average_serving_requests_1            0.236064                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
             ramulator.active_cycles_1_0                3088                                      # Total active cycles for level _1_0
               ramulator.busy_cycles_1_0                3088                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
          ramulator.serving_requests_1_0                3119                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
  ramulator.average_serving_requests_1_0            0.057419                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
           ramulator.active_cycles_1_0_0                2102                                      # Total active cycles for level _1_0_0
             ramulator.busy_cycles_1_0_0                2102                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
        ramulator.serving_requests_1_0_0                2133                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0            0.039267                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
           ramulator.active_cycles_1_0_1                 986                                      # Total active cycles for level _1_0_1
             ramulator.busy_cycles_1_0_1                 986                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_1
        ramulator.serving_requests_1_0_1                 986                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
ramulator.average_serving_requests_1_0_1            0.018152                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
             ramulator.active_cycles_1_1                2002                                      # Total active cycles for level _1_1
               ramulator.busy_cycles_1_1                2002                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1
          ramulator.serving_requests_1_1                2098                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1
  ramulator.average_serving_requests_1_1            0.038623                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1
           ramulator.active_cycles_1_1_0                1353                                      # Total active cycles for level _1_1_0
             ramulator.busy_cycles_1_1_0                1353                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_0
        ramulator.serving_requests_1_1_0                1417                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
ramulator.average_serving_requests_1_1_0            0.026086                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
           ramulator.active_cycles_1_1_1                 671                                      # Total active cycles for level _1_1_1
             ramulator.busy_cycles_1_1_1                 671                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_1
        ramulator.serving_requests_1_1_1                 681                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
ramulator.average_serving_requests_1_1_1            0.012537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
             ramulator.active_cycles_1_2                3524                                      # Total active cycles for level _1_2
               ramulator.busy_cycles_1_2                3524                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2
          ramulator.serving_requests_1_2                3773                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2
  ramulator.average_serving_requests_1_2            0.069459                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2
           ramulator.active_cycles_1_2_0                2617                                      # Total active cycles for level _1_2_0
             ramulator.busy_cycles_1_2_0                2617                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_0
        ramulator.serving_requests_1_2_0                2745                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
ramulator.average_serving_requests_1_2_0            0.050534                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
           ramulator.active_cycles_1_2_1                1028                                      # Total active cycles for level _1_2_1
             ramulator.busy_cycles_1_2_1                1028                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_1
        ramulator.serving_requests_1_2_1                1028                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
ramulator.average_serving_requests_1_2_1            0.018925                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
             ramulator.active_cycles_1_3                3588                                      # Total active cycles for level _1_3
               ramulator.busy_cycles_1_3                3588                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3
          ramulator.serving_requests_1_3                3833                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3
  ramulator.average_serving_requests_1_3            0.070563                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3
           ramulator.active_cycles_1_3_0                2719                                      # Total active cycles for level _1_3_0
             ramulator.busy_cycles_1_3_0                2719                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_0
        ramulator.serving_requests_1_3_0                2925                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
ramulator.average_serving_requests_1_3_0            0.053848                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
           ramulator.active_cycles_1_3_1                 903                                      # Total active cycles for level _1_3_1
             ramulator.busy_cycles_1_3_1                 903                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_1
        ramulator.serving_requests_1_3_1                 908                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
ramulator.average_serving_requests_1_3_1            0.016716                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_2                9128                                      # Total active cycles for level _2
                 ramulator.busy_cycles_2               10128                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2
            ramulator.serving_requests_2               17780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2
    ramulator.average_serving_requests_2            0.327320                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2
             ramulator.active_cycles_2_0                3506                                      # Total active cycles for level _2_0
               ramulator.busy_cycles_2_0                3506                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0
          ramulator.serving_requests_2_0                4151                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0
  ramulator.average_serving_requests_2_0            0.076418                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0
           ramulator.active_cycles_2_0_0                1993                                      # Total active cycles for level _2_0_0
             ramulator.busy_cycles_2_0_0                1993                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_0
        ramulator.serving_requests_2_0_0                2039                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
ramulator.average_serving_requests_2_0_0            0.037537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
           ramulator.active_cycles_2_0_1                1942                                      # Total active cycles for level _2_0_1
             ramulator.busy_cycles_2_0_1                1942                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_1
        ramulator.serving_requests_2_0_1                2112                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
ramulator.average_serving_requests_2_0_1            0.038881                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
             ramulator.active_cycles_2_1                2847                                      # Total active cycles for level _2_1
               ramulator.busy_cycles_2_1                2847                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1
          ramulator.serving_requests_2_1                3112                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1
  ramulator.average_serving_requests_2_1            0.057290                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1
           ramulator.active_cycles_2_1_0                1472                                      # Total active cycles for level _2_1_0
             ramulator.busy_cycles_2_1_0                1472                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_0
        ramulator.serving_requests_2_1_0                1496                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
ramulator.average_serving_requests_2_1_0            0.027541                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
           ramulator.active_cycles_2_1_1                1547                                      # Total active cycles for level _2_1_1
             ramulator.busy_cycles_2_1_1                1547                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_1
        ramulator.serving_requests_2_1_1                1616                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
ramulator.average_serving_requests_2_1_1            0.029750                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
             ramulator.active_cycles_2_2                4041                                      # Total active cycles for level _2_2
               ramulator.busy_cycles_2_2                4041                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2
          ramulator.serving_requests_2_2                5105                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2
  ramulator.average_serving_requests_2_2            0.093980                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2
           ramulator.active_cycles_2_2_0                2520                                      # Total active cycles for level _2_2_0
             ramulator.busy_cycles_2_2_0                2520                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_0
        ramulator.serving_requests_2_2_0                2626                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
ramulator.average_serving_requests_2_2_0            0.048343                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
           ramulator.active_cycles_2_2_1                2231                                      # Total active cycles for level _2_2_1
             ramulator.busy_cycles_2_2_1                2231                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_1
        ramulator.serving_requests_2_2_1                2479                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
ramulator.average_serving_requests_2_2_1            0.045637                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
             ramulator.active_cycles_2_3                3710                                      # Total active cycles for level _2_3
               ramulator.busy_cycles_2_3                3710                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3
          ramulator.serving_requests_2_3                5412                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3
  ramulator.average_serving_requests_2_3            0.099632                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3
           ramulator.active_cycles_2_3_0                2352                                      # Total active cycles for level _2_3_0
             ramulator.busy_cycles_2_3_0                2352                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_0
        ramulator.serving_requests_2_3_0                2541                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
ramulator.average_serving_requests_2_3_0            0.046778                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
           ramulator.active_cycles_2_3_1                2509                                      # Total active cycles for level _2_3_1
             ramulator.busy_cycles_2_3_1                2509                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_1
        ramulator.serving_requests_2_3_1                2871                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
ramulator.average_serving_requests_2_3_1            0.052853                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_3                7247                                      # Total active cycles for level _3
                 ramulator.busy_cycles_3                8247                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3
            ramulator.serving_requests_3               19740                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3
    ramulator.average_serving_requests_3            0.363402                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3
             ramulator.active_cycles_3_0                3677                                      # Total active cycles for level _3_0
               ramulator.busy_cycles_3_0                3677                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0
          ramulator.serving_requests_3_0                4935                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0
  ramulator.average_serving_requests_3_0            0.090851                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0
           ramulator.active_cycles_3_0_0                2108                                      # Total active cycles for level _3_0_0
             ramulator.busy_cycles_3_0_0                2108                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_0
        ramulator.serving_requests_3_0_0                2318                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
ramulator.average_serving_requests_3_0_0            0.042673                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
           ramulator.active_cycles_3_0_1                2399                                      # Total active cycles for level _3_0_1
             ramulator.busy_cycles_3_0_1                2399                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_1
        ramulator.serving_requests_3_0_1                2617                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
ramulator.average_serving_requests_3_0_1            0.048177                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
             ramulator.active_cycles_3_1                3014                                      # Total active cycles for level _3_1
               ramulator.busy_cycles_3_1                3014                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1
          ramulator.serving_requests_3_1                3948                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1
  ramulator.average_serving_requests_3_1            0.072680                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1
           ramulator.active_cycles_3_1_0                1365                                      # Total active cycles for level _3_1_0
             ramulator.busy_cycles_3_1_0                1365                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_0
        ramulator.serving_requests_3_1_0                1568                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
ramulator.average_serving_requests_3_1_0            0.028866                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
           ramulator.active_cycles_3_1_1                2131                                      # Total active cycles for level _3_1_1
             ramulator.busy_cycles_3_1_1                2131                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_1
        ramulator.serving_requests_3_1_1                2380                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
ramulator.average_serving_requests_3_1_1            0.043814                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
             ramulator.active_cycles_3_2                3853                                      # Total active cycles for level _3_2
               ramulator.busy_cycles_3_2                3853                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2
          ramulator.serving_requests_3_2                5279                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2
  ramulator.average_serving_requests_3_2            0.097183                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2
           ramulator.active_cycles_3_2_0                2467                                      # Total active cycles for level _3_2_0
             ramulator.busy_cycles_3_2_0                2467                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_0
        ramulator.serving_requests_3_2_0                2761                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
ramulator.average_serving_requests_3_2_0            0.050828                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
           ramulator.active_cycles_3_2_1                2276                                      # Total active cycles for level _3_2_1
             ramulator.busy_cycles_3_2_1                2276                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_1
        ramulator.serving_requests_3_2_1                2518                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
ramulator.average_serving_requests_3_2_1            0.046355                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
             ramulator.active_cycles_3_3                4085                                      # Total active cycles for level _3_3
               ramulator.busy_cycles_3_3                4085                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3
          ramulator.serving_requests_3_3                5578                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3
  ramulator.average_serving_requests_3_3            0.102688                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3
           ramulator.active_cycles_3_3_0                2425                                      # Total active cycles for level _3_3_0
             ramulator.busy_cycles_3_3_0                2425                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_0
        ramulator.serving_requests_3_3_0                2691                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
ramulator.average_serving_requests_3_3_0            0.049540                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
           ramulator.active_cycles_3_3_1                2563                                      # Total active cycles for level _3_3_1
             ramulator.busy_cycles_3_3_1                2563                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_1
        ramulator.serving_requests_3_3_1                2887                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
ramulator.average_serving_requests_3_3_1            0.053148                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_4               10053                                      # Total active cycles for level _4
                 ramulator.busy_cycles_4               11053                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4
            ramulator.serving_requests_4               22243                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4
    ramulator.average_serving_requests_4            0.409481                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4
             ramulator.active_cycles_4_0                4043                                      # Total active cycles for level _4_0
               ramulator.busy_cycles_4_0                4043                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0
          ramulator.serving_requests_4_0                5332                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0
  ramulator.average_serving_requests_4_0            0.098159                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0
           ramulator.active_cycles_4_0_0                2430                                      # Total active cycles for level _4_0_0
             ramulator.busy_cycles_4_0_0                2430                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_0
        ramulator.serving_requests_4_0_0                2535                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
ramulator.average_serving_requests_4_0_0            0.046668                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
           ramulator.active_cycles_4_0_1                2559                                      # Total active cycles for level _4_0_1
             ramulator.busy_cycles_4_0_1                2559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_1
        ramulator.serving_requests_4_0_1                2797                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
ramulator.average_serving_requests_4_0_1            0.051491                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
             ramulator.active_cycles_4_1                3450                                      # Total active cycles for level _4_1
               ramulator.busy_cycles_4_1                3450                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1
          ramulator.serving_requests_4_1                4768                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1
  ramulator.average_serving_requests_4_1            0.087776                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1
           ramulator.active_cycles_4_1_0                2053                                      # Total active cycles for level _4_1_0
             ramulator.busy_cycles_4_1_0                2053                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_0
        ramulator.serving_requests_4_1_0                2179                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
ramulator.average_serving_requests_4_1_0            0.040114                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
           ramulator.active_cycles_4_1_1                2317                                      # Total active cycles for level _4_1_1
             ramulator.busy_cycles_4_1_1                2317                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_1
        ramulator.serving_requests_4_1_1                2589                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
ramulator.average_serving_requests_4_1_1            0.047662                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
             ramulator.active_cycles_4_2                4389                                      # Total active cycles for level _4_2
               ramulator.busy_cycles_4_2                4389                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2
          ramulator.serving_requests_4_2                5789                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2
  ramulator.average_serving_requests_4_2            0.106572                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2
           ramulator.active_cycles_4_2_0                3026                                      # Total active cycles for level _4_2_0
             ramulator.busy_cycles_4_2_0                3026                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_0
        ramulator.serving_requests_4_2_0                3210                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
ramulator.average_serving_requests_4_2_0            0.059094                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
           ramulator.active_cycles_4_2_1                2303                                      # Total active cycles for level _4_2_1
             ramulator.busy_cycles_4_2_1                2303                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_1
        ramulator.serving_requests_4_2_1                2579                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
ramulator.average_serving_requests_4_2_1            0.047478                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
             ramulator.active_cycles_4_3                4545                                      # Total active cycles for level _4_3
               ramulator.busy_cycles_4_3                4545                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3
          ramulator.serving_requests_4_3                6354                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3
  ramulator.average_serving_requests_4_3            0.116973                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3
           ramulator.active_cycles_4_3_0                3389                                      # Total active cycles for level _4_3_0
             ramulator.busy_cycles_4_3_0                3389                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_0
        ramulator.serving_requests_4_3_0                3553                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
ramulator.average_serving_requests_4_3_0            0.065409                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
           ramulator.active_cycles_4_3_1                2435                                      # Total active cycles for level _4_3_1
             ramulator.busy_cycles_4_3_1                2435                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_1
        ramulator.serving_requests_4_3_1                2801                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
ramulator.average_serving_requests_4_3_1            0.051565                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_5                8444                                      # Total active cycles for level _5
                 ramulator.busy_cycles_5                9444                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5
            ramulator.serving_requests_5               17311                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5
    ramulator.average_serving_requests_5            0.318686                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5
             ramulator.active_cycles_5_0                3808                                      # Total active cycles for level _5_0
               ramulator.busy_cycles_5_0                3808                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0
          ramulator.serving_requests_5_0                4327                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0
  ramulator.average_serving_requests_5_0            0.079658                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0
           ramulator.active_cycles_5_0_0                1937                                      # Total active cycles for level _5_0_0
             ramulator.busy_cycles_5_0_0                1937                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_0
        ramulator.serving_requests_5_0_0                2069                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
ramulator.average_serving_requests_5_0_0            0.038089                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
           ramulator.active_cycles_5_0_1                2102                                      # Total active cycles for level _5_0_1
             ramulator.busy_cycles_5_0_1                2102                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_1
        ramulator.serving_requests_5_0_1                2258                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
ramulator.average_serving_requests_5_0_1            0.041568                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
             ramulator.active_cycles_5_1                3540                                      # Total active cycles for level _5_1
               ramulator.busy_cycles_5_1                3540                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1
          ramulator.serving_requests_5_1                4115                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1
  ramulator.average_serving_requests_5_1            0.075755                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1
           ramulator.active_cycles_5_1_0                2096                                      # Total active cycles for level _5_1_0
             ramulator.busy_cycles_5_1_0                2096                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_0
        ramulator.serving_requests_5_1_0                2286                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
ramulator.average_serving_requests_5_1_0            0.042084                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
           ramulator.active_cycles_5_1_1                1677                                      # Total active cycles for level _5_1_1
             ramulator.busy_cycles_5_1_1                1677                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_1
        ramulator.serving_requests_5_1_1                1829                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
ramulator.average_serving_requests_5_1_1            0.033671                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
             ramulator.active_cycles_5_2                4484                                      # Total active cycles for level _5_2
               ramulator.busy_cycles_5_2                4484                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2
          ramulator.serving_requests_5_2                4885                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2
  ramulator.average_serving_requests_5_2            0.089930                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2
           ramulator.active_cycles_5_2_0                2591                                      # Total active cycles for level _5_2_0
             ramulator.busy_cycles_5_2_0                2591                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_0
        ramulator.serving_requests_5_2_0                2774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
ramulator.average_serving_requests_5_2_0            0.051068                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
           ramulator.active_cycles_5_2_1                1951                                      # Total active cycles for level _5_2_1
             ramulator.busy_cycles_5_2_1                1951                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_1
        ramulator.serving_requests_5_2_1                2111                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
ramulator.average_serving_requests_5_2_1            0.038862                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
             ramulator.active_cycles_5_3                3550                                      # Total active cycles for level _5_3
               ramulator.busy_cycles_5_3                3550                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3
          ramulator.serving_requests_5_3                3984                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3
  ramulator.average_serving_requests_5_3            0.073343                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3
           ramulator.active_cycles_5_3_0                1942                                      # Total active cycles for level _5_3_0
             ramulator.busy_cycles_5_3_0                1942                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_0
        ramulator.serving_requests_5_3_0                2023                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
ramulator.average_serving_requests_5_3_0            0.037242                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
           ramulator.active_cycles_5_3_1                1818                                      # Total active cycles for level _5_3_1
             ramulator.busy_cycles_5_3_1                1818                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_1
        ramulator.serving_requests_5_3_1                1961                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
ramulator.average_serving_requests_5_3_1            0.036101                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_6               10048                                      # Total active cycles for level _6
                 ramulator.busy_cycles_6               11048                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6
            ramulator.serving_requests_6               16444                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6
    ramulator.average_serving_requests_6            0.302725                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6
             ramulator.active_cycles_6_0                3876                                      # Total active cycles for level _6_0
               ramulator.busy_cycles_6_0                3876                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0
          ramulator.serving_requests_6_0                4160                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0
  ramulator.average_serving_requests_6_0            0.076583                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0
           ramulator.active_cycles_6_0_0                2122                                      # Total active cycles for level _6_0_0
             ramulator.busy_cycles_6_0_0                2122                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_0
        ramulator.serving_requests_6_0_0                2285                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
ramulator.average_serving_requests_6_0_0            0.042066                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
           ramulator.active_cycles_6_0_1                1845                                      # Total active cycles for level _6_0_1
             ramulator.busy_cycles_6_0_1                1845                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_1
        ramulator.serving_requests_6_0_1                1875                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
ramulator.average_serving_requests_6_0_1            0.034518                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
             ramulator.active_cycles_6_1                3547                                      # Total active cycles for level _6_1
               ramulator.busy_cycles_6_1                3547                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1
          ramulator.serving_requests_6_1                3853                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1
  ramulator.average_serving_requests_6_1            0.070932                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1
           ramulator.active_cycles_6_1_0                2341                                      # Total active cycles for level _6_1_0
             ramulator.busy_cycles_6_1_0                2341                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_0
        ramulator.serving_requests_6_1_0                2575                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
ramulator.average_serving_requests_6_1_0            0.047404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
           ramulator.active_cycles_6_1_1                1258                                      # Total active cycles for level _6_1_1
             ramulator.busy_cycles_6_1_1                1258                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_1
        ramulator.serving_requests_6_1_1                1278                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
ramulator.average_serving_requests_6_1_1            0.023527                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
             ramulator.active_cycles_6_2                4337                                      # Total active cycles for level _6_2
               ramulator.busy_cycles_6_2                4337                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2
          ramulator.serving_requests_6_2                4601                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2
  ramulator.average_serving_requests_6_2            0.084702                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2
           ramulator.active_cycles_6_2_0                2481                                      # Total active cycles for level _6_2_0
             ramulator.busy_cycles_6_2_0                2481                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_0
        ramulator.serving_requests_6_2_0                2652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
ramulator.average_serving_requests_6_2_0            0.048822                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
           ramulator.active_cycles_6_2_1                1917                                      # Total active cycles for level _6_2_1
             ramulator.busy_cycles_6_2_1                1917                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_1
        ramulator.serving_requests_6_2_1                1949                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
ramulator.average_serving_requests_6_2_1            0.035880                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
             ramulator.active_cycles_6_3                3557                                      # Total active cycles for level _6_3
               ramulator.busy_cycles_6_3                3557                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3
          ramulator.serving_requests_6_3                3830                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3
  ramulator.average_serving_requests_6_3            0.070508                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3
           ramulator.active_cycles_6_3_0                2172                                      # Total active cycles for level _6_3_0
             ramulator.busy_cycles_6_3_0                2172                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_0
        ramulator.serving_requests_6_3_0                2378                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
ramulator.average_serving_requests_6_3_0            0.043778                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
           ramulator.active_cycles_6_3_1                1432                                      # Total active cycles for level _6_3_1
             ramulator.busy_cycles_6_3_1                1432                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_1
        ramulator.serving_requests_6_3_1                1452                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
ramulator.average_serving_requests_6_3_1            0.026730                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_7                7694                                      # Total active cycles for level _7
                 ramulator.busy_cycles_7                8694                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7
            ramulator.serving_requests_7               12546                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7
    ramulator.average_serving_requests_7            0.230965                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7
             ramulator.active_cycles_7_0                2880                                      # Total active cycles for level _7_0
               ramulator.busy_cycles_7_0                2880                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0
          ramulator.serving_requests_7_0                3068                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0
  ramulator.average_serving_requests_7_0            0.056480                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0
           ramulator.active_cycles_7_0_0                1852                                      # Total active cycles for level _7_0_0
             ramulator.busy_cycles_7_0_0                1852                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_0
        ramulator.serving_requests_7_0_0                1896                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
ramulator.average_serving_requests_7_0_0            0.034904                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
           ramulator.active_cycles_7_0_1                1064                                      # Total active cycles for level _7_0_1
             ramulator.busy_cycles_7_0_1                1064                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_1
        ramulator.serving_requests_7_0_1                1172                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
ramulator.average_serving_requests_7_0_1            0.021576                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
             ramulator.active_cycles_7_1                2779                                      # Total active cycles for level _7_1
               ramulator.busy_cycles_7_1                2779                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1
          ramulator.serving_requests_7_1                3089                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1
  ramulator.average_serving_requests_7_1            0.056867                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1
           ramulator.active_cycles_7_1_0                1947                                      # Total active cycles for level _7_1_0
             ramulator.busy_cycles_7_1_0                1947                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_0
        ramulator.serving_requests_7_1_0                2079                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
ramulator.average_serving_requests_7_1_0            0.038273                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
           ramulator.active_cycles_7_1_1                 893                                      # Total active cycles for level _7_1_1
             ramulator.busy_cycles_7_1_1                 893                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_1
        ramulator.serving_requests_7_1_1                1010                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
ramulator.average_serving_requests_7_1_1            0.018594                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
             ramulator.active_cycles_7_2                3076                                      # Total active cycles for level _7_2
               ramulator.busy_cycles_7_2                3076                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2
          ramulator.serving_requests_7_2                3296                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2
  ramulator.average_serving_requests_7_2            0.060677                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2
           ramulator.active_cycles_7_2_0                2066                                      # Total active cycles for level _7_2_0
             ramulator.busy_cycles_7_2_0                2066                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_0
        ramulator.serving_requests_7_2_0                2136                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
ramulator.average_serving_requests_7_2_0            0.039323                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
           ramulator.active_cycles_7_2_1                1050                                      # Total active cycles for level _7_2_1
             ramulator.busy_cycles_7_2_1                1050                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_1
        ramulator.serving_requests_7_2_1                1160                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
ramulator.average_serving_requests_7_2_1            0.021355                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
             ramulator.active_cycles_7_3                2852                                      # Total active cycles for level _7_3
               ramulator.busy_cycles_7_3                2852                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3
          ramulator.serving_requests_7_3                3093                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3
  ramulator.average_serving_requests_7_3            0.056940                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3
           ramulator.active_cycles_7_3_0                1768                                      # Total active cycles for level _7_3_0
             ramulator.busy_cycles_7_3_0                1768                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_0
        ramulator.serving_requests_7_3_0                1827                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
ramulator.average_serving_requests_7_3_0            0.033634                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
           ramulator.active_cycles_7_3_1                1134                                      # Total active cycles for level _7_3_1
             ramulator.busy_cycles_7_3_1                1134                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_1
        ramulator.serving_requests_7_3_1                1266                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
ramulator.average_serving_requests_7_3_1            0.023306                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_8               12892                                      # Total active cycles for level _8
                 ramulator.busy_cycles_8               13692                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8
            ramulator.serving_requests_8               25622                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8
    ramulator.average_serving_requests_8            0.471686                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8
             ramulator.active_cycles_8_0                5696                                      # Total active cycles for level _8_0
               ramulator.busy_cycles_8_0                5696                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0
          ramulator.serving_requests_8_0                7070                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0
  ramulator.average_serving_requests_8_0            0.130155                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0
           ramulator.active_cycles_8_0_0                3421                                      # Total active cycles for level _8_0_0
             ramulator.busy_cycles_8_0_0                3421                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_0
        ramulator.serving_requests_8_0_0                3604                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
ramulator.average_serving_requests_8_0_0            0.066348                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
           ramulator.active_cycles_8_0_1                3247                                      # Total active cycles for level _8_0_1
             ramulator.busy_cycles_8_0_1                3247                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_1
        ramulator.serving_requests_8_0_1                3466                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
ramulator.average_serving_requests_8_0_1            0.063807                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
             ramulator.active_cycles_8_1                5005                                      # Total active cycles for level _8_1
               ramulator.busy_cycles_8_1                5005                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1
          ramulator.serving_requests_8_1                5683                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1
  ramulator.average_serving_requests_8_1            0.104621                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1
           ramulator.active_cycles_8_1_0                3002                                      # Total active cycles for level _8_1_0
             ramulator.busy_cycles_8_1_0                3002                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_0
        ramulator.serving_requests_8_1_0                3189                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
ramulator.average_serving_requests_8_1_0            0.058708                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
           ramulator.active_cycles_8_1_1                2367                                      # Total active cycles for level _8_1_1
             ramulator.busy_cycles_8_1_1                2367                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_1
        ramulator.serving_requests_8_1_1                2494                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
ramulator.average_serving_requests_8_1_1            0.045913                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
             ramulator.active_cycles_8_2                5373                                      # Total active cycles for level _8_2
               ramulator.busy_cycles_8_2                5373                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2
          ramulator.serving_requests_8_2                6414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2
  ramulator.average_serving_requests_8_2            0.118078                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2
           ramulator.active_cycles_8_2_0                2941                                      # Total active cycles for level _8_2_0
             ramulator.busy_cycles_8_2_0                2941                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_0
        ramulator.serving_requests_8_2_0                3055                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
ramulator.average_serving_requests_8_2_0            0.056241                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
           ramulator.active_cycles_8_2_1                3150                                      # Total active cycles for level _8_2_1
             ramulator.busy_cycles_8_2_1                3150                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_1
        ramulator.serving_requests_8_2_1                3359                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
ramulator.average_serving_requests_8_2_1            0.061837                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
             ramulator.active_cycles_8_3                5244                                      # Total active cycles for level _8_3
               ramulator.busy_cycles_8_3                5244                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3
          ramulator.serving_requests_8_3                6455                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3
  ramulator.average_serving_requests_8_3            0.118833                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3
           ramulator.active_cycles_8_3_0                3253                                      # Total active cycles for level _8_3_0
             ramulator.busy_cycles_8_3_0                3253                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_0
        ramulator.serving_requests_8_3_0                3433                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
ramulator.average_serving_requests_8_3_0            0.063200                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
           ramulator.active_cycles_8_3_1                2798                                      # Total active cycles for level _8_3_1
             ramulator.busy_cycles_8_3_1                2798                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_1
        ramulator.serving_requests_8_3_1                3022                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
ramulator.average_serving_requests_8_3_1            0.055633                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_9               13023                                      # Total active cycles for level _9
                 ramulator.busy_cycles_9               13823                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9
            ramulator.serving_requests_9               21521                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9
    ramulator.average_serving_requests_9            0.396189                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9
             ramulator.active_cycles_9_0                5520                                      # Total active cycles for level _9_0
               ramulator.busy_cycles_9_0                5520                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0
          ramulator.serving_requests_9_0                5981                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0
  ramulator.average_serving_requests_9_0            0.110107                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0
           ramulator.active_cycles_9_0_0                2688                                      # Total active cycles for level _9_0_0
             ramulator.busy_cycles_9_0_0                2688                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_0
        ramulator.serving_requests_9_0_0                2918                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
ramulator.average_serving_requests_9_0_0            0.053719                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
           ramulator.active_cycles_9_0_1                2922                                      # Total active cycles for level _9_0_1
             ramulator.busy_cycles_9_0_1                2922                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_1
        ramulator.serving_requests_9_0_1                3063                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
ramulator.average_serving_requests_9_0_1            0.056388                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
             ramulator.active_cycles_9_1                4315                                      # Total active cycles for level _9_1
               ramulator.busy_cycles_9_1                4315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1
          ramulator.serving_requests_9_1                4774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1
  ramulator.average_serving_requests_9_1            0.087887                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1
           ramulator.active_cycles_9_1_0                2159                                      # Total active cycles for level _9_1_0
             ramulator.busy_cycles_9_1_0                2159                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_0
        ramulator.serving_requests_9_1_0                2440                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
ramulator.average_serving_requests_9_1_0            0.044919                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
           ramulator.active_cycles_9_1_1                2226                                      # Total active cycles for level _9_1_1
             ramulator.busy_cycles_9_1_1                2226                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_1
        ramulator.serving_requests_9_1_1                2334                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
ramulator.average_serving_requests_9_1_1            0.042968                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
             ramulator.active_cycles_9_2                5270                                      # Total active cycles for level _9_2
               ramulator.busy_cycles_9_2                5270                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2
          ramulator.serving_requests_9_2                5614                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2
  ramulator.average_serving_requests_9_2            0.103351                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2
           ramulator.active_cycles_9_2_0                2264                                      # Total active cycles for level _9_2_0
             ramulator.busy_cycles_9_2_0                2264                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_0
        ramulator.serving_requests_9_2_0                2457                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
ramulator.average_serving_requests_9_2_0            0.045232                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
           ramulator.active_cycles_9_2_1                3006                                      # Total active cycles for level _9_2_1
             ramulator.busy_cycles_9_2_1                3006                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_1
        ramulator.serving_requests_9_2_1                3157                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
ramulator.average_serving_requests_9_2_1            0.058119                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
             ramulator.active_cycles_9_3                4666                                      # Total active cycles for level _9_3
               ramulator.busy_cycles_9_3                4666                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3
          ramulator.serving_requests_9_3                5152                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3
  ramulator.average_serving_requests_9_3            0.094845                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3
           ramulator.active_cycles_9_3_0                2495                                      # Total active cycles for level _9_3_0
             ramulator.busy_cycles_9_3_0                2495                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_0
        ramulator.serving_requests_9_3_0                2653                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
ramulator.average_serving_requests_9_3_0            0.048840                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
           ramulator.active_cycles_9_3_1                2357                                      # Total active cycles for level _9_3_1
             ramulator.busy_cycles_9_3_1                2357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_1
        ramulator.serving_requests_9_3_1                2499                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
ramulator.average_serving_requests_9_3_1            0.046005                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_10                7182                                      # Total active cycles for level _10
                ramulator.busy_cycles_10                8182                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10
           ramulator.serving_requests_10               13339                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10
   ramulator.average_serving_requests_10            0.245563                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10
            ramulator.active_cycles_10_0                3526                                      # Total active cycles for level _10_0
              ramulator.busy_cycles_10_0                3526                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0
         ramulator.serving_requests_10_0                3793                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0
 ramulator.average_serving_requests_10_0            0.069827                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0
          ramulator.active_cycles_10_0_0                2225                                      # Total active cycles for level _10_0_0
            ramulator.busy_cycles_10_0_0                2225                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_0
       ramulator.serving_requests_10_0_0                2378                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
ramulator.average_serving_requests_10_0_0            0.043778                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
          ramulator.active_cycles_10_0_1                1301                                      # Total active cycles for level _10_0_1
            ramulator.busy_cycles_10_0_1                1301                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_1
       ramulator.serving_requests_10_0_1                1415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
ramulator.average_serving_requests_10_0_1            0.026049                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
            ramulator.active_cycles_10_1                2838                                      # Total active cycles for level _10_1
              ramulator.busy_cycles_10_1                2838                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1
         ramulator.serving_requests_10_1                3101                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1
 ramulator.average_serving_requests_10_1            0.057088                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1
          ramulator.active_cycles_10_1_0                1810                                      # Total active cycles for level _10_1_0
            ramulator.busy_cycles_10_1_0                1810                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_0
       ramulator.serving_requests_10_1_0                1921                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
ramulator.average_serving_requests_10_1_0            0.035365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
          ramulator.active_cycles_10_1_1                1072                                      # Total active cycles for level _10_1_1
            ramulator.busy_cycles_10_1_1                1072                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_1
       ramulator.serving_requests_10_1_1                1180                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
ramulator.average_serving_requests_10_1_1            0.021723                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
            ramulator.active_cycles_10_2                3020                                      # Total active cycles for level _10_2
              ramulator.busy_cycles_10_2                3020                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2
         ramulator.serving_requests_10_2                3278                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2
 ramulator.average_serving_requests_10_2            0.060346                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2
          ramulator.active_cycles_10_2_0                1943                                      # Total active cycles for level _10_2_0
            ramulator.busy_cycles_10_2_0                1943                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_0
       ramulator.serving_requests_10_2_0                2048                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
ramulator.average_serving_requests_10_2_0            0.037703                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
          ramulator.active_cycles_10_2_1                1121                                      # Total active cycles for level _10_2_1
            ramulator.busy_cycles_10_2_1                1121                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_1
       ramulator.serving_requests_10_2_1                1230                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
ramulator.average_serving_requests_10_2_1            0.022644                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
            ramulator.active_cycles_10_3                2969                                      # Total active cycles for level _10_3
              ramulator.busy_cycles_10_3                2969                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3
         ramulator.serving_requests_10_3                3167                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3
 ramulator.average_serving_requests_10_3            0.058303                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3
          ramulator.active_cycles_10_3_0                1942                                      # Total active cycles for level _10_3_0
            ramulator.busy_cycles_10_3_0                1942                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_0
       ramulator.serving_requests_10_3_0                2008                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
ramulator.average_serving_requests_10_3_0            0.036966                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
          ramulator.active_cycles_10_3_1                1048                                      # Total active cycles for level _10_3_1
            ramulator.busy_cycles_10_3_1                1048                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_1
       ramulator.serving_requests_10_3_1                1159                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
ramulator.average_serving_requests_10_3_1            0.021337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_11                9333                                      # Total active cycles for level _11
                ramulator.busy_cycles_11               10333                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11
           ramulator.serving_requests_11               20210                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11
   ramulator.average_serving_requests_11            0.372054                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11
            ramulator.active_cycles_11_0                3871                                      # Total active cycles for level _11_0
              ramulator.busy_cycles_11_0                3871                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0
         ramulator.serving_requests_11_0                5070                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0
 ramulator.average_serving_requests_11_0            0.093336                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0
          ramulator.active_cycles_11_0_0                1874                                      # Total active cycles for level _11_0_0
            ramulator.busy_cycles_11_0_0                1874                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_0
       ramulator.serving_requests_11_0_0                2110                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
ramulator.average_serving_requests_11_0_0            0.038844                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
          ramulator.active_cycles_11_0_1                2728                                      # Total active cycles for level _11_0_1
            ramulator.busy_cycles_11_0_1                2728                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_1
       ramulator.serving_requests_11_0_1                2960                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
ramulator.average_serving_requests_11_0_1            0.054492                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
            ramulator.active_cycles_11_1                3056                                      # Total active cycles for level _11_1
              ramulator.busy_cycles_11_1                3056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1
         ramulator.serving_requests_11_1                4145                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1
 ramulator.average_serving_requests_11_1            0.076307                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1
          ramulator.active_cycles_11_1_0                1615                                      # Total active cycles for level _11_1_0
            ramulator.busy_cycles_11_1_0                1615                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_0
       ramulator.serving_requests_11_1_0                1833                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
ramulator.average_serving_requests_11_1_0            0.033744                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
          ramulator.active_cycles_11_1_1                2182                                      # Total active cycles for level _11_1_1
            ramulator.busy_cycles_11_1_1                2182                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_1
       ramulator.serving_requests_11_1_1                2312                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
ramulator.average_serving_requests_11_1_1            0.042563                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
            ramulator.active_cycles_11_2                4286                                      # Total active cycles for level _11_2
              ramulator.busy_cycles_11_2                4286                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2
         ramulator.serving_requests_11_2                5915                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2
 ramulator.average_serving_requests_11_2            0.108892                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2
          ramulator.active_cycles_11_2_0                2532                                      # Total active cycles for level _11_2_0
            ramulator.busy_cycles_11_2_0                2532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_0
       ramulator.serving_requests_11_2_0                2810                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
ramulator.average_serving_requests_11_2_0            0.051730                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
          ramulator.active_cycles_11_2_1                2878                                      # Total active cycles for level _11_2_1
            ramulator.busy_cycles_11_2_1                2878                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_1
       ramulator.serving_requests_11_2_1                3105                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
ramulator.average_serving_requests_11_2_1            0.057161                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
            ramulator.active_cycles_11_3                4133                                      # Total active cycles for level _11_3
              ramulator.busy_cycles_11_3                4133                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3
         ramulator.serving_requests_11_3                5080                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3
 ramulator.average_serving_requests_11_3            0.093520                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3
          ramulator.active_cycles_11_3_0                2028                                      # Total active cycles for level _11_3_0
            ramulator.busy_cycles_11_3_0                2028                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_0
       ramulator.serving_requests_11_3_0                2151                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
ramulator.average_serving_requests_11_3_0            0.039599                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
          ramulator.active_cycles_11_3_1                2667                                      # Total active cycles for level _11_3_1
            ramulator.busy_cycles_11_3_1                2667                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_1
       ramulator.serving_requests_11_3_1                2929                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
ramulator.average_serving_requests_11_3_1            0.053921                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_12               13388                                      # Total active cycles for level _12
                ramulator.busy_cycles_12               14388                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12
           ramulator.serving_requests_12               26260                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12
   ramulator.average_serving_requests_12            0.483432                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12
            ramulator.active_cycles_12_0                5239                                      # Total active cycles for level _12_0
              ramulator.busy_cycles_12_0                5239                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0
         ramulator.serving_requests_12_0                6182                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0
 ramulator.average_serving_requests_12_0            0.113807                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0
          ramulator.active_cycles_12_0_0                2404                                      # Total active cycles for level _12_0_0
            ramulator.busy_cycles_12_0_0                2404                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_0
       ramulator.serving_requests_12_0_0                2519                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
ramulator.average_serving_requests_12_0_0            0.046373                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
          ramulator.active_cycles_12_0_1                3455                                      # Total active cycles for level _12_0_1
            ramulator.busy_cycles_12_0_1                3455                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_1
       ramulator.serving_requests_12_0_1                3663                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
ramulator.average_serving_requests_12_0_1            0.067434                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
            ramulator.active_cycles_12_1                4230                                      # Total active cycles for level _12_1
              ramulator.busy_cycles_12_1                4230                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1
         ramulator.serving_requests_12_1                5209                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1
 ramulator.average_serving_requests_12_1            0.095895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1
          ramulator.active_cycles_12_1_0                2305                                      # Total active cycles for level _12_1_0
            ramulator.busy_cycles_12_1_0                2305                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_0
       ramulator.serving_requests_12_1_0                2418                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
ramulator.average_serving_requests_12_1_0            0.044514                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
          ramulator.active_cycles_12_1_1                2573                                      # Total active cycles for level _12_1_1
            ramulator.busy_cycles_12_1_1                2573                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_1
       ramulator.serving_requests_12_1_1                2791                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
ramulator.average_serving_requests_12_1_1            0.051381                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
            ramulator.active_cycles_12_2                7013                                      # Total active cycles for level _12_2
              ramulator.busy_cycles_12_2                7013                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2
         ramulator.serving_requests_12_2                9024                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2
 ramulator.average_serving_requests_12_2            0.166127                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2
          ramulator.active_cycles_12_2_0                4537                                      # Total active cycles for level _12_2_0
            ramulator.busy_cycles_12_2_0                4537                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_0
       ramulator.serving_requests_12_2_0                4863                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
ramulator.average_serving_requests_12_2_0            0.089525                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
          ramulator.active_cycles_12_2_1                3847                                      # Total active cycles for level _12_2_1
            ramulator.busy_cycles_12_2_1                3847                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_1
       ramulator.serving_requests_12_2_1                4161                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
ramulator.average_serving_requests_12_2_1            0.076602                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
            ramulator.active_cycles_12_3                4681                                      # Total active cycles for level _12_3
              ramulator.busy_cycles_12_3                4681                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3
         ramulator.serving_requests_12_3                5845                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3
 ramulator.average_serving_requests_12_3            0.107603                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3
          ramulator.active_cycles_12_3_0                2606                                      # Total active cycles for level _12_3_0
            ramulator.busy_cycles_12_3_0                2606                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_0
       ramulator.serving_requests_12_3_0                2722                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
ramulator.average_serving_requests_12_3_0            0.050110                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
          ramulator.active_cycles_12_3_1                2848                                      # Total active cycles for level _12_3_1
            ramulator.busy_cycles_12_3_1                2848                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_1
       ramulator.serving_requests_12_3_1                3123                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
ramulator.average_serving_requests_12_3_1            0.057493                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_13               11625                                      # Total active cycles for level _13
                ramulator.busy_cycles_13               12425                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13
           ramulator.serving_requests_13               30251                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13
   ramulator.average_serving_requests_13            0.556904                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13
            ramulator.active_cycles_13_0                5585                                      # Total active cycles for level _13_0
              ramulator.busy_cycles_13_0                5585                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0
         ramulator.serving_requests_13_0                7431                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0
 ramulator.average_serving_requests_13_0            0.136800                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0
          ramulator.active_cycles_13_0_0                2413                                      # Total active cycles for level _13_0_0
            ramulator.busy_cycles_13_0_0                2413                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_0
       ramulator.serving_requests_13_0_0                2595                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
ramulator.average_serving_requests_13_0_0            0.047772                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
          ramulator.active_cycles_13_0_1                4415                                      # Total active cycles for level _13_0_1
            ramulator.busy_cycles_13_0_1                4415                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_1
       ramulator.serving_requests_13_0_1                4836                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
ramulator.average_serving_requests_13_0_1            0.089028                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
            ramulator.active_cycles_13_1                4917                                      # Total active cycles for level _13_1
              ramulator.busy_cycles_13_1                4917                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1
         ramulator.serving_requests_13_1                6698                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1
 ramulator.average_serving_requests_13_1            0.123306                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1
          ramulator.active_cycles_13_1_0                2145                                      # Total active cycles for level _13_1_0
            ramulator.busy_cycles_13_1_0                2145                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_0
       ramulator.serving_requests_13_1_0                2302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
ramulator.average_serving_requests_13_1_0            0.042378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
          ramulator.active_cycles_13_1_1                3954                                      # Total active cycles for level _13_1_1
            ramulator.busy_cycles_13_1_1                3954                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_1
       ramulator.serving_requests_13_1_1                4396                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
ramulator.average_serving_requests_13_1_1            0.080928                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
            ramulator.active_cycles_13_2                6008                                      # Total active cycles for level _13_2
              ramulator.busy_cycles_13_2                6008                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2
         ramulator.serving_requests_13_2                8031                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2
 ramulator.average_serving_requests_13_2            0.147846                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2
          ramulator.active_cycles_13_2_0                2349                                      # Total active cycles for level _13_2_0
            ramulator.busy_cycles_13_2_0                2349                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_0
       ramulator.serving_requests_13_2_0                2445                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
ramulator.average_serving_requests_13_2_0            0.045011                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
          ramulator.active_cycles_13_2_1                4995                                      # Total active cycles for level _13_2_1
            ramulator.busy_cycles_13_2_1                4995                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_1
       ramulator.serving_requests_13_2_1                5586                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
ramulator.average_serving_requests_13_2_1            0.102835                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
            ramulator.active_cycles_13_3                5455                                      # Total active cycles for level _13_3
              ramulator.busy_cycles_13_3                5455                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3
         ramulator.serving_requests_13_3                8091                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3
 ramulator.average_serving_requests_13_3            0.148951                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3
          ramulator.active_cycles_13_3_0                2711                                      # Total active cycles for level _13_3_0
            ramulator.busy_cycles_13_3_0                2711                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_0
       ramulator.serving_requests_13_3_0                2920                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
ramulator.average_serving_requests_13_3_0            0.053756                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
          ramulator.active_cycles_13_3_1                4465                                      # Total active cycles for level _13_3_1
            ramulator.busy_cycles_13_3_1                4465                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_1
       ramulator.serving_requests_13_3_1                5171                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
ramulator.average_serving_requests_13_3_1            0.095195                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_14                9343                                      # Total active cycles for level _14
                ramulator.busy_cycles_14               10343                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14
           ramulator.serving_requests_14               19807                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14
   ramulator.average_serving_requests_14            0.364635                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14
            ramulator.active_cycles_14_0                4572                                      # Total active cycles for level _14_0
              ramulator.busy_cycles_14_0                4572                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0
         ramulator.serving_requests_14_0                5052                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0
 ramulator.average_serving_requests_14_0            0.093004                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0
          ramulator.active_cycles_14_0_0                 993                                      # Total active cycles for level _14_0_0
            ramulator.busy_cycles_14_0_0                 993                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_0
       ramulator.serving_requests_14_0_0                1013                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
ramulator.average_serving_requests_14_0_0            0.018649                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
          ramulator.active_cycles_14_0_1                3623                                      # Total active cycles for level _14_0_1
            ramulator.busy_cycles_14_0_1                3623                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_1
       ramulator.serving_requests_14_0_1                4039                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
ramulator.average_serving_requests_14_0_1            0.074356                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
            ramulator.active_cycles_14_1                3827                                      # Total active cycles for level _14_1
              ramulator.busy_cycles_14_1                3827                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1
         ramulator.serving_requests_14_1                4257                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1
 ramulator.average_serving_requests_14_1            0.078369                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1
          ramulator.active_cycles_14_1_0                 675                                      # Total active cycles for level _14_1_0
            ramulator.busy_cycles_14_1_0                 675                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_0
       ramulator.serving_requests_14_1_0                 685                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
ramulator.average_serving_requests_14_1_0            0.012610                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
          ramulator.active_cycles_14_1_1                3196                                      # Total active cycles for level _14_1_1
            ramulator.busy_cycles_14_1_1                3196                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_1
       ramulator.serving_requests_14_1_1                3572                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
ramulator.average_serving_requests_14_1_1            0.065758                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
            ramulator.active_cycles_14_2                5098                                      # Total active cycles for level _14_2
              ramulator.busy_cycles_14_2                5098                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2
         ramulator.serving_requests_14_2                5598                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2
 ramulator.average_serving_requests_14_2            0.103056                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2
          ramulator.active_cycles_14_2_0                1021                                      # Total active cycles for level _14_2_0
            ramulator.busy_cycles_14_2_0                1021                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_0
       ramulator.serving_requests_14_2_0                1041                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
ramulator.average_serving_requests_14_2_0            0.019164                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
          ramulator.active_cycles_14_2_1                4077                                      # Total active cycles for level _14_2_1
            ramulator.busy_cycles_14_2_1                4077                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_1
       ramulator.serving_requests_14_2_1                4557                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
ramulator.average_serving_requests_14_2_1            0.083892                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
            ramulator.active_cycles_14_3                4227                                      # Total active cycles for level _14_3
              ramulator.busy_cycles_14_3                4227                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3
         ramulator.serving_requests_14_3                4900                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3
 ramulator.average_serving_requests_14_3            0.090206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3
          ramulator.active_cycles_14_3_0                 739                                      # Total active cycles for level _14_3_0
            ramulator.busy_cycles_14_3_0                 739                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_0
       ramulator.serving_requests_14_3_0                 739                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
ramulator.average_serving_requests_14_3_0            0.013605                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
          ramulator.active_cycles_14_3_1                3604                                      # Total active cycles for level _14_3_1
            ramulator.busy_cycles_14_3_1                3604                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_1
       ramulator.serving_requests_14_3_1                4161                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
ramulator.average_serving_requests_14_3_1            0.076602                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_15                8666                                      # Total active cycles for level _15
                ramulator.busy_cycles_15                9666                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15
           ramulator.serving_requests_15               16019                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15
   ramulator.average_serving_requests_15            0.294901                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15
            ramulator.active_cycles_15_0                3536                                      # Total active cycles for level _15_0
              ramulator.busy_cycles_15_0                3536                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0
         ramulator.serving_requests_15_0                4016                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0
 ramulator.average_serving_requests_15_0            0.073932                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0
          ramulator.active_cycles_15_0_0                1054                                      # Total active cycles for level _15_0_0
            ramulator.busy_cycles_15_0_0                1054                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_0
       ramulator.serving_requests_15_0_0                1064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
ramulator.average_serving_requests_15_0_0            0.019588                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
          ramulator.active_cycles_15_0_1                2761                                      # Total active cycles for level _15_0_1
            ramulator.busy_cycles_15_0_1                2761                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_1
       ramulator.serving_requests_15_0_1                2952                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
ramulator.average_serving_requests_15_0_1            0.054345                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
            ramulator.active_cycles_15_1                2976                                      # Total active cycles for level _15_1
              ramulator.busy_cycles_15_1                2976                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1
         ramulator.serving_requests_15_1                3528                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1
 ramulator.average_serving_requests_15_1            0.064948                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1
          ramulator.active_cycles_15_1_0                 872                                      # Total active cycles for level _15_1_0
            ramulator.busy_cycles_15_1_0                 872                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_0
       ramulator.serving_requests_15_1_0                 872                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
ramulator.average_serving_requests_15_1_0            0.016053                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
          ramulator.active_cycles_15_1_1                2468                                      # Total active cycles for level _15_1_1
            ramulator.busy_cycles_15_1_1                2468                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_1
       ramulator.serving_requests_15_1_1                2656                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
ramulator.average_serving_requests_15_1_1            0.048895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
            ramulator.active_cycles_15_2                4196                                      # Total active cycles for level _15_2
              ramulator.busy_cycles_15_2                4196                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2
         ramulator.serving_requests_15_2                4527                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2
 ramulator.average_serving_requests_15_2            0.083339                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2
          ramulator.active_cycles_15_2_0                 980                                      # Total active cycles for level _15_2_0
            ramulator.busy_cycles_15_2_0                 980                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_0
       ramulator.serving_requests_15_2_0                 980                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
ramulator.average_serving_requests_15_2_0            0.018041                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
          ramulator.active_cycles_15_2_1                3349                                      # Total active cycles for level _15_2_1
            ramulator.busy_cycles_15_2_1                3349                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_1
       ramulator.serving_requests_15_2_1                3547                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
ramulator.average_serving_requests_15_2_1            0.065298                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
            ramulator.active_cycles_15_3                3561                                      # Total active cycles for level _15_3
              ramulator.busy_cycles_15_3                3561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3
         ramulator.serving_requests_15_3                3948                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3
 ramulator.average_serving_requests_15_3            0.072680                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3
          ramulator.active_cycles_15_3_0                 735                                      # Total active cycles for level _15_3_0
            ramulator.busy_cycles_15_3_0                 735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_0
       ramulator.serving_requests_15_3_0                 735                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
ramulator.average_serving_requests_15_3_0            0.013531                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
          ramulator.active_cycles_15_3_1                2927                                      # Total active cycles for level _15_3_1
            ramulator.busy_cycles_15_3_1                2927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_1
       ramulator.serving_requests_15_3_1                3213                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
ramulator.average_serving_requests_15_3_1            0.059149                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_16               10421                                      # Total active cycles for level _16
                ramulator.busy_cycles_16               11221                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16
           ramulator.serving_requests_16               30412                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16
   ramulator.average_serving_requests_16            0.559867                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16
            ramulator.active_cycles_16_0                5403                                      # Total active cycles for level _16_0
              ramulator.busy_cycles_16_0                5403                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0
         ramulator.serving_requests_16_0                7734                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0
 ramulator.average_serving_requests_16_0            0.142378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0
          ramulator.active_cycles_16_0_0                3181                                      # Total active cycles for level _16_0_0
            ramulator.busy_cycles_16_0_0                3181                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_0
       ramulator.serving_requests_16_0_0                3623                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
ramulator.average_serving_requests_16_0_0            0.066697                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
          ramulator.active_cycles_16_0_1                3724                                      # Total active cycles for level _16_0_1
            ramulator.busy_cycles_16_0_1                3724                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_1
       ramulator.serving_requests_16_0_1                4111                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
ramulator.average_serving_requests_16_0_1            0.075681                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
            ramulator.active_cycles_16_1                4740                                      # Total active cycles for level _16_1
              ramulator.busy_cycles_16_1                4740                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1
         ramulator.serving_requests_16_1                7096                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1
 ramulator.average_serving_requests_16_1            0.130633                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1
          ramulator.active_cycles_16_1_0                2997                                      # Total active cycles for level _16_1_0
            ramulator.busy_cycles_16_1_0                2997                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_0
       ramulator.serving_requests_16_1_0                3447                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
ramulator.average_serving_requests_16_1_0            0.063457                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
          ramulator.active_cycles_16_1_1                3250                                      # Total active cycles for level _16_1_1
            ramulator.busy_cycles_16_1_1                3250                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_1
       ramulator.serving_requests_16_1_1                3649                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
ramulator.average_serving_requests_16_1_1            0.067176                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
            ramulator.active_cycles_16_2                5465                                      # Total active cycles for level _16_2
              ramulator.busy_cycles_16_2                5465                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2
         ramulator.serving_requests_16_2                8433                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2
 ramulator.average_serving_requests_16_2            0.155247                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2
          ramulator.active_cycles_16_2_0                3125                                      # Total active cycles for level _16_2_0
            ramulator.busy_cycles_16_2_0                3125                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_0
       ramulator.serving_requests_16_2_0                3510                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
ramulator.average_serving_requests_16_2_0            0.064617                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
          ramulator.active_cycles_16_2_1                4369                                      # Total active cycles for level _16_2_1
            ramulator.busy_cycles_16_2_1                4369                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_1
       ramulator.serving_requests_16_2_1                4923                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
ramulator.average_serving_requests_16_2_1            0.090630                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
            ramulator.active_cycles_16_3                4916                                      # Total active cycles for level _16_3
              ramulator.busy_cycles_16_3                4916                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3
         ramulator.serving_requests_16_3                7149                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3
 ramulator.average_serving_requests_16_3            0.131609                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3
          ramulator.active_cycles_16_3_0                2810                                      # Total active cycles for level _16_3_0
            ramulator.busy_cycles_16_3_0                2810                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_0
       ramulator.serving_requests_16_3_0                3223                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
ramulator.average_serving_requests_16_3_0            0.059334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
          ramulator.active_cycles_16_3_1                3527                                      # Total active cycles for level _16_3_1
            ramulator.busy_cycles_16_3_1                3527                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_1
       ramulator.serving_requests_16_3_1                3926                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
ramulator.average_serving_requests_16_3_1            0.072275                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_17                6496                                      # Total active cycles for level _17
                ramulator.busy_cycles_17                7296                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17
           ramulator.serving_requests_17               10833                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17
   ramulator.average_serving_requests_17            0.199429                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17
            ramulator.active_cycles_17_0                2592                                      # Total active cycles for level _17_0
              ramulator.busy_cycles_17_0                2592                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0
         ramulator.serving_requests_17_0                2779                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0
 ramulator.average_serving_requests_17_0            0.051160                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0
          ramulator.active_cycles_17_0_0                1076                                      # Total active cycles for level _17_0_0
            ramulator.busy_cycles_17_0_0                1076                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_0
       ramulator.serving_requests_17_0_0                1088                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
ramulator.average_serving_requests_17_0_0            0.020029                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
          ramulator.active_cycles_17_0_1                1611                                      # Total active cycles for level _17_0_1
            ramulator.busy_cycles_17_0_1                1611                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_1
       ramulator.serving_requests_17_0_1                1691                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
ramulator.average_serving_requests_17_0_1            0.031130                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
            ramulator.active_cycles_17_1                2753                                      # Total active cycles for level _17_1
              ramulator.busy_cycles_17_1                2753                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1
         ramulator.serving_requests_17_1                3103                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1
 ramulator.average_serving_requests_17_1            0.057124                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1
          ramulator.active_cycles_17_1_0                1576                                      # Total active cycles for level _17_1_0
            ramulator.busy_cycles_17_1_0                1576                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_0
       ramulator.serving_requests_17_1_0                1677                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
ramulator.average_serving_requests_17_1_0            0.030873                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
          ramulator.active_cycles_17_1_1                1332                                      # Total active cycles for level _17_1_1
            ramulator.busy_cycles_17_1_1                1332                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_1
       ramulator.serving_requests_17_1_1                1426                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
ramulator.average_serving_requests_17_1_1            0.026252                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
            ramulator.active_cycles_17_2                2582                                      # Total active cycles for level _17_2
              ramulator.busy_cycles_17_2                2582                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2
         ramulator.serving_requests_17_2                2820                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2
 ramulator.average_serving_requests_17_2            0.051915                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2
          ramulator.active_cycles_17_2_0                1186                                      # Total active cycles for level _17_2_0
            ramulator.busy_cycles_17_2_0                1186                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_0
       ramulator.serving_requests_17_2_0                1221                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
ramulator.average_serving_requests_17_2_0            0.022478                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
          ramulator.active_cycles_17_2_1                1535                                      # Total active cycles for level _17_2_1
            ramulator.busy_cycles_17_2_1                1535                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_1
       ramulator.serving_requests_17_2_1                1599                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
ramulator.average_serving_requests_17_2_1            0.029437                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
            ramulator.active_cycles_17_3                1969                                      # Total active cycles for level _17_3
              ramulator.busy_cycles_17_3                1969                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3
         ramulator.serving_requests_17_3                2131                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3
 ramulator.average_serving_requests_17_3            0.039230                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3
          ramulator.active_cycles_17_3_0                1038                                      # Total active cycles for level _17_3_0
            ramulator.busy_cycles_17_3_0                1038                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_0
       ramulator.serving_requests_17_3_0                1070                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
ramulator.average_serving_requests_17_3_0            0.019698                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
          ramulator.active_cycles_17_3_1                1051                                      # Total active cycles for level _17_3_1
            ramulator.busy_cycles_17_3_1                1051                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_1
       ramulator.serving_requests_17_3_1                1061                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
ramulator.average_serving_requests_17_3_1            0.019532                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_18                9323                                      # Total active cycles for level _18
                ramulator.busy_cycles_18               10123                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18
           ramulator.serving_requests_18               14345                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18
   ramulator.average_serving_requests_18            0.264083                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18
            ramulator.active_cycles_18_0                3358                                      # Total active cycles for level _18_0
              ramulator.busy_cycles_18_0                3358                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0
         ramulator.serving_requests_18_0                3982                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0
 ramulator.average_serving_requests_18_0            0.073306                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0
          ramulator.active_cycles_18_0_0                1494                                      # Total active cycles for level _18_0_0
            ramulator.busy_cycles_18_0_0                1494                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_0
       ramulator.serving_requests_18_0_0                1606                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
ramulator.average_serving_requests_18_0_0            0.029566                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
          ramulator.active_cycles_18_0_1                2266                                      # Total active cycles for level _18_0_1
            ramulator.busy_cycles_18_0_1                2266                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_1
       ramulator.serving_requests_18_0_1                2376                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
ramulator.average_serving_requests_18_0_1            0.043741                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
            ramulator.active_cycles_18_1                2918                                      # Total active cycles for level _18_1
              ramulator.busy_cycles_18_1                2918                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1
         ramulator.serving_requests_18_1                3231                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1
 ramulator.average_serving_requests_18_1            0.059481                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1
          ramulator.active_cycles_18_1_0                 991                                      # Total active cycles for level _18_1_0
            ramulator.busy_cycles_18_1_0                 991                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_0
       ramulator.serving_requests_18_1_0                1046                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
ramulator.average_serving_requests_18_1_0            0.019256                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
          ramulator.active_cycles_18_1_1                2049                                      # Total active cycles for level _18_1_1
            ramulator.busy_cycles_18_1_1                2049                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_1
       ramulator.serving_requests_18_1_1                2185                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
ramulator.average_serving_requests_18_1_1            0.040225                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
            ramulator.active_cycles_18_2                4122                                      # Total active cycles for level _18_2
              ramulator.busy_cycles_18_2                4122                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2
         ramulator.serving_requests_18_2                4540                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2
 ramulator.average_serving_requests_18_2            0.083579                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2
          ramulator.active_cycles_18_2_0                1285                                      # Total active cycles for level _18_2_0
            ramulator.busy_cycles_18_2_0                1285                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_0
       ramulator.serving_requests_18_2_0                1354                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
ramulator.average_serving_requests_18_2_0            0.024926                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
          ramulator.active_cycles_18_2_1                3029                                      # Total active cycles for level _18_2_1
            ramulator.busy_cycles_18_2_1                3029                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_1
       ramulator.serving_requests_18_2_1                3186                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
ramulator.average_serving_requests_18_2_1            0.058652                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
            ramulator.active_cycles_18_3                2321                                      # Total active cycles for level _18_3
              ramulator.busy_cycles_18_3                2321                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3
         ramulator.serving_requests_18_3                2592                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3
 ramulator.average_serving_requests_18_3            0.047717                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3
          ramulator.active_cycles_18_3_0                 984                                      # Total active cycles for level _18_3_0
            ramulator.busy_cycles_18_3_0                 984                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_0
       ramulator.serving_requests_18_3_0                1056                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
ramulator.average_serving_requests_18_3_0            0.019440                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
          ramulator.active_cycles_18_3_1                1503                                      # Total active cycles for level _18_3_1
            ramulator.busy_cycles_18_3_1                1503                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_1
       ramulator.serving_requests_18_3_1                1536                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
ramulator.average_serving_requests_18_3_1            0.028277                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_19                8865                                      # Total active cycles for level _19
                ramulator.busy_cycles_19                9665                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19
           ramulator.serving_requests_19               11805                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19
   ramulator.average_serving_requests_19            0.217323                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19
            ramulator.active_cycles_19_0                3010                                      # Total active cycles for level _19_0
              ramulator.busy_cycles_19_0                3010                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0
         ramulator.serving_requests_19_0                3150                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0
 ramulator.average_serving_requests_19_0            0.057990                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0
          ramulator.active_cycles_19_0_0                 968                                      # Total active cycles for level _19_0_0
            ramulator.busy_cycles_19_0_0                 968                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_0
       ramulator.serving_requests_19_0_0                 978                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
ramulator.average_serving_requests_19_0_0            0.018004                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
          ramulator.active_cycles_19_0_1                2042                                      # Total active cycles for level _19_0_1
            ramulator.busy_cycles_19_0_1                2042                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_1
       ramulator.serving_requests_19_0_1                2172                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
ramulator.average_serving_requests_19_0_1            0.039985                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
            ramulator.active_cycles_19_1                2519                                      # Total active cycles for level _19_1
              ramulator.busy_cycles_19_1                2519                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1
         ramulator.serving_requests_19_1                2655                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1
 ramulator.average_serving_requests_19_1            0.048877                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1
          ramulator.active_cycles_19_1_0                 731                                      # Total active cycles for level _19_1_0
            ramulator.busy_cycles_19_1_0                 731                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_0
       ramulator.serving_requests_19_1_0                 731                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
ramulator.average_serving_requests_19_1_0            0.013457                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
          ramulator.active_cycles_19_1_1                1788                                      # Total active cycles for level _19_1_1
            ramulator.busy_cycles_19_1_1                1788                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_1
       ramulator.serving_requests_19_1_1                1924                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
ramulator.average_serving_requests_19_1_1            0.035420                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
            ramulator.active_cycles_19_2                3374                                      # Total active cycles for level _19_2
              ramulator.busy_cycles_19_2                3374                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2
         ramulator.serving_requests_19_2                3554                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2
 ramulator.average_serving_requests_19_2            0.065427                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2
          ramulator.active_cycles_19_2_0                 971                                      # Total active cycles for level _19_2_0
            ramulator.busy_cycles_19_2_0                 971                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_0
       ramulator.serving_requests_19_2_0                 971                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
ramulator.average_serving_requests_19_2_0            0.017876                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
          ramulator.active_cycles_19_2_1                2454                                      # Total active cycles for level _19_2_1
            ramulator.busy_cycles_19_2_1                2454                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_1
       ramulator.serving_requests_19_2_1                2583                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
ramulator.average_serving_requests_19_2_1            0.047552                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
            ramulator.active_cycles_19_3                2334                                      # Total active cycles for level _19_3
              ramulator.busy_cycles_19_3                2334                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3
         ramulator.serving_requests_19_3                2446                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3
 ramulator.average_serving_requests_19_3            0.045029                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3
          ramulator.active_cycles_19_3_0                 856                                      # Total active cycles for level _19_3_0
            ramulator.busy_cycles_19_3_0                 856                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_0
       ramulator.serving_requests_19_3_0                 856                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
ramulator.average_serving_requests_19_3_0            0.015758                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
          ramulator.active_cycles_19_3_1                1534                                      # Total active cycles for level _19_3_1
            ramulator.busy_cycles_19_3_1                1534                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_1
       ramulator.serving_requests_19_3_1                1590                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
ramulator.average_serving_requests_19_3_1            0.029271                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_20                6522                                      # Total active cycles for level _20
                ramulator.busy_cycles_20                7522                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20
           ramulator.serving_requests_20               15798                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20
   ramulator.average_serving_requests_20            0.290832                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20
            ramulator.active_cycles_20_0                3161                                      # Total active cycles for level _20_0
              ramulator.busy_cycles_20_0                3161                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0
         ramulator.serving_requests_20_0                4389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0
 ramulator.average_serving_requests_20_0            0.080799                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0
          ramulator.active_cycles_20_0_0                1807                                      # Total active cycles for level _20_0_0
            ramulator.busy_cycles_20_0_0                1807                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_0
       ramulator.serving_requests_20_0_0                1898                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
ramulator.average_serving_requests_20_0_0            0.034941                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
          ramulator.active_cycles_20_0_1                2207                                      # Total active cycles for level _20_0_1
            ramulator.busy_cycles_20_0_1                2207                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_1
       ramulator.serving_requests_20_0_1                2491                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
ramulator.average_serving_requests_20_0_1            0.045858                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
            ramulator.active_cycles_20_1                2428                                      # Total active cycles for level _20_1
              ramulator.busy_cycles_20_1                2428                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1
         ramulator.serving_requests_20_1                3701                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1
 ramulator.average_serving_requests_20_1            0.068133                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1
          ramulator.active_cycles_20_1_0                1504                                      # Total active cycles for level _20_1_0
            ramulator.busy_cycles_20_1_0                1504                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_0
       ramulator.serving_requests_20_1_0                1645                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
ramulator.average_serving_requests_20_1_0            0.030284                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
          ramulator.active_cycles_20_1_1                1750                                      # Total active cycles for level _20_1_1
            ramulator.busy_cycles_20_1_1                1750                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_1
       ramulator.serving_requests_20_1_1                2056                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
ramulator.average_serving_requests_20_1_1            0.037850                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
            ramulator.active_cycles_20_2                2625                                      # Total active cycles for level _20_2
              ramulator.busy_cycles_20_2                2625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2
         ramulator.serving_requests_20_2                3780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2
 ramulator.average_serving_requests_20_2            0.069588                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2
          ramulator.active_cycles_20_2_0                1728                                      # Total active cycles for level _20_2_0
            ramulator.busy_cycles_20_2_0                1728                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_0
       ramulator.serving_requests_20_2_0                1843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
ramulator.average_serving_requests_20_2_0            0.033929                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
          ramulator.active_cycles_20_2_1                1727                                      # Total active cycles for level _20_2_1
            ramulator.busy_cycles_20_2_1                1727                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_1
       ramulator.serving_requests_20_2_1                1937                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
ramulator.average_serving_requests_20_2_1            0.035659                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
            ramulator.active_cycles_20_3                2599                                      # Total active cycles for level _20_3
              ramulator.busy_cycles_20_3                2599                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3
         ramulator.serving_requests_20_3                3928                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3
 ramulator.average_serving_requests_20_3            0.072312                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3
          ramulator.active_cycles_20_3_0                1746                                      # Total active cycles for level _20_3_0
            ramulator.busy_cycles_20_3_0                1746                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_0
       ramulator.serving_requests_20_3_0                1924                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
ramulator.average_serving_requests_20_3_0            0.035420                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
          ramulator.active_cycles_20_3_1                1752                                      # Total active cycles for level _20_3_1
            ramulator.busy_cycles_20_3_1                1752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_1
       ramulator.serving_requests_20_3_1                2004                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
ramulator.average_serving_requests_20_3_1            0.036892                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_21                9740                                      # Total active cycles for level _21
                ramulator.busy_cycles_21               10740                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21
           ramulator.serving_requests_21               22562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21
   ramulator.average_serving_requests_21            0.415353                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21
            ramulator.active_cycles_21_0                4992                                      # Total active cycles for level _21_0
              ramulator.busy_cycles_21_0                4992                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0
         ramulator.serving_requests_21_0                6442                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0
 ramulator.average_serving_requests_21_0            0.118594                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0
          ramulator.active_cycles_21_0_0                2644                                      # Total active cycles for level _21_0_0
            ramulator.busy_cycles_21_0_0                2644                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_0
       ramulator.serving_requests_21_0_0                2815                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
ramulator.average_serving_requests_21_0_0            0.051823                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
          ramulator.active_cycles_21_0_1                3283                                      # Total active cycles for level _21_0_1
            ramulator.busy_cycles_21_0_1                3283                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_1
       ramulator.serving_requests_21_0_1                3627                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
ramulator.average_serving_requests_21_0_1            0.066771                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
            ramulator.active_cycles_21_1                4205                                      # Total active cycles for level _21_1
              ramulator.busy_cycles_21_1                4205                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1
         ramulator.serving_requests_21_1                5611                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1
 ramulator.average_serving_requests_21_1            0.103295                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1
          ramulator.active_cycles_21_1_0                1941                                      # Total active cycles for level _21_1_0
            ramulator.busy_cycles_21_1_0                1941                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_0
       ramulator.serving_requests_21_1_0                2152                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
ramulator.average_serving_requests_21_1_0            0.039617                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
          ramulator.active_cycles_21_1_1                3092                                      # Total active cycles for level _21_1_1
            ramulator.busy_cycles_21_1_1                3092                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_1
       ramulator.serving_requests_21_1_1                3459                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
ramulator.average_serving_requests_21_1_1            0.063678                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
            ramulator.active_cycles_21_2                3863                                      # Total active cycles for level _21_2
              ramulator.busy_cycles_21_2                3863                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2
         ramulator.serving_requests_21_2                5079                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2
 ramulator.average_serving_requests_21_2            0.093501                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2
          ramulator.active_cycles_21_2_0                2259                                      # Total active cycles for level _21_2_0
            ramulator.busy_cycles_21_2_0                2259                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_0
       ramulator.serving_requests_21_2_0                2427                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
ramulator.average_serving_requests_21_2_0            0.044680                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
          ramulator.active_cycles_21_2_1                2470                                      # Total active cycles for level _21_2_1
            ramulator.busy_cycles_21_2_1                2470                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_1
       ramulator.serving_requests_21_2_1                2652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
ramulator.average_serving_requests_21_2_1            0.048822                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
            ramulator.active_cycles_21_3                3884                                      # Total active cycles for level _21_3
              ramulator.busy_cycles_21_3                3884                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3
         ramulator.serving_requests_21_3                5430                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3
 ramulator.average_serving_requests_21_3            0.099963                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3
          ramulator.active_cycles_21_3_0                2512                                      # Total active cycles for level _21_3_0
            ramulator.busy_cycles_21_3_0                2512                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_0
       ramulator.serving_requests_21_3_0                2721                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
ramulator.average_serving_requests_21_3_0            0.050092                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
          ramulator.active_cycles_21_3_1                2447                                      # Total active cycles for level _21_3_1
            ramulator.busy_cycles_21_3_1                2447                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_1
       ramulator.serving_requests_21_3_1                2709                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
ramulator.average_serving_requests_21_3_1            0.049871                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_22               12609                                      # Total active cycles for level _22
                ramulator.busy_cycles_22               13609                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22
           ramulator.serving_requests_22               22358                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22
   ramulator.average_serving_requests_22            0.411598                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22
            ramulator.active_cycles_22_0                4962                                      # Total active cycles for level _22_0
              ramulator.busy_cycles_22_0                4962                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0
         ramulator.serving_requests_22_0                5560                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0
 ramulator.average_serving_requests_22_0            0.102356                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0
          ramulator.active_cycles_22_0_0                2426                                      # Total active cycles for level _22_0_0
            ramulator.busy_cycles_22_0_0                2426                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_0
       ramulator.serving_requests_22_0_0                2725                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
ramulator.average_serving_requests_22_0_0            0.050166                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
          ramulator.active_cycles_22_0_1                2732                                      # Total active cycles for level _22_0_1
            ramulator.busy_cycles_22_0_1                2732                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_1
       ramulator.serving_requests_22_0_1                2835                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
ramulator.average_serving_requests_22_0_1            0.052191                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
            ramulator.active_cycles_22_1                4097                                      # Total active cycles for level _22_1
              ramulator.busy_cycles_22_1                4097                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1
         ramulator.serving_requests_22_1                4463                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1
 ramulator.average_serving_requests_22_1            0.082161                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1
          ramulator.active_cycles_22_1_0                1727                                      # Total active cycles for level _22_1_0
            ramulator.busy_cycles_22_1_0                1727                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_0
       ramulator.serving_requests_22_1_0                1886                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
ramulator.average_serving_requests_22_1_0            0.034720                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
          ramulator.active_cycles_22_1_1                2495                                      # Total active cycles for level _22_1_1
            ramulator.busy_cycles_22_1_1                2495                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_1
       ramulator.serving_requests_22_1_1                2577                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
ramulator.average_serving_requests_22_1_1            0.047441                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
            ramulator.active_cycles_22_2                5699                                      # Total active cycles for level _22_2
              ramulator.busy_cycles_22_2                5699                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2
         ramulator.serving_requests_22_2                6521                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2
 ramulator.average_serving_requests_22_2            0.120048                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2
          ramulator.active_cycles_22_2_0                3138                                      # Total active cycles for level _22_2_0
            ramulator.busy_cycles_22_2_0                3138                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_0
       ramulator.serving_requests_22_2_0                3390                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
ramulator.average_serving_requests_22_2_0            0.062408                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
          ramulator.active_cycles_22_2_1                3034                                      # Total active cycles for level _22_2_1
            ramulator.busy_cycles_22_2_1                3034                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_1
       ramulator.serving_requests_22_2_1                3131                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
ramulator.average_serving_requests_22_2_1            0.057640                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
            ramulator.active_cycles_22_3                5024                                      # Total active cycles for level _22_3
              ramulator.busy_cycles_22_3                5024                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3
         ramulator.serving_requests_22_3                5814                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3
 ramulator.average_serving_requests_22_3            0.107032                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3
          ramulator.active_cycles_22_3_0                2971                                      # Total active cycles for level _22_3_0
            ramulator.busy_cycles_22_3_0                2971                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_0
       ramulator.serving_requests_22_3_0                3326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
ramulator.average_serving_requests_22_3_0            0.061230                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
          ramulator.active_cycles_22_3_1                2444                                      # Total active cycles for level _22_3_1
            ramulator.busy_cycles_22_3_1                2444                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_1
       ramulator.serving_requests_22_3_1                2488                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
ramulator.average_serving_requests_22_3_1            0.045803                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_23                8059                                      # Total active cycles for level _23
                ramulator.busy_cycles_23                9059                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23
           ramulator.serving_requests_23               13506                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23
   ramulator.average_serving_requests_23            0.248638                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23
            ramulator.active_cycles_23_0                3163                                      # Total active cycles for level _23_0
              ramulator.busy_cycles_23_0                3163                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0
         ramulator.serving_requests_23_0                3556                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0
 ramulator.average_serving_requests_23_0            0.065464                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0
          ramulator.active_cycles_23_0_0                1445                                      # Total active cycles for level _23_0_0
            ramulator.busy_cycles_23_0_0                1445                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_0
       ramulator.serving_requests_23_0_0                1445                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
ramulator.average_serving_requests_23_0_0            0.026602                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
          ramulator.active_cycles_23_0_1                1917                                      # Total active cycles for level _23_0_1
            ramulator.busy_cycles_23_0_1                1917                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_1
       ramulator.serving_requests_23_0_1                2111                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
ramulator.average_serving_requests_23_0_1            0.038862                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
            ramulator.active_cycles_23_1                2184                                      # Total active cycles for level _23_1
              ramulator.busy_cycles_23_1                2184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1
         ramulator.serving_requests_23_1                2443                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1
 ramulator.average_serving_requests_23_1            0.044974                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1
          ramulator.active_cycles_23_1_0                 659                                      # Total active cycles for level _23_1_0
            ramulator.busy_cycles_23_1_0                 659                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_0
       ramulator.serving_requests_23_1_0                 664                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
ramulator.average_serving_requests_23_1_0            0.012224                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
          ramulator.active_cycles_23_1_1                1569                                      # Total active cycles for level _23_1_1
            ramulator.busy_cycles_23_1_1                1569                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_1
       ramulator.serving_requests_23_1_1                1779                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
ramulator.average_serving_requests_23_1_1            0.032750                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
            ramulator.active_cycles_23_2                3613                                      # Total active cycles for level _23_2
              ramulator.busy_cycles_23_2                3613                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2
         ramulator.serving_requests_23_2                3824                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2
 ramulator.average_serving_requests_23_2            0.070398                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2
          ramulator.active_cycles_23_2_0                1565                                      # Total active cycles for level _23_2_0
            ramulator.busy_cycles_23_2_0                1565                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_0
       ramulator.serving_requests_23_2_0                1565                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
ramulator.average_serving_requests_23_2_0            0.028811                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
          ramulator.active_cycles_23_2_1                2048                                      # Total active cycles for level _23_2_1
            ramulator.busy_cycles_23_2_1                2048                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_1
       ramulator.serving_requests_23_2_1                2259                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
ramulator.average_serving_requests_23_2_1            0.041587                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
            ramulator.active_cycles_23_3                3299                                      # Total active cycles for level _23_3
              ramulator.busy_cycles_23_3                3299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3
         ramulator.serving_requests_23_3                3683                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3
 ramulator.average_serving_requests_23_3            0.067802                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3
          ramulator.active_cycles_23_3_0                1627                                      # Total active cycles for level _23_3_0
            ramulator.busy_cycles_23_3_0                1627                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_0
       ramulator.serving_requests_23_3_0                1632                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
ramulator.average_serving_requests_23_3_0            0.030044                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
          ramulator.active_cycles_23_3_1                1785                                      # Total active cycles for level _23_3_1
            ramulator.busy_cycles_23_3_1                1785                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_1
       ramulator.serving_requests_23_3_1                2051                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
ramulator.average_serving_requests_23_3_1            0.037758                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_24                9481                                      # Total active cycles for level _24
                ramulator.busy_cycles_24               10481                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24
           ramulator.serving_requests_24               16884                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24
   ramulator.average_serving_requests_24            0.310825                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24
            ramulator.active_cycles_24_0                4160                                      # Total active cycles for level _24_0
              ramulator.busy_cycles_24_0                4160                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0
         ramulator.serving_requests_24_0                4620                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0
 ramulator.average_serving_requests_24_0            0.085052                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0
          ramulator.active_cycles_24_0_0                2507                                      # Total active cycles for level _24_0_0
            ramulator.busy_cycles_24_0_0                2507                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_0
       ramulator.serving_requests_24_0_0                2801                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
ramulator.average_serving_requests_24_0_0            0.051565                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
          ramulator.active_cycles_24_0_1                1769                                      # Total active cycles for level _24_0_1
            ramulator.busy_cycles_24_0_1                1769                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_1
       ramulator.serving_requests_24_0_1                1819                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
ramulator.average_serving_requests_24_0_1            0.033487                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
            ramulator.active_cycles_24_1                3226                                      # Total active cycles for level _24_1
              ramulator.busy_cycles_24_1                3226                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1
         ramulator.serving_requests_24_1                3493                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1
 ramulator.average_serving_requests_24_1            0.064304                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1
          ramulator.active_cycles_24_1_0                1694                                      # Total active cycles for level _24_1_0
            ramulator.busy_cycles_24_1_0                1694                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_0
       ramulator.serving_requests_24_1_0                1920                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
ramulator.average_serving_requests_24_1_0            0.035346                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
          ramulator.active_cycles_24_1_1                1543                                      # Total active cycles for level _24_1_1
            ramulator.busy_cycles_24_1_1                1543                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_1
       ramulator.serving_requests_24_1_1                1573                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
ramulator.average_serving_requests_24_1_1            0.028958                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
            ramulator.active_cycles_24_2                3952                                      # Total active cycles for level _24_2
              ramulator.busy_cycles_24_2                3952                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2
         ramulator.serving_requests_24_2                4302                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2
 ramulator.average_serving_requests_24_2            0.079197                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2
          ramulator.active_cycles_24_2_0                1946                                      # Total active cycles for level _24_2_0
            ramulator.busy_cycles_24_2_0                1946                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_0
       ramulator.serving_requests_24_2_0                2186                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
ramulator.average_serving_requests_24_2_0            0.040243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
          ramulator.active_cycles_24_2_1                2014                                      # Total active cycles for level _24_2_1
            ramulator.busy_cycles_24_2_1                2014                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_1
       ramulator.serving_requests_24_2_1                2116                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
ramulator.average_serving_requests_24_2_1            0.038954                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
            ramulator.active_cycles_24_3                4029                                      # Total active cycles for level _24_3
              ramulator.busy_cycles_24_3                4029                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3
         ramulator.serving_requests_24_3                4469                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3
 ramulator.average_serving_requests_24_3            0.082272                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3
          ramulator.active_cycles_24_3_0                2378                                      # Total active cycles for level _24_3_0
            ramulator.busy_cycles_24_3_0                2378                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_0
       ramulator.serving_requests_24_3_0                2690                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
ramulator.average_serving_requests_24_3_0            0.049521                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
          ramulator.active_cycles_24_3_1                1751                                      # Total active cycles for level _24_3_1
            ramulator.busy_cycles_24_3_1                1751                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_1
       ramulator.serving_requests_24_3_1                1779                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
ramulator.average_serving_requests_24_3_1            0.032750                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_25                9565                                      # Total active cycles for level _25
                ramulator.busy_cycles_25               10565                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25
           ramulator.serving_requests_25               13951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25
   ramulator.average_serving_requests_25            0.256830                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25
            ramulator.active_cycles_25_0                3779                                      # Total active cycles for level _25_0
              ramulator.busy_cycles_25_0                3779                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0
         ramulator.serving_requests_25_0                4013                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0
 ramulator.average_serving_requests_25_0            0.073877                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0
          ramulator.active_cycles_25_0_0                2534                                      # Total active cycles for level _25_0_0
            ramulator.busy_cycles_25_0_0                2534                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_0
       ramulator.serving_requests_25_0_0                2628                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
ramulator.average_serving_requests_25_0_0            0.048380                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
          ramulator.active_cycles_25_0_1                1385                                      # Total active cycles for level _25_0_1
            ramulator.busy_cycles_25_0_1                1385                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_1
       ramulator.serving_requests_25_0_1                1385                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
ramulator.average_serving_requests_25_0_1            0.025497                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
            ramulator.active_cycles_25_1                2528                                      # Total active cycles for level _25_1
              ramulator.busy_cycles_25_1                2528                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1
         ramulator.serving_requests_25_1                2650                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1
 ramulator.average_serving_requests_25_1            0.048785                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1
          ramulator.active_cycles_25_1_0                1639                                      # Total active cycles for level _25_1_0
            ramulator.busy_cycles_25_1_0                1639                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_0
       ramulator.serving_requests_25_1_0                1753                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
ramulator.average_serving_requests_25_1_0            0.032272                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
          ramulator.active_cycles_25_1_1                 897                                      # Total active cycles for level _25_1_1
            ramulator.busy_cycles_25_1_1                 897                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_1
       ramulator.serving_requests_25_1_1                 897                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
ramulator.average_serving_requests_25_1_1            0.016513                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
            ramulator.active_cycles_25_2                3128                                      # Total active cycles for level _25_2
              ramulator.busy_cycles_25_2                3128                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2
         ramulator.serving_requests_25_2                3446                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2
 ramulator.average_serving_requests_25_2            0.063439                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2
          ramulator.active_cycles_25_2_0                1905                                      # Total active cycles for level _25_2_0
            ramulator.busy_cycles_25_2_0                1905                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_0
       ramulator.serving_requests_25_2_0                1979                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
ramulator.average_serving_requests_25_2_0            0.036432                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
          ramulator.active_cycles_25_2_1                1457                                      # Total active cycles for level _25_2_1
            ramulator.busy_cycles_25_2_1                1457                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_1
       ramulator.serving_requests_25_2_1                1467                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
ramulator.average_serving_requests_25_2_1            0.027007                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
            ramulator.active_cycles_25_3                3431                                      # Total active cycles for level _25_3
              ramulator.busy_cycles_25_3                3431                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3
         ramulator.serving_requests_25_3                3842                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3
 ramulator.average_serving_requests_25_3            0.070729                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3
          ramulator.active_cycles_25_3_0                2294                                      # Total active cycles for level _25_3_0
            ramulator.busy_cycles_25_3_0                2294                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_0
       ramulator.serving_requests_25_3_0                2446                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
ramulator.average_serving_requests_25_3_0            0.045029                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
          ramulator.active_cycles_25_3_1                1382                                      # Total active cycles for level _25_3_1
            ramulator.busy_cycles_25_3_1                1382                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_1
       ramulator.serving_requests_25_3_1                1396                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
ramulator.average_serving_requests_25_3_1            0.025700                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_26               11193                                      # Total active cycles for level _26
                ramulator.busy_cycles_26               12193                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26
           ramulator.serving_requests_26               17959                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26
   ramulator.average_serving_requests_26            0.330615                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26
            ramulator.active_cycles_26_0                4966                                      # Total active cycles for level _26_0
              ramulator.busy_cycles_26_0                4966                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0
         ramulator.serving_requests_26_0                5397                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0
 ramulator.average_serving_requests_26_0            0.099356                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0
          ramulator.active_cycles_26_0_0                2547                                      # Total active cycles for level _26_0_0
            ramulator.busy_cycles_26_0_0                2547                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_0
       ramulator.serving_requests_26_0_0                2687                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
ramulator.average_serving_requests_26_0_0            0.049466                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
          ramulator.active_cycles_26_0_1                2636                                      # Total active cycles for level _26_0_1
            ramulator.busy_cycles_26_0_1                2636                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_1
       ramulator.serving_requests_26_0_1                2710                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
ramulator.average_serving_requests_26_0_1            0.049890                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
            ramulator.active_cycles_26_1                3231                                      # Total active cycles for level _26_1
              ramulator.busy_cycles_26_1                3231                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1
         ramulator.serving_requests_26_1                3479                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1
 ramulator.average_serving_requests_26_1            0.064046                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1
          ramulator.active_cycles_26_1_0                1647                                      # Total active cycles for level _26_1_0
            ramulator.busy_cycles_26_1_0                1647                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_0
       ramulator.serving_requests_26_1_0                1713                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
ramulator.average_serving_requests_26_1_0            0.031535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
          ramulator.active_cycles_26_1_1                1713                                      # Total active cycles for level _26_1_1
            ramulator.busy_cycles_26_1_1                1713                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_1
       ramulator.serving_requests_26_1_1                1766                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
ramulator.average_serving_requests_26_1_1            0.032511                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
            ramulator.active_cycles_26_2                3948                                      # Total active cycles for level _26_2
              ramulator.busy_cycles_26_2                3948                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2
         ramulator.serving_requests_26_2                4399                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2
 ramulator.average_serving_requests_26_2            0.080983                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2
          ramulator.active_cycles_26_2_0                1868                                      # Total active cycles for level _26_2_0
            ramulator.busy_cycles_26_2_0                1868                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_0
       ramulator.serving_requests_26_2_0                1964                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
ramulator.average_serving_requests_26_2_0            0.036156                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
          ramulator.active_cycles_26_2_1                2312                                      # Total active cycles for level _26_2_1
            ramulator.busy_cycles_26_2_1                2312                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_1
       ramulator.serving_requests_26_2_1                2435                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
ramulator.average_serving_requests_26_2_1            0.044827                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
            ramulator.active_cycles_26_3                4324                                      # Total active cycles for level _26_3
              ramulator.busy_cycles_26_3                4324                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3
         ramulator.serving_requests_26_3                4684                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3
 ramulator.average_serving_requests_26_3            0.086230                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3
          ramulator.active_cycles_26_3_0                2091                                      # Total active cycles for level _26_3_0
            ramulator.busy_cycles_26_3_0                2091                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_0
       ramulator.serving_requests_26_3_0                2218                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
ramulator.average_serving_requests_26_3_0            0.040832                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
          ramulator.active_cycles_26_3_1                2308                                      # Total active cycles for level _26_3_1
            ramulator.busy_cycles_26_3_1                2308                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_1
       ramulator.serving_requests_26_3_1                2466                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
ramulator.average_serving_requests_26_3_1            0.045398                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_27                6997                                      # Total active cycles for level _27
                ramulator.busy_cycles_27                7997                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27
           ramulator.serving_requests_27               25397                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27
   ramulator.average_serving_requests_27            0.467544                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27
            ramulator.active_cycles_27_0                4665                                      # Total active cycles for level _27_0
              ramulator.busy_cycles_27_0                4665                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0
         ramulator.serving_requests_27_0                7308                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0
 ramulator.average_serving_requests_27_0            0.134536                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0
          ramulator.active_cycles_27_0_0                3525                                      # Total active cycles for level _27_0_0
            ramulator.busy_cycles_27_0_0                3525                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_0
       ramulator.serving_requests_27_0_0                4054                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
ramulator.average_serving_requests_27_0_0            0.074632                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
          ramulator.active_cycles_27_0_1                3060                                      # Total active cycles for level _27_0_1
            ramulator.busy_cycles_27_0_1                3060                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_1
       ramulator.serving_requests_27_0_1                3254                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
ramulator.average_serving_requests_27_0_1            0.059904                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
            ramulator.active_cycles_27_1                3069                                      # Total active cycles for level _27_1
              ramulator.busy_cycles_27_1                3069                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1
         ramulator.serving_requests_27_1                5322                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1
 ramulator.average_serving_requests_27_1            0.097975                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1
          ramulator.active_cycles_27_1_0                2819                                      # Total active cycles for level _27_1_0
            ramulator.busy_cycles_27_1_0                2819                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_0
       ramulator.serving_requests_27_1_0                3305                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
ramulator.average_serving_requests_27_1_0            0.060843                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
          ramulator.active_cycles_27_1_1                1806                                      # Total active cycles for level _27_1_1
            ramulator.busy_cycles_27_1_1                1806                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_1
       ramulator.serving_requests_27_1_1                2017                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
ramulator.average_serving_requests_27_1_1            0.037132                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
            ramulator.active_cycles_27_2                3912                                      # Total active cycles for level _27_2
              ramulator.busy_cycles_27_2                3912                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2
         ramulator.serving_requests_27_2                6204                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2
 ramulator.average_serving_requests_27_2            0.114212                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2
          ramulator.active_cycles_27_2_0                3527                                      # Total active cycles for level _27_2_0
            ramulator.busy_cycles_27_2_0                3527                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_0
       ramulator.serving_requests_27_2_0                4109                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
ramulator.average_serving_requests_27_2_0            0.075644                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
          ramulator.active_cycles_27_2_1                1925                                      # Total active cycles for level _27_2_1
            ramulator.busy_cycles_27_2_1                1925                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_1
       ramulator.serving_requests_27_2_1                2095                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
ramulator.average_serving_requests_27_2_1            0.038568                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
            ramulator.active_cycles_27_3                3923                                      # Total active cycles for level _27_3
              ramulator.busy_cycles_27_3                3923                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3
         ramulator.serving_requests_27_3                6563                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3
 ramulator.average_serving_requests_27_3            0.120821                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3
          ramulator.active_cycles_27_3_0                3424                                      # Total active cycles for level _27_3_0
            ramulator.busy_cycles_27_3_0                3424                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_0
       ramulator.serving_requests_27_3_0                3993                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
ramulator.average_serving_requests_27_3_0            0.073509                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
          ramulator.active_cycles_27_3_1                2366                                      # Total active cycles for level _27_3_1
            ramulator.busy_cycles_27_3_1                2366                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_1
       ramulator.serving_requests_27_3_1                2570                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
ramulator.average_serving_requests_27_3_1            0.047312                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_28                8247                                      # Total active cycles for level _28
                ramulator.busy_cycles_28                9247                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28
           ramulator.serving_requests_28               21407                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28
   ramulator.average_serving_requests_28            0.394091                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28
            ramulator.active_cycles_28_0                4289                                      # Total active cycles for level _28_0
              ramulator.busy_cycles_28_0                4289                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0
         ramulator.serving_requests_28_0                5701                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0
 ramulator.average_serving_requests_28_0            0.104952                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0
          ramulator.active_cycles_28_0_0                3715                                      # Total active cycles for level _28_0_0
            ramulator.busy_cycles_28_0_0                3715                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_0
       ramulator.serving_requests_28_0_0                4168                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
ramulator.average_serving_requests_28_0_0            0.076730                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
          ramulator.active_cycles_28_0_1                1484                                      # Total active cycles for level _28_0_1
            ramulator.busy_cycles_28_0_1                1484                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_1
       ramulator.serving_requests_28_0_1                1533                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
ramulator.average_serving_requests_28_0_1            0.028222                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
            ramulator.active_cycles_28_1                3418                                      # Total active cycles for level _28_1
              ramulator.busy_cycles_28_1                3418                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1
         ramulator.serving_requests_28_1                4112                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1
 ramulator.average_serving_requests_28_1            0.075700                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1
          ramulator.active_cycles_28_1_0                2788                                      # Total active cycles for level _28_1_0
            ramulator.busy_cycles_28_1_0                2788                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_0
       ramulator.serving_requests_28_1_0                3077                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
ramulator.average_serving_requests_28_1_0            0.056646                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
          ramulator.active_cycles_28_1_1                 987                                      # Total active cycles for level _28_1_1
            ramulator.busy_cycles_28_1_1                 987                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_1
       ramulator.serving_requests_28_1_1                1035                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
ramulator.average_serving_requests_28_1_1            0.019054                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
            ramulator.active_cycles_28_2                4485                                      # Total active cycles for level _28_2
              ramulator.busy_cycles_28_2                4485                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2
         ramulator.serving_requests_28_2                5687                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2
 ramulator.average_serving_requests_28_2            0.104694                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2
          ramulator.active_cycles_28_2_0                3735                                      # Total active cycles for level _28_2_0
            ramulator.busy_cycles_28_2_0                3735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_0
       ramulator.serving_requests_28_2_0                4075                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
ramulator.average_serving_requests_28_2_0            0.075018                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
          ramulator.active_cycles_28_2_1                1531                                      # Total active cycles for level _28_2_1
            ramulator.busy_cycles_28_2_1                1531                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_1
       ramulator.serving_requests_28_2_1                1612                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
ramulator.average_serving_requests_28_2_1            0.029676                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
            ramulator.active_cycles_28_3                4422                                      # Total active cycles for level _28_3
              ramulator.busy_cycles_28_3                4422                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3
         ramulator.serving_requests_28_3                5907                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3
 ramulator.average_serving_requests_28_3            0.108744                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3
          ramulator.active_cycles_28_3_0                3822                                      # Total active cycles for level _28_3_0
            ramulator.busy_cycles_28_3_0                3822                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_0
       ramulator.serving_requests_28_3_0                4282                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
ramulator.average_serving_requests_28_3_0            0.078829                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
          ramulator.active_cycles_28_3_1                1488                                      # Total active cycles for level _28_3_1
            ramulator.busy_cycles_28_3_1                1488                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_1
       ramulator.serving_requests_28_3_1                1625                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
ramulator.average_serving_requests_28_3_1            0.029915                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_29                9685                                      # Total active cycles for level _29
                ramulator.busy_cycles_29               10685                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29
           ramulator.serving_requests_29               21689                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29
   ramulator.average_serving_requests_29            0.399282                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29
            ramulator.active_cycles_29_0                5181                                      # Total active cycles for level _29_0
              ramulator.busy_cycles_29_0                5181                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0
         ramulator.serving_requests_29_0                6122                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0
 ramulator.average_serving_requests_29_0            0.112703                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0
          ramulator.active_cycles_29_0_0                3426                                      # Total active cycles for level _29_0_0
            ramulator.busy_cycles_29_0_0                3426                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_0
       ramulator.serving_requests_29_0_0                3669                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
ramulator.average_serving_requests_29_0_0            0.067544                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
          ramulator.active_cycles_29_0_1                2269                                      # Total active cycles for level _29_0_1
            ramulator.busy_cycles_29_0_1                2269                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_1
       ramulator.serving_requests_29_0_1                2453                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
ramulator.average_serving_requests_29_0_1            0.045158                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
            ramulator.active_cycles_29_1                3483                                      # Total active cycles for level _29_1
              ramulator.busy_cycles_29_1                3483                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1
         ramulator.serving_requests_29_1                3893                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1
 ramulator.average_serving_requests_29_1            0.071668                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1
          ramulator.active_cycles_29_1_0                2478                                      # Total active cycles for level _29_1_0
            ramulator.busy_cycles_29_1_0                2478                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_0
       ramulator.serving_requests_29_1_0                2725                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
ramulator.average_serving_requests_29_1_0            0.050166                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
          ramulator.active_cycles_29_1_1                1040                                      # Total active cycles for level _29_1_1
            ramulator.busy_cycles_29_1_1                1040                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_1
       ramulator.serving_requests_29_1_1                1168                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
ramulator.average_serving_requests_29_1_1            0.021502                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
            ramulator.active_cycles_29_2                4627                                      # Total active cycles for level _29_2
              ramulator.busy_cycles_29_2                4627                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2
         ramulator.serving_requests_29_2                5609                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2
 ramulator.average_serving_requests_29_2            0.103258                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2
          ramulator.active_cycles_29_2_0                3413                                      # Total active cycles for level _29_2_0
            ramulator.busy_cycles_29_2_0                3413                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_0
       ramulator.serving_requests_29_2_0                3658                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
ramulator.average_serving_requests_29_2_0            0.067342                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
          ramulator.active_cycles_29_2_1                1765                                      # Total active cycles for level _29_2_1
            ramulator.busy_cycles_29_2_1                1765                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_1
       ramulator.serving_requests_29_2_1                1951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
ramulator.average_serving_requests_29_2_1            0.035917                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
            ramulator.active_cycles_29_3                4853                                      # Total active cycles for level _29_3
              ramulator.busy_cycles_29_3                4853                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3
         ramulator.serving_requests_29_3                6065                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3
 ramulator.average_serving_requests_29_3            0.111653                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3
          ramulator.active_cycles_29_3_0                3286                                      # Total active cycles for level _29_3_0
            ramulator.busy_cycles_29_3_0                3286                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_0
       ramulator.serving_requests_29_3_0                3693                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
ramulator.average_serving_requests_29_3_0            0.067986                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
          ramulator.active_cycles_29_3_1                2131                                      # Total active cycles for level _29_3_1
            ramulator.busy_cycles_29_3_1                2131                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_1
       ramulator.serving_requests_29_3_1                2372                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
ramulator.average_serving_requests_29_3_1            0.043667                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_30               13151                                      # Total active cycles for level _30
                ramulator.busy_cycles_30               14151                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30
           ramulator.serving_requests_30               26218                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30
   ramulator.average_serving_requests_30            0.482658                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30
            ramulator.active_cycles_30_0                5704                                      # Total active cycles for level _30_0
              ramulator.busy_cycles_30_0                5704                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0
         ramulator.serving_requests_30_0                6933                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0
 ramulator.average_serving_requests_30_0            0.127633                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0
          ramulator.active_cycles_30_0_0                3646                                      # Total active cycles for level _30_0_0
            ramulator.busy_cycles_30_0_0                3646                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_0
       ramulator.serving_requests_30_0_0                3836                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
ramulator.average_serving_requests_30_0_0            0.070619                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
          ramulator.active_cycles_30_0_1                2950                                      # Total active cycles for level _30_0_1
            ramulator.busy_cycles_30_0_1                2950                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_1
       ramulator.serving_requests_30_0_1                3097                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
ramulator.average_serving_requests_30_0_1            0.057014                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
            ramulator.active_cycles_30_1                4238                                      # Total active cycles for level _30_1
              ramulator.busy_cycles_30_1                4238                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1
         ramulator.serving_requests_30_1                5347                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1
 ramulator.average_serving_requests_30_1            0.098435                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1
          ramulator.active_cycles_30_1_0                3311                                      # Total active cycles for level _30_1_0
            ramulator.busy_cycles_30_1_0                3311                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_0
       ramulator.serving_requests_30_1_0                3540                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
ramulator.average_serving_requests_30_1_0            0.065169                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
          ramulator.active_cycles_30_1_1                1687                                      # Total active cycles for level _30_1_1
            ramulator.busy_cycles_30_1_1                1687                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_1
       ramulator.serving_requests_30_1_1                1807                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
ramulator.average_serving_requests_30_1_1            0.033266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
            ramulator.active_cycles_30_2                5371                                      # Total active cycles for level _30_2
              ramulator.busy_cycles_30_2                5371                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2
         ramulator.serving_requests_30_2                6597                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2
 ramulator.average_serving_requests_30_2            0.121447                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2
          ramulator.active_cycles_30_2_0                3800                                      # Total active cycles for level _30_2_0
            ramulator.busy_cycles_30_2_0                3800                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_0
       ramulator.serving_requests_30_2_0                4009                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
ramulator.average_serving_requests_30_2_0            0.073803                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
          ramulator.active_cycles_30_2_1                2435                                      # Total active cycles for level _30_2_1
            ramulator.busy_cycles_30_2_1                2435                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_1
       ramulator.serving_requests_30_2_1                2588                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
ramulator.average_serving_requests_30_2_1            0.047644                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
            ramulator.active_cycles_30_3                5890                                      # Total active cycles for level _30_3
              ramulator.busy_cycles_30_3                5890                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3
         ramulator.serving_requests_30_3                7341                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3
 ramulator.average_serving_requests_30_3            0.135144                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3
          ramulator.active_cycles_30_3_0                4063                                      # Total active cycles for level _30_3_0
            ramulator.busy_cycles_30_3_0                4063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_0
       ramulator.serving_requests_30_3_0                4379                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
ramulator.average_serving_requests_30_3_0            0.080615                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
          ramulator.active_cycles_30_3_1                2749                                      # Total active cycles for level _30_3_1
            ramulator.busy_cycles_30_3_1                2749                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_1
       ramulator.serving_requests_30_3_1                2962                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
ramulator.average_serving_requests_30_3_1            0.054529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_31               14288                                      # Total active cycles for level _31
                ramulator.busy_cycles_31               15288                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31
           ramulator.serving_requests_31               29627                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31
   ramulator.average_serving_requests_31            0.545416                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31
            ramulator.active_cycles_31_0                6291                                      # Total active cycles for level _31_0
              ramulator.busy_cycles_31_0                6291                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0
         ramulator.serving_requests_31_0                7567                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0
 ramulator.average_serving_requests_31_0            0.139304                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0
          ramulator.active_cycles_31_0_0                2887                                      # Total active cycles for level _31_0_0
            ramulator.busy_cycles_31_0_0                2887                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_0
       ramulator.serving_requests_31_0_0                3041                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
ramulator.average_serving_requests_31_0_0            0.055983                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
          ramulator.active_cycles_31_0_1                4185                                      # Total active cycles for level _31_0_1
            ramulator.busy_cycles_31_0_1                4185                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_1
       ramulator.serving_requests_31_0_1                4526                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
ramulator.average_serving_requests_31_0_1            0.083321                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
            ramulator.active_cycles_31_1                5315                                      # Total active cycles for level _31_1
              ramulator.busy_cycles_31_1                5315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1
         ramulator.serving_requests_31_1                5972                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1
 ramulator.average_serving_requests_31_1            0.109941                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1
          ramulator.active_cycles_31_1_0                1997                                      # Total active cycles for level _31_1_0
            ramulator.busy_cycles_31_1_0                1997                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_0
       ramulator.serving_requests_31_1_0                2094                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
ramulator.average_serving_requests_31_1_0            0.038549                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
          ramulator.active_cycles_31_1_1                3583                                      # Total active cycles for level _31_1_1
            ramulator.busy_cycles_31_1_1                3583                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_1
       ramulator.serving_requests_31_1_1                3878                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
ramulator.average_serving_requests_31_1_1            0.071392                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
            ramulator.active_cycles_31_2                6672                                      # Total active cycles for level _31_2
              ramulator.busy_cycles_31_2                6672                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2
         ramulator.serving_requests_31_2                8028                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2
 ramulator.average_serving_requests_31_2            0.147791                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2
          ramulator.active_cycles_31_2_0                2795                                      # Total active cycles for level _31_2_0
            ramulator.busy_cycles_31_2_0                2795                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_0
       ramulator.serving_requests_31_2_0                2897                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
ramulator.average_serving_requests_31_2_0            0.053332                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
          ramulator.active_cycles_31_2_1                4713                                      # Total active cycles for level _31_2_1
            ramulator.busy_cycles_31_2_1                4713                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_1
       ramulator.serving_requests_31_2_1                5131                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
ramulator.average_serving_requests_31_2_1            0.094459                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
            ramulator.active_cycles_31_3                6741                                      # Total active cycles for level _31_3
              ramulator.busy_cycles_31_3                6741                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3
         ramulator.serving_requests_31_3                8060                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3
 ramulator.average_serving_requests_31_3            0.148380                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3
          ramulator.active_cycles_31_3_0                3268                                      # Total active cycles for level _31_3_0
            ramulator.busy_cycles_31_3_0                3268                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_0
       ramulator.serving_requests_31_3_0                3358                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
ramulator.average_serving_requests_31_3_0            0.061819                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
          ramulator.active_cycles_31_3_1                4310                                      # Total active cycles for level _31_3_1
            ramulator.busy_cycles_31_3_1                4310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_1
       ramulator.serving_requests_31_3_1                4702                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
ramulator.average_serving_requests_31_3_1            0.086561                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles               54320                                      # Number of DRAM cycles simulated
                 ramulator.read_requests               10128                                      # Number of incoming read requests to DRAM
                                     [0]               474.0                                      # 
                                     [1]               191.0                                      # 
                                     [2]               188.0                                      # 
                                     [3]               174.0                                      # 
                                     [4]               160.0                                      # 
                                     [5]               211.0                                      # 
                                     [6]               200.0                                      # 
                                     [7]               186.0                                      # 
                                     [8]               207.0                                      # 
                                     [9]               248.0                                      # 
                                     [:]               194.0                                      # 
                                     [;]               198.0                                      # 
                                     [<]               170.0                                      # 
                                     [=]               237.0                                      # 
                                     [>]               235.0                                      # 
                                     [?]               206.0                                      # 
                                     [@]               192.0                                      # 
                                     [A]               195.0                                      # 
                                     [B]               198.0                                      # 
                                     [C]               151.0                                      # 
                                     [D]               232.0                                      # 
                                     [E]               216.0                                      # 
                                     [F]               207.0                                      # 
                                     [G]               258.0                                      # 
                                     [H]               242.0                                      # 
                                     [I]               229.0                                      # 
                                     [J]               165.0                                      # 
                                     [K]               257.0                                      # 
                                     [L]               159.0                                      # 
                                     [M]               223.0                                      # 
                                     [N]               241.0                                      # 
                                     [O]                68.0                                      # 
                                     [P]               208.0                                      # 
                                     [Q]               193.0                                      # 
                                     [R]               240.0                                      # 
                                     [S]               254.0                                      # 
                                     [T]               218.0                                      # 
                                     [U]               271.0                                      # 
                                     [V]               179.0                                      # 
                                     [W]               275.0                                      # 
                                     [X]               162.0                                      # 
                                     [Y]               159.0                                      # 
                                     [Z]               231.0                                      # 
                                     [[]               186.0                                      # 
                                     [\]               230.0                                      # 
                                     []]               202.0                                      # 
                                     [^]               205.0                                      # 
                                     [_]               203.0                                      # 
                ramulator.write_requests                   7                                      # Number of incoming write requests to DRAM
                                     [0]                 7.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
       ramulator.ramulator_active_cycles               37198                                      # The total number of cycles that the DRAM part is active (serving R/W)
              ramulator.memory_footprint             7454720                                      # memory footprint in byte
 ramulator.incoming_requests_per_channel               10135                                      # Number of incoming requests to each DRAM channel
                                     [0]               330.0                                      # 
                                     [1]               218.0                                      # 
                                     [2]               287.0                                      # 
                                     [3]               309.0                                      # 
                                     [4]               349.0                                      # 
                                     [5]               283.0                                      # 
                                     [6]               275.0                                      # 
                                     [7]               213.0                                      # 
                                     [8]               414.0                                      # 
                                     [9]               355.0                                      # 
                                     [:]               225.0                                      # 
                                     [;]               323.0                                      # 
                                     [<]               421.0                                      # 
                                     [=]               473.0                                      # 
                                     [>]               328.0                                      # 
                                     [?]               266.0                                      # 
                                     [@]               459.0                                      # 
                                     [A]               178.0                                      # 
                                     [B]               238.0                                      # 
                                     [C]               199.0                                      # 
                                     [D]               241.0                                      # 
                                     [E]               351.0                                      # 
                                     [F]               370.0                                      # 
                                     [G]               226.0                                      # 
                                     [H]               284.0                                      # 
                                     [I]               237.0                                      # 
                                     [J]               300.0                                      # 
                                     [K]               384.0                                      # 
                                     [L]               343.0                                      # 
                                     [M]               356.0                                      # 
                                     [N]               420.0                                      # 
                                     [O]               480.0                                      # 
ramulator.incoming_read_reqs_per_channel               10128                                      # Number of incoming read requests to each DRAM channel
                                     [0]               330.0                                      # 
                                     [1]               218.0                                      # 
                                     [2]               287.0                                      # 
                                     [3]               309.0                                      # 
                                     [4]               349.0                                      # 
                                     [5]               283.0                                      # 
                                     [6]               275.0                                      # 
                                     [7]               212.0                                      # 
                                     [8]               414.0                                      # 
                                     [9]               354.0                                      # 
                                     [:]               224.0                                      # 
                                     [;]               322.0                                      # 
                                     [<]               420.0                                      # 
                                     [=]               473.0                                      # 
                                     [>]               328.0                                      # 
                                     [?]               266.0                                      # 
                                     [@]               459.0                                      # 
                                     [A]               178.0                                      # 
                                     [B]               237.0                                      # 
                                     [C]               199.0                                      # 
                                     [D]               241.0                                      # 
                                     [E]               351.0                                      # 
                                     [F]               370.0                                      # 
                                     [G]               226.0                                      # 
                                     [H]               284.0                                      # 
                                     [I]               237.0                                      # 
                                     [J]               300.0                                      # 
                                     [K]               384.0                                      # 
                                     [L]               343.0                                      # 
                                     [M]               355.0                                      # 
                                     [N]               420.0                                      # 
                                     [O]               480.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
    ramulator.maximum_internal_bandwidth        320000000000                                      # The theoretical maximum bandwidth (Bps)
        ramulator.maximum_link_bandwidth        480000000000                                      # The theoretical maximum bandwidth (Bps)
                ramulator.read_bandwidth         14916053019                                      # Real read bandwidth(Bps)
               ramulator.write_bandwidth            10309278                                      # Real write bandwidth(Bps)
              ramulator.read_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read requests
           ramulator.read_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read requests in this channel
              ramulator.read_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read requests
          ramulator.queueing_latency_avg           87.674171                                      # The average of time waiting in queue before first command issued
       ramulator.queueing_latency_ns_avg           70.139336                                      # The average of time (ns) waiting in queue before first command issued
          ramulator.queueing_latency_sum              887964                                      # The sum of time waiting in queue before first command issued
    ramulator.request_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read request packets transmission
 ramulator.request_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read request packets transmission
    ramulator.request_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read request packets transmission
   ramulator.response_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per response for all read response packets transmission
ramulator.response_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per response for all read response packets transmission
   ramulator.response_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read response packets transmission
        ramulator.read_transaction_bytes              648192                                      # The total byte of read transaction
       ramulator.write_transaction_bytes                 448                                      # The total byte of write transaction
                      ramulator.row_hits                   1                                      # Number of row hits
                    ramulator.row_misses                1105                                      # Number of row misses
                 ramulator.row_conflicts                9029                                      # Number of row conflicts
                 ramulator.read_row_hits                   1                                      # Number of row hits for read requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 1.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
               ramulator.read_row_misses                1101                                      # Number of row misses for read requests
                                     [0]               177.0                                      # 
                                     [1]                34.0                                      # 
                                     [2]                25.0                                      # 
                                     [3]                24.0                                      # 
                                     [4]                29.0                                      # 
                                     [5]                35.0                                      # 
                                     [6]                11.0                                      # 
                                     [7]                12.0                                      # 
                                     [8]                15.0                                      # 
                                     [9]                21.0                                      # 
                                     [:]                17.0                                      # 
                                     [;]                 9.0                                      # 
                                     [<]                 3.0                                      # 
                                     [=]                36.0                                      # 
                                     [>]                14.0                                      # 
                                     [?]                34.0                                      # 
                                     [@]                11.0                                      # 
                                     [A]                 8.0                                      # 
                                     [B]                18.0                                      # 
                                     [C]                 7.0                                      # 
                                     [D]                33.0                                      # 
                                     [E]                12.0                                      # 
                                     [F]                22.0                                      # 
                                     [G]                35.0                                      # 
                                     [H]                42.0                                      # 
                                     [I]                14.0                                      # 
                                     [J]                 2.0                                      # 
                                     [K]                36.0                                      # 
                                     [L]                 3.0                                      # 
                                     [M]                17.0                                      # 
                                     [N]                27.0                                      # 
                                     [O]                11.0                                      # 
                                     [P]                11.0                                      # 
                                     [Q]                 8.0                                      # 
                                     [R]                31.0                                      # 
                                     [S]                19.0                                      # 
                                     [T]                21.0                                      # 
                                     [U]                29.0                                      # 
                                     [V]                27.0                                      # 
                                     [W]                19.0                                      # 
                                     [X]                 3.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                37.0                                      # 
                                     [[]                12.0                                      # 
                                     [\]                31.0                                      # 
                                     []]                22.0                                      # 
                                     [^]                 9.0                                      # 
                                     [_]                28.0                                      # 
            ramulator.read_row_conflicts                9026                                      # Number of row conflicts for read requests
                                     [0]               297.0                                      # 
                                     [1]               157.0                                      # 
                                     [2]               163.0                                      # 
                                     [3]               150.0                                      # 
                                     [4]               131.0                                      # 
                                     [5]               176.0                                      # 
                                     [6]               189.0                                      # 
                                     [7]               174.0                                      # 
                                     [8]               192.0                                      # 
                                     [9]               227.0                                      # 
                                     [:]               177.0                                      # 
                                     [;]               189.0                                      # 
                                     [<]               167.0                                      # 
                                     [=]               201.0                                      # 
                                     [>]               221.0                                      # 
                                     [?]               172.0                                      # 
                                     [@]               181.0                                      # 
                                     [A]               187.0                                      # 
                                     [B]               180.0                                      # 
                                     [C]               144.0                                      # 
                                     [D]               199.0                                      # 
                                     [E]               204.0                                      # 
                                     [F]               184.0                                      # 
                                     [G]               223.0                                      # 
                                     [H]               200.0                                      # 
                                     [I]               215.0                                      # 
                                     [J]               163.0                                      # 
                                     [K]               221.0                                      # 
                                     [L]               156.0                                      # 
                                     [M]               206.0                                      # 
                                     [N]               214.0                                      # 
                                     [O]                57.0                                      # 
                                     [P]               197.0                                      # 
                                     [Q]               185.0                                      # 
                                     [R]               209.0                                      # 
                                     [S]               235.0                                      # 
                                     [T]               197.0                                      # 
                                     [U]               242.0                                      # 
                                     [V]               152.0                                      # 
                                     [W]               256.0                                      # 
                                     [X]               159.0                                      # 
                                     [Y]               159.0                                      # 
                                     [Z]               194.0                                      # 
                                     [[]               174.0                                      # 
                                     [\]               199.0                                      # 
                                     []]               180.0                                      # 
                                     [^]               196.0                                      # 
                                     [_]               175.0                                      # 
                ramulator.write_row_hits                   0                                      # Number of row hits for write requests
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
              ramulator.write_row_misses                   4                                      # Number of row misses for write requests
                                     [0]                 4.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
           ramulator.write_row_conflicts                   3                                      # Number of row conflicts for write requests
                                     [0]                 3.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
          ramulator.req_queue_length_avg           27.881057                                      # Average of read and write queue length per memory cycle.
          ramulator.req_queue_length_sum             1514499                                      # Sum of read and write queue length per memory cycle.
     ramulator.read_req_queue_length_avg           27.872938                                      # Read queue length average per memory cycle.
     ramulator.read_req_queue_length_sum             1514058                                      # Read queue length sum per memory cycle.
    ramulator.write_req_queue_length_avg            0.008119                                      # Write queue length average per memory cycle.
    ramulator.write_req_queue_length_sum                 441                                      # Write queue length sum per memory cycle.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles               54321                                      # cpu cycle number
             ramulator.Total idle cycles              428089                                      # Total idle cycles due to full window.
           ramulator.Average idle cycles                8919                                      # Average idle cycles due to full window
                                                         0.0                                      # 
                                                         0.0                                      # 
                           ramulator.ipc           54.768727                                      # final ipc number
              ramulator.cpu_instructions             2975092                                      # total cpu instructions number
                    ramulator.total_time        43456.800000                                      # Total Time (ns)
            ramulator.record_cycs_core_0               40546                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0               63354                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0                8035                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0               63354                                      # cpu instruction number
            ramulator.idle_cycles_core_0                8067                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_0               16401                                      # memory instruction number
ramulator.non_memory_instructions_core_0               46953                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1160                                      # cache read miss count
           ramulator.L1_cache_write_miss                 181                                      # cache write miss count
           ramulator.L1_cache_total_miss                1341                                      # cache total miss count
             ramulator.L1_cache_eviction                  47                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               26242                                      # cache read access count
         ramulator.L1_cache_write_access                4299                                      # cache write access count
         ramulator.L1_cache_total_access               30541                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 716                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 151                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_1               40209                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1               64091                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1                5506                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1               64091                                      # cpu instruction number
            ramulator.idle_cycles_core_1               10391                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_1               12999                                      # memory instruction number
ramulator.non_memory_instructions_core_1               51092                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 520                                      # cache read miss count
           ramulator.L1_cache_write_miss                 137                                      # cache write miss count
           ramulator.L1_cache_total_miss                 657                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               24672                                      # cache read access count
         ramulator.L1_cache_write_access                2790                                      # cache write access count
         ramulator.L1_cache_total_access               27462                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 307                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 159                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_2               37981                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2               60805                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2                5364                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2               60805                                      # cpu instruction number
            ramulator.idle_cycles_core_2               10662                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_2               11120                                      # memory instruction number
ramulator.non_memory_instructions_core_2               49685                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 610                                      # cache read miss count
           ramulator.L1_cache_write_miss                 106                                      # cache write miss count
           ramulator.L1_cache_total_miss                 716                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               22817                                      # cache read access count
         ramulator.L1_cache_write_access                2068                                      # cache write access count
         ramulator.L1_cache_total_access               24885                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 333                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 195                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_3               35250                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3               57855                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3                4406                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3               57855                                      # cpu instruction number
            ramulator.idle_cycles_core_3               11053                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_3                9139                                      # memory instruction number
ramulator.non_memory_instructions_core_3               48716                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 538                                      # cache read miss count
           ramulator.L1_cache_write_miss                 112                                      # cache write miss count
           ramulator.L1_cache_total_miss                 650                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20840                                      # cache read access count
         ramulator.L1_cache_write_access                1331                                      # cache write access count
         ramulator.L1_cache_total_access               22171                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 276                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 200                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_4               28961                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_4               47212                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_4                3958                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_4               47212                                      # cpu instruction number
            ramulator.idle_cycles_core_4                9250                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_4                7113                                      # memory instruction number
ramulator.non_memory_instructions_core_4               40099                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 497                                      # cache read miss count
           ramulator.L1_cache_write_miss                 114                                      # cache write miss count
           ramulator.L1_cache_total_miss                 611                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               16851                                      # cache read access count
         ramulator.L1_cache_write_access                 943                                      # cache write access count
         ramulator.L1_cache_total_access               17794                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 244                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 207                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_5               38399                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_5               59002                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_5                6220                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_5               59002                                      # cpu instruction number
            ramulator.idle_cycles_core_5                7781                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_5               14793                                      # memory instruction number
ramulator.non_memory_instructions_core_5               44209                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 691                                      # cache read miss count
           ramulator.L1_cache_write_miss                 158                                      # cache write miss count
           ramulator.L1_cache_total_miss                 849                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               24484                                      # cache read access count
         ramulator.L1_cache_write_access                3889                                      # cache write access count
         ramulator.L1_cache_total_access               28373                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 339                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 299                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_6               38229                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_6               61604                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_6                5192                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_6               61604                                      # cpu instruction number
            ramulator.idle_cycles_core_6               10544                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_6               11680                                      # memory instruction number
ramulator.non_memory_instructions_core_6               49924                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 758                                      # cache read miss count
           ramulator.L1_cache_write_miss                 107                                      # cache write miss count
           ramulator.L1_cache_total_miss                 865                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               23448                                      # cache read access count
         ramulator.L1_cache_write_access                2310                                      # cache write access count
         ramulator.L1_cache_total_access               25758                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 320                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 345                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_7               38394                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_7               62128                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_7                5055                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_7               62128                                      # cpu instruction number
            ramulator.idle_cycles_core_7               10574                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_7               11839                                      # memory instruction number
ramulator.non_memory_instructions_core_7               50289                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 655                                      # cache read miss count
           ramulator.L1_cache_write_miss                 149                                      # cache write miss count
           ramulator.L1_cache_total_miss                 804                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               23598                                      # cache read access count
         ramulator.L1_cache_write_access                2383                                      # cache write access count
         ramulator.L1_cache_total_access               25981                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 319                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 299                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_8               33694                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_8               53270                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_8                4689                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_8               53270                                      # cpu instruction number
            ramulator.idle_cycles_core_8                8537                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_8               11058                                      # memory instruction number
ramulator.non_memory_instructions_core_8               42212                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 796                                      # cache read miss count
           ramulator.L1_cache_write_miss                 202                                      # cache write miss count
           ramulator.L1_cache_total_miss                 998                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20962                                      # cache read access count
         ramulator.L1_cache_write_access                2537                                      # cache write access count
         ramulator.L1_cache_total_access               23499                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 364                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 427                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_9               51337                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_9               78469                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_9                7377                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_9               78469                                      # cpu instruction number
            ramulator.idle_cycles_core_9                8534                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_9               22489                                      # memory instruction number
ramulator.non_memory_instructions_core_9               55980                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 875                                      # cache read miss count
           ramulator.L1_cache_write_miss                 139                                      # cache write miss count
           ramulator.L1_cache_total_miss                1014                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               34197                                      # cache read access count
         ramulator.L1_cache_write_access                6360                                      # cache write access count
         ramulator.L1_cache_total_access               40557                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 427                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 339                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_10               33469                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_10               53504                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_10                4467                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_10               53504                                      # cpu instruction number
           ramulator.idle_cycles_core_10                8546                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_10               11144                                      # memory instruction number
ramulator.non_memory_instructions_core_10               42360                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 753                                      # cache read miss count
           ramulator.L1_cache_write_miss                 114                                      # cache write miss count
           ramulator.L1_cache_total_miss                 867                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20997                                      # cache read access count
         ramulator.L1_cache_write_access                2466                                      # cache write access count
         ramulator.L1_cache_total_access               23463                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 339                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 334                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_11               38534                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_11               61880                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_11                5481                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_11               61880                                      # cpu instruction number
           ramulator.idle_cycles_core_11               10496                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_11               11860                                      # memory instruction number
ramulator.non_memory_instructions_core_11               50020                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 748                                      # cache read miss count
           ramulator.L1_cache_write_miss                 145                                      # cache write miss count
           ramulator.L1_cache_total_miss                 893                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               23625                                      # cache read access count
         ramulator.L1_cache_write_access                2398                                      # cache write access count
         ramulator.L1_cache_total_access               26023                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 331                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 364                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_12               29582                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_12               48259                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_12                4189                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_12               48259                                      # cpu instruction number
           ramulator.idle_cycles_core_12                9097                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_12                7833                                      # memory instruction number
ramulator.non_memory_instructions_core_12               40426                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 827                                      # cache read miss count
           ramulator.L1_cache_write_miss                 165                                      # cache write miss count
           ramulator.L1_cache_total_miss                 992                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               17764                                      # cache read access count
         ramulator.L1_cache_write_access                1282                                      # cache write access count
         ramulator.L1_cache_total_access               19046                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 305                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 517                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_13               48656                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_13               75473                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_13                6616                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_13               75473                                      # cpu instruction number
           ramulator.idle_cycles_core_13                8788                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_13               20707                                      # memory instruction number
ramulator.non_memory_instructions_core_13               54766                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 944                                      # cache read miss count
           ramulator.L1_cache_write_miss                 304                                      # cache write miss count
           ramulator.L1_cache_total_miss                1248                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               32498                                      # cache read access count
         ramulator.L1_cache_write_access                5864                                      # cache write access count
         ramulator.L1_cache_total_access               38362                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 403                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 608                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_14               46452                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_14               71811                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_14                6768                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_14               71811                                      # cpu instruction number
           ramulator.idle_cycles_core_14                9266                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_14               18409                                      # memory instruction number
ramulator.non_memory_instructions_core_14               53402                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1031                                      # cache read miss count
           ramulator.L1_cache_write_miss                 145                                      # cache write miss count
           ramulator.L1_cache_total_miss                1176                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               30220                                      # cache read access count
         ramulator.L1_cache_write_access                4889                                      # cache write access count
         ramulator.L1_cache_total_access               35109                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 418                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 523                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_15               41795                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_15               65794                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_15                5891                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_15               65794                                      # cpu instruction number
           ramulator.idle_cycles_core_15               10127                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_15               14204                                      # memory instruction number
ramulator.non_memory_instructions_core_15               51590                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 883                                      # cache read miss count
           ramulator.L1_cache_write_miss                 224                                      # cache write miss count
           ramulator.L1_cache_total_miss                1107                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               26192                                      # cache read access count
         ramulator.L1_cache_write_access                3340                                      # cache write access count
         ramulator.L1_cache_total_access               29532                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 321                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 580                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_16               32790                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_16               52576                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_16                4449                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_16               52576                                      # cpu instruction number
           ramulator.idle_cycles_core_16                8606                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_16               10595                                      # memory instruction number
ramulator.non_memory_instructions_core_16               41981                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 979                                      # cache read miss count
           ramulator.L1_cache_write_miss                 103                                      # cache write miss count
           ramulator.L1_cache_total_miss                1082                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20679                                      # cache read access count
         ramulator.L1_cache_write_access                2249                                      # cache write access count
         ramulator.L1_cache_total_access               22928                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 335                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 555                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_17               38318                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_17               61168                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_17                5356                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_17               61168                                      # cpu instruction number
           ramulator.idle_cycles_core_17               10585                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_17               11468                                      # memory instruction number
ramulator.non_memory_instructions_core_17               49700                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1218                                      # cache read miss count
           ramulator.L1_cache_write_miss                 191                                      # cache write miss count
           ramulator.L1_cache_total_miss                1409                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               23702                                      # cache read access count
         ramulator.L1_cache_write_access                2313                                      # cache write access count
         ramulator.L1_cache_total_access               26015                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 343                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 871                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_18               39498                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_18               63299                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_18                5432                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_18               63299                                      # cpu instruction number
           ramulator.idle_cycles_core_18               10381                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_18               12718                                      # memory instruction number
ramulator.non_memory_instructions_core_18               50581                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 983                                      # cache read miss count
           ramulator.L1_cache_write_miss                 269                                      # cache write miss count
           ramulator.L1_cache_total_miss                1252                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               24739                                      # cache read access count
         ramulator.L1_cache_write_access                2854                                      # cache write access count
         ramulator.L1_cache_total_access               27593                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 324                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 730                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_19               27821                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_19               45454                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_19                3825                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_19               45454                                      # cpu instruction number
           ramulator.idle_cycles_core_19                9543                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_19                5859                                      # memory instruction number
ramulator.non_memory_instructions_core_19               39595                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 971                                      # cache read miss count
           ramulator.L1_cache_write_miss                  98                                      # cache write miss count
           ramulator.L1_cache_total_miss                1069                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               16139                                      # cache read access count
         ramulator.L1_cache_write_access                 449                                      # cache write access count
         ramulator.L1_cache_total_access               16588                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 223                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 695                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_20               48278                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_20               74868                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_20                6344                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_20               74868                                      # cpu instruction number
           ramulator.idle_cycles_core_20                9070                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_20               20050                                      # memory instruction number
ramulator.non_memory_instructions_core_20               54818                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1078                                      # cache read miss count
           ramulator.L1_cache_write_miss                 102                                      # cache write miss count
           ramulator.L1_cache_total_miss                1180                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               32104                                      # cache read access count
         ramulator.L1_cache_write_access                5393                                      # cache write access count
         ramulator.L1_cache_total_access               37497                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 417                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 531                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_21               45004                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_21               70214                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_21                6528                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_21               70214                                      # cpu instruction number
           ramulator.idle_cycles_core_21                9586                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_21               17086                                      # memory instruction number
ramulator.non_memory_instructions_core_21               53128                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1295                                      # cache read miss count
           ramulator.L1_cache_write_miss                 140                                      # cache write miss count
           ramulator.L1_cache_total_miss                1435                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               29395                                      # cache read access count
         ramulator.L1_cache_write_access                4337                                      # cache write access count
         ramulator.L1_cache_total_access               33732                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 355                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 864                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_22               25975                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_22               43086                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_22                3843                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_22               43086                                      # cpu instruction number
           ramulator.idle_cycles_core_22                8968                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_22                5666                                      # memory instruction number
ramulator.non_memory_instructions_core_22               37420                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 669                                      # cache read miss count
           ramulator.L1_cache_write_miss                  82                                      # cache write miss count
           ramulator.L1_cache_total_miss                 751                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               14795                                      # cache read access count
         ramulator.L1_cache_write_access                 373                                      # cache write access count
         ramulator.L1_cache_total_access               15168                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 346                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 198                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_23               53038                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_23               80531                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_23                7734                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_23               80531                                      # cpu instruction number
           ramulator.idle_cycles_core_23                8162                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_23               24032                                      # memory instruction number
ramulator.non_memory_instructions_core_23               56499                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1193                                      # cache read miss count
           ramulator.L1_cache_write_miss                 177                                      # cache write miss count
           ramulator.L1_cache_total_miss                1370                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               35951                                      # cache read access count
         ramulator.L1_cache_write_access                6982                                      # cache write access count
         ramulator.L1_cache_total_access               42933                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 428                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 684                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_24               48629                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_24               73134                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_24                7083                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_24               73134                                      # cpu instruction number
           ramulator.idle_cycles_core_24                6101                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_24               23822                                      # memory instruction number
ramulator.non_memory_instructions_core_24               49312                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1261                                      # cache read miss count
           ramulator.L1_cache_write_miss                 153                                      # cache write miss count
           ramulator.L1_cache_total_miss                1414                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               33864                                      # cache read access count
         ramulator.L1_cache_write_access                7265                                      # cache write access count
         ramulator.L1_cache_total_access               41129                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 404                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 768                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_25               46577                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_25               71752                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_25                6889                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_25               71752                                      # cpu instruction number
           ramulator.idle_cycles_core_25                9331                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_25               18168                                      # memory instruction number
ramulator.non_memory_instructions_core_25               53584                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1301                                      # cache read miss count
           ramulator.L1_cache_write_miss                 311                                      # cache write miss count
           ramulator.L1_cache_total_miss                1612                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               30252                                      # cache read access count
         ramulator.L1_cache_write_access                4990                                      # cache write access count
         ramulator.L1_cache_total_access               35242                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 374                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1009                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_26               35387                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_26               57552                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_26                4530                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_26               57552                                      # cpu instruction number
           ramulator.idle_cycles_core_26               11178                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_26                8830                                      # memory instruction number
ramulator.non_memory_instructions_core_26               48722                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1024                                      # cache read miss count
           ramulator.L1_cache_write_miss                 217                                      # cache write miss count
           ramulator.L1_cache_total_miss                1241                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               21093                                      # cache read access count
         ramulator.L1_cache_write_access                1322                                      # cache write access count
         ramulator.L1_cache_total_access               22415                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 249                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 827                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_27               53930                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_27               82582                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_27                7132                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_27               82582                                      # cpu instruction number
           ramulator.idle_cycles_core_27                8031                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_27               25153                                      # memory instruction number
ramulator.non_memory_instructions_core_27               57429                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1142                                      # cache read miss count
           ramulator.L1_cache_write_miss                 144                                      # cache write miss count
           ramulator.L1_cache_total_miss                1286                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               37030                                      # cache read access count
         ramulator.L1_cache_write_access                7368                                      # cache write access count
         ramulator.L1_cache_total_access               44398                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 448                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 581                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_28               28516                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_28               46665                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_28                3826                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_28               46665                                      # cpu instruction number
           ramulator.idle_cycles_core_28                9433                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_28                6599                                      # memory instruction number
ramulator.non_memory_instructions_core_28               40066                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1135                                      # cache read miss count
           ramulator.L1_cache_write_miss                 131                                      # cache write miss count
           ramulator.L1_cache_total_miss                1266                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               17053                                      # cache read access count
         ramulator.L1_cache_write_access                 744                                      # cache write access count
         ramulator.L1_cache_total_access               17797                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 254                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 853                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_29               44910                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_29               69692                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_29                6448                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_29               69692                                      # cpu instruction number
           ramulator.idle_cycles_core_29                9535                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_29               17022                                      # memory instruction number
ramulator.non_memory_instructions_core_29               52670                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1314                                      # cache read miss count
           ramulator.L1_cache_write_miss                 141                                      # cache write miss count
           ramulator.L1_cache_total_miss                1455                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               29128                                      # cache read access count
         ramulator.L1_cache_write_access                4401                                      # cache write access count
         ramulator.L1_cache_total_access               33529                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 362                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 870                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_30               43034                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_30               64542                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_30                7280                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_30               64542                                      # cpu instruction number
           ramulator.idle_cycles_core_30                6945                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_30               18662                                      # memory instruction number
ramulator.non_memory_instructions_core_30               45880                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1540                                      # cache read miss count
           ramulator.L1_cache_write_miss                 115                                      # cache write miss count
           ramulator.L1_cache_total_miss                1655                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               28869                                      # cache read access count
         ramulator.L1_cache_write_access                5349                                      # cache write access count
         ramulator.L1_cache_total_access               34218                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 406                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1008                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_31               31220                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_31               53570                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_31                1915                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_31               53570                                      # cpu instruction number
           ramulator.idle_cycles_core_31               11831                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_31                6085                                      # memory instruction number
ramulator.non_memory_instructions_core_31               47485                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                 478                                      # cache read miss count
           ramulator.L1_cache_write_miss                  35                                      # cache write miss count
           ramulator.L1_cache_total_miss                 513                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               18153                                      # cache read access count
         ramulator.L1_cache_write_access                  44                                      # cache write access count
         ramulator.L1_cache_total_access               18197                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 215                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 230                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_32               34986                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_32               54371                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_32                5692                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_32               54371                                      # cpu instruction number
           ramulator.idle_cycles_core_32                8279                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_32               11900                                      # memory instruction number
ramulator.non_memory_instructions_core_32               42471                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1183                                      # cache read miss count
           ramulator.L1_cache_write_miss                 315                                      # cache write miss count
           ramulator.L1_cache_total_miss                1498                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               22055                                      # cache read access count
         ramulator.L1_cache_write_access                2962                                      # cache write access count
         ramulator.L1_cache_total_access               25017                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 355                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 935                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_33               38631                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_33               61137                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_33                5609                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_33               61137                                      # cpu instruction number
           ramulator.idle_cycles_core_33               10548                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_33               11503                                      # memory instruction number
ramulator.non_memory_instructions_core_33               49634                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1154                                      # cache read miss count
           ramulator.L1_cache_write_miss                 360                                      # cache write miss count
           ramulator.L1_cache_total_miss                1514                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               23659                                      # cache read access count
         ramulator.L1_cache_write_access                2504                                      # cache write access count
         ramulator.L1_cache_total_access               26163                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 327                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 994                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_34               46362                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_34               68892                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_34                7341                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_34               68892                                      # cpu instruction number
           ramulator.idle_cycles_core_34                6496                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_34               21301                                      # memory instruction number
ramulator.non_memory_instructions_core_34               47591                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1358                                      # cache read miss count
           ramulator.L1_cache_write_miss                 234                                      # cache write miss count
           ramulator.L1_cache_total_miss                1592                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               31392                                      # cache read access count
         ramulator.L1_cache_write_access                6423                                      # cache write access count
         ramulator.L1_cache_total_access               37815                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 414                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 938                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_35               46843                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_35               69349                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_35                8288                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_35               69349                                      # cpu instruction number
           ramulator.idle_cycles_core_35                6360                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_35               21756                                      # memory instruction number
ramulator.non_memory_instructions_core_35               47593                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1737                                      # cache read miss count
           ramulator.L1_cache_write_miss                 244                                      # cache write miss count
           ramulator.L1_cache_total_miss                1981                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               32039                                      # cache read access count
         ramulator.L1_cache_write_access                6639                                      # cache write access count
         ramulator.L1_cache_total_access               38678                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 454                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1273                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_36               39227                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_36               60292                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_36                6310                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_36               60292                                      # cpu instruction number
           ramulator.idle_cycles_core_36                7702                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_36               15513                                      # memory instruction number
ramulator.non_memory_instructions_core_36               44779                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1391                                      # cache read miss count
           ramulator.L1_cache_write_miss                 203                                      # cache write miss count
           ramulator.L1_cache_total_miss                1594                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               25948                                      # cache read access count
         ramulator.L1_cache_write_access                4210                                      # cache write access count
         ramulator.L1_cache_total_access               30158                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 313                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1063                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_37               47079                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_37               68713                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_37                8069                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_37               68713                                      # cpu instruction number
           ramulator.idle_cycles_core_37                4504                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_37               24305                                      # memory instruction number
ramulator.non_memory_instructions_core_37               44408                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1387                                      # cache read miss count
           ramulator.L1_cache_write_miss                 256                                      # cache write miss count
           ramulator.L1_cache_total_miss                1643                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               33016                                      # cache read access count
         ramulator.L1_cache_write_access                7754                                      # cache write access count
         ramulator.L1_cache_total_access               40770                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 475                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 897                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_38               35919                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_38               57945                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_38                4924                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_38               57945                                      # cpu instruction number
           ramulator.idle_cycles_core_38               11031                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_38                9250                                      # memory instruction number
ramulator.non_memory_instructions_core_38               48695                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1186                                      # cache read miss count
           ramulator.L1_cache_write_miss                 104                                      # cache write miss count
           ramulator.L1_cache_total_miss                1290                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               21579                                      # cache read access count
         ramulator.L1_cache_write_access                1383                                      # cache write access count
         ramulator.L1_cache_total_access               22962                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 274                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 837                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_39               54321                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_39               82249                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_39                7745                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_39               82249                                      # cpu instruction number
           ramulator.idle_cycles_core_39                8230                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_39               24799                                      # memory instruction number
ramulator.non_memory_instructions_core_39               57450                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1567                                      # cache read miss count
           ramulator.L1_cache_write_miss                 338                                      # cache write miss count
           ramulator.L1_cache_total_miss                1905                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               36863                                      # cache read access count
         ramulator.L1_cache_write_access                7484                                      # cache write access count
         ramulator.L1_cache_total_access               44347                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 471                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1159                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_40               34639                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_40               56262                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_40                4641                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_40               56262                                      # cpu instruction number
           ramulator.idle_cycles_core_40               11313                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_40                8043                                      # memory instruction number
ramulator.non_memory_instructions_core_40               48219                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1231                                      # cache read miss count
           ramulator.L1_cache_write_miss                 115                                      # cache write miss count
           ramulator.L1_cache_total_miss                1346                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20554                                      # cache read access count
         ramulator.L1_cache_write_access                 922                                      # cache write access count
         ramulator.L1_cache_total_access               21476                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 227                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 957                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_41               29315                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_41               46808                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_41                4720                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_41               46808                                      # cpu instruction number
           ramulator.idle_cycles_core_41                9359                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_41                6746                                      # memory instruction number
ramulator.non_memory_instructions_core_41               40062                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1293                                      # cache read miss count
           ramulator.L1_cache_write_miss                 151                                      # cache write miss count
           ramulator.L1_cache_total_miss                1444                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               17325                                      # cache read access count
         ramulator.L1_cache_write_access                 847                                      # cache write access count
         ramulator.L1_cache_total_access               18172                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 197                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1088                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_42               47264                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_42               72907                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_42                6956                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_42               72907                                      # cpu instruction number
           ramulator.idle_cycles_core_42                9020                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_42               19173                                      # memory instruction number
ramulator.non_memory_instructions_core_42               53734                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1444                                      # cache read miss count
           ramulator.L1_cache_write_miss                 195                                      # cache write miss count
           ramulator.L1_cache_total_miss                1639                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               31235                                      # cache read access count
         ramulator.L1_cache_write_access                5272                                      # cache write access count
         ramulator.L1_cache_total_access               36507                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 381                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1027                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_43               32900                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_43               51771                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_43                5220                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_43               51771                                      # cpu instruction number
           ramulator.idle_cycles_core_43                8672                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_43               10062                                      # memory instruction number
ramulator.non_memory_instructions_core_43               41709                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1055                                      # cache read miss count
           ramulator.L1_cache_write_miss                 512                                      # cache write miss count
           ramulator.L1_cache_total_miss                1567                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20191                                      # cache read access count
         ramulator.L1_cache_write_access                2467                                      # cache write access count
         ramulator.L1_cache_total_access               22658                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 306                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1075                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_44               43026                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_44               64476                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_44                7080                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_44               64476                                      # cpu instruction number
           ramulator.idle_cycles_core_44                7127                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_44               18323                                      # memory instruction number
ramulator.non_memory_instructions_core_44               46153                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1341                                      # cache read miss count
           ramulator.L1_cache_write_miss                 278                                      # cache write miss count
           ramulator.L1_cache_total_miss                1619                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               28500                                      # cache read access count
         ramulator.L1_cache_write_access                5352                                      # cache write access count
         ramulator.L1_cache_total_access               33852                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 406                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 983                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_45               29072                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_45               41666                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_45                6145                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_45               41666                                      # cpu instruction number
           ramulator.idle_cycles_core_45                2349                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_45               15370                                      # memory instruction number
ramulator.non_memory_instructions_core_45               26296                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1082                                      # cache read miss count
           ramulator.L1_cache_write_miss                 126                                      # cache write miss count
           ramulator.L1_cache_total_miss                1208                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               20422                                      # cache read access count
         ramulator.L1_cache_write_access                5053                                      # cache write access count
         ramulator.L1_cache_total_access               25475                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 333                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 673                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_46               42448                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_46               66679                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_46                5972                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_46               66679                                      # cpu instruction number
           ramulator.idle_cycles_core_46                9994                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_46               14825                                      # memory instruction number
ramulator.non_memory_instructions_core_46               51854                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1612                                      # cache read miss count
           ramulator.L1_cache_write_miss                 245                                      # cache write miss count
           ramulator.L1_cache_total_miss                1857                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               27438                                      # cache read access count
         ramulator.L1_cache_write_access                3622                                      # cache write access count
         ramulator.L1_cache_total_access               31060                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 339                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1313                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_47               36930                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_47               56379                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_47                6084                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_47               56379                                      # cpu instruction number
           ramulator.idle_cycles_core_47                8106                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_47               13113                                      # memory instruction number
ramulator.non_memory_instructions_core_47               43266                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1123                                      # cache read miss count
           ramulator.L1_cache_write_miss                 358                                      # cache write miss count
           ramulator.L1_cache_total_miss                1481                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access               23369                                      # cache read access count
         ramulator.L1_cache_write_access                3433                                      # cache write access count
         ramulator.L1_cache_total_access               26802                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 309                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 969                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
