$date
	Thu Nov 20 21:48:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10us
$end
$scope module data_mem64_tb $end
$var wire 64 ! rdata [63:0] $end
$var reg 64 " addr [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ memread $end
$var reg 1 % memwrite $end
$var reg 64 & wdata [63:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
b0 "
b0 !
$end
#100
1#
#200
0#
b1101111010101101101111101110111111001010111111101011101010111110 &
1%
#300
1#
#400
b1101111010101101101111101110111111001010111111101011101010111110 !
0#
1$
0%
#500
1#
#600
b0 !
0#
b100100011010001010110011110001001101010111100110111101111 &
b1000 "
1%
0$
#700
1#
#800
b100100011010001010110011110001001101010111100110111101111 !
0#
1$
0%
#900
1#
#1000
b0 !
0#
0$
