Timing Analyzer report for AlarmClock
Sun Aug  3 16:29:38 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; AlarmClock                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-16        ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; AlarmClock.sdc ; OK     ; Sun Aug  3 16:29:37 2025 ;
+----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 150.11 MHz ; 150.11 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 13.338 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9.747 ; 0.000         ;
; CLOCK_50                                          ; 9.835 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 13.338 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.585      ;
; 13.559 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.375      ;
; 13.579 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.355      ;
; 13.639 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.284      ;
; 13.639 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.284      ;
; 13.639 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.284      ;
; 13.640 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.283      ;
; 13.753 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.181      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.136 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.797      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.688      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.306 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.629      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.545      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.413 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.520      ;
; 14.429 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.498      ;
; 14.447 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.487      ;
; 14.447 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.487      ;
; 14.447 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.487      ;
; 14.449 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.486      ;
; 14.449 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.486      ;
; 14.449 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.486      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.513 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.420      ;
; 14.517 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.412      ;
; 14.517 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.412      ;
; 14.518 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.411      ;
; 14.535 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.392      ;
; 14.554 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.378      ;
; 14.554 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.378      ;
; 14.554 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.378      ;
; 14.555 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.376      ;
; 14.555 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.376      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.377      ;
; 14.556 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.375      ;
; 14.574 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 5.347      ;
; 14.585 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 5.346      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.435 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.654      ;
; 0.637 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.856      ;
; 0.725 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.944      ;
; 0.859 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.863 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.941 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.160      ;
; 0.941 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.160      ;
; 0.950 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.951 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 0.953 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.982 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.201      ;
; 0.991 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.210      ;
; 1.012 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.231      ;
; 1.039 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.258      ;
; 1.056 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.059 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.278      ;
; 1.059 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.278      ;
; 1.060 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.279      ;
; 1.061 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.280      ;
; 1.063 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.281      ;
; 1.131 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.350      ;
; 1.134 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.353      ;
; 1.161 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.380      ;
; 1.161 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.380      ;
; 1.162 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.381      ;
; 1.167 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.386      ;
; 1.167 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.386      ;
; 1.168 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.387      ;
; 1.181 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.400      ;
; 1.183 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.402      ;
; 1.187 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.406      ;
; 1.189 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.408      ;
; 1.195 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.200 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.419      ;
; 1.215 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.434      ;
; 1.232 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.451      ;
; 1.241 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.462      ;
; 1.246 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.464      ;
; 1.261 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.480      ;
; 1.266 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.485      ;
; 1.274 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.493      ;
; 1.276 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.281 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.500      ;
; 1.289 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.507      ;
; 1.298 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.517      ;
; 1.308 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.527      ;
; 1.313 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.316 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.535      ;
; 1.321 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.540      ;
; 1.326 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.545      ;
; 1.328 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.547      ;
; 1.341 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.560      ;
; 1.357 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.576      ;
; 1.361 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.580      ;
; 1.361 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.580      ;
; 1.362 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.366 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.585      ;
; 1.367 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.367 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.586      ;
; 1.368 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.587      ;
; 1.373 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.592      ;
; 1.377 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.596      ;
; 1.386 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.606      ;
; 1.399 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.618      ;
; 1.402 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.621      ;
; 1.409 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.629      ;
; 1.410 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.629      ;
; 1.411 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.630      ;
; 1.412 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.631      ;
; 1.426 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.645      ;
; 1.426 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.645      ;
; 1.427 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.646      ;
; 1.434 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.653      ;
; 1.450 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.669      ;
; 1.452 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.671      ;
; 1.458 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.677      ;
; 1.459 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.678      ;
; 1.459 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.678      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 163.96 MHz ; 163.96 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 13.901 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9.743 ; 0.000         ;
; CLOCK_50                                          ; 9.818 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 13.901 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.029      ;
; 14.124 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.816      ;
; 14.164 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.776      ;
; 14.176 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.754      ;
; 14.176 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.754      ;
; 14.176 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.754      ;
; 14.177 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.753      ;
; 14.286 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.654      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.681 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.259      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.777 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.161      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.856 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.086      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.892 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.046      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.988      ;
; 14.980 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.956      ;
; 14.981 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.955      ;
; 14.981 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.955      ;
; 15.009 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.931      ;
; 15.009 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.931      ;
; 15.009 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.931      ;
; 15.012 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.930      ;
; 15.012 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.930      ;
; 15.012 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.930      ;
; 15.038 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.896      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.055 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.883      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.056 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.882      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.067 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.873      ;
; 15.072 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.866      ;
; 15.073 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.865      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.381 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.580      ;
; 0.562 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.654 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.853      ;
; 0.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.773 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.840 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.039      ;
; 0.842 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.848 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.856 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.871 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.896 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.095      ;
; 0.899 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.098      ;
; 0.929 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.128      ;
; 0.941 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
; 0.946 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.946 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.952 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.955 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.154      ;
; 0.968 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.167      ;
; 1.016 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.215      ;
; 1.033 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.232      ;
; 1.036 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.235      ;
; 1.036 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.235      ;
; 1.042 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.241      ;
; 1.058 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.257      ;
; 1.063 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.262      ;
; 1.063 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.262      ;
; 1.063 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.262      ;
; 1.068 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.267      ;
; 1.077 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.276      ;
; 1.082 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.281      ;
; 1.086 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.285      ;
; 1.093 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.292      ;
; 1.095 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.294      ;
; 1.106 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.305      ;
; 1.111 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.310      ;
; 1.118 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.319      ;
; 1.122 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.321      ;
; 1.143 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.342      ;
; 1.147 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.346      ;
; 1.154 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.353      ;
; 1.154 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.353      ;
; 1.162 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.361      ;
; 1.172 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.173 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.187 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.386      ;
; 1.199 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.398      ;
; 1.204 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.403      ;
; 1.205 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.404      ;
; 1.209 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.408      ;
; 1.219 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.418      ;
; 1.231 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.430      ;
; 1.240 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.439      ;
; 1.243 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.442      ;
; 1.244 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.244 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.445      ;
; 1.246 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.445      ;
; 1.246 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.445      ;
; 1.247 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.446      ;
; 1.247 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.446      ;
; 1.257 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.456      ;
; 1.260 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.459      ;
; 1.267 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.468      ;
; 1.269 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.468      ;
; 1.275 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.474      ;
; 1.279 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.478      ;
; 1.282 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.481      ;
; 1.285 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.484      ;
; 1.294 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.493      ;
; 1.296 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.495      ;
; 1.302 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.501      ;
; 1.303 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.502      ;
; 1.306 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.505      ;
; 1.313 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.512      ;
; 1.317 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.516      ;
; 1.325 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.524      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 16.115 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLOCK_50                                          ; 9.587 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9.781 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.115 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.825      ;
; 16.249 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.702      ;
; 16.281 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.670      ;
; 16.284 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.656      ;
; 16.285 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.655      ;
; 16.285 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.655      ;
; 16.286 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 3.654      ;
; 16.372 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.579      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.559 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.392      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.622 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.328      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.664 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.288      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.692 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.258      ;
; 16.709 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.235      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.727 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.224      ;
; 16.749 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.202      ;
; 16.749 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.202      ;
; 16.749 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.202      ;
; 16.751 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.201      ;
; 16.751 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.201      ;
; 16.751 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.201      ;
; 16.770 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.174      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.181      ;
; 16.791 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 3.156      ;
; 16.792 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 3.155      ;
; 16.792 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 3.155      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.797 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.154      ;
; 16.805 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.121      ;
; 16.811 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.115      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
; 16.812 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.138      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.236 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.344 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.384 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.505      ;
; 0.460 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.503 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.623      ;
; 0.508 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.512 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.527 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.532 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.547 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.559 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.680      ;
; 0.561 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.567 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.688      ;
; 0.571 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.573 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.574 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.694      ;
; 0.574 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.694      ;
; 0.596 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.609 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[24]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.730      ;
; 0.610 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.611 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.617 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.619 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.621 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.625 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.625 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.632 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.753      ;
; 0.638 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.758      ;
; 0.639 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.647 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.768      ;
; 0.648 ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.653 ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.774      ;
; 0.667 ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
; 0.669 ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst6|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.791      ;
; 0.675 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 0.676 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[0]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.684 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.686 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.687 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.808      ;
; 0.690 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.810      ;
; 0.693 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[3]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.813      ;
; 0.696 ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.698 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.818      ;
; 0.699 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.700 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.820      ;
; 0.702 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.823      ;
; 0.703 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.823      ;
; 0.709 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[6]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.829      ;
; 0.717 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[23]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.718 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[1]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.838      ;
; 0.718 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.838      ;
; 0.719 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[20]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.839      ;
; 0.719 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.839      ;
; 0.720 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[2]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.720 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[19]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.724 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.844      ;
; 0.735 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.855      ;
; 0.739 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[18]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.745 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[4]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[5]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.865      ;
; 0.746 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.867      ;
; 0.749 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.869      ;
; 0.753 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.873      ;
; 0.755 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[25]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.876      ;
; 0.758 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.878      ;
; 0.760 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[12]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.762 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[11]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.769 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[17]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[21]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.890      ;
; 0.770 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[14]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.890      ;
; 0.771 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[16]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.891      ;
; 0.772 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[13]|Q                         ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[15]|Q                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.892      ;
; 0.773 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.893      ;
; 0.779 ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst6|sec_counter:counter|d_ff:count_reg[8]|Q                          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.899      ;
; 0.780 ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst6|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.900      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 13.338 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; 13.338 ; 0.186 ; N/A      ; N/A     ; 9.743               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; alarm         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; alarm_mode              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; alarm         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; hrTSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; secUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; alarm         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; hrTSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; secUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; alarm         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hrTSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; secUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 2893     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 2893     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 226   ; 226  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; alarm_mode ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; alarm       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; alarm_mode ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; alarm       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Aug  3 16:29:36 2025
Info: Command: quartus_sta AlarmClock -c AlarmClock
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'AlarmClock.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 13.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.338               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.901               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.743               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.818               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.115               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):     9.781               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Sun Aug  3 16:29:38 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


