{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494565620400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494565620406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:07:00 2017 " "Processing started: Fri May 12 13:07:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494565620406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565620406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565620406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494565620774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494565620774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-BEHAV " "Found design unit 1: CLOCK-BEHAV" {  } { { "CLOCK.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631943 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_DIV-BEHAV " "Found design unit 1: FREQ_DIV-BEHAV" {  } { { "FREQ_DIV.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/FREQ_DIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631948 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DIV " "Found entity 1: FREQ_DIV" {  } { { "FREQ_DIV.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/FREQ_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TICK-BEHAV " "Found design unit 1: TICK-BEHAV" {  } { { "TICK.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/TICK.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631952 ""} { "Info" "ISGN_ENTITY_NAME" "1 TICK " "Found entity 1: TICK" {  } { { "TICK.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/TICK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_SCAN-BEHAV " "Found design unit 1: KEY_SCAN-BEHAV" {  } { { "KEY_SCAN.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/KEY_SCAN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631956 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_SCAN " "Found entity 1: KEY_SCAN" {  } { { "KEY_SCAN.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/KEY_SCAN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CTRL-BEHAV " "Found design unit 1: LED_CTRL-BEHAV" {  } { { "LED_CTRL.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/LED_CTRL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631961 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CTRL " "Found entity 1: LED_CTRL" {  } { { "LED_CTRL.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/LED_CTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_3TO8-BEHAV " "Found design unit 1: DECODER_3TO8-BEHAV" {  } { { "DECODER_3TO8.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/DECODER_3TO8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631965 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_3TO8 " "Found entity 1: DECODER_3TO8" {  } { { "DECODER_3TO8.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/DECODER_3TO8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG8-BEHAV " "Found design unit 1: SEG8-BEHAV" {  } { { "SEG8.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/SEG8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631969 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG8 " "Found entity 1: SEG8" {  } { { "SEG8.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/SEG8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494565631969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565631969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLOCK " "Elaborating entity \"CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494565632014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DIV FREQ_DIV:U0 " "Elaborating entity \"FREQ_DIV\" for hierarchy \"FREQ_DIV:U0\"" {  } { { "CLOCK.vhd" "U0" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565632051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TICK TICK:U1 " "Elaborating entity \"TICK\" for hierarchy \"TICK:U1\"" {  } { { "CLOCK.vhd" "U1" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565632071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAUSE TICK.vhd(42) " "VHDL Process Statement warning at TICK.vhd(42): signal \"PAUSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TICK.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/TICK.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494565632072 "|CLOCK|TICK:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_SCAN KEY_SCAN:U2 " "Elaborating entity \"KEY_SCAN\" for hierarchy \"KEY_SCAN:U2\"" {  } { { "CLOCK.vhd" "U2" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565632107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_CTRL LED_CTRL:U4 " "Elaborating entity \"LED_CTRL\" for hierarchy \"LED_CTRL:U4\"" {  } { { "CLOCK.vhd" "U4" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565632120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_3TO8 DECODER_3TO8:U5 " "Elaborating entity \"DECODER_3TO8\" for hierarchy \"DECODER_3TO8:U5\"" {  } { { "CLOCK.vhd" "U5" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565632134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG8 SEG8:U6 " "Elaborating entity \"SEG8\" for hierarchy \"SEG8:U6\"" {  } { { "CLOCK.vhd" "U6" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/CLOCK.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565632154 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TICK.vhd" "" { Text "C:/Users/Ruoya/Documents/GitHub/VHDL-Learning/CLOCK/TICK.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1494565632899 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1494565632899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494565633044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494565633847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494565633847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494565634020 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494565634020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494565634020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494565634020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494565634050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:07:14 2017 " "Processing ended: Fri May 12 13:07:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494565634050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494565634050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494565634050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494565634050 ""}
