Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 19:28:47 2024
| Host         : Vihaan-FlowX13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Complete_MIPS_control_sets_placed.rpt
| Design       : Complete_MIPS
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |              31 |           27 |
| Yes          | No                    | No                     |              39 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+-----------------------------------+------------------+----------------+--------------+
|  slowCLK_BUFG  |                   |                                   |                4 |              5 |         1.25 |
|  slowCLK_BUFG  | CPU/opsave        |                                   |                4 |              7 |         1.75 |
|  slowCLK_BUFG  | CPU/Register/E[0] | RST_IBUF                          |                5 |              7 |         1.40 |
|  CLK_IBUF_BUFG |                   | RST_IBUF                          |                7 |             29 |         4.14 |
|  slowCLK_BUFG  |                   | CPU/ALUnit/alu_result[31]_i_1_n_0 |               27 |             31 |         1.15 |
|  slowCLK_BUFG  | CPU/instr         |                                   |                8 |             32 |         4.00 |
+----------------+-------------------+-----------------------------------+------------------+----------------+--------------+


