

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Wed Dec 27 21:19:38 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 15.194 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4| 0.100 us | 0.100 us |    5|    5| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 6 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 7 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.47ns)   --->   "%icmp_ln289_4 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln289_5 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_47 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln289_6 = icmp sgt i31 %tmp_47, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'icmp' 'icmp_ln289_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289_3 = and i1 %icmp_ln289_5, %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'and' 'and_ln289_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_4 = and i1 %and_ln289_3, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'and' 'and_ln289_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.8>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)"   --->   Operation 23 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%call_ret2 = call fastcc { i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %in_elem_data_V_read_2, i16 %kernel_data_V_4_load, i16 %kernel_data_V_5_load, i16 %kernel_data_V_7_load, i16 %kernel_data_V_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'call' 'call_ret2' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%newret2 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'extractvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%newret3 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'extractvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%newret6 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'extractvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%newret8 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'extractvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%newret10 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'extractvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%newret12 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'extractvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%newret14 = extractvalue { i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'extractvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %newret8, i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %newret10, i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %newret12, i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %newret14, i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln289_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 41 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 11.5>
ST_3 : Operation 42 [3/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 42 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 11.5>
ST_4 : Operation 43 [2/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 43 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 15.1>
ST_5 : Operation 44 [1/4] (11.5ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0"(i16 %newret6, i16 %newret2, i16 %newret10, i16 %newret3, i16 %newret12, i16 %newret14)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 44 'call' 'call_ret' <Predicate = (and_ln289_4)> <Delay = 11.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 45 'extractvalue' 'res_out_0_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 46 'extractvalue' 'res_out_1_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'extractvalue' 'res_out_2_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'extractvalue' 'res_out_3_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16 %res_out_0_V, i16 %res_out_1_V, i16 %res_out_2_V, i16 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 49 'write' <Predicate = (and_ln289_4)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 50 'br' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 51 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 53 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 54 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 55 'add' 'add_ln328' <Predicate = (!icmp_ln313 & !icmp_ln289)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 56 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 57 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 58 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 59 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 60 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_5 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 61 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 62 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 63 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 64 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 65 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317 & !icmp_ln289_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_4, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 66 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 67 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 68 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 69 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 70 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 71 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 72 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.12ns.

 <State 1>: 3.45ns
The critical path consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sX_3' [40]  (0 ns)
	'icmp' operation ('icmp_ln289', firmware/nnet_utils/nnet_conv_stream.h:289) [41]  (2.47 ns)
	'and' operation ('and_ln289', firmware/nnet_utils/nnet_conv_stream.h:289) [50]  (0 ns)
	'and' operation ('and_ln289_4', firmware/nnet_utils/nnet_conv_stream.h:289) [52]  (0.978 ns)

 <State 2>: 14.8ns
The critical path consists of the following:
	wire read on port 'in_elem_data_V_read' [23]  (0 ns)
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' [28]  (3.26 ns)
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' [55]  (11.6 ns)

 <State 3>: 11.6ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' [55]  (11.6 ns)

 <State 4>: 11.6ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' [55]  (11.6 ns)

 <State 5>: 15.2ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' [55]  (11.6 ns)
	fifo write on port 'res_stream_V_data_0_V' (firmware/nnet_utils/nnet_conv_stream.h:309) [60]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
