{
  "module_name": "nic4_qm1_regs.h",
  "hash_id": "2c851f4d12f97f7d6c2c8e9bcc6dac0754438da4ed87feeb89a37fcd3e774d6d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic4_qm1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC4_QM1_REGS_H_\n#define ASIC_REG_NIC4_QM1_REGS_H_\n\n \n\n#define mmNIC4_QM1_GLBL_CFG0                                         0xDE2000\n\n#define mmNIC4_QM1_GLBL_CFG1                                         0xDE2004\n\n#define mmNIC4_QM1_GLBL_PROT                                         0xDE2008\n\n#define mmNIC4_QM1_GLBL_ERR_CFG                                      0xDE200C\n\n#define mmNIC4_QM1_GLBL_SECURE_PROPS_0                               0xDE2010\n\n#define mmNIC4_QM1_GLBL_SECURE_PROPS_1                               0xDE2014\n\n#define mmNIC4_QM1_GLBL_SECURE_PROPS_2                               0xDE2018\n\n#define mmNIC4_QM1_GLBL_SECURE_PROPS_3                               0xDE201C\n\n#define mmNIC4_QM1_GLBL_SECURE_PROPS_4                               0xDE2020\n\n#define mmNIC4_QM1_GLBL_NON_SECURE_PROPS_0                           0xDE2024\n\n#define mmNIC4_QM1_GLBL_NON_SECURE_PROPS_1                           0xDE2028\n\n#define mmNIC4_QM1_GLBL_NON_SECURE_PROPS_2                           0xDE202C\n\n#define mmNIC4_QM1_GLBL_NON_SECURE_PROPS_3                           0xDE2030\n\n#define mmNIC4_QM1_GLBL_NON_SECURE_PROPS_4                           0xDE2034\n\n#define mmNIC4_QM1_GLBL_STS0                                         0xDE2038\n\n#define mmNIC4_QM1_GLBL_STS1_0                                       0xDE2040\n\n#define mmNIC4_QM1_GLBL_STS1_1                                       0xDE2044\n\n#define mmNIC4_QM1_GLBL_STS1_2                                       0xDE2048\n\n#define mmNIC4_QM1_GLBL_STS1_3                                       0xDE204C\n\n#define mmNIC4_QM1_GLBL_STS1_4                                       0xDE2050\n\n#define mmNIC4_QM1_GLBL_MSG_EN_0                                     0xDE2054\n\n#define mmNIC4_QM1_GLBL_MSG_EN_1                                     0xDE2058\n\n#define mmNIC4_QM1_GLBL_MSG_EN_2                                     0xDE205C\n\n#define mmNIC4_QM1_GLBL_MSG_EN_3                                     0xDE2060\n\n#define mmNIC4_QM1_GLBL_MSG_EN_4                                     0xDE2068\n\n#define mmNIC4_QM1_PQ_BASE_LO_0                                      0xDE2070\n\n#define mmNIC4_QM1_PQ_BASE_LO_1                                      0xDE2074\n\n#define mmNIC4_QM1_PQ_BASE_LO_2                                      0xDE2078\n\n#define mmNIC4_QM1_PQ_BASE_LO_3                                      0xDE207C\n\n#define mmNIC4_QM1_PQ_BASE_HI_0                                      0xDE2080\n\n#define mmNIC4_QM1_PQ_BASE_HI_1                                      0xDE2084\n\n#define mmNIC4_QM1_PQ_BASE_HI_2                                      0xDE2088\n\n#define mmNIC4_QM1_PQ_BASE_HI_3                                      0xDE208C\n\n#define mmNIC4_QM1_PQ_SIZE_0                                         0xDE2090\n\n#define mmNIC4_QM1_PQ_SIZE_1                                         0xDE2094\n\n#define mmNIC4_QM1_PQ_SIZE_2                                         0xDE2098\n\n#define mmNIC4_QM1_PQ_SIZE_3                                         0xDE209C\n\n#define mmNIC4_QM1_PQ_PI_0                                           0xDE20A0\n\n#define mmNIC4_QM1_PQ_PI_1                                           0xDE20A4\n\n#define mmNIC4_QM1_PQ_PI_2                                           0xDE20A8\n\n#define mmNIC4_QM1_PQ_PI_3                                           0xDE20AC\n\n#define mmNIC4_QM1_PQ_CI_0                                           0xDE20B0\n\n#define mmNIC4_QM1_PQ_CI_1                                           0xDE20B4\n\n#define mmNIC4_QM1_PQ_CI_2                                           0xDE20B8\n\n#define mmNIC4_QM1_PQ_CI_3                                           0xDE20BC\n\n#define mmNIC4_QM1_PQ_CFG0_0                                         0xDE20C0\n\n#define mmNIC4_QM1_PQ_CFG0_1                                         0xDE20C4\n\n#define mmNIC4_QM1_PQ_CFG0_2                                         0xDE20C8\n\n#define mmNIC4_QM1_PQ_CFG0_3                                         0xDE20CC\n\n#define mmNIC4_QM1_PQ_CFG1_0                                         0xDE20D0\n\n#define mmNIC4_QM1_PQ_CFG1_1                                         0xDE20D4\n\n#define mmNIC4_QM1_PQ_CFG1_2                                         0xDE20D8\n\n#define mmNIC4_QM1_PQ_CFG1_3                                         0xDE20DC\n\n#define mmNIC4_QM1_PQ_ARUSER_31_11_0                                 0xDE20E0\n\n#define mmNIC4_QM1_PQ_ARUSER_31_11_1                                 0xDE20E4\n\n#define mmNIC4_QM1_PQ_ARUSER_31_11_2                                 0xDE20E8\n\n#define mmNIC4_QM1_PQ_ARUSER_31_11_3                                 0xDE20EC\n\n#define mmNIC4_QM1_PQ_STS0_0                                         0xDE20F0\n\n#define mmNIC4_QM1_PQ_STS0_1                                         0xDE20F4\n\n#define mmNIC4_QM1_PQ_STS0_2                                         0xDE20F8\n\n#define mmNIC4_QM1_PQ_STS0_3                                         0xDE20FC\n\n#define mmNIC4_QM1_PQ_STS1_0                                         0xDE2100\n\n#define mmNIC4_QM1_PQ_STS1_1                                         0xDE2104\n\n#define mmNIC4_QM1_PQ_STS1_2                                         0xDE2108\n\n#define mmNIC4_QM1_PQ_STS1_3                                         0xDE210C\n\n#define mmNIC4_QM1_CQ_CFG0_0                                         0xDE2110\n\n#define mmNIC4_QM1_CQ_CFG0_1                                         0xDE2114\n\n#define mmNIC4_QM1_CQ_CFG0_2                                         0xDE2118\n\n#define mmNIC4_QM1_CQ_CFG0_3                                         0xDE211C\n\n#define mmNIC4_QM1_CQ_CFG0_4                                         0xDE2120\n\n#define mmNIC4_QM1_CQ_CFG1_0                                         0xDE2124\n\n#define mmNIC4_QM1_CQ_CFG1_1                                         0xDE2128\n\n#define mmNIC4_QM1_CQ_CFG1_2                                         0xDE212C\n\n#define mmNIC4_QM1_CQ_CFG1_3                                         0xDE2130\n\n#define mmNIC4_QM1_CQ_CFG1_4                                         0xDE2134\n\n#define mmNIC4_QM1_CQ_ARUSER_31_11_0                                 0xDE2138\n\n#define mmNIC4_QM1_CQ_ARUSER_31_11_1                                 0xDE213C\n\n#define mmNIC4_QM1_CQ_ARUSER_31_11_2                                 0xDE2140\n\n#define mmNIC4_QM1_CQ_ARUSER_31_11_3                                 0xDE2144\n\n#define mmNIC4_QM1_CQ_ARUSER_31_11_4                                 0xDE2148\n\n#define mmNIC4_QM1_CQ_STS0_0                                         0xDE214C\n\n#define mmNIC4_QM1_CQ_STS0_1                                         0xDE2150\n\n#define mmNIC4_QM1_CQ_STS0_2                                         0xDE2154\n\n#define mmNIC4_QM1_CQ_STS0_3                                         0xDE2158\n\n#define mmNIC4_QM1_CQ_STS0_4                                         0xDE215C\n\n#define mmNIC4_QM1_CQ_STS1_0                                         0xDE2160\n\n#define mmNIC4_QM1_CQ_STS1_1                                         0xDE2164\n\n#define mmNIC4_QM1_CQ_STS1_2                                         0xDE2168\n\n#define mmNIC4_QM1_CQ_STS1_3                                         0xDE216C\n\n#define mmNIC4_QM1_CQ_STS1_4                                         0xDE2170\n\n#define mmNIC4_QM1_CQ_PTR_LO_0                                       0xDE2174\n\n#define mmNIC4_QM1_CQ_PTR_HI_0                                       0xDE2178\n\n#define mmNIC4_QM1_CQ_TSIZE_0                                        0xDE217C\n\n#define mmNIC4_QM1_CQ_CTL_0                                          0xDE2180\n\n#define mmNIC4_QM1_CQ_PTR_LO_1                                       0xDE2184\n\n#define mmNIC4_QM1_CQ_PTR_HI_1                                       0xDE2188\n\n#define mmNIC4_QM1_CQ_TSIZE_1                                        0xDE218C\n\n#define mmNIC4_QM1_CQ_CTL_1                                          0xDE2190\n\n#define mmNIC4_QM1_CQ_PTR_LO_2                                       0xDE2194\n\n#define mmNIC4_QM1_CQ_PTR_HI_2                                       0xDE2198\n\n#define mmNIC4_QM1_CQ_TSIZE_2                                        0xDE219C\n\n#define mmNIC4_QM1_CQ_CTL_2                                          0xDE21A0\n\n#define mmNIC4_QM1_CQ_PTR_LO_3                                       0xDE21A4\n\n#define mmNIC4_QM1_CQ_PTR_HI_3                                       0xDE21A8\n\n#define mmNIC4_QM1_CQ_TSIZE_3                                        0xDE21AC\n\n#define mmNIC4_QM1_CQ_CTL_3                                          0xDE21B0\n\n#define mmNIC4_QM1_CQ_PTR_LO_4                                       0xDE21B4\n\n#define mmNIC4_QM1_CQ_PTR_HI_4                                       0xDE21B8\n\n#define mmNIC4_QM1_CQ_TSIZE_4                                        0xDE21BC\n\n#define mmNIC4_QM1_CQ_CTL_4                                          0xDE21C0\n\n#define mmNIC4_QM1_CQ_PTR_LO_STS_0                                   0xDE21C4\n\n#define mmNIC4_QM1_CQ_PTR_LO_STS_1                                   0xDE21C8\n\n#define mmNIC4_QM1_CQ_PTR_LO_STS_2                                   0xDE21CC\n\n#define mmNIC4_QM1_CQ_PTR_LO_STS_3                                   0xDE21D0\n\n#define mmNIC4_QM1_CQ_PTR_LO_STS_4                                   0xDE21D4\n\n#define mmNIC4_QM1_CQ_PTR_HI_STS_0                                   0xDE21D8\n\n#define mmNIC4_QM1_CQ_PTR_HI_STS_1                                   0xDE21DC\n\n#define mmNIC4_QM1_CQ_PTR_HI_STS_2                                   0xDE21E0\n\n#define mmNIC4_QM1_CQ_PTR_HI_STS_3                                   0xDE21E4\n\n#define mmNIC4_QM1_CQ_PTR_HI_STS_4                                   0xDE21E8\n\n#define mmNIC4_QM1_CQ_TSIZE_STS_0                                    0xDE21EC\n\n#define mmNIC4_QM1_CQ_TSIZE_STS_1                                    0xDE21F0\n\n#define mmNIC4_QM1_CQ_TSIZE_STS_2                                    0xDE21F4\n\n#define mmNIC4_QM1_CQ_TSIZE_STS_3                                    0xDE21F8\n\n#define mmNIC4_QM1_CQ_TSIZE_STS_4                                    0xDE21FC\n\n#define mmNIC4_QM1_CQ_CTL_STS_0                                      0xDE2200\n\n#define mmNIC4_QM1_CQ_CTL_STS_1                                      0xDE2204\n\n#define mmNIC4_QM1_CQ_CTL_STS_2                                      0xDE2208\n\n#define mmNIC4_QM1_CQ_CTL_STS_3                                      0xDE220C\n\n#define mmNIC4_QM1_CQ_CTL_STS_4                                      0xDE2210\n\n#define mmNIC4_QM1_CQ_IFIFO_CNT_0                                    0xDE2214\n\n#define mmNIC4_QM1_CQ_IFIFO_CNT_1                                    0xDE2218\n\n#define mmNIC4_QM1_CQ_IFIFO_CNT_2                                    0xDE221C\n\n#define mmNIC4_QM1_CQ_IFIFO_CNT_3                                    0xDE2220\n\n#define mmNIC4_QM1_CQ_IFIFO_CNT_4                                    0xDE2224\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_LO_0                            0xDE2228\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_LO_1                            0xDE222C\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_LO_2                            0xDE2230\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_LO_3                            0xDE2234\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_LO_4                            0xDE2238\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_HI_0                            0xDE223C\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_HI_1                            0xDE2240\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_HI_2                            0xDE2244\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_HI_3                            0xDE2248\n\n#define mmNIC4_QM1_CP_MSG_BASE0_ADDR_HI_4                            0xDE224C\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_LO_0                            0xDE2250\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_LO_1                            0xDE2254\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_LO_2                            0xDE2258\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_LO_3                            0xDE225C\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_LO_4                            0xDE2260\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_HI_0                            0xDE2264\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_HI_1                            0xDE2268\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_HI_2                            0xDE226C\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_HI_3                            0xDE2270\n\n#define mmNIC4_QM1_CP_MSG_BASE1_ADDR_HI_4                            0xDE2274\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_LO_0                            0xDE2278\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_LO_1                            0xDE227C\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_LO_2                            0xDE2280\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_LO_3                            0xDE2284\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_LO_4                            0xDE2288\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_HI_0                            0xDE228C\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_HI_1                            0xDE2290\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_HI_2                            0xDE2294\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_HI_3                            0xDE2298\n\n#define mmNIC4_QM1_CP_MSG_BASE2_ADDR_HI_4                            0xDE229C\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_LO_0                            0xDE22A0\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_LO_1                            0xDE22A4\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_LO_2                            0xDE22A8\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_LO_3                            0xDE22AC\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_LO_4                            0xDE22B0\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_HI_0                            0xDE22B4\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_HI_1                            0xDE22B8\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_HI_2                            0xDE22BC\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_HI_3                            0xDE22C0\n\n#define mmNIC4_QM1_CP_MSG_BASE3_ADDR_HI_4                            0xDE22C4\n\n#define mmNIC4_QM1_CP_LDMA_TSIZE_OFFSET_0                            0xDE22C8\n\n#define mmNIC4_QM1_CP_LDMA_TSIZE_OFFSET_1                            0xDE22CC\n\n#define mmNIC4_QM1_CP_LDMA_TSIZE_OFFSET_2                            0xDE22D0\n\n#define mmNIC4_QM1_CP_LDMA_TSIZE_OFFSET_3                            0xDE22D4\n\n#define mmNIC4_QM1_CP_LDMA_TSIZE_OFFSET_4                            0xDE22D8\n\n#define mmNIC4_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xDE22E0\n\n#define mmNIC4_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xDE22E4\n\n#define mmNIC4_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xDE22E8\n\n#define mmNIC4_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xDE22EC\n\n#define mmNIC4_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xDE22F0\n\n#define mmNIC4_QM1_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xDE22F4\n\n#define mmNIC4_QM1_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xDE22F8\n\n#define mmNIC4_QM1_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xDE22FC\n\n#define mmNIC4_QM1_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xDE2300\n\n#define mmNIC4_QM1_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xDE2304\n\n#define mmNIC4_QM1_CP_FENCE0_RDATA_0                                 0xDE2308\n\n#define mmNIC4_QM1_CP_FENCE0_RDATA_1                                 0xDE230C\n\n#define mmNIC4_QM1_CP_FENCE0_RDATA_2                                 0xDE2310\n\n#define mmNIC4_QM1_CP_FENCE0_RDATA_3                                 0xDE2314\n\n#define mmNIC4_QM1_CP_FENCE0_RDATA_4                                 0xDE2318\n\n#define mmNIC4_QM1_CP_FENCE1_RDATA_0                                 0xDE231C\n\n#define mmNIC4_QM1_CP_FENCE1_RDATA_1                                 0xDE2320\n\n#define mmNIC4_QM1_CP_FENCE1_RDATA_2                                 0xDE2324\n\n#define mmNIC4_QM1_CP_FENCE1_RDATA_3                                 0xDE2328\n\n#define mmNIC4_QM1_CP_FENCE1_RDATA_4                                 0xDE232C\n\n#define mmNIC4_QM1_CP_FENCE2_RDATA_0                                 0xDE2330\n\n#define mmNIC4_QM1_CP_FENCE2_RDATA_1                                 0xDE2334\n\n#define mmNIC4_QM1_CP_FENCE2_RDATA_2                                 0xDE2338\n\n#define mmNIC4_QM1_CP_FENCE2_RDATA_3                                 0xDE233C\n\n#define mmNIC4_QM1_CP_FENCE2_RDATA_4                                 0xDE2340\n\n#define mmNIC4_QM1_CP_FENCE3_RDATA_0                                 0xDE2344\n\n#define mmNIC4_QM1_CP_FENCE3_RDATA_1                                 0xDE2348\n\n#define mmNIC4_QM1_CP_FENCE3_RDATA_2                                 0xDE234C\n\n#define mmNIC4_QM1_CP_FENCE3_RDATA_3                                 0xDE2350\n\n#define mmNIC4_QM1_CP_FENCE3_RDATA_4                                 0xDE2354\n\n#define mmNIC4_QM1_CP_FENCE0_CNT_0                                   0xDE2358\n\n#define mmNIC4_QM1_CP_FENCE0_CNT_1                                   0xDE235C\n\n#define mmNIC4_QM1_CP_FENCE0_CNT_2                                   0xDE2360\n\n#define mmNIC4_QM1_CP_FENCE0_CNT_3                                   0xDE2364\n\n#define mmNIC4_QM1_CP_FENCE0_CNT_4                                   0xDE2368\n\n#define mmNIC4_QM1_CP_FENCE1_CNT_0                                   0xDE236C\n\n#define mmNIC4_QM1_CP_FENCE1_CNT_1                                   0xDE2370\n\n#define mmNIC4_QM1_CP_FENCE1_CNT_2                                   0xDE2374\n\n#define mmNIC4_QM1_CP_FENCE1_CNT_3                                   0xDE2378\n\n#define mmNIC4_QM1_CP_FENCE1_CNT_4                                   0xDE237C\n\n#define mmNIC4_QM1_CP_FENCE2_CNT_0                                   0xDE2380\n\n#define mmNIC4_QM1_CP_FENCE2_CNT_1                                   0xDE2384\n\n#define mmNIC4_QM1_CP_FENCE2_CNT_2                                   0xDE2388\n\n#define mmNIC4_QM1_CP_FENCE2_CNT_3                                   0xDE238C\n\n#define mmNIC4_QM1_CP_FENCE2_CNT_4                                   0xDE2390\n\n#define mmNIC4_QM1_CP_FENCE3_CNT_0                                   0xDE2394\n\n#define mmNIC4_QM1_CP_FENCE3_CNT_1                                   0xDE2398\n\n#define mmNIC4_QM1_CP_FENCE3_CNT_2                                   0xDE239C\n\n#define mmNIC4_QM1_CP_FENCE3_CNT_3                                   0xDE23A0\n\n#define mmNIC4_QM1_CP_FENCE3_CNT_4                                   0xDE23A4\n\n#define mmNIC4_QM1_CP_STS_0                                          0xDE23A8\n\n#define mmNIC4_QM1_CP_STS_1                                          0xDE23AC\n\n#define mmNIC4_QM1_CP_STS_2                                          0xDE23B0\n\n#define mmNIC4_QM1_CP_STS_3                                          0xDE23B4\n\n#define mmNIC4_QM1_CP_STS_4                                          0xDE23B8\n\n#define mmNIC4_QM1_CP_CURRENT_INST_LO_0                              0xDE23BC\n\n#define mmNIC4_QM1_CP_CURRENT_INST_LO_1                              0xDE23C0\n\n#define mmNIC4_QM1_CP_CURRENT_INST_LO_2                              0xDE23C4\n\n#define mmNIC4_QM1_CP_CURRENT_INST_LO_3                              0xDE23C8\n\n#define mmNIC4_QM1_CP_CURRENT_INST_LO_4                              0xDE23CC\n\n#define mmNIC4_QM1_CP_CURRENT_INST_HI_0                              0xDE23D0\n\n#define mmNIC4_QM1_CP_CURRENT_INST_HI_1                              0xDE23D4\n\n#define mmNIC4_QM1_CP_CURRENT_INST_HI_2                              0xDE23D8\n\n#define mmNIC4_QM1_CP_CURRENT_INST_HI_3                              0xDE23DC\n\n#define mmNIC4_QM1_CP_CURRENT_INST_HI_4                              0xDE23E0\n\n#define mmNIC4_QM1_CP_BARRIER_CFG_0                                  0xDE23F4\n\n#define mmNIC4_QM1_CP_BARRIER_CFG_1                                  0xDE23F8\n\n#define mmNIC4_QM1_CP_BARRIER_CFG_2                                  0xDE23FC\n\n#define mmNIC4_QM1_CP_BARRIER_CFG_3                                  0xDE2400\n\n#define mmNIC4_QM1_CP_BARRIER_CFG_4                                  0xDE2404\n\n#define mmNIC4_QM1_CP_DBG_0_0                                        0xDE2408\n\n#define mmNIC4_QM1_CP_DBG_0_1                                        0xDE240C\n\n#define mmNIC4_QM1_CP_DBG_0_2                                        0xDE2410\n\n#define mmNIC4_QM1_CP_DBG_0_3                                        0xDE2414\n\n#define mmNIC4_QM1_CP_DBG_0_4                                        0xDE2418\n\n#define mmNIC4_QM1_CP_ARUSER_31_11_0                                 0xDE241C\n\n#define mmNIC4_QM1_CP_ARUSER_31_11_1                                 0xDE2420\n\n#define mmNIC4_QM1_CP_ARUSER_31_11_2                                 0xDE2424\n\n#define mmNIC4_QM1_CP_ARUSER_31_11_3                                 0xDE2428\n\n#define mmNIC4_QM1_CP_ARUSER_31_11_4                                 0xDE242C\n\n#define mmNIC4_QM1_CP_AWUSER_31_11_0                                 0xDE2430\n\n#define mmNIC4_QM1_CP_AWUSER_31_11_1                                 0xDE2434\n\n#define mmNIC4_QM1_CP_AWUSER_31_11_2                                 0xDE2438\n\n#define mmNIC4_QM1_CP_AWUSER_31_11_3                                 0xDE243C\n\n#define mmNIC4_QM1_CP_AWUSER_31_11_4                                 0xDE2440\n\n#define mmNIC4_QM1_ARB_CFG_0                                         0xDE2A00\n\n#define mmNIC4_QM1_ARB_CHOISE_Q_PUSH                                 0xDE2A04\n\n#define mmNIC4_QM1_ARB_WRR_WEIGHT_0                                  0xDE2A08\n\n#define mmNIC4_QM1_ARB_WRR_WEIGHT_1                                  0xDE2A0C\n\n#define mmNIC4_QM1_ARB_WRR_WEIGHT_2                                  0xDE2A10\n\n#define mmNIC4_QM1_ARB_WRR_WEIGHT_3                                  0xDE2A14\n\n#define mmNIC4_QM1_ARB_CFG_1                                         0xDE2A18\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_0                              0xDE2A20\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_1                              0xDE2A24\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_2                              0xDE2A28\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_3                              0xDE2A2C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_4                              0xDE2A30\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_5                              0xDE2A34\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_6                              0xDE2A38\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_7                              0xDE2A3C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_8                              0xDE2A40\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_9                              0xDE2A44\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_10                             0xDE2A48\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_11                             0xDE2A4C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_12                             0xDE2A50\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_13                             0xDE2A54\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_14                             0xDE2A58\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_15                             0xDE2A5C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_16                             0xDE2A60\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_17                             0xDE2A64\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_18                             0xDE2A68\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_19                             0xDE2A6C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_20                             0xDE2A70\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_21                             0xDE2A74\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_22                             0xDE2A78\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_23                             0xDE2A7C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_24                             0xDE2A80\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_25                             0xDE2A84\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_26                             0xDE2A88\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_27                             0xDE2A8C\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_28                             0xDE2A90\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_29                             0xDE2A94\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_30                             0xDE2A98\n\n#define mmNIC4_QM1_ARB_MST_AVAIL_CRED_31                             0xDE2A9C\n\n#define mmNIC4_QM1_ARB_MST_CRED_INC                                  0xDE2AA0\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_0                        0xDE2AA4\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_1                        0xDE2AA8\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_2                        0xDE2AAC\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_3                        0xDE2AB0\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_4                        0xDE2AB4\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_5                        0xDE2AB8\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_6                        0xDE2ABC\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_7                        0xDE2AC0\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_8                        0xDE2AC4\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_9                        0xDE2AC8\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_10                       0xDE2ACC\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_11                       0xDE2AD0\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_12                       0xDE2AD4\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_13                       0xDE2AD8\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_14                       0xDE2ADC\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_15                       0xDE2AE0\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_16                       0xDE2AE4\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_17                       0xDE2AE8\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_18                       0xDE2AEC\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_19                       0xDE2AF0\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_20                       0xDE2AF4\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_21                       0xDE2AF8\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_22                       0xDE2AFC\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_23                       0xDE2B00\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_24                       0xDE2B04\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_25                       0xDE2B08\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_26                       0xDE2B0C\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_27                       0xDE2B10\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_28                       0xDE2B14\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_29                       0xDE2B18\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_30                       0xDE2B1C\n\n#define mmNIC4_QM1_ARB_MST_CHOISE_PUSH_OFST_31                       0xDE2B20\n\n#define mmNIC4_QM1_ARB_SLV_MASTER_INC_CRED_OFST                      0xDE2B28\n\n#define mmNIC4_QM1_ARB_MST_SLAVE_EN                                  0xDE2B2C\n\n#define mmNIC4_QM1_ARB_MST_QUIET_PER                                 0xDE2B34\n\n#define mmNIC4_QM1_ARB_SLV_CHOISE_WDT                                0xDE2B38\n\n#define mmNIC4_QM1_ARB_SLV_ID                                        0xDE2B3C\n\n#define mmNIC4_QM1_ARB_MSG_MAX_INFLIGHT                              0xDE2B44\n\n#define mmNIC4_QM1_ARB_MSG_AWUSER_31_11                              0xDE2B48\n\n#define mmNIC4_QM1_ARB_MSG_AWUSER_SEC_PROP                           0xDE2B4C\n\n#define mmNIC4_QM1_ARB_MSG_AWUSER_NON_SEC_PROP                       0xDE2B50\n\n#define mmNIC4_QM1_ARB_BASE_LO                                       0xDE2B54\n\n#define mmNIC4_QM1_ARB_BASE_HI                                       0xDE2B58\n\n#define mmNIC4_QM1_ARB_STATE_STS                                     0xDE2B80\n\n#define mmNIC4_QM1_ARB_CHOISE_FULLNESS_STS                           0xDE2B84\n\n#define mmNIC4_QM1_ARB_MSG_STS                                       0xDE2B88\n\n#define mmNIC4_QM1_ARB_SLV_CHOISE_Q_HEAD                             0xDE2B8C\n\n#define mmNIC4_QM1_ARB_ERR_CAUSE                                     0xDE2B9C\n\n#define mmNIC4_QM1_ARB_ERR_MSG_EN                                    0xDE2BA0\n\n#define mmNIC4_QM1_ARB_ERR_STS_DRP                                   0xDE2BA8\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_0                                0xDE2BB0\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_1                                0xDE2BB4\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_2                                0xDE2BB8\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_3                                0xDE2BBC\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_4                                0xDE2BC0\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_5                                0xDE2BC4\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_6                                0xDE2BC8\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_7                                0xDE2BCC\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_8                                0xDE2BD0\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_9                                0xDE2BD4\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_10                               0xDE2BD8\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_11                               0xDE2BDC\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_12                               0xDE2BE0\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_13                               0xDE2BE4\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_14                               0xDE2BE8\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_15                               0xDE2BEC\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_16                               0xDE2BF0\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_17                               0xDE2BF4\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_18                               0xDE2BF8\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_19                               0xDE2BFC\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_20                               0xDE2C00\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_21                               0xDE2C04\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_22                               0xDE2C08\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_23                               0xDE2C0C\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_24                               0xDE2C10\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_25                               0xDE2C14\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_26                               0xDE2C18\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_27                               0xDE2C1C\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_28                               0xDE2C20\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_29                               0xDE2C24\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_30                               0xDE2C28\n\n#define mmNIC4_QM1_ARB_MST_CRED_STS_31                               0xDE2C2C\n\n#define mmNIC4_QM1_CGM_CFG                                           0xDE2C70\n\n#define mmNIC4_QM1_CGM_STS                                           0xDE2C74\n\n#define mmNIC4_QM1_CGM_CFG1                                          0xDE2C78\n\n#define mmNIC4_QM1_LOCAL_RANGE_BASE                                  0xDE2C80\n\n#define mmNIC4_QM1_LOCAL_RANGE_SIZE                                  0xDE2C84\n\n#define mmNIC4_QM1_CSMR_STRICT_PRIO_CFG                              0xDE2C90\n\n#define mmNIC4_QM1_HBW_RD_RATE_LIM_CFG_1                             0xDE2C94\n\n#define mmNIC4_QM1_LBW_WR_RATE_LIM_CFG_0                             0xDE2C98\n\n#define mmNIC4_QM1_LBW_WR_RATE_LIM_CFG_1                             0xDE2C9C\n\n#define mmNIC4_QM1_HBW_RD_RATE_LIM_CFG_0                             0xDE2CA0\n\n#define mmNIC4_QM1_GLBL_AXCACHE                                      0xDE2CA4\n\n#define mmNIC4_QM1_IND_GW_APB_CFG                                    0xDE2CB0\n\n#define mmNIC4_QM1_IND_GW_APB_WDATA                                  0xDE2CB4\n\n#define mmNIC4_QM1_IND_GW_APB_RDATA                                  0xDE2CB8\n\n#define mmNIC4_QM1_IND_GW_APB_STATUS                                 0xDE2CBC\n\n#define mmNIC4_QM1_GLBL_ERR_ADDR_LO                                  0xDE2CD0\n\n#define mmNIC4_QM1_GLBL_ERR_ADDR_HI                                  0xDE2CD4\n\n#define mmNIC4_QM1_GLBL_ERR_WDATA                                    0xDE2CD8\n\n#define mmNIC4_QM1_GLBL_MEM_INIT_BUSY                                0xDE2D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}