+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 211,120.5 / 912,800 (23.1 %)      ;
; Total Combinational ALUTs           ; 209853                            ;
; Total Registers                     ; 517862                            ;
; Total DSP Blocks                    ; 180 / 8,528 (2.11 %)              ;
; Total Block Memory Bits             ; 14,496,552 / 271,810,560 (5.33 %) ;
; Total RAM Blocks                    ; 1,243 / 13,272 (9.37 %)           ;
; Total MLABs                         ; 1019.0                            ;
; AI Suite IP Fmax                    ; 1000.0 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 600 MHz                           ;
+-------------------------------------+-----------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 200594              ; 482275       ; 180        ; 14496552          ; Total                                                                        ;
; Total non AI Suite IPs                                                                                                                                                                        ; 158085 (79%)        ; 388379 (81%) ; 0 (0%)     ; 3296896 (23%)     ; Total non AI Suite IPs                                                       ;
; Total AI Suite IPs                                                                                                                                                                            ; 42509 (21%)         ; 93896 (19%)  ; 180 (100%) ; 11199656 (77%)    ; Total AI Suite IPs                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 21254 (50%)         ; 46948 (50%)  ; 90 (50%)   ; 5599828 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 21254 (100%)        ; 46948 (100%) ; 90 (100%)  ; 5599828 (100%)    ; dla_top                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 303 (1%)            ; 1292 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 303 (1%)            ; 1286 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 895 (4%)            ; 1486 (3%)    ; 0 (0%)     ; 143360 (3%)       ; dla_config_network                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 38 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 106 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5024 (24%)          ; 11066 (24%)  ; 0 (0%)     ; 1001472 (18%)     ; dla_dma                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 1003 (5%)           ; 2080 (4%)    ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1150 (5%)           ; 3322 (7%)    ; 0 (0%)     ; 279040 (5%)       ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 564 (3%)            ; 2010 (4%)    ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 834 (4%)            ; 952 (2%)     ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1389 (7%)           ; 2592 (6%)    ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 81 (0%)             ; 103 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 9506 (45%)          ; 21375 (46%)  ; 80 (89%)   ; 4308052 (77%)     ; dla_pe_array_system                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 70 (0%)             ; 82 (0%)      ; 0 (0%)     ; 262144 (5%)       ; dla_exit_fifo                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 4221 (20%)          ; 7106 (15%)   ; 0 (0%)     ; 2685440 (48%)     ; dla_input_feeder                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 4991 (23%)          ; 8597 (18%)   ; 80 (89%)   ; 0 (0%)            ; dla_pe_array                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 34 (0%)             ; 5446 (12%)   ; 0 (0%)     ; 1359872 (24%)     ; dla_filter_bias_scale_scratchpad                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 186 (1%)            ; 140 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 752 (4%)            ; 1295 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 746 (4%)            ; 1111 (2%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 868 (4%)            ; 2545 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_top                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 864 (4%)            ; 2485 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_group                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 511 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 511 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (1%)            ; 483 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2724 (13%)          ; 5279 (11%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1                                                                                  ; 21255 (50%)         ; 46948 (50%)  ; 90 (50%)   ; 5599828 (50%)     ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 21255 (100%)        ; 46948 (100%) ; 90 (100%)  ; 5599828 (100%)    ; dla_top                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 303 (1%)            ; 1292 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 303 (1%)            ; 1286 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 895 (4%)            ; 1486 (3%)    ; 0 (0%)     ; 143360 (3%)       ; dla_config_network                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 38 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 108 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5024 (24%)          ; 11066 (24%)  ; 0 (0%)     ; 1001472 (18%)     ; dla_dma                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 1003 (5%)           ; 2080 (4%)    ; 0 (0%)     ; 173568 (3%)       ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1150 (5%)           ; 3322 (7%)    ; 0 (0%)     ; 279040 (5%)       ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 564 (3%)            ; 2010 (4%)    ; 0 (0%)     ; 168448 (3%)       ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 834 (4%)            ; 952 (2%)     ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1389 (7%)           ; 2592 (6%)    ; 0 (0%)     ; 347136 (6%)       ; dla_dma_writer                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 81 (0%)             ; 103 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 9507 (45%)          ; 21375 (46%)  ; 80 (89%)   ; 4308052 (77%)     ; dla_pe_array_system                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)       ; 0 (0%)     ; 596 (0%)          ; dla_delay                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 70 (0%)             ; 82 (0%)      ; 0 (0%)     ; 262144 (5%)       ; dla_exit_fifo                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 4221 (20%)          ; 7106 (15%)   ; 0 (0%)     ; 2685440 (48%)     ; dla_input_feeder                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 4992 (23%)          ; 8597 (18%)   ; 80 (89%)   ; 0 (0%)            ; dla_pe_array                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 34 (0%)             ; 5446 (12%)   ; 0 (0%)     ; 1359872 (24%)     ; dla_filter_bias_scale_scratchpad                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 186 (1%)            ; 140 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 752 (4%)            ; 1295 (3%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_top                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 746 (4%)            ; 1111 (2%)    ; 0 (0%)     ; 73728 (1%)        ; dla_aux_pool_group                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 869 (4%)            ; 2545 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_top                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 865 (4%)            ; 2485 (5%)    ; 10 (11%)   ; 73216 (1%)        ; dla_aux_softmax_group                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 511 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 511 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 243 (1%)            ; 483 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 261 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 2723 (13%)          ; 5279 (11%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------+
; Instance Name                                                                                                                                                                                 ; ALMs           ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------+
; top                                                                                                                                                                                           ; 211120.5       ; 209853              ; 517862       ; 180        ; 14496552          ; 1019.0       ; 1243       ; Total                                                                        ;
; Total non AI Suite IPs                                                                                                                                                                        ; 175249.7 (83%) ; 166796 (79%)        ; 404993 (78%) ; 0 (0%)     ; 3296896 (23%)     ; 627.0 (62%)  ; 627 (50%)  ; Total non AI Suite IPs                                                       ;
; Total AI Suite IPs                                                                                                                                                                            ; 35870.8 (17%)  ; 43057 (21%)         ; 112869 (22%) ; 180 (100%) ; 11199656 (77%)    ; 392.0 (38%)  ; 616 (50%)  ; Total AI Suite IPs                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0                                                                                  ; 17963.2 (50%)  ; 21531 (50%)         ; 56284 (50%)  ; 90 (50%)   ; 5599828 (50%)     ; 196.0 (50%)  ; 308 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 17963.2 (100%) ; 21531 (100%)        ; 56284 (100%) ; 90 (100%)  ; 5599828 (100%)    ; 196.0 (100%) ; 308 (100%) ; dla_top                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 329.8 (2%)     ; 304 (1%)            ; 831 (1%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 328.0 (2%)     ; 304 (1%)            ; 824 (1%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.7 (0%)       ; 0 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.5 (0%)       ; 0 (0%)              ; 5 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.4 (0%)       ; 1 (0%)              ; 28 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.6 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.7 (0%)       ; 1 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.8 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.5 (0%)       ; 1 (0%)              ; 12 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.7 (0%)       ; 1 (0%)              ; 17 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 683.8 (4%)     ; 898 (4%)            ; 1840 (3%)    ; 0 (0%)     ; 143360 (3%)       ; 0.0 (0%)     ; 11 (4%)    ; dla_config_network                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 20.7 (0%)      ; 37 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 39.2 (0%)      ; 64 (0%)             ; 91 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 40.8 (0%)      ; 66 (0%)             ; 96 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 38.9 (0%)      ; 65 (0%)             ; 103 (0%)     ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 39.3 (0%)      ; 66 (0%)             ; 114 (0%)     ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.4 (0%)      ; 65 (0%)             ; 89 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 38.5 (0%)      ; 65 (0%)             ; 112 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 37.4 (0%)      ; 64 (0%)             ; 80 (0%)      ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 41.7 (0%)      ; 64 (0%)             ; 95 (0%)      ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 88.8 (0%)      ; 106 (0%)            ; 170 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 89.8 (0%)      ; 108 (1%)            ; 175 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 88.3 (0%)      ; 107 (0%)            ; 172 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 189.3 (1%)     ; 63 (0%)             ; 129 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)      ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.8 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.1 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5126.7 (29%)   ; 5000 (23%)          ; 10541 (19%)  ; 0 (0%)     ; 1001472 (18%)     ; 90.0 (46%)   ; 56 (18%)   ; dla_dma                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 931.9 (5%)     ; 1000 (5%)           ; 2461 (4%)    ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (3%)    ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1461.0 (8%)    ; 1145 (5%)           ; 2959 (5%)    ; 0 (0%)     ; 279040 (5%)       ; 29.0 (15%)   ; 15 (5%)    ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 848.5 (5%)     ; 566 (3%)            ; 1526 (3%)    ; 0 (0%)     ; 168448 (3%)       ; 32.0 (16%)   ; 9 (3%)     ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 576.3 (3%)     ; 830 (4%)            ; 1043 (2%)    ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (1%)     ; dla_dma_csr                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1235.5 (7%)    ; 1376 (6%)           ; 2466 (4%)    ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (6%)    ; dla_dma_writer                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 70.0 (0%)      ; 80 (0%)             ; 77 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; altdpram                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.4 (0%)      ; 2 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.2 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.0 (0%)       ; 7 (0%)              ; 11 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 0.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.0 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 7954.6 (44%)   ; 9851 (46%)          ; 27760 (49%)  ; 80 (89%)   ; 4308052 (77%)     ; 73.0 (37%)   ; 229 (74%)  ; dla_pe_array_system                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.2 (0%)       ; 4 (0%)              ; 137 (0%)     ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.7 (0%)      ; 69 (0%)             ; 155 (0%)     ; 0 (0%)     ; 262144 (5%)       ; 0.0 (0%)     ; 13 (4%)    ; dla_exit_fifo                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3007.3 (17%)   ; 4269 (20%)          ; 9534 (17%)   ; 0 (0%)     ; 2685440 (48%)     ; 25.0 (13%)   ; 132 (43%)  ; dla_input_feeder                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 4240.7 (24%)   ; 5269 (24%)          ; 14099 (25%)  ; 80 (89%)   ; 0 (0%)            ; 48.0 (24%)   ; 0 (0%)     ; dla_pe_array                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 508.1 (3%)     ; 28 (0%)             ; 3489 (6%)    ; 0 (0%)     ; 1359872 (24%)     ; 0.0 (0%)     ; 80 (26%)   ; dla_filter_bias_scale_scratchpad                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 155.5 (1%)     ; 212 (1%)            ; 346 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 607.1 (3%)     ; 758 (4%)            ; 1891 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 0.0 (0%)     ; 5 (2%)     ; dla_aux_pool_top                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 34.7 (0%)      ; 6 (0%)              ; 196 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 571.1 (3%)     ; 752 (3%)            ; 1691 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 0.0 (0%)     ; 5 (2%)     ; dla_aux_pool_group                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 720.0 (4%)     ; 786 (4%)            ; 2744 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_top                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 8.7 (0%)       ; 3 (0%)              ; 62 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 708.9 (4%)     ; 782 (4%)            ; 2654 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_group                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 255.0 (1%)     ; 512 (2%)            ; 1013 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 81.2 (0%)      ; 30 (0%)             ; 439 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 259.0 (1%)     ; 512 (2%)            ; 1049 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 82.9 (0%)      ; 30 (0%)             ; 435 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 125.2 (1%)     ; 260 (1%)            ; 647 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 9.9 (0%)       ; 21 (0%)             ; 56 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 128.8 (1%)     ; 260 (1%)            ; 680 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.5 (0%)      ; 21 (0%)             ; 56 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 127.4 (1%)     ; 259 (1%)            ; 600 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 119.8 (1%)     ; 243 (1%)            ; 494 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 124.7 (1%)     ; 259 (1%)            ; 687 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 124.2 (1%)     ; 259 (1%)            ; 703 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 265.1 (1%)     ; 261 (1%)            ; 817 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 127.5 (1%)     ; 261 (1%)            ; 707 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 230.3 (1%)     ; 262 (1%)            ; 1148 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 152.2 (1%)     ; 261 (1%)            ; 716 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.0 (1%)     ; 260 (1%)            ; 739 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 130.7 (1%)     ; 262 (1%)            ; 718 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1646.4 (9%)    ; 2746 (13%)          ; 7564 (13%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.1 (0%)      ; 8 (0%)              ; 89 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1                                                                                  ; 17907.6 (50%)  ; 21526 (50%)         ; 56585 (50%)  ; 90 (50%)   ; 5599828 (50%)     ; 196.0 (50%)  ; 308 (50%)  ; dla_top_wrapper_16x16_i5x1_fp13agx_sb17600_poolk1_actk16_relu_softmaxk1_AGX7 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 17907.6 (100%) ; 21526 (100%)        ; 56585 (100%) ; 90 (100%)  ; 5599828 (100%)    ; 196.0 (100%) ; 308 (100%) ; dla_top                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 329.6 (2%)     ; 304 (1%)            ; 879 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_top                                                       ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 328.0 (2%)     ; 304 (1%)            ; 873 (2%)     ; 0 (0%)     ; 0 (0%)            ; 12.0 (6%)    ; 0 (0%)     ; dla_aux_activation_group                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1.6 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.7 (0%)       ; 1 (0%)              ; 7 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 5 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.0 (0%)       ; 1 (0%)              ; 25 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.5 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.0 (0%)       ; 1 (0%)              ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.7 (0%)       ; 1 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.7 (0%)       ; 1 (0%)              ; 12 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.0 (0%)       ; 1 (0%)              ; 22 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 677.7 (4%)     ; 898 (4%)            ; 1823 (3%)    ; 0 (0%)     ; 143360 (3%)       ; 0.0 (0%)     ; 11 (4%)    ; dla_config_network                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 20.5 (0%)      ; 37 (0%)             ; 43 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.8 (0%)      ; 64 (0%)             ; 91 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 40.0 (0%)      ; 66 (0%)             ; 101 (0%)     ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 39.8 (0%)      ; 65 (0%)             ; 99 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 40.6 (0%)      ; 66 (0%)             ; 106 (0%)     ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.4 (0%)      ; 65 (0%)             ; 90 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.1 (0%)      ; 65 (0%)             ; 89 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 38.8 (0%)      ; 64 (0%)             ; 106 (0%)     ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 40.7 (0%)      ; 64 (0%)             ; 106 (0%)     ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 89.6 (1%)      ; 106 (0%)            ; 187 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 90.3 (1%)      ; 109 (1%)            ; 175 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 88.0 (0%)      ; 106 (0%)            ; 171 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 189.6 (1%)     ; 63 (0%)             ; 132 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; dla_acl_dcfifo                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 26.6 (0%)      ; 41 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.2 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5128.8 (29%)   ; 5000 (23%)          ; 10526 (19%)  ; 0 (0%)     ; 1001472 (18%)     ; 90.0 (46%)   ; 56 (18%)   ; dla_dma                                                                      ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 928.7 (5%)     ; 1000 (5%)           ; 2450 (4%)    ; 0 (0%)     ; 173568 (3%)       ; 7.0 (4%)     ; 10 (3%)    ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1465.3 (8%)    ; 1145 (5%)           ; 2989 (5%)    ; 0 (0%)     ; 279040 (5%)       ; 29.0 (15%)   ; 15 (5%)    ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 846.8 (5%)     ; 566 (3%)            ; 1504 (3%)    ; 0 (0%)     ; 168448 (3%)       ; 32.0 (16%)   ; 9 (3%)     ; dla_dma_reader                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 577.6 (3%)     ; 830 (4%)            ; 1035 (2%)    ; 0 (0%)     ; 33280 (1%)        ; 0.0 (0%)     ; 2 (1%)     ; dla_dma_csr                                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1239.4 (7%)    ; 1376 (6%)           ; 2455 (4%)    ; 0 (0%)     ; 347136 (6%)       ; 20.0 (10%)   ; 20 (6%)    ; dla_dma_writer                                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 68.1 (0%)      ; 80 (0%)             ; 84 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (7%)    ; 0 (0%)     ; altdpram                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.6 (0%)      ; 2 (0%)              ; 31 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.2 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 11 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 7926.9 (44%)   ; 9848 (46%)          ; 27567 (49%)  ; 80 (89%)   ; 4308052 (77%)     ; 73.0 (37%)   ; 229 (74%)  ; dla_pe_array_system                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.1 (0%)       ; 4 (0%)              ; 5 (0%)       ; 0 (0%)     ; 596 (0%)          ; 0.0 (0%)     ; 4 (1%)     ; dla_delay                                                                    ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 42.0 (0%)      ; 69 (0%)             ; 131 (0%)     ; 0 (0%)     ; 262144 (5%)       ; 0.0 (0%)     ; 13 (4%)    ; dla_exit_fifo                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 3020.4 (17%)   ; 4269 (20%)          ; 9543 (17%)   ; 0 (0%)     ; 2685440 (48%)     ; 25.0 (13%)   ; 132 (43%)  ; dla_input_feeder                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 4248.9 (24%)   ; 5268 (24%)          ; 14524 (26%)  ; 80 (89%)   ; 0 (0%)            ; 48.0 (24%)   ; 0 (0%)     ; dla_pe_array                                                                 ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 457.8 (3%)     ; 26 (0%)             ; 3038 (5%)    ; 0 (0%)     ; 1359872 (24%)     ; 0.0 (0%)     ; 80 (26%)   ; dla_filter_bias_scale_scratchpad                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 156.7 (1%)     ; 212 (1%)            ; 326 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 605.7 (3%)     ; 758 (4%)            ; 1937 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 0.0 (0%)     ; 5 (2%)     ; dla_aux_pool_top                                                             ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 33.3 (0%)      ; 6 (0%)              ; 201 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                  ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 571.1 (3%)     ; 752 (3%)            ; 1731 (3%)    ; 0 (0%)     ; 73728 (1%)        ; 0.0 (0%)     ; 5 (2%)     ; dla_aux_pool_group                                                           ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 708.6 (4%)     ; 785 (4%)            ; 2706 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_top                                                          ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.3 (0%)       ; 3 (0%)              ; 57 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                               ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 697.3 (4%)     ; 781 (4%)            ; 2624 (5%)    ; 10 (11%)   ; 73216 (1%)        ; 8.0 (4%)     ; 7 (2%)     ; dla_aux_softmax_group                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 258.5 (1%)     ; 512 (2%)            ; 958 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 82.8 (0%)      ; 30 (0%)             ; 394 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 258.9 (1%)     ; 512 (2%)            ; 935 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 80.3 (0%)      ; 30 (0%)             ; 369 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                            ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 127.1 (1%)     ; 260 (1%)            ; 598 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 10.2 (0%)      ; 21 (0%)             ; 55 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 128.4 (1%)     ; 260 (1%)            ; 661 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.0 (0%)      ; 21 (0%)             ; 52 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 126.6 (1%)     ; 259 (1%)            ; 683 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 119.1 (1%)     ; 243 (1%)            ; 646 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 124.7 (1%)     ; 259 (1%)            ; 560 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 125.2 (1%)     ; 259 (1%)            ; 631 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 265.4 (1%)     ; 260 (1%)            ; 966 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 120.9 (1%)     ; 261 (1%)            ; 691 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 226.0 (1%)     ; 262 (1%)            ; 1028 (2%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 152.6 (1%)     ; 261 (1%)            ; 954 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.5 (1%)     ; 260 (1%)            ; 916 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 128.3 (1%)     ; 262 (1%)            ; 820 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                        ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 1633.5 (9%)    ; 2745 (13%)          ; 8311 (15%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                     ;
; afu_top|pg_afu.port_gasket|pr_slot|afu_main|port_afu_instances|ofs_plat_afu|dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.8 (0%)      ; 8 (0%)              ; 120 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                                           ; Corner Delay Model    ; Note                                             ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 63.43 MHz  ; altera_reserved_tck                                                                                  ; Slow vid1 100C Model  ;                                                  ;
; 159.08 MHz ; sys_pll|iopll_0_clk_100m                                                                             ; Slow vid1 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                                                   ; Slow vid1b 100C Model ; limit due to minimum pulse width restriction     ;
; 301.57 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout_slow ; Slow vid1 100C Model  ;                                                  ;
; 370.78 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 401.61 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_1|emif_1_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 426.44 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_3|emif_3_core_usr_clk                           ; Slow vid1 100C Model  ;                                                  ;
; 440.33 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_2|emif_2_core_usr_clk                           ; Slow vid1b 100C Model ;                                                  ;
; 553.71 MHz ; sys_pll|iopll_0_clk_sys                                                                              ; Slow vid1 100C Model  ;                                                  ;
; 567.21 MHz ; pcie_wrapper|pcie_ss.top|host_pcie.pcie_ss|pcie_ss|u_rtile|intel_pcie_rtile_ast_qhip_pld_clkout      ; Slow vid1 100C Model  ;                                                  ;
; 671.14 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk1                ; Slow vid1 100C Model  ;                                                  ;
; 612.75 MHz ; local_mem_wrapper|mem_ss_top|mem_ss_inst|mem_ss|emif_0|emif_0_ref_clock                              ; Slow vid1 100C Model  ; limit due to low minimum pulse width restriction ;
; 1000.0 MHz ; afu_top|pg_afu.port_gasket|user_clock|qph_user_clk|qph_user_clk_iopll|iopll_0_outclk0                ; Slow vid1 100C Model  ; limit due to minimum pulse width restriction     ;
; 1000.0 MHz ; sys_pll|iopll_0_clk_sys_div2                                                                         ; Slow vid1 100C Model  ; limit due to minimum pulse width restriction     ;
+------------+------------------------------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
