#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 20 20:05:42 2017
# Process ID: 9524
# Current directory: C:/Users/AErika/Desktop/lab6/mips_gr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent176 C:\Users\AErika\Desktop\lab6\mips_gr\mips_gr.xpr
# Log file: C:/Users/AErika/Desktop/lab6/mips_gr/vivado.log
# Journal file: C:/Users/AErika/Desktop/lab6/mips_gr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 768.703 ; gain = 114.910
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd:1]
[Thu Apr 20 20:10:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:12:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:15:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:20:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:21:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:38:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:42:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:45:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:47:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:51:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 20:55:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd:1]
[Thu Apr 20 20:58:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd:1]
[Thu Apr 20 21:03:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/data_memory.vhd:1]
[Thu Apr 20 21:06:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 21:07:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 21:08:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
[Thu Apr 20 21:09:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 20 21:12:25 2017] Launched impl_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 20 21:16:36 2017] Launched impl_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/new/mips_gr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd" into library xil_defaultlib [C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.srcs/sources_1/imports/labs/lab4/mips_ram/mips_ram.srcs/sources_1/new/mips_top.vhd:1]
[Thu Apr 20 21:22:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 20 22:09:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 20 22:15:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/AErika/Desktop/lab6/mips_gr/mips_gr.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 22:19:20 2017...
