// Seed: 2349454394
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1 < id_2;
  assign id_5 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
);
  final
  `define pp_3 0
  assign id_4  = 1'h0;
  assign `pp_3 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  parameter integer id_5 = 1 | id_0;
endmodule
module module_2 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_3 = -1;
  wire id_4, id_5;
  assign id_3 = id_3;
endmodule
