================================================================================ 
Commit: 2d996e58b4902a199e57888ebe28ac7da698854e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:51 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4502_00

[Feature Description]
Update BIOS version to 4502_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xCE
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Dec 12 14:15:30 2023 +0800
Change-Id: I3d653fec38cb3d189e07d8806571e7a2b8ecd9e5
Original commit hash: 75f4475d453192a693ed3fc525e81e04ed2088f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 98941737c5f80c8c7264ae8dd33376188318af92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000121 update for RPL B0

[Feature Description]
Updated patch 0x00000121 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15014870449
Original commit date: Tue Dec 12 14:35:35 2023 +0800
Change-Id: I0c558945d7b769d4227cd3a42653939063a63abf
Original commit hash: 75c87f05a09cf62ae7543a995f731503e3b45fac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: db39c02b8ed8224bf910e248f6af01bf4099962b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:44 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000035 update for ADL C0

[Feature Description]
Updated patch 0x00000035 for ADLS C0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-S

Hsd-es-id: 15014841926
Original commit date: Fri Dec 8 14:45:21 2023 +0800
Change-Id: Ibfdb61b469cbdcc877525161ae12c408db961e9d
Original commit hash: 11c12087ec0196049efa33d0947076055f657eeb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 02a3e87be846b6d927f558cfaa4d920a4c406dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:40 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4121

[Feature Description]
Add uCode m_e0_b06a2_00004121.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15014862917
Original commit date: Mon Dec 11 15:18:35 2023 +0800
Change-Id: I19141eebdda67863044b8107056bedbb252d3bfc
Original commit hash: 4d808c6d2e495c95a6ae1a8b1eb2c96c9041eb24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0c6aca47e501e621b11ac8a047020032fbe4367e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:36 2023 +0800 
-------------------------------------------------------------------------------- 
[CNVd][WiFi/Bt] GaP PRR - BIOS support.

[Feature Description]
BIOS shall use PCIE_CAP_INITIATE_FLR is bit15 instead of bit28
of Device Control & Status register.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 15014644849
Original commit date: Mon Dec 4 19:32:41 2023 -0800
Change-Id: Ie89529922f60b4e962235400a0ca3a349b4c8434
Original commit hash: 49840fe4cc2534bc40546c82126b5cce54db4e22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 7f6de02ee6c32072a530b8b78b7b33164dd1ae58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:31 2023 +0800 
-------------------------------------------------------------------------------- 
Remove RPL BIOS WA to change _CPC Nominal Performance

[Feature Description]
1. Removed BIOS WA for Window OS Task Manager's maximum performance
and percentage miscalculation
2. Remove the WR which was 13010228294:
[RPL-U][Pentium]Atom ACPI Maximum performance percentage miscalculation
3. Aligned solution to SHA-1: 5ccdd093fcea94708241bf2c2078c84b1455b6c2

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14021049372
Original commit date: Wed Nov 15 22:53:46 2023 -0800
Change-Id: I5dba1d621d4bfdc2f6dfa7a03585847a8c8e7533
Original commit hash: 5ae9cdc63717941bbb210a06f7f6f4920a8d76ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 459b4c2af342c254d32072dd95b96b86728b2a7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:28 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4120

[Feature Description]
Add uCode m_e0_b06a2_00004120.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15014794517
Original commit date: Fri Dec 1 09:13:33 2023 +0800
Change-Id: I8d37c3dc53b875418a0590cd22476c9db1964a14
Original commit hash: dddab50844e374975200c66b1308e71513714766

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0b7f2b2b085c10f78b45b9f1e8e523a40cf58d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:25 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL]BIOS set capabilities masked bit when capabilities change.

[Issue Description]
BIOS sets bit4 if CONTROL value is different to return data.
The bit4 should only be masked when BIOS clear capability,
and that rule should be applied regardless query bit is set or not.

[Resolution]
Sets bit4 of return data if USB4 capabilities change.

Package/Module:
BoardPkg/Acpi

[Impacted Platform]
RPLHx-updated

Hsd-es-id: 15014697430
Original commit date: Thu Nov 16 16:02:03 2023 +0800
Change-Id: Ifd39e85c8839faacf8c7ba559e43954a5fadffe3
Original commit hash: a653530525152a10e318c4de45775f851db9b4bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 46179c37c673ef0577e0e49eaf2a328381ac2762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:22 2023 +0800 
-------------------------------------------------------------------------------- 
Fix the GPIOConfig in RplPT4Lp5Rvp and initialization in RplPT3Lp5Rvp

[Issue Description]
RplPT4Lp5Rvp will auto wakeup when set the WWAN device as 5G-M80,
WWAN M.2 GPIO is not initialized in RplPT3Lp5Rvp.

[Resolution]
The SAR_DPR_PCH on RPL_P RVP/AEP is initialized as SCI and high level
triggered for 5G WWAN setting which would cause auto wake because
RVP design of this GPIO pin would always be high when SUT in S5 state.
Change the GPIO pad setting from GpioDirIn to GpioDirInInv to
make sure it is low level triggered.
This issue is not found in RPL-P LP5T3 because it missed M.2 WWAN
GPIO config.Add back the M.2 WWAN GPIO config for RPL-P LP5T3 RVP.
Note:
SAR_DPR_PCH is GPP_A6 on RPL-P LP5/DDR5 RVPs.

Package/Module:AlderLakeBoardPkg/AlderLakeBoards

[Impacted Platform]
ADL, RPL

Hsd-es-id: 16022610819
Original commit date: Mon Nov 27 14:54:55 2023 +0800
Change-Id: Ia512de63e184472e33aef37a098eff3e7a673bdd
Original commit hash: 5674b939f71ac5d5aa4cde0a64c11bb048ec8ef9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: 31df6f3cbbcc6262386ff57bce8fe8ba4acaefc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:13 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.209

Hsd-es-id: N/A
Original commit date: Thu Dec 7 23:40:13 2023 -0800
Original commit hash: 43c49ab58902ed798affb2e0b481477c3242f69b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36f70c0393284d0a1452189723f89409a3bf8223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:08 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.208

Hsd-es-id: N/A
Original commit date: Thu Dec 7 08:57:22 2023 -0800
Original commit hash: e06dd991071b40a0f13ebf36fd86623a175fb259

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f4ea9f2bbe6bf3c3073d9631c7e07b4c6f90b26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:05 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL/RPL-R] [DDR5] SPD Byte 1 & 3 updated for CUDIMM/CSODIMM per DDR5 SPD content v1.2

[Feature Description]
detect CKD module in MRC

Package/Module: MRC

[Impacted Platform]
RPL

Hsd-es-id: 15014574711
Original commit date: Fri Oct 27 16:13:49 2023 +0800
Change-Id: Icfb272b9bcccfe43ba91fb6a8e894cc35acce623
Original commit hash: a911954de609cd68d1a3bda2679c4945c0f09b71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 85857d6c52a3daaee9036bca3718f034dffafb79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:16:01 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.207

Hsd-es-id: N/A
Original commit date: Mon Nov 27 09:44:23 2023 -0800
Original commit hash: daa37eb9cbe6c95b532a9e35c2e1cca5bee11064

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d310aae44e00ba7ba94549341e302996b5ec91b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:58 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 1R 5600

[Feature Description]
DDR5 SODIMM 1R 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019132400
Original commit date: Thu Nov 23 07:49:38 2023 +0800
Change-Id: I5e8e9afa765d84af60b911fe779d76c72f35bf3f
Original commit hash: 549c76fafb47096127e7e912d1de19a873bc1df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cadf8712bdb39ac6d804865b9ba1ea2acacfb68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:55 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.206

Hsd-es-id: N/A
Original commit date: Mon Nov 27 09:20:42 2023 -0800
Original commit hash: c9d3dd07a592c4e3f24ce1d960efde6c6192f432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87c564e657cd3421f531be1d7d7d5f5f8e6e112a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:52 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SAGV3 frequency update only for DDR5

[Feature Description]
DDR5 SAGV3 frequency update only for DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019136179
Original commit date: Fri Nov 24 12:05:34 2023 +0800
Change-Id: Ib7d9b072f0555f9980df894e85c5f77b94208eef
Original commit hash: 281ec3846929b6da6fb566fa44362b2201cc3a5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b42536c2128cf4463e085bc41f918a8d89ac97f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:49 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4455_00

[Feature Description]
Update BIOS version to 4455_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC9

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Nov 10 13:51:48 2023 +0800
Change-Id: I9b64937cf6bfe12ef8d2510a8360272f1c779f2d
Original commit hash: 04bf3c5b4fc678166f9c71b34180e341da24e1f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 651807a1a8e7490e70544e8a9a75b61c3da1210c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:46 2023 +0800 
-------------------------------------------------------------------------------- 
[DTBT] Add _RMV for the XHCI and NHI of Barlow Ridge

[Feature Description]
The XHCI and TBT controllers are unremoveable of BR.
Add _RMV for XHCI and NHI to avoid showing removeable
capability.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL-Hx update

Hsd-es-id: 15014615868
Original commit date: Fri Oct 20 15:02:58 2023 +0800
Change-Id: Iaa471f1996a612cba071fef6045ac66eab0e720e
Original commit hash: 06c34ec3a9ac8092b05af81bee4ca1483b700b78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: 3ad2973ae20c4c946332cd9e34db8f0b02d170aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:43 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL][TCSS] Expose newly spec'd _DSM to disable ACPI Burst Mode

[Feature Description]
Expose newly specified _DSM function to disable ACPI Burst Mode
for byte length that is less than 2 bytes

Package/Module:
AlderLakePlatSamplePkg/Features/UsbTypeC

[Impacted Platform]
RPL

Hsd-es-id: 15014462597
Original commit date: Fri Oct 13 08:57:35 2023 +0800
Change-Id: I419fbbdd1bd9188f5d4d14710e44860870c1ce5c
Original commit hash: 1c2a5c43a890cf7c33a4c7022295a6ddddf9bdb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 6bf0456749e995c7122d5b812faf040a08926f85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:40 2023 +0800 
-------------------------------------------------------------------------------- 
Adjust CnviBtAudioOffload NVS update position

[Issue Description] or [Feature Description]
To enable BT offload feature,
AOLD/AOLX value will be wrong if CNVi fuse disabled in mFIT.

[Resolution]
Adjust CnviBtAudioOffload NVS update position

Package/Module:
ClientOneSiliconPkg
BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15014608417
Original commit date: Thu Nov 2 14:58:30 2023 +0800
Change-Id: Idc07be0fdfba645342f8466a3bea4cebe2effb04
Original commit hash: 04b48576b01f1377233cb719f03d48bcb942cb6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c

================================================================================ 
Commit: 4358c25cda5fea8254c85bb7dcc21803cd00f0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:35 2023 +0800 
-------------------------------------------------------------------------------- 
[OEMx][IEC][RPL][Varcolac] Slp_s0 not asserted after
setting PEG10 Lane bifurcation to 2px8 with lane
reversal (A02 Base unit+ A2000 GPU)

[Issue Description]
By changing the layout of HW Lane bifurcation from A to C on
Raptorlake-HX, encountered an issue of HW DRIPS 0, Slp_s0 not
asserted(CPU stuck at C3)

[Resolution]
The issue is because of assigning clkreq# to CPU PCIe ports without
checking whether it is valid clkreq#. Added a check to ensure a valid
clkreq# is assigning to CPU PCIe ports to resolve this issue

Package/Module:

[Impacted Platform]
RPL-HX.

Hsd-es-id: 15014540443
Original commit date: Thu Oct 26 12:31:46 2023 +0530
Change-Id: Id070a0532dc2222b02e5be98ef71a17bef392e25
Original commit hash: bd8dc0750c93bc010133b1862e18de15742b4c02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: acb97412abf663581c90beec893aeb50e92586f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:32 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.205

Hsd-es-id: N/A
Original commit date: Tue Nov 7 11:41:10 2023 -0800
Original commit hash: a1365cad926ca60eb00e498762a01df4dc05b1a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ddec0b25e731016b8c3ae02b1ccfe5ca51d78e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 21 17:15:29 2023 +0800 
-------------------------------------------------------------------------------- 
Update the max frequency for DDR5 2SPC/1DPC nECC SODIMM 2R

[Feature Description]
Update the max frequency for DDR5 2SPC/1DPC nECC SODIMM 2R
Support DDR5 Non-ECC SODIMM 2SPC 1DPC
2R 4000 for
Tee Topology.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22019074891
Original commit date: Wed Nov 8 01:57:03 2023 +0800
Change-Id: Idce94a8e4c262bb3c66bc9667b7c2c46760d9194
Original commit hash: a23373aead32f0cee4bf5ca547d2dea60a4dfd4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
