/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az446-47
+ date
Tue Apr 18 18:05:39 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1681841139
+ CACTUS_STARTTIME=1681841139
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 18 2023 (17:39:12)
Run date:          Apr 18 2023 (18:05:39+0000)
Run host:          fv-az446-47.0uoreaf1zgierlbbmbhln1lnyb.phxx.internal.cloudapp.net (pid=116816)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az446-47
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110636KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7c9609b1-90e5-074e-b77a-bcd88cac4772, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1035-azure, OSVersion="#42~20.04.1-Ubuntu SMP Wed Mar 1 19:17:41 UTC 2023", HostName=fv-az446-47, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110636KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0017617 sec
      iterations=10000000... time=0.0170783 sec
      iterations=100000000... time=0.169943 sec
      iterations=600000000... time=1.02391 sec
      iterations=600000000... time=1.04129 sec
      result: -69.0771 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036127 sec
      iterations=10000000... time=0.0363361 sec
      iterations=100000000... time=0.362166 sec
      iterations=300000000... time=1.08533 sec
      result: 8.84522 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0019996 sec
      iterations=10000000... time=0.0199085 sec
      iterations=100000000... time=0.20031 sec
      iterations=500000000... time=0.998511 sec
      iterations=1000000000... time=1.99873 sec
      result: 8.00508 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.0002027 sec
      iterations=10000... time=0.002007 sec
      iterations=100000... time=0.0201175 sec
      iterations=1000000... time=0.201292 sec
      iterations=5000000... time=1.00741 sec
      result: 2.01483 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000595399 sec
      iterations=10000... time=0.00583109 sec
      iterations=100000... time=0.0576787 sec
      iterations=1000000... time=0.578681 sec
      iterations=2000000... time=1.15934 sec
      result: 5.79671 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=5.44e-05 sec
      iterations=1000... time=0.0005406 sec
      iterations=10000... time=0.0054307 sec
      iterations=100000... time=0.0544446 sec
      iterations=1000000... time=0.54307 sec
      iterations=2000000... time=1.0867 sec
      result: 67.8455 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.66e-05 sec
      iterations=10... time=0.0002225 sec
      iterations=100... time=0.0021857 sec
      iterations=1000... time=0.0219375 sec
      iterations=10000... time=0.217258 sec
      iterations=50000... time=1.08744 sec
      result: 45.1996 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.27e-05 sec
      iterations=100000... time=0.0003214 sec
      iterations=1000000... time=0.003219 sec
      iterations=10000000... time=0.0322048 sec
      iterations=100000000... time=0.322451 sec
      iterations=300000000... time=0.966708 sec
      iterations=600000000... time=3.3209 sec
      result: 0.691854 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.58e-05 sec
      iterations=10000... time=0.0001671 sec
      iterations=100000... time=0.0017646 sec
      iterations=1000000... time=0.0183306 sec
      iterations=10000000... time=0.186449 sec
      iterations=60000000... time=1.87554 sec
      result: 3.90737 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=7.00001e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.49e-05 sec
      iterations=1000... time=0.000244699 sec
      iterations=10000... time=0.0254244 sec
      iterations=100000... time=0.18884 sec
      iterations=600000... time=0.14706 sec
      iterations=4200000... time=1.48655 sec
      result: 104.153 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=3.01e-05 sec
      iterations=10... time=0.000213499 sec
      iterations=100... time=0.0021354 sec
      iterations=1000... time=0.0206462 sec
      iterations=10000... time=0.44175 sec
      iterations=20000... time=0.594626 sec
      iterations=40000... time=1.02888 sec
      result: 38.2179 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.37e-05 sec
      iterations=10... time=0.000137 sec
      iterations=100... time=0.0013476 sec
      iterations=1000... time=0.0134019 sec
      iterations=10000... time=0.513532 sec
      iterations=20000... time=0.506764 sec
      iterations=40000... time=0.536592 sec
      iterations=80000... time=1.07271 sec
      result: 0.163847 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.0003872 sec
      iterations=10... time=0.0022439 sec
      iterations=100... time=0.0226929 sec
      iterations=1000... time=0.221891 sec
      iterations=5000... time=1.80373 sec
      result: 0.164434 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0449431 sec
      iterations=10... time=0.44636 sec
      iterations=20... time=1.10519 sec
      result: 0.0425742 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0017039 sec
      iterations=10000000... time=0.0916975 sec
      iterations=100000000... time=0.372382 sec
      iterations=300000000... time=0.923941 sec
      iterations=600000000... time=1.0201 sec
      iterations=600000000... time=1.04091 sec
      result: -57.662 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036116 sec
      iterations=10000000... time=0.036107 sec
      iterations=100000000... time=0.362095 sec
      iterations=300000000... time=1.08582 sec
      result: 8.84124 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200305 sec
      iterations=10000000... time=0.0199065 sec
      iterations=100000000... time=0.199624 sec
      iterations=600000000... time=1.1988 sec
      result: 8.00799 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.00020995 sec
      iterations=10000... time=0.00228055 sec
      iterations=100000... time=0.0201125 sec
      iterations=1000000... time=0.201537 sec
      iterations=5000000... time=1.00846 sec
      result: 2.01692 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000583799 sec
      iterations=10000... time=0.00575719 sec
      iterations=100000... time=0.057689 sec
      iterations=1000000... time=0.575572 sec
      iterations=2000000... time=1.15262 sec
      result: 5.76308 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=5.7e-06 sec
      iterations=100... time=5.4349e-05 sec
      iterations=1000... time=0.000549799 sec
      iterations=10000... time=0.00541214 sec
      iterations=100000... time=0.054284 sec
      iterations=1000000... time=0.542615 sec
      iterations=2000000... time=1.08553 sec
      result: 67.9187 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.415e-05 sec
      iterations=10... time=0.00021755 sec
      iterations=100... time=0.00215685 sec
      iterations=1000... time=0.0215153 sec
      iterations=10000... time=0.214368 sec
      iterations=50000... time=1.07495 sec
      result: 45.725 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.265e-05 sec
      iterations=100000... time=0.0003214 sec
      iterations=1000000... time=0.00320815 sec
      iterations=10000000... time=0.0322839 sec
      iterations=100000000... time=0.322032 sec
      iterations=300000000... time=0.968275 sec
      iterations=600000000... time=1.93208 sec
      result: 0.402516 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.765e-05 sec
      iterations=10000... time=0.00018405 sec
      iterations=100000... time=0.00183305 sec
      iterations=1000000... time=0.0181883 sec
      iterations=10000000... time=0.181853 sec
      iterations=60000000... time=1.09443 sec
      result: 2.28007 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=2.75e-06 sec
      iterations=100... time=2.46e-05 sec
      iterations=1000... time=0.0002419 sec
      iterations=10000... time=0.00242735 sec
      iterations=100000... time=0.0244088 sec
      iterations=1000000... time=0.243015 sec
      iterations=5000000... time=1.21913 sec
      result: 151.19 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.615e-05 sec
      iterations=10... time=0.0002075 sec
      iterations=100... time=0.0020519 sec
      iterations=1000... time=0.0204178 sec
      iterations=10000... time=0.204711 sec
      iterations=50000... time=1.0223 sec
      result: 48.08 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=1.255e-05 sec
      iterations=10... time=0.0001194 sec
      iterations=100... time=0.001193 sec
      iterations=1000... time=0.0119674 sec
      iterations=10000... time=0.120621 sec
      iterations=90000... time=1.09877 sec
      result: 0.0819099 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.00057725 sec
      iterations=10... time=0.00264475 sec
      iterations=100... time=0.0266026 sec
      iterations=1000... time=0.26487 sec
      iterations=4000... time=1.07094 sec
      result: 0.11127 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1000 nsec
    MPI bandwidth: 6.93506 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Apr 18 18:06:32 UTC 2023
+ echo Done.
Done.
  Elapsed time: 53.8 s
