<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lane_seg_hls/lane_seg_support.cpp:35:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 150528 has been inferred" BundleName="gmem_in" VarName="input" LoopLoc="lane_seg_hls/lane_seg_support.cpp:35:22" LoopName="VITIS_LOOP_35_1" ParentFunc="encoder0_c1(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="150528" Direction="read" AccessID="input1seq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:38:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lane_seg_hls/lane_seg_support.cpp:48:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 401408 has been inferred" BundleName="gmem_out" VarName="output" LoopLoc="lane_seg_hls/lane_seg_support.cpp:48:22" LoopName="VITIS_LOOP_48_4" ParentFunc="encoder0_c1(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="401408" Direction="write" AccessID="output2seq" OrigID="islist for.body96.store.675 for.body96.store.1231 for.body96.store.1787 for.body96.store.2343 for.body96.store.2899 for.body96.store.3455 for.body96.store.4006 for.body96.store.4562 for.body96.store.5117 for.body96.store.5661 for.body96.store.6217 for.body96.store.6773 for.body96.store.7329 for.body96.store.7885 for.body96.store.8420 for.body96.store.8966 for.body96.store.9502 for.body96.store.10019 for.body96.store.10575 for.body96.store.11131 for.body96.store.11687 for.body96.store.12243 for.body96.store.12799 for.body96.store.13306 for.body96.store.13862 for.body96.store.14418 for.body96.store.14974 for.body96.store.15530 for.body96.store.16086 for.body96.store.16642 for.body96.store.17198 for.body96.store.17739" OrigAccess-DebugLoc="isList lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36 lane_seg_hls/lane_seg_support.cpp:79:36" OrigDirection="islist write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lane_seg_hls/lane_seg_support.cpp:49:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_out" VarName="output" LoopLoc="lane_seg_hls/lane_seg_support.cpp:49:26" LoopName="VITIS_LOOP_49_5" ParentFunc="encoder0_c1(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="output2seq" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:48:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lane_seg_hls/lane_seg_support.cpp:37:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_in" VarName="input" LoopLoc="lane_seg_hls/lane_seg_support.cpp:37:30" LoopName="VITIS_LOOP_37_3" ParentFunc="encoder0_c1(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="input1seq" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:35:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lane_seg_hls/lane_seg_support.cpp:35:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1' has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_in" LoopLoc="lane_seg_hls/lane_seg_support.cpp:35:22" LoopName="VITIS_LOOP_35_1" Length="150528" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lane_seg_hls/lane_seg_support.cpp:48:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4' has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_out" LoopLoc="lane_seg_hls/lane_seg_support.cpp:48:22" LoopName="VITIS_LOOP_48_4" Length="401408" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

