############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "Conv1_layer/Conv1_layer_label0"
set_directive_pipeline "Conv2_layer/Conv2_layer_label12"
set_directive_pipeline "Flatten_layer/Flatten_layer_label4"
