m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/19.1
vALUAMux
Z0 !s110 1649528416
!i10b 1
!s100 0=i06VY6g@O<[3FYKC1o>2
I?A;YU4`L>CP?MDC_T<Y943
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/projeto-infrahard
Z3 w1649445841
8developed-components/mux/ALUAMux.v
Fdeveloped-components/mux/ALUAMux.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1649528415.000000
Z6 !s107 developed-components/mux/ALUAMux.v|C:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v|
Z7 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v|
!i113 1
Z8 o-work work
Z9 tCvgOpt 0
n@a@l@u@a@mux
vALUAMuxTest
R0
!i10b 1
!s100 d:b:2VP>[Pl0TGS0RHg:e2
IOOVPjQBOIe?@blL3lGAmj0
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v
FC:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v
L0 3
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
n@a@l@u@a@mux@test
vALUBMux
R0
!i10b 1
!s100 I<0C2MzjE61IR4Un>CSlL1
I;Xnj:K54ZK=VREJOjYK2B1
R1
R2
R3
8developed-components/mux/ALUBMux.v
Fdeveloped-components/mux/ALUBMux.v
L0 1
R4
r1
!s85 0
31
Z10 !s108 1649528416.000000
Z11 !s107 developed-components/mux/ALUBMux.v|C:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v|
!i113 1
R8
R9
n@a@l@u@b@mux
vALUBMuxTest
R0
!i10b 1
!s100 TO@Se_nTlW:O=4AK3kGbS1
IS0EKojMgX:@SH<Qd=3<IN1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v
FC:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v
L0 3
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R8
R9
n@a@l@u@b@mux@test
Ebanco_reg
R3
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z14 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z15 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z16 8C:/projeto-infrahard/given-components/Banco_reg.vhd
Z17 FC:/projeto-infrahard/given-components/Banco_reg.vhd
l0
L69
V:adHbk0Ym0TAKYW83J5Y[3
!s100 hZ46CT_BzQl8j]02_Vf=o2
Z18 OV;C;10.5b;63
32
Z19 !s110 1649528417
!i10b 1
Z20 !s108 1649528417.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Banco_reg.vhd|
Z22 !s107 C:/projeto-infrahard/given-components/Banco_reg.vhd|
!i113 1
Z23 o-work work -2002 -explicit
Z24 tExplicit 1 CvgOpt 0
Abehavioral_arch
R13
R14
R15
DEx4 work 9 banco_reg 0 22 :adHbk0Ym0TAKYW83J5Y[3
l93
L85
VY7l=BkTbhRVIWWGL4mMo60
!s100 RmVnX=Z0eZ>VP`R`^LJ]Q1
R18
32
R19
!i10b 1
R20
R21
R22
!i113 1
R23
R24
vcpu
Z25 !s110 1649528415
!i10b 1
!s100 hfA<3?U:BL4MZn>c=QVYU1
Il]9zUjSYSnojanF^l:c1f0
R1
R2
w1649522543
8C:/projeto-infrahard/developed-components/cpu.v
FC:/projeto-infrahard/developed-components/cpu.v
L0 8
R4
r1
!s85 0
31
R5
!s107 C:/projeto-infrahard/developed-components/cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/cpu.v|
!i113 1
R8
R9
vctrl_unit
R25
!i10b 1
!s100 fo<IO?L=o=XECfRa:>71Q3
IiK9DNT?>RTnlNhJS:<DL01
R1
R2
w1649528407
8C:/projeto-infrahard/developed-components/ctrl_unit.v
FC:/projeto-infrahard/developed-components/ctrl_unit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/projeto-infrahard/developed-components/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/ctrl_unit.v|
!i113 1
R8
R9
vdiv
R25
!i10b 1
!s100 ?Jzk<YFAP:LR`O;0^DnC42
Io8Ih`NJ6Rel5nMckgIRM[3
R1
R2
w1649445529
8C:/projeto-infrahard/developed-components/div.v
FC:/projeto-infrahard/developed-components/div.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/projeto-infrahard/developed-components/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/div.v|
!i113 1
R8
R9
vHIReg
Z26 !s110 1649364997
!i10b 1
!s100 WLZ4;GJlXPd1R]fWXc3n]1
IiN]ifGZAJ9LjH?JK0OdR@1
R1
R2
Z27 w1649354344
8C:/projeto-infrahard/developed-components/HIReg.v
FC:/projeto-infrahard/developed-components/HIReg.v
L0 1
R4
r1
!s85 0
31
Z28 !s108 1649364997.000000
!s107 C:/projeto-infrahard/developed-components/HIReg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/HIReg.v|
!i113 1
R8
R9
n@h@i@reg
Einstr_reg
R3
R14
R15
R2
Z29 8C:/projeto-infrahard/given-components/Instr_Reg.vhd
Z30 FC:/projeto-infrahard/given-components/Instr_Reg.vhd
l0
L42
VAfV1kYS402dnLRiFO;Z7_2
!s100 _X]FAEHlMn?]L[?c6kUO?1
R18
32
Z31 !s110 1649528418
!i10b 1
R20
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Instr_Reg.vhd|
Z33 !s107 C:/projeto-infrahard/given-components/Instr_Reg.vhd|
!i113 1
R23
R24
Abehavioral_arch
R14
R15
DEx4 work 9 instr_reg 0 22 AfV1kYS402dnLRiFO;Z7_2
l59
L56
VTD836jU:>9m^d?0ed1C0O3
!s100 _AcjR?n;fJneQZzaIjJFa3
R18
32
R31
!i10b 1
R20
R32
R33
!i113 1
R23
R24
vLOWReg
R26
!i10b 1
!s100 PC1QZ;8Xh^NiS97nSX@000
IWK`YM[OF2`ZS;L6iN@KoG1
R1
R2
R27
8C:/projeto-infrahard/developed-components/LOWReg.v
FC:/projeto-infrahard/developed-components/LOWReg.v
L0 1
R4
r1
!s85 0
31
R28
!s107 C:/projeto-infrahard/developed-components/LOWReg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/LOWReg.v|
!i113 1
R8
R9
n@l@o@w@reg
vmemAddrMux
R0
!i10b 1
!s100 7filn8B2ZXD;=k3CYc9?B0
IPG4^_7CQDX[a^D_d:_=g81
R1
R2
w1649515009
8developed-components/mux/memAddrMux.v
Fdeveloped-components/mux/memAddrMux.v
L0 1
R4
r1
!s85 0
31
R10
Z34 !s107 developed-components/mux/memAddrMux.v|C:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v|
Z35 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v|
!i113 1
R8
R9
nmem@addr@mux
vmemAddrMuxTest
R0
!i10b 1
!s100 Jg:6YGT87SNf[S;n?]MLI1
Il0H]Bf8`lO3zCX64[T`Po0
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v
FC:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v
L0 3
R4
r1
!s85 0
31
R10
R34
R35
!i113 1
R8
R9
nmem@addr@mux@test
Ememoria
R3
Z36 DPx4 work 13 ram_constants 0 22 BbIcggj=<H_W75Jb?WIoZ0
Z37 DPx3 lpm 14 lpm_components 0 22 kbQff^T0P6bT[7n>=YCE40
R13
R14
R15
R2
Z38 8C:/projeto-infrahard/given-components/Memoria.vhd
Z39 FC:/projeto-infrahard/given-components/Memoria.vhd
l0
L67
V<[RFRXeHV^PMOiiinkBoS0
!s100 __XEo>II7SFLX6Xa7VZA63
R18
32
R31
!i10b 1
Z40 !s108 1649528418.000000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Memoria.vhd|
Z42 !s107 C:/projeto-infrahard/given-components/Memoria.vhd|
!i113 1
R23
R24
Abehavioral_arch
R36
R37
R13
R14
R15
DEx4 work 7 memoria 0 22 <[RFRXeHV^PMOiiinkBoS0
l103
L79
VR9W83dOfA7lWR9j>i6THA2
!s100 aLo:Seezh^aEQ@MaJf[__3
R18
32
R31
!i10b 1
R40
R41
R42
!i113 1
R23
R24
vmult
R25
!i10b 1
!s100 foggh1E;I2KeHhW3LMDZE2
ImZ^jjjMESoVTUP1Q0kQfN3
R1
R2
w1649445822
8C:/projeto-infrahard/developed-components/mult.v
FC:/projeto-infrahard/developed-components/mult.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/projeto-infrahard/developed-components/mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mult.v|
!i113 1
R8
R9
vMultDivMuxes
R0
!i10b 1
!s100 :>?0:<=9jP@_=1a9^6Q4n3
IOaXHQ^nMQQ:SaagE@7>483
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/MultDivMuxes.v
FC:/projeto-infrahard/developed-components/mux/MultDivMuxes.v
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/projeto-infrahard/developed-components/mux/MultDivMuxes.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/MultDivMuxes.v|
!i113 1
R8
R9
n@mult@div@muxes
vPCSrcCtrlMux
R0
!i10b 1
!s100 M7LnM38bC@TmfX[EiNK`E0
IGfg:E`QAdgQI[5e8=0=M02
R1
R2
w1649465464
8developed-components/mux/PCSrcCtrlMux.v
Fdeveloped-components/mux/PCSrcCtrlMux.v
L0 1
R4
r1
!s85 0
31
R10
Z43 !s107 developed-components/mux/PCSrcCtrlMux.v|C:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v|
Z44 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v|
!i113 1
R8
R9
n@p@c@src@ctrl@mux
vPCSrcCtrlMuxTest
R0
!i10b 1
!s100 doS4=V]I;cCSKRhLoT;Mm1
IAQg4oh>do1dNA]3ASTUME1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v
FC:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v
L0 3
R4
r1
!s85 0
31
R10
R43
R44
!i113 1
R8
R9
n@p@c@src@ctrl@mux@test
Pram_constants
R3
R2
R38
R39
l0
L47
VBbIcggj=<H_W75Jb?WIoZ0
!s100 5;`Z:D@MR5CT6j_[c9;6h3
R18
32
R31
!i10b 1
R40
R41
R42
!i113 1
R23
R24
Eregdesloc
R3
R13
R14
R15
R2
Z45 8C:/projeto-infrahard/given-components/RegDesloc.vhd
Z46 FC:/projeto-infrahard/given-components/RegDesloc.vhd
l0
L80
V4GibeROOKf]^CUjTE67Bo0
!s100 =0ZG0kkZKT?Zo?iX2R9=P1
R18
32
R31
!i10b 1
R40
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/RegDesloc.vhd|
Z48 !s107 C:/projeto-infrahard/given-components/RegDesloc.vhd|
!i113 1
R23
R24
Abehavioral_arch
R13
R14
R15
DEx4 work 9 regdesloc 0 22 4GibeROOKf]^CUjTE67Bo0
l98
L93
VDFCTADkAb^4XhT09kD<k32
!s100 3`2HClJO^bJLd6@PodWh?3
R18
32
R31
!i10b 1
R40
R47
R48
!i113 1
R23
R24
Eregistrador
R3
R14
R15
R2
Z49 8C:/projeto-infrahard/given-components/Registrador.vhd
Z50 FC:/projeto-infrahard/given-components/Registrador.vhd
l0
L53
VD=`aG^VOPEDP69ifb8G;52
!s100 ^e8=Z<CbNTLXR@XGZJMQo3
R18
32
R31
!i10b 1
R40
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Registrador.vhd|
Z52 !s107 C:/projeto-infrahard/given-components/Registrador.vhd|
!i113 1
R23
R24
Abehavioral_arch
R14
R15
DEx4 work 11 registrador 0 22 D=`aG^VOPEDP69ifb8G;52
l66
L65
V<kVfXRZJUh40ja<<lN_3:3
!s100 EXKKzlBL1ARAk5TCN4`Vg2
R18
32
R31
!i10b 1
R40
R51
R52
!i113 1
R23
R24
vSetSizeMem
R25
!i10b 1
!s100 :NOz19[Da4AWGK5Bg]D``3
IA1f6VO>z_EmQ=fnILCVMi0
R1
R2
w1649437532
8C:/projeto-infrahard/developed-components/SetSIzeMem.v
FC:/projeto-infrahard/developed-components/SetSIzeMem.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/projeto-infrahard/developed-components/SetSIzeMem.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/SetSIzeMem.v|
!i113 1
R8
R9
n@set@size@mem
vSetSizeReg
Z53 !s110 1649528414
!i10b 1
!s100 LJRVK0Qe3]XeeOF^RW<0h1
IfhmfQRVkLX7FcF1BdlQcV3
R1
R2
w1649442378
8C:/projeto-infrahard/developed-components/SetSizeReg.v
FC:/projeto-infrahard/developed-components/SetSizeReg.v
L0 1
R4
r1
!s85 0
31
Z54 !s108 1649528414.000000
!s107 C:/projeto-infrahard/developed-components/SetSizeReg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/SetSizeReg.v|
!i113 1
R8
R9
n@set@size@reg
vShiftLeft2
R53
!i10b 1
!s100 ebQ6ZF9TIdKTaf;]?Agak2
IIdkGIn?OF;[NXCcCPciHD3
R1
R2
w1649383776
8C:/projeto-infrahard/developed-components/ShiftLeft2.v
FC:/projeto-infrahard/developed-components/ShiftLeft2.v
L0 1
R4
r1
!s85 0
31
R54
!s107 C:/projeto-infrahard/developed-components/ShiftLeft2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/ShiftLeft2.v|
!i113 1
R8
R9
n@shift@left2
vShiftLeft2_PC
R53
!i10b 1
!s100 IEK^fe>oIo0N<dCe8>2AM3
IIc?E:aASV`T@bWL_YCN4[3
R1
R2
w1649383648
8C:/projeto-infrahard/developed-components/ShiftLeft2_PC.v
FC:/projeto-infrahard/developed-components/ShiftLeft2_PC.v
L0 1
R4
r1
!s85 0
31
R54
!s107 C:/projeto-infrahard/developed-components/ShiftLeft2_PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/ShiftLeft2_PC.v|
!i113 1
R8
R9
n@shift@left2_@p@c
vShiftLeft4
R53
!i10b 1
!s100 TBX2ZYEcS;;0M9ERmWc1M0
I4@Cmlmb4Y8X8;i@O;L7C]2
R1
R2
w1649450158
8C:/projeto-infrahard/developed-components/ShiftLeft4.v
FC:/projeto-infrahard/developed-components/ShiftLeft4.v
L0 1
R4
r1
!s85 0
31
R54
!s107 C:/projeto-infrahard/developed-components/ShiftLeft4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/ShiftLeft4.v|
!i113 1
R8
R9
n@shift@left4
vShiftNMux
R19
!i10b 1
!s100 =Gja]`l_48Qi>g=CWk;052
I7e`B;7MT]mi[7_ah^dfXD2
R1
R2
R3
8developed-components/mux/ShiftNMux.v
Fdeveloped-components/mux/ShiftNMux.v
L0 1
R4
r1
!s85 0
31
R20
Z55 !s107 developed-components/mux/ShiftNMux.v|C:/projeto-infrahard/developed-components/mux/ShiftNMuxTest.v|
Z56 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/ShiftNMuxTest.v|
!i113 1
R8
R9
n@shift@n@mux
vShiftNMuxTest
R19
!i10b 1
!s100 ZU3]kVUD4jhEd9P6l:O]D2
ISh@K@1JAN2k:lefb:m;n31
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/ShiftNMuxTest.v
FC:/projeto-infrahard/developed-components/mux/ShiftNMuxTest.v
L0 3
R4
r1
!s85 0
31
R20
R55
R56
!i113 1
R8
R9
n@shift@n@mux@test
vShiftSrcMux
R19
!i10b 1
!s100 ?Bac@OB6aiSA;Q6UkSzSo2
I^mJ9@S0R_OLnOG3Yok5?=1
R1
R2
R3
8developed-components/mux/ShiftSrcMux.v
Fdeveloped-components/mux/ShiftSrcMux.v
L0 1
R4
r1
!s85 0
31
R20
Z57 !s107 developed-components/mux/ShiftSrcMux.v|C:/projeto-infrahard/developed-components/mux/ShiftSrcMuxTest.v|
Z58 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/ShiftSrcMuxTest.v|
!i113 1
R8
R9
n@shift@src@mux
vShiftSrcMuxTest
R19
!i10b 1
!s100 NeQX_N_j^m6RILK;HDl;43
ImC]aOZGVX@Ze5cT?9MT;V1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/ShiftSrcMuxTest.v
FC:/projeto-infrahard/developed-components/mux/ShiftSrcMuxTest.v
L0 3
R4
r1
!s85 0
31
R20
R57
R58
!i113 1
R8
R9
n@shift@src@mux@test
vSignExtend
R25
!i10b 1
!s100 BZP[:M@@<Gd;`zYh`L7Zl2
IhozYEHCi15SSJV?J2NV@F2
R1
R2
R3
8developed-components/SignExtend.v
Fdeveloped-components/SignExtend.v
L0 1
R4
r1
!s85 0
31
R5
Z59 !s107 developed-components/SignExtend.v|C:/projeto-infrahard/developed-components/SignExtendTest.v|
Z60 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/SignExtendTest.v|
!i113 1
R8
R9
n@sign@extend
vSignExtend_1_32
R25
!i10b 1
!s100 h``=Sdlk5GDGMSEWC2>fc0
Ih:ObgTd^6iTTX_AXA@R6<1
R1
R2
w1649437144
8C:/projeto-infrahard/developed-components/SignExtend_1_32.v
FC:/projeto-infrahard/developed-components/SignExtend_1_32.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/projeto-infrahard/developed-components/SignExtend_1_32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/SignExtend_1_32.v|
!i113 1
R8
R9
n@sign@extend_1_32
vSignExtendTest
R25
!i10b 1
!s100 RUL@f6ehk1[W1DA4?7>0U0
IKMW^`7z;<l6dhJkc?i_L93
R1
R2
R3
8C:/projeto-infrahard/developed-components/SignExtendTest.v
FC:/projeto-infrahard/developed-components/SignExtendTest.v
L0 3
R4
r1
!s85 0
31
R5
R59
R60
!i113 1
R8
R9
n@sign@extend@test
Eula32
R3
R13
R14
R15
R2
Z61 8C:/projeto-infrahard/given-components/ula32.vhd
Z62 FC:/projeto-infrahard/given-components/ula32.vhd
l0
L63
VM1`EhBco;Cb9<:6CC>b?e2
!s100 bGmbVJaTC>R`I<lBgn7@L3
R18
32
R31
!i10b 1
R40
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/ula32.vhd|
Z64 !s107 C:/projeto-infrahard/given-components/ula32.vhd|
!i113 1
R23
R24
Abehavioral
R13
R14
R15
Z65 DEx4 work 5 ula32 0 22 M1`EhBco;Cb9<:6CC>b?e2
l89
L79
Z66 VF94M;2UJ^55hCen3Z[Kfk0
Z67 !s100 1E>E2KjDKb=5dkES8U2ha0
R18
32
R31
!i10b 1
R40
R63
R64
!i113 1
R23
R24
vWriteDataMux
R19
!i10b 1
!s100 lQnZP`;?na95F@SF2dzho3
I_fFzjB4SlHF464A_DASKi1
R1
R2
R3
8developed-components/mux/WriteDataMux.v
Fdeveloped-components/mux/WriteDataMux.v
L0 1
R4
r1
!s85 0
31
R20
Z68 !s107 developed-components/mux/WriteDataMux.v|C:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v|
Z69 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v|
!i113 1
R8
R9
n@write@data@mux
vWriteDataMuxTest
R19
!i10b 1
!s100 fhkoY=8@z@U3LKH[]Y]HK2
ImZ0VH6IU9^V=i4X3UCFHX1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v
FC:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v
L0 3
R4
r1
!s85 0
31
R20
R68
R69
!i113 1
R8
R9
n@write@data@mux@test
vWriteRegMux
R19
!i10b 1
!s100 OW<Gm?bb`NQ0oIahLENZI2
IFagb<hj`U[P]g@126[8@V1
R1
R2
R3
8developed-components/mux/WriteRegMux.v
Fdeveloped-components/mux/WriteRegMux.v
L0 1
R4
r1
!s85 0
31
R20
Z70 !s107 developed-components/mux/WriteRegMux.v|C:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v|
Z71 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v|
!i113 1
R8
R9
n@write@reg@mux
vWriteRegMuxTest
R19
!i10b 1
!s100 PUEA3B_]`A2EPaeGU9zGb1
ICZaD5Ji45ilmkodMdWb8O3
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v
FC:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v
L0 3
R4
r1
!s85 0
31
R20
R70
R71
!i113 1
R8
R9
n@write@reg@mux@test
