// Seed: 2630801573
module module_0 (
    input supply0 id_0
    , id_7,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    output wor id_4,
    output supply1 id_5
);
  module_2 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_1
  );
  logic [1 : 1] id_8;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output logic id_2,
    output tri id_3
);
  initial if (1) id_2 = ~({-1{-1'b0}});
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wand id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output tri  id_3
);
  assign module_0.id_1 = 0;
  assign id_0 = -1'b0 >= 1;
  assign {1, id_1, 1'b0} = id_2;
endmodule
