;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit rpu_core : 
  module rpu_thread_control : 
    input clock : Clock
    input reset : Reset
    output io : {flip to_stall : UInt<1>, flip data_stall : UInt<1>, flip control_stall : UInt<1>, flip tkend : UInt<1>, flip addtk : UInt<1>, flip time : UInt<32>, flip tid : UInt<32>, flip ti : UInt<32>, wb_pc : UInt<1>, pc_we : UInt<1>, ifid_clear : UInt<1>, ifid_we : UInt<1>, idex_clear : UInt<1>, idex_we : UInt<1>, exmm_clear : UInt<1>, exmm_we : UInt<1>, mmwb_clear : UInt<1>, mmwb_we : UInt<1>, thread_id_we : UInt<1>, thread_id_wdata : UInt<2>}
    
    cmem tt_queue : UInt<64>[16] @[rpu_thread_control.scala 39:21]
    reg tt_start : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[rpu_thread_control.scala 40:25]
    reg tt_end : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[rpu_thread_control.scala 41:23]
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[rpu_thread_control.scala 44:22]
    reg tkend_switch : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[rpu_thread_control.scala 45:29]
    tt_start <= tt_start @[rpu_thread_control.scala 47:12]
    tt_end <= tt_end @[rpu_thread_control.scala 48:10]
    node _T = add(tt_end, UInt<1>("h01")) @[rpu_thread_control.scala 49:28]
    node _T_1 = tail(_T, 1) @[rpu_thread_control.scala 49:28]
    node _T_2 = neq(_T_1, tt_start) @[rpu_thread_control.scala 49:34]
    node _T_3 = and(io.addtk, _T_2) @[rpu_thread_control.scala 49:18]
    when _T_3 : @[rpu_thread_control.scala 49:48]
      infer mport MPORT = tt_queue[tt_end], clock @[rpu_thread_control.scala 50:13]
      node _T_4 = cat(io.time, io.tid) @[Cat.scala 30:58]
      MPORT <= _T_4 @[rpu_thread_control.scala 50:22]
      node _tt_end_T = add(tt_end, UInt<1>("h01")) @[rpu_thread_control.scala 51:23]
      node _tt_end_T_1 = tail(_tt_end_T, 1) @[rpu_thread_control.scala 51:23]
      node _tt_end_T_2 = rem(_tt_end_T_1, UInt<5>("h010")) @[rpu_thread_control.scala 51:30]
      tt_end <= _tt_end_T_2 @[rpu_thread_control.scala 51:12]
      skip @[rpu_thread_control.scala 49:48]
    else : @[rpu_thread_control.scala 52:54]
      node _T_5 = eq(state, UInt<2>("h03")) @[rpu_thread_control.scala 52:22]
      node _T_6 = neq(tt_start, tt_end) @[rpu_thread_control.scala 52:42]
      node _T_7 = and(_T_5, _T_6) @[rpu_thread_control.scala 52:30]
      when _T_7 : @[rpu_thread_control.scala 52:54]
        node _tt_start_T = add(tt_start, UInt<1>("h01")) @[rpu_thread_control.scala 53:27]
        node _tt_start_T_1 = tail(_tt_start_T, 1) @[rpu_thread_control.scala 53:27]
        node _tt_start_T_2 = rem(_tt_start_T_1, UInt<5>("h010")) @[rpu_thread_control.scala 53:34]
        tt_start <= _tt_start_T_2 @[rpu_thread_control.scala 53:14]
        skip @[rpu_thread_control.scala 52:54]
    tkend_switch <= tkend_switch @[rpu_thread_control.scala 56:16]
    node _T_8 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_8 : @[Conditional.scala 40:58]
      when io.tkend : @[rpu_thread_control.scala 59:23]
        tkend_switch <= UInt<1>("h01") @[rpu_thread_control.scala 60:22]
        state <= UInt<2>("h01") @[rpu_thread_control.scala 61:15]
        skip @[rpu_thread_control.scala 59:23]
      else : @[rpu_thread_control.scala 62:79]
        node _T_9 = neq(tt_start, tt_end) @[rpu_thread_control.scala 62:29]
        infer mport MPORT_1 = tt_queue[tt_start], clock @[rpu_thread_control.scala 62:51]
        node _T_10 = bits(MPORT_1, 63, 32) @[rpu_thread_control.scala 62:61]
        node _T_11 = lt(_T_10, io.ti) @[rpu_thread_control.scala 62:70]
        node _T_12 = and(_T_9, _T_11) @[rpu_thread_control.scala 62:40]
        when _T_12 : @[rpu_thread_control.scala 62:79]
          state <= UInt<2>("h01") @[rpu_thread_control.scala 63:15]
          skip @[rpu_thread_control.scala 62:79]
        else : @[rpu_thread_control.scala 64:20]
          state <= UInt<2>("h00") @[rpu_thread_control.scala 65:15]
          skip @[rpu_thread_control.scala 64:20]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_13 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_13 : @[Conditional.scala 39:67]
        state <= UInt<2>("h02") @[rpu_thread_control.scala 69:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_14 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_14 : @[Conditional.scala 39:67]
          state <= UInt<2>("h03") @[rpu_thread_control.scala 72:13]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_15 = eq(UInt<2>("h03"), state) @[Conditional.scala 37:30]
          when _T_15 : @[Conditional.scala 39:67]
            state <= UInt<2>("h00") @[rpu_thread_control.scala 75:13]
            skip @[Conditional.scala 39:67]
    node _T_16 = eq(state, UInt<2>("h03")) @[rpu_thread_control.scala 79:15]
    when _T_16 : @[rpu_thread_control.scala 79:24]
      io.wb_pc <= UInt<1>("h00") @[rpu_thread_control.scala 80:14]
      io.pc_we <= UInt<1>("h00") @[rpu_thread_control.scala 81:14]
      io.ifid_clear <= UInt<1>("h00") @[rpu_thread_control.scala 82:19]
      io.ifid_we <= UInt<1>("h00") @[rpu_thread_control.scala 83:16]
      io.idex_clear <= UInt<1>("h00") @[rpu_thread_control.scala 84:19]
      io.idex_we <= UInt<1>("h00") @[rpu_thread_control.scala 85:16]
      io.exmm_clear <= UInt<1>("h00") @[rpu_thread_control.scala 86:19]
      io.exmm_we <= UInt<1>("h00") @[rpu_thread_control.scala 87:16]
      io.mmwb_clear <= UInt<1>("h00") @[rpu_thread_control.scala 88:19]
      io.mmwb_we <= UInt<1>("h00") @[rpu_thread_control.scala 89:16]
      io.thread_id_we <= UInt<1>("h01") @[rpu_thread_control.scala 90:21]
      infer mport io_thread_id_wdata_MPORT = tt_queue[tt_start], clock @[rpu_thread_control.scala 91:35]
      node _io_thread_id_wdata_T = bits(io_thread_id_wdata_MPORT, 31, 0) @[rpu_thread_control.scala 91:45]
      io.thread_id_wdata <= _io_thread_id_wdata_T @[rpu_thread_control.scala 91:24]
      skip @[rpu_thread_control.scala 79:24]
    else : @[rpu_thread_control.scala 92:35]
      node _T_17 = eq(state, UInt<2>("h02")) @[rpu_thread_control.scala 92:22]
      when _T_17 : @[rpu_thread_control.scala 92:35]
        io.wb_pc <= UInt<1>("h00") @[rpu_thread_control.scala 93:14]
        io.pc_we <= UInt<1>("h00") @[rpu_thread_control.scala 94:14]
        io.ifid_clear <= UInt<1>("h00") @[rpu_thread_control.scala 95:19]
        io.ifid_we <= UInt<1>("h00") @[rpu_thread_control.scala 96:16]
        io.idex_clear <= UInt<1>("h00") @[rpu_thread_control.scala 97:19]
        io.idex_we <= UInt<1>("h00") @[rpu_thread_control.scala 98:16]
        io.exmm_clear <= UInt<1>("h00") @[rpu_thread_control.scala 99:19]
        io.exmm_we <= UInt<1>("h00") @[rpu_thread_control.scala 100:16]
        io.mmwb_clear <= UInt<1>("h01") @[rpu_thread_control.scala 101:19]
        io.mmwb_we <= UInt<1>("h00") @[rpu_thread_control.scala 102:16]
        io.thread_id_we <= UInt<1>("h00") @[rpu_thread_control.scala 103:21]
        io.thread_id_wdata <= UInt<1>("h00") @[rpu_thread_control.scala 104:24]
        skip @[rpu_thread_control.scala 92:35]
      else : @[rpu_thread_control.scala 105:36]
        node _T_18 = eq(state, UInt<2>("h01")) @[rpu_thread_control.scala 105:22]
        when _T_18 : @[rpu_thread_control.scala 105:36]
          io.wb_pc <= UInt<1>("h01") @[rpu_thread_control.scala 106:14]
          io.pc_we <= UInt<1>("h00") @[rpu_thread_control.scala 107:14]
          io.ifid_clear <= UInt<1>("h01") @[rpu_thread_control.scala 108:19]
          io.ifid_we <= UInt<1>("h00") @[rpu_thread_control.scala 109:16]
          io.idex_clear <= UInt<1>("h01") @[rpu_thread_control.scala 110:19]
          io.idex_we <= UInt<1>("h00") @[rpu_thread_control.scala 111:16]
          io.exmm_clear <= UInt<1>("h01") @[rpu_thread_control.scala 112:19]
          io.exmm_we <= UInt<1>("h00") @[rpu_thread_control.scala 113:16]
          io.mmwb_clear <= UInt<1>("h00") @[rpu_thread_control.scala 114:19]
          io.mmwb_we <= UInt<1>("h01") @[rpu_thread_control.scala 115:16]
          io.thread_id_we <= UInt<1>("h00") @[rpu_thread_control.scala 116:21]
          io.thread_id_wdata <= UInt<1>("h00") @[rpu_thread_control.scala 117:24]
          skip @[rpu_thread_control.scala 105:36]
        else : @[rpu_thread_control.scala 118:34]
          when io.control_stall : @[rpu_thread_control.scala 118:34]
            io.wb_pc <= UInt<1>("h00") @[rpu_thread_control.scala 119:14]
            io.pc_we <= UInt<1>("h01") @[rpu_thread_control.scala 120:14]
            io.ifid_clear <= UInt<1>("h01") @[rpu_thread_control.scala 121:19]
            io.ifid_we <= UInt<1>("h00") @[rpu_thread_control.scala 122:16]
            io.idex_clear <= UInt<1>("h01") @[rpu_thread_control.scala 123:19]
            io.idex_we <= UInt<1>("h00") @[rpu_thread_control.scala 124:16]
            io.exmm_clear <= UInt<1>("h00") @[rpu_thread_control.scala 125:19]
            io.exmm_we <= UInt<1>("h01") @[rpu_thread_control.scala 126:16]
            io.mmwb_clear <= UInt<1>("h00") @[rpu_thread_control.scala 127:19]
            io.mmwb_we <= UInt<1>("h01") @[rpu_thread_control.scala 128:16]
            io.thread_id_we <= UInt<1>("h00") @[rpu_thread_control.scala 129:21]
            io.thread_id_wdata <= UInt<1>("h00") @[rpu_thread_control.scala 130:24]
            skip @[rpu_thread_control.scala 118:34]
          else : @[rpu_thread_control.scala 131:16]
            io.wb_pc <= UInt<1>("h00") @[rpu_thread_control.scala 132:14]
            node _io_pc_we_T = eq(io.data_stall, UInt<1>("h00")) @[rpu_thread_control.scala 133:17]
            io.pc_we <= _io_pc_we_T @[rpu_thread_control.scala 133:14]
            io.ifid_clear <= UInt<1>("h00") @[rpu_thread_control.scala 134:19]
            node _io_ifid_we_T = eq(io.data_stall, UInt<1>("h00")) @[rpu_thread_control.scala 135:19]
            io.ifid_we <= _io_ifid_we_T @[rpu_thread_control.scala 135:16]
            io.idex_clear <= io.data_stall @[rpu_thread_control.scala 136:19]
            io.idex_we <= UInt<1>("h01") @[rpu_thread_control.scala 137:16]
            io.exmm_clear <= UInt<1>("h00") @[rpu_thread_control.scala 138:19]
            io.exmm_we <= UInt<1>("h01") @[rpu_thread_control.scala 139:16]
            io.mmwb_clear <= UInt<1>("h00") @[rpu_thread_control.scala 140:19]
            io.mmwb_we <= UInt<1>("h01") @[rpu_thread_control.scala 141:16]
            io.thread_id_we <= UInt<1>("h00") @[rpu_thread_control.scala 142:21]
            io.thread_id_wdata <= UInt<1>("h00") @[rpu_thread_control.scala 143:24]
            skip @[rpu_thread_control.scala 131:16]
    
  module rpu_pc_group : 
    input clock : Clock
    input reset : Reset
    output io : {flip boot_addr : UInt<32>[4], flip thread_id_we : UInt<1>, flip thread_id_wdata : UInt<2>, flip npc_we : UInt<1>, flip npc_wdata : UInt<32>, pc : UInt<32>}
    
    wire vec_values : UInt<32>[4] @[rpu_pc_group.scala 21:27]
    vec_values[0] <= UInt<32>("h00") @[rpu_pc_group.scala 21:27]
    vec_values[1] <= UInt<32>("h00") @[rpu_pc_group.scala 21:27]
    vec_values[2] <= UInt<32>("h00") @[rpu_pc_group.scala 21:27]
    vec_values[3] <= UInt<32>("h00") @[rpu_pc_group.scala 21:27]
    vec_values[0] <= io.boot_addr[0] @[rpu_pc_group.scala 23:19]
    vec_values[1] <= io.boot_addr[1] @[rpu_pc_group.scala 23:19]
    vec_values[2] <= io.boot_addr[2] @[rpu_pc_group.scala 23:19]
    vec_values[3] <= io.boot_addr[3] @[rpu_pc_group.scala 23:19]
    reg pc_group : UInt<32>[4], clock with : (reset => (reset, vec_values)) @[rpu_pc_group.scala 25:25]
    reg thread_id : UInt<2>, clock @[rpu_pc_group.scala 27:22]
    node _T = lt(io.thread_id_wdata, UInt<3>("h04")) @[rpu_pc_group.scala 29:46]
    node _T_1 = and(io.thread_id_we, _T) @[rpu_pc_group.scala 29:24]
    when _T_1 : @[rpu_pc_group.scala 29:65]
      thread_id <= io.thread_id_wdata @[rpu_pc_group.scala 30:15]
      skip @[rpu_pc_group.scala 29:65]
    else : @[rpu_pc_group.scala 31:26]
      when io.npc_we : @[rpu_pc_group.scala 31:26]
        pc_group[thread_id] <= io.npc_wdata @[rpu_pc_group.scala 32:27]
        skip @[rpu_pc_group.scala 31:26]
    io.pc <= pc_group[thread_id] @[rpu_pc_group.scala 34:9]
    
  module rpu_register_file_group : 
    input clock : Clock
    input reset : Reset
    output io : {flip thread_id_we : UInt<1>, flip thread_id_wdata : UInt<2>, flip raddr_a : UInt<5>, rdata_a : UInt<32>, flip raddr_b : UInt<5>, rdata_b : UInt<32>, flip raddr_c : UInt<5>, rdata_c : UInt<32>, flip waddr_a : UInt<5>, flip wdata_a : UInt<32>, flip we_a : UInt<1>}
    
    cmem regfile_group : UInt<32>[128] @[rpu_register_file_group.scala 27:26]
    reg thread_id : UInt<2>, clock @[rpu_register_file_group.scala 29:22]
    node _T = lt(io.thread_id_wdata, UInt<3>("h04")) @[rpu_register_file_group.scala 31:47]
    node _T_1 = and(io.thread_id_we, _T) @[rpu_register_file_group.scala 31:24]
    when _T_1 : @[rpu_register_file_group.scala 31:67]
      thread_id <= io.thread_id_wdata @[rpu_register_file_group.scala 32:15]
      skip @[rpu_register_file_group.scala 31:67]
    else : @[rpu_register_file_group.scala 33:24]
      when io.we_a : @[rpu_register_file_group.scala 33:24]
        node _T_2 = cat(thread_id, io.waddr_a) @[Cat.scala 30:58]
        infer mport MPORT = regfile_group[_T_2], clock @[rpu_register_file_group.scala 34:18]
        MPORT <= io.wdata_a @[rpu_register_file_group.scala 34:47]
        skip @[rpu_register_file_group.scala 33:24]
    node _T_3 = eq(io.raddr_a, UInt<1>("h00")) @[rpu_register_file_group.scala 37:20]
    when _T_3 : @[rpu_register_file_group.scala 37:29]
      io.rdata_a <= UInt<1>("h00") @[rpu_register_file_group.scala 38:16]
      skip @[rpu_register_file_group.scala 37:29]
    else : @[rpu_register_file_group.scala 39:16]
      node _io_rdata_a_T = cat(thread_id, io.raddr_a) @[Cat.scala 30:58]
      infer mport io_rdata_a_MPORT = regfile_group[_io_rdata_a_T], clock @[rpu_register_file_group.scala 40:32]
      io.rdata_a <= io_rdata_a_MPORT @[rpu_register_file_group.scala 40:16]
      skip @[rpu_register_file_group.scala 39:16]
    node _T_4 = eq(io.raddr_b, UInt<1>("h00")) @[rpu_register_file_group.scala 42:20]
    when _T_4 : @[rpu_register_file_group.scala 42:29]
      io.rdata_b <= UInt<1>("h00") @[rpu_register_file_group.scala 43:16]
      skip @[rpu_register_file_group.scala 42:29]
    else : @[rpu_register_file_group.scala 44:16]
      node _io_rdata_b_T = cat(thread_id, io.raddr_b) @[Cat.scala 30:58]
      infer mport io_rdata_b_MPORT = regfile_group[_io_rdata_b_T], clock @[rpu_register_file_group.scala 45:32]
      io.rdata_b <= io_rdata_b_MPORT @[rpu_register_file_group.scala 45:16]
      skip @[rpu_register_file_group.scala 44:16]
    node _T_5 = eq(io.raddr_c, UInt<1>("h00")) @[rpu_register_file_group.scala 47:20]
    when _T_5 : @[rpu_register_file_group.scala 47:29]
      io.rdata_c <= UInt<1>("h00") @[rpu_register_file_group.scala 48:16]
      skip @[rpu_register_file_group.scala 47:29]
    else : @[rpu_register_file_group.scala 49:16]
      node _io_rdata_c_T = cat(thread_id, io.raddr_c) @[Cat.scala 30:58]
      infer mport io_rdata_c_MPORT = regfile_group[_io_rdata_c_T], clock @[rpu_register_file_group.scala 50:32]
      io.rdata_c <= io_rdata_c_MPORT @[rpu_register_file_group.scala 50:16]
      skip @[rpu_register_file_group.scala 49:16]
    
  module rpu_decoder : 
    input clock : Clock
    input reset : Reset
    output io : {flip ir : UInt<32>, instr_type : UInt<6>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>, rd : UInt<5>, imm : UInt<32>}
    
    io.instr_type <= UInt<1>("h00") @[rpu_decoder.scala 19:17]
    node _T = bits(io.ir, 6, 0) @[rpu_decoder.scala 20:15]
    node _T_1 = eq(UInt<6>("h037"), _T) @[Conditional.scala 37:30]
    when _T_1 : @[Conditional.scala 40:58]
      io.instr_type <= UInt<1>("h01") @[rpu_decoder.scala 22:21]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_2 = eq(UInt<5>("h017"), _T) @[Conditional.scala 37:30]
      when _T_2 : @[Conditional.scala 39:67]
        io.instr_type <= UInt<2>("h02") @[rpu_decoder.scala 25:21]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_3 = eq(UInt<7>("h06f"), _T) @[Conditional.scala 37:30]
        when _T_3 : @[Conditional.scala 39:67]
          io.instr_type <= UInt<2>("h03") @[rpu_decoder.scala 28:21]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<7>("h067"), _T) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            io.instr_type <= UInt<3>("h04") @[rpu_decoder.scala 31:21]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_5 = eq(UInt<5>("h013"), _T) @[Conditional.scala 37:30]
            when _T_5 : @[Conditional.scala 39:67]
              node _T_6 = bits(io.ir, 14, 12) @[rpu_decoder.scala 34:19]
              node _T_7 = eq(UInt<1>("h00"), _T_6) @[Conditional.scala 37:30]
              when _T_7 : @[Conditional.scala 40:58]
                io.instr_type <= UInt<5>("h013") @[rpu_decoder.scala 36:25]
                skip @[Conditional.scala 40:58]
              else : @[Conditional.scala 39:67]
                node _T_8 = eq(UInt<1>("h01"), _T_6) @[Conditional.scala 37:30]
                when _T_8 : @[Conditional.scala 39:67]
                  io.instr_type <= UInt<5>("h019") @[rpu_decoder.scala 39:25]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_9 = eq(UInt<2>("h02"), _T_6) @[Conditional.scala 37:30]
                  when _T_9 : @[Conditional.scala 39:67]
                    io.instr_type <= UInt<5>("h014") @[rpu_decoder.scala 42:25]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_10 = eq(UInt<2>("h03"), _T_6) @[Conditional.scala 37:30]
                    when _T_10 : @[Conditional.scala 39:67]
                      io.instr_type <= UInt<5>("h015") @[rpu_decoder.scala 45:25]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_11 = eq(UInt<3>("h04"), _T_6) @[Conditional.scala 37:30]
                      when _T_11 : @[Conditional.scala 39:67]
                        io.instr_type <= UInt<5>("h016") @[rpu_decoder.scala 48:25]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_12 = eq(UInt<3>("h05"), _T_6) @[Conditional.scala 37:30]
                        when _T_12 : @[Conditional.scala 39:67]
                          node _T_13 = bits(io.ir, 31, 25) @[rpu_decoder.scala 51:22]
                          node _T_14 = eq(_T_13, UInt<1>("h00")) @[rpu_decoder.scala 51:31]
                          when _T_14 : @[rpu_decoder.scala 51:40]
                            io.instr_type <= UInt<5>("h01a") @[rpu_decoder.scala 52:27]
                            skip @[rpu_decoder.scala 51:40]
                          else : @[rpu_decoder.scala 53:48]
                            node _T_15 = bits(io.ir, 31, 25) @[rpu_decoder.scala 53:29]
                            node _T_16 = eq(_T_15, UInt<6>("h020")) @[rpu_decoder.scala 53:38]
                            when _T_16 : @[rpu_decoder.scala 53:48]
                              io.instr_type <= UInt<5>("h01b") @[rpu_decoder.scala 54:27]
                              skip @[rpu_decoder.scala 53:48]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_17 = eq(UInt<3>("h06"), _T_6) @[Conditional.scala 37:30]
                          when _T_17 : @[Conditional.scala 39:67]
                            io.instr_type <= UInt<5>("h017") @[rpu_decoder.scala 58:25]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_18 = eq(UInt<3>("h07"), _T_6) @[Conditional.scala 37:30]
                            when _T_18 : @[Conditional.scala 39:67]
                              io.instr_type <= UInt<5>("h018") @[rpu_decoder.scala 61:25]
                              skip @[Conditional.scala 39:67]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_19 = eq(UInt<6>("h033"), _T) @[Conditional.scala 37:30]
              when _T_19 : @[Conditional.scala 39:67]
                node _T_20 = bits(io.ir, 14, 12) @[rpu_decoder.scala 66:19]
                node _T_21 = eq(UInt<1>("h00"), _T_20) @[Conditional.scala 37:30]
                when _T_21 : @[Conditional.scala 40:58]
                  node _T_22 = bits(io.ir, 31, 25) @[rpu_decoder.scala 68:22]
                  node _T_23 = eq(_T_22, UInt<1>("h00")) @[rpu_decoder.scala 68:31]
                  when _T_23 : @[rpu_decoder.scala 68:40]
                    io.instr_type <= UInt<5>("h01c") @[rpu_decoder.scala 69:27]
                    skip @[rpu_decoder.scala 68:40]
                  else : @[rpu_decoder.scala 70:48]
                    node _T_24 = bits(io.ir, 31, 25) @[rpu_decoder.scala 70:29]
                    node _T_25 = eq(_T_24, UInt<6>("h020")) @[rpu_decoder.scala 70:38]
                    when _T_25 : @[rpu_decoder.scala 70:48]
                      io.instr_type <= UInt<5>("h01d") @[rpu_decoder.scala 71:27]
                      skip @[rpu_decoder.scala 70:48]
                  skip @[Conditional.scala 40:58]
                else : @[Conditional.scala 39:67]
                  node _T_26 = eq(UInt<1>("h01"), _T_20) @[Conditional.scala 37:30]
                  when _T_26 : @[Conditional.scala 39:67]
                    io.instr_type <= UInt<5>("h01e") @[rpu_decoder.scala 75:25]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_27 = eq(UInt<2>("h02"), _T_20) @[Conditional.scala 37:30]
                    when _T_27 : @[Conditional.scala 39:67]
                      io.instr_type <= UInt<5>("h01f") @[rpu_decoder.scala 78:25]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_28 = eq(UInt<2>("h03"), _T_20) @[Conditional.scala 37:30]
                      when _T_28 : @[Conditional.scala 39:67]
                        io.instr_type <= UInt<6>("h020") @[rpu_decoder.scala 81:25]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_29 = eq(UInt<3>("h04"), _T_20) @[Conditional.scala 37:30]
                        when _T_29 : @[Conditional.scala 39:67]
                          io.instr_type <= UInt<6>("h021") @[rpu_decoder.scala 84:25]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_30 = eq(UInt<3>("h05"), _T_20) @[Conditional.scala 37:30]
                          when _T_30 : @[Conditional.scala 39:67]
                            node _T_31 = bits(io.ir, 31, 25) @[rpu_decoder.scala 87:22]
                            node _T_32 = eq(_T_31, UInt<1>("h00")) @[rpu_decoder.scala 87:31]
                            when _T_32 : @[rpu_decoder.scala 87:40]
                              io.instr_type <= UInt<6>("h022") @[rpu_decoder.scala 88:27]
                              skip @[rpu_decoder.scala 87:40]
                            else : @[rpu_decoder.scala 89:48]
                              node _T_33 = bits(io.ir, 31, 25) @[rpu_decoder.scala 89:29]
                              node _T_34 = eq(_T_33, UInt<6>("h020")) @[rpu_decoder.scala 89:38]
                              when _T_34 : @[rpu_decoder.scala 89:48]
                                io.instr_type <= UInt<6>("h023") @[rpu_decoder.scala 90:27]
                                skip @[rpu_decoder.scala 89:48]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_35 = eq(UInt<3>("h06"), _T_20) @[Conditional.scala 37:30]
                            when _T_35 : @[Conditional.scala 39:67]
                              io.instr_type <= UInt<6>("h024") @[rpu_decoder.scala 94:25]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_36 = eq(UInt<3>("h07"), _T_20) @[Conditional.scala 37:30]
                              when _T_36 : @[Conditional.scala 39:67]
                                io.instr_type <= UInt<6>("h025") @[rpu_decoder.scala 97:25]
                                skip @[Conditional.scala 39:67]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_37 = eq(UInt<2>("h03"), _T) @[Conditional.scala 37:30]
                when _T_37 : @[Conditional.scala 39:67]
                  node _T_38 = bits(io.ir, 14, 12) @[rpu_decoder.scala 102:19]
                  node _T_39 = eq(UInt<1>("h00"), _T_38) @[Conditional.scala 37:30]
                  when _T_39 : @[Conditional.scala 40:58]
                    io.instr_type <= UInt<4>("h0b") @[rpu_decoder.scala 104:25]
                    skip @[Conditional.scala 40:58]
                  else : @[Conditional.scala 39:67]
                    node _T_40 = eq(UInt<1>("h01"), _T_38) @[Conditional.scala 37:30]
                    when _T_40 : @[Conditional.scala 39:67]
                      io.instr_type <= UInt<4>("h0c") @[rpu_decoder.scala 107:25]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_41 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
                      when _T_41 : @[Conditional.scala 39:67]
                        io.instr_type <= UInt<4>("h0d") @[rpu_decoder.scala 110:25]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_42 = eq(UInt<3>("h04"), _T_38) @[Conditional.scala 37:30]
                        when _T_42 : @[Conditional.scala 39:67]
                          io.instr_type <= UInt<4>("h0e") @[rpu_decoder.scala 113:25]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_43 = eq(UInt<3>("h05"), _T_38) @[Conditional.scala 37:30]
                          when _T_43 : @[Conditional.scala 39:67]
                            io.instr_type <= UInt<4>("h0f") @[rpu_decoder.scala 116:25]
                            skip @[Conditional.scala 39:67]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_44 = eq(UInt<6>("h023"), _T) @[Conditional.scala 37:30]
                  when _T_44 : @[Conditional.scala 39:67]
                    node _T_45 = bits(io.ir, 14, 12) @[rpu_decoder.scala 121:19]
                    node _T_46 = eq(UInt<1>("h00"), _T_45) @[Conditional.scala 37:30]
                    when _T_46 : @[Conditional.scala 40:58]
                      io.instr_type <= UInt<5>("h010") @[rpu_decoder.scala 123:25]
                      skip @[Conditional.scala 40:58]
                    else : @[Conditional.scala 39:67]
                      node _T_47 = eq(UInt<1>("h01"), _T_45) @[Conditional.scala 37:30]
                      when _T_47 : @[Conditional.scala 39:67]
                        io.instr_type <= UInt<5>("h011") @[rpu_decoder.scala 126:25]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_48 = eq(UInt<2>("h02"), _T_45) @[Conditional.scala 37:30]
                        when _T_48 : @[Conditional.scala 39:67]
                          io.instr_type <= UInt<5>("h012") @[rpu_decoder.scala 129:25]
                          skip @[Conditional.scala 39:67]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_49 = eq(UInt<7>("h063"), _T) @[Conditional.scala 37:30]
                    when _T_49 : @[Conditional.scala 39:67]
                      node _T_50 = bits(io.ir, 14, 12) @[rpu_decoder.scala 134:19]
                      node _T_51 = eq(UInt<1>("h00"), _T_50) @[Conditional.scala 37:30]
                      when _T_51 : @[Conditional.scala 40:58]
                        io.instr_type <= UInt<3>("h05") @[rpu_decoder.scala 136:25]
                        skip @[Conditional.scala 40:58]
                      else : @[Conditional.scala 39:67]
                        node _T_52 = eq(UInt<1>("h01"), _T_50) @[Conditional.scala 37:30]
                        when _T_52 : @[Conditional.scala 39:67]
                          io.instr_type <= UInt<3>("h06") @[rpu_decoder.scala 139:25]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_53 = eq(UInt<3>("h04"), _T_50) @[Conditional.scala 37:30]
                          when _T_53 : @[Conditional.scala 39:67]
                            io.instr_type <= UInt<3>("h07") @[rpu_decoder.scala 142:25]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_54 = eq(UInt<3>("h05"), _T_50) @[Conditional.scala 37:30]
                            when _T_54 : @[Conditional.scala 39:67]
                              io.instr_type <= UInt<4>("h08") @[rpu_decoder.scala 145:25]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_55 = eq(UInt<3>("h06"), _T_50) @[Conditional.scala 37:30]
                              when _T_55 : @[Conditional.scala 39:67]
                                io.instr_type <= UInt<4>("h09") @[rpu_decoder.scala 148:25]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_56 = eq(UInt<3>("h07"), _T_50) @[Conditional.scala 37:30]
                                when _T_56 : @[Conditional.scala 39:67]
                                  io.instr_type <= UInt<4>("h0a") @[rpu_decoder.scala 151:25]
                                  skip @[Conditional.scala 39:67]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_57 = eq(UInt<4>("h0b"), _T) @[Conditional.scala 37:30]
                      when _T_57 : @[Conditional.scala 39:67]
                        node _T_58 = bits(io.ir, 14, 12) @[rpu_decoder.scala 156:19]
                        node _T_59 = eq(UInt<1>("h00"), _T_58) @[Conditional.scala 37:30]
                        when _T_59 : @[Conditional.scala 40:58]
                          node _T_60 = bits(io.ir, 31, 25) @[rpu_decoder.scala 158:22]
                          node _T_61 = eq(_T_60, UInt<1>("h00")) @[rpu_decoder.scala 158:31]
                          when _T_61 : @[rpu_decoder.scala 158:40]
                            io.instr_type <= UInt<6>("h026") @[rpu_decoder.scala 159:27]
                            skip @[rpu_decoder.scala 158:40]
                          else : @[rpu_decoder.scala 160:47]
                            node _T_62 = bits(io.ir, 31, 25) @[rpu_decoder.scala 160:29]
                            node _T_63 = eq(_T_62, UInt<1>("h01")) @[rpu_decoder.scala 160:38]
                            when _T_63 : @[rpu_decoder.scala 160:47]
                              io.instr_type <= UInt<6>("h027") @[rpu_decoder.scala 161:27]
                              skip @[rpu_decoder.scala 160:47]
                            else : @[rpu_decoder.scala 162:47]
                              node _T_64 = bits(io.ir, 31, 25) @[rpu_decoder.scala 162:29]
                              node _T_65 = eq(_T_64, UInt<1>("h01")) @[rpu_decoder.scala 162:38]
                              when _T_65 : @[rpu_decoder.scala 162:47]
                                io.instr_type <= UInt<6>("h028") @[rpu_decoder.scala 163:27]
                                skip @[rpu_decoder.scala 162:47]
                              else : @[rpu_decoder.scala 164:47]
                                node _T_66 = bits(io.ir, 31, 25) @[rpu_decoder.scala 164:29]
                                node _T_67 = eq(_T_66, UInt<1>("h01")) @[rpu_decoder.scala 164:38]
                                when _T_67 : @[rpu_decoder.scala 164:47]
                                  io.instr_type <= UInt<6>("h029") @[rpu_decoder.scala 165:27]
                                  skip @[rpu_decoder.scala 164:47]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_68 = eq(UInt<1>("h01"), _T_58) @[Conditional.scala 37:30]
                          when _T_68 : @[Conditional.scala 39:67]
                            node _T_69 = bits(io.ir, 31, 25) @[rpu_decoder.scala 169:22]
                            node _T_70 = eq(_T_69, UInt<1>("h00")) @[rpu_decoder.scala 169:31]
                            when _T_70 : @[rpu_decoder.scala 169:40]
                              io.instr_type <= UInt<6>("h02a") @[rpu_decoder.scala 170:27]
                              skip @[rpu_decoder.scala 169:40]
                            else : @[rpu_decoder.scala 171:47]
                              node _T_71 = bits(io.ir, 31, 25) @[rpu_decoder.scala 171:29]
                              node _T_72 = eq(_T_71, UInt<1>("h01")) @[rpu_decoder.scala 171:38]
                              when _T_72 : @[rpu_decoder.scala 171:47]
                                io.instr_type <= UInt<6>("h02b") @[rpu_decoder.scala 172:27]
                                skip @[rpu_decoder.scala 171:47]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_73 = eq(UInt<2>("h02"), _T_58) @[Conditional.scala 37:30]
                            when _T_73 : @[Conditional.scala 39:67]
                              node _T_74 = bits(io.ir, 31, 25) @[rpu_decoder.scala 176:22]
                              node _T_75 = eq(_T_74, UInt<1>("h00")) @[rpu_decoder.scala 176:31]
                              when _T_75 : @[rpu_decoder.scala 176:40]
                                io.instr_type <= UInt<6>("h02c") @[rpu_decoder.scala 177:27]
                                skip @[rpu_decoder.scala 176:40]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_76 = eq(UInt<2>("h03"), _T_58) @[Conditional.scala 37:30]
                              when _T_76 : @[Conditional.scala 39:67]
                                node _T_77 = bits(io.ir, 31, 25) @[rpu_decoder.scala 181:22]
                                node _T_78 = eq(_T_77, UInt<1>("h00")) @[rpu_decoder.scala 181:31]
                                when _T_78 : @[rpu_decoder.scala 181:40]
                                  io.instr_type <= UInt<6>("h02d") @[rpu_decoder.scala 182:27]
                                  skip @[rpu_decoder.scala 181:40]
                                else : @[rpu_decoder.scala 183:47]
                                  node _T_79 = bits(io.ir, 31, 25) @[rpu_decoder.scala 183:29]
                                  node _T_80 = eq(_T_79, UInt<1>("h01")) @[rpu_decoder.scala 183:38]
                                  when _T_80 : @[rpu_decoder.scala 183:47]
                                    io.instr_type <= UInt<6>("h02e") @[rpu_decoder.scala 184:27]
                                    skip @[rpu_decoder.scala 183:47]
                                skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 39:67]
    node _io_rs1_T = bits(io.ir, 19, 15) @[rpu_decoder.scala 191:18]
    io.rs1 <= _io_rs1_T @[rpu_decoder.scala 191:10]
    node _io_rs2_T = bits(io.ir, 24, 20) @[rpu_decoder.scala 192:18]
    io.rs2 <= _io_rs2_T @[rpu_decoder.scala 192:10]
    node _io_rd_T = bits(io.ir, 11, 7) @[rpu_decoder.scala 193:17]
    io.rd <= _io_rd_T @[rpu_decoder.scala 193:9]
    node _T_81 = eq(io.instr_type, UInt<6>("h02b")) @[rpu_decoder.scala 194:23]
    when _T_81 : @[rpu_decoder.scala 194:45]
      io.rs3 <= io.rd @[rpu_decoder.scala 195:12]
      skip @[rpu_decoder.scala 194:45]
    else : @[rpu_decoder.scala 196:16]
      io.rs3 <= UInt<1>("h00") @[rpu_decoder.scala 197:12]
      skip @[rpu_decoder.scala 196:16]
    io.imm <= UInt<32>("h0deadbeef") @[rpu_decoder.scala 200:10]
    node _T_82 = eq(io.instr_type, UInt<1>("h01")) @[rpu_decoder.scala 201:23]
    node _T_83 = eq(io.instr_type, UInt<2>("h02")) @[rpu_decoder.scala 202:23]
    node _T_84 = or(_T_82, _T_83) @[rpu_decoder.scala 201:42]
    when _T_84 : @[rpu_decoder.scala 202:45]
      node _io_imm_T = and(io.ir, UInt<32>("h0fffff000")) @[rpu_decoder.scala 203:21]
      io.imm <= _io_imm_T @[rpu_decoder.scala 203:12]
      skip @[rpu_decoder.scala 202:45]
    else : @[rpu_decoder.scala 204:50]
      node _T_85 = eq(io.instr_type, UInt<2>("h03")) @[rpu_decoder.scala 204:30]
      when _T_85 : @[rpu_decoder.scala 204:50]
        node _io_imm_T_1 = bits(io.ir, 31, 31) @[rpu_decoder.scala 205:33]
        node _io_imm_T_2 = bits(_io_imm_T_1, 0, 0) @[Bitwise.scala 72:15]
        node io_imm_hi_hi_hi = mux(_io_imm_T_2, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
        node io_imm_hi_hi_lo = bits(io.ir, 19, 12) @[rpu_decoder.scala 205:45]
        node io_imm_hi_lo = bits(io.ir, 20, 20) @[rpu_decoder.scala 205:60]
        node io_imm_lo_hi = bits(io.ir, 30, 21) @[rpu_decoder.scala 205:71]
        node io_imm_lo = cat(io_imm_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
        node io_imm_hi_hi = cat(io_imm_hi_hi_hi, io_imm_hi_hi_lo) @[Cat.scala 30:58]
        node io_imm_hi = cat(io_imm_hi_hi, io_imm_hi_lo) @[Cat.scala 30:58]
        node _io_imm_T_3 = cat(io_imm_hi, io_imm_lo) @[Cat.scala 30:58]
        io.imm <= _io_imm_T_3 @[rpu_decoder.scala 205:12]
        skip @[rpu_decoder.scala 204:50]
      else : @[rpu_decoder.scala 206:51]
        node _T_86 = eq(io.instr_type, UInt<3>("h04")) @[rpu_decoder.scala 206:30]
        when _T_86 : @[rpu_decoder.scala 206:51]
          node _io_imm_T_4 = bits(io.ir, 31, 31) @[rpu_decoder.scala 207:33]
          node _io_imm_T_5 = bits(_io_imm_T_4, 0, 0) @[Bitwise.scala 72:15]
          node io_imm_hi_1 = mux(_io_imm_T_5, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
          node io_imm_lo_1 = bits(io.ir, 31, 20) @[rpu_decoder.scala 207:45]
          node _io_imm_T_6 = cat(io_imm_hi_1, io_imm_lo_1) @[Cat.scala 30:58]
          io.imm <= _io_imm_T_6 @[rpu_decoder.scala 207:12]
          skip @[rpu_decoder.scala 206:51]
        else : @[rpu_decoder.scala 213:51]
          node _T_87 = eq(io.instr_type, UInt<3>("h05")) @[rpu_decoder.scala 208:30]
          node _T_88 = eq(io.instr_type, UInt<3>("h06")) @[rpu_decoder.scala 209:30]
          node _T_89 = or(_T_87, _T_88) @[rpu_decoder.scala 208:49]
          node _T_90 = eq(io.instr_type, UInt<3>("h07")) @[rpu_decoder.scala 210:30]
          node _T_91 = or(_T_89, _T_90) @[rpu_decoder.scala 209:49]
          node _T_92 = eq(io.instr_type, UInt<4>("h08")) @[rpu_decoder.scala 211:30]
          node _T_93 = or(_T_91, _T_92) @[rpu_decoder.scala 210:49]
          node _T_94 = eq(io.instr_type, UInt<4>("h09")) @[rpu_decoder.scala 212:30]
          node _T_95 = or(_T_93, _T_94) @[rpu_decoder.scala 211:49]
          node _T_96 = eq(io.instr_type, UInt<4>("h0a")) @[rpu_decoder.scala 213:30]
          node _T_97 = or(_T_95, _T_96) @[rpu_decoder.scala 212:50]
          when _T_97 : @[rpu_decoder.scala 213:51]
            node _io_imm_T_7 = bits(io.ir, 31, 31) @[rpu_decoder.scala 214:33]
            node _io_imm_T_8 = bits(_io_imm_T_7, 0, 0) @[Bitwise.scala 72:15]
            node io_imm_hi_hi_hi_1 = mux(_io_imm_T_8, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
            node io_imm_hi_hi_lo_1 = bits(io.ir, 7, 7) @[rpu_decoder.scala 214:45]
            node io_imm_hi_lo_1 = bits(io.ir, 30, 25) @[rpu_decoder.scala 214:55]
            node io_imm_lo_hi_1 = bits(io.ir, 11, 8) @[rpu_decoder.scala 214:70]
            node io_imm_lo_2 = cat(io_imm_lo_hi_1, UInt<1>("h00")) @[Cat.scala 30:58]
            node io_imm_hi_hi_1 = cat(io_imm_hi_hi_hi_1, io_imm_hi_hi_lo_1) @[Cat.scala 30:58]
            node io_imm_hi_2 = cat(io_imm_hi_hi_1, io_imm_hi_lo_1) @[Cat.scala 30:58]
            node _io_imm_T_9 = cat(io_imm_hi_2, io_imm_lo_2) @[Cat.scala 30:58]
            io.imm <= _io_imm_T_9 @[rpu_decoder.scala 214:12]
            skip @[rpu_decoder.scala 213:51]
          else : @[rpu_decoder.scala 228:51]
            node _T_98 = eq(io.instr_type, UInt<4>("h0b")) @[rpu_decoder.scala 215:30]
            node _T_99 = eq(io.instr_type, UInt<4>("h0c")) @[rpu_decoder.scala 216:30]
            node _T_100 = or(_T_98, _T_99) @[rpu_decoder.scala 215:48]
            node _T_101 = eq(io.instr_type, UInt<4>("h0d")) @[rpu_decoder.scala 217:30]
            node _T_102 = or(_T_100, _T_101) @[rpu_decoder.scala 216:48]
            node _T_103 = eq(io.instr_type, UInt<4>("h0e")) @[rpu_decoder.scala 218:30]
            node _T_104 = or(_T_102, _T_103) @[rpu_decoder.scala 217:48]
            node _T_105 = eq(io.instr_type, UInt<4>("h0f")) @[rpu_decoder.scala 219:30]
            node _T_106 = or(_T_104, _T_105) @[rpu_decoder.scala 218:49]
            node _T_107 = eq(io.instr_type, UInt<5>("h013")) @[rpu_decoder.scala 220:30]
            node _T_108 = or(_T_106, _T_107) @[rpu_decoder.scala 219:49]
            node _T_109 = eq(io.instr_type, UInt<5>("h014")) @[rpu_decoder.scala 221:30]
            node _T_110 = or(_T_108, _T_109) @[rpu_decoder.scala 220:50]
            node _T_111 = eq(io.instr_type, UInt<5>("h015")) @[rpu_decoder.scala 222:30]
            node _T_112 = or(_T_110, _T_111) @[rpu_decoder.scala 221:50]
            node _T_113 = eq(io.instr_type, UInt<5>("h016")) @[rpu_decoder.scala 223:30]
            node _T_114 = or(_T_112, _T_113) @[rpu_decoder.scala 222:51]
            node _T_115 = eq(io.instr_type, UInt<5>("h017")) @[rpu_decoder.scala 224:30]
            node _T_116 = or(_T_114, _T_115) @[rpu_decoder.scala 223:50]
            node _T_117 = eq(io.instr_type, UInt<5>("h018")) @[rpu_decoder.scala 225:30]
            node _T_118 = or(_T_116, _T_117) @[rpu_decoder.scala 224:49]
            node _T_119 = eq(io.instr_type, UInt<5>("h019")) @[rpu_decoder.scala 226:30]
            node _T_120 = or(_T_118, _T_119) @[rpu_decoder.scala 225:50]
            node _T_121 = eq(io.instr_type, UInt<5>("h01a")) @[rpu_decoder.scala 227:30]
            node _T_122 = or(_T_120, _T_121) @[rpu_decoder.scala 226:50]
            node _T_123 = eq(io.instr_type, UInt<5>("h01b")) @[rpu_decoder.scala 228:30]
            node _T_124 = or(_T_122, _T_123) @[rpu_decoder.scala 227:50]
            when _T_124 : @[rpu_decoder.scala 228:51]
              node _io_imm_T_10 = bits(io.ir, 31, 31) @[rpu_decoder.scala 229:33]
              node _io_imm_T_11 = bits(_io_imm_T_10, 0, 0) @[Bitwise.scala 72:15]
              node io_imm_hi_3 = mux(_io_imm_T_11, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
              node io_imm_lo_3 = bits(io.ir, 30, 20) @[rpu_decoder.scala 229:45]
              node _io_imm_T_12 = cat(io_imm_hi_3, io_imm_lo_3) @[Cat.scala 30:58]
              io.imm <= _io_imm_T_12 @[rpu_decoder.scala 229:12]
              skip @[rpu_decoder.scala 228:51]
            else : @[rpu_decoder.scala 232:49]
              node _T_125 = eq(io.instr_type, UInt<5>("h010")) @[rpu_decoder.scala 230:30]
              node _T_126 = eq(io.instr_type, UInt<5>("h011")) @[rpu_decoder.scala 231:30]
              node _T_127 = or(_T_125, _T_126) @[rpu_decoder.scala 230:48]
              node _T_128 = eq(io.instr_type, UInt<5>("h012")) @[rpu_decoder.scala 232:30]
              node _T_129 = or(_T_127, _T_128) @[rpu_decoder.scala 231:48]
              when _T_129 : @[rpu_decoder.scala 232:49]
                node _io_imm_T_13 = bits(io.ir, 31, 31) @[rpu_decoder.scala 233:33]
                node _io_imm_T_14 = bits(_io_imm_T_13, 0, 0) @[Bitwise.scala 72:15]
                node io_imm_hi_hi_2 = mux(_io_imm_T_14, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
                node io_imm_hi_lo_2 = bits(io.ir, 30, 25) @[rpu_decoder.scala 233:45]
                node io_imm_lo_4 = bits(io.ir, 11, 7) @[rpu_decoder.scala 233:60]
                node io_imm_hi_4 = cat(io_imm_hi_hi_2, io_imm_hi_lo_2) @[Cat.scala 30:58]
                node _io_imm_T_15 = cat(io_imm_hi_4, io_imm_lo_4) @[Cat.scala 30:58]
                io.imm <= _io_imm_T_15 @[rpu_decoder.scala 233:12]
                skip @[rpu_decoder.scala 232:49]
    
  module rpu_control : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr_type : UInt<6>, jump : UInt<1>, branch : UInt<1>, alu_op1_src : UInt<1>, alu_op2_src : UInt<1>, alu_op : UInt<4>, alu_result_src : UInt<2>, comp_op : UInt<3>, r2_src : UInt<1>, tg_we : UInt<1>, ti_we : UInt<1>, to : UInt<1>, addtk : UInt<1>, tkend : UInt<1>, mem_write : UInt<1>, mem_op : UInt<4>, reg_write : UInt<1>, reg_write_src : UInt<2>}
    
    node _io_jump_T = eq(io.instr_type, UInt<3>("h04")) @[rpu_control.scala 30:28]
    node _io_jump_T_1 = eq(io.instr_type, UInt<2>("h03")) @[rpu_control.scala 30:64]
    node _io_jump_T_2 = or(_io_jump_T, _io_jump_T_1) @[rpu_control.scala 30:48]
    io.jump <= _io_jump_T_2 @[rpu_control.scala 30:11]
    node _io_branch_T = eq(io.instr_type, UInt<3>("h05")) @[rpu_control.scala 31:31]
    node _io_branch_T_1 = eq(io.instr_type, UInt<3>("h06")) @[rpu_control.scala 32:31]
    node _io_branch_T_2 = or(_io_branch_T, _io_branch_T_1) @[rpu_control.scala 31:50]
    node _io_branch_T_3 = eq(io.instr_type, UInt<3>("h07")) @[rpu_control.scala 33:31]
    node _io_branch_T_4 = or(_io_branch_T_2, _io_branch_T_3) @[rpu_control.scala 32:50]
    node _io_branch_T_5 = eq(io.instr_type, UInt<4>("h08")) @[rpu_control.scala 34:31]
    node _io_branch_T_6 = or(_io_branch_T_4, _io_branch_T_5) @[rpu_control.scala 33:50]
    node _io_branch_T_7 = eq(io.instr_type, UInt<4>("h09")) @[rpu_control.scala 35:31]
    node _io_branch_T_8 = or(_io_branch_T_6, _io_branch_T_7) @[rpu_control.scala 34:50]
    node _io_branch_T_9 = eq(io.instr_type, UInt<4>("h0a")) @[rpu_control.scala 36:31]
    node _io_branch_T_10 = or(_io_branch_T_8, _io_branch_T_9) @[rpu_control.scala 35:51]
    io.branch <= _io_branch_T_10 @[rpu_control.scala 31:13]
    node _T = eq(io.instr_type, UInt<2>("h02")) @[rpu_control.scala 37:23]
    node _T_1 = eq(io.instr_type, UInt<2>("h03")) @[rpu_control.scala 38:23]
    node _T_2 = or(_T, _T_1) @[rpu_control.scala 37:44]
    node _T_3 = eq(io.instr_type, UInt<3>("h05")) @[rpu_control.scala 39:23]
    node _T_4 = or(_T_2, _T_3) @[rpu_control.scala 38:42]
    node _T_5 = eq(io.instr_type, UInt<3>("h06")) @[rpu_control.scala 40:23]
    node _T_6 = or(_T_4, _T_5) @[rpu_control.scala 39:42]
    node _T_7 = eq(io.instr_type, UInt<3>("h07")) @[rpu_control.scala 41:23]
    node _T_8 = or(_T_6, _T_7) @[rpu_control.scala 40:42]
    node _T_9 = eq(io.instr_type, UInt<4>("h08")) @[rpu_control.scala 42:23]
    node _T_10 = or(_T_8, _T_9) @[rpu_control.scala 41:42]
    node _T_11 = eq(io.instr_type, UInt<4>("h09")) @[rpu_control.scala 43:23]
    node _T_12 = or(_T_10, _T_11) @[rpu_control.scala 42:42]
    node _T_13 = eq(io.instr_type, UInt<4>("h0a")) @[rpu_control.scala 44:23]
    node _T_14 = or(_T_12, _T_13) @[rpu_control.scala 43:43]
    when _T_14 : @[rpu_control.scala 44:44]
      io.alu_op1_src <= UInt<1>("h01") @[rpu_control.scala 45:20]
      skip @[rpu_control.scala 44:44]
    else : @[rpu_control.scala 46:16]
      io.alu_op1_src <= UInt<1>("h00") @[rpu_control.scala 47:20]
      skip @[rpu_control.scala 46:16]
    node _T_15 = eq(io.instr_type, UInt<5>("h01c")) @[rpu_control.scala 49:23]
    node _T_16 = eq(io.instr_type, UInt<5>("h01d")) @[rpu_control.scala 50:23]
    node _T_17 = or(_T_15, _T_16) @[rpu_control.scala 49:42]
    node _T_18 = eq(io.instr_type, UInt<5>("h01e")) @[rpu_control.scala 51:23]
    node _T_19 = or(_T_17, _T_18) @[rpu_control.scala 50:42]
    node _T_20 = eq(io.instr_type, UInt<5>("h01f")) @[rpu_control.scala 52:23]
    node _T_21 = or(_T_19, _T_20) @[rpu_control.scala 51:42]
    node _T_22 = eq(io.instr_type, UInt<6>("h020")) @[rpu_control.scala 53:23]
    node _T_23 = or(_T_21, _T_22) @[rpu_control.scala 52:42]
    node _T_24 = eq(io.instr_type, UInt<6>("h021")) @[rpu_control.scala 54:23]
    node _T_25 = or(_T_23, _T_24) @[rpu_control.scala 53:43]
    node _T_26 = eq(io.instr_type, UInt<6>("h022")) @[rpu_control.scala 55:23]
    node _T_27 = or(_T_25, _T_26) @[rpu_control.scala 54:42]
    node _T_28 = eq(io.instr_type, UInt<6>("h023")) @[rpu_control.scala 56:23]
    node _T_29 = or(_T_27, _T_28) @[rpu_control.scala 55:42]
    node _T_30 = eq(io.instr_type, UInt<6>("h024")) @[rpu_control.scala 57:23]
    node _T_31 = or(_T_29, _T_30) @[rpu_control.scala 56:42]
    node _T_32 = eq(io.instr_type, UInt<5>("h01c")) @[rpu_control.scala 58:23]
    node _T_33 = or(_T_31, _T_32) @[rpu_control.scala 57:41]
    when _T_33 : @[rpu_control.scala 58:43]
      io.alu_op2_src <= UInt<1>("h00") @[rpu_control.scala 59:20]
      skip @[rpu_control.scala 58:43]
    else : @[rpu_control.scala 60:16]
      io.alu_op2_src <= UInt<1>("h01") @[rpu_control.scala 61:20]
      skip @[rpu_control.scala 60:16]
    io.alu_op <= UInt<1>("h00") @[rpu_control.scala 64:13]
    node _T_34 = asUInt(UInt<4>("h0b")) @[Conditional.scala 37:23]
    node _T_35 = asUInt(io.instr_type) @[Conditional.scala 37:39]
    node _T_36 = eq(_T_34, _T_35) @[Conditional.scala 37:30]
    when _T_36 : @[Conditional.scala 40:58]
      io.alu_op <= UInt<1>("h01") @[rpu_control.scala 67:17]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_37 = asUInt(UInt<4>("h0c")) @[Conditional.scala 37:23]
      node _T_38 = asUInt(io.instr_type) @[Conditional.scala 37:39]
      node _T_39 = eq(_T_37, _T_38) @[Conditional.scala 37:30]
      when _T_39 : @[Conditional.scala 39:67]
        io.alu_op <= UInt<1>("h01") @[rpu_control.scala 70:17]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_40 = asUInt(UInt<4>("h0d")) @[Conditional.scala 37:23]
        node _T_41 = asUInt(io.instr_type) @[Conditional.scala 37:39]
        node _T_42 = eq(_T_40, _T_41) @[Conditional.scala 37:30]
        when _T_42 : @[Conditional.scala 39:67]
          io.alu_op <= UInt<1>("h01") @[rpu_control.scala 73:17]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_43 = asUInt(UInt<4>("h0e")) @[Conditional.scala 37:23]
          node _T_44 = asUInt(io.instr_type) @[Conditional.scala 37:39]
          node _T_45 = eq(_T_43, _T_44) @[Conditional.scala 37:30]
          when _T_45 : @[Conditional.scala 39:67]
            io.alu_op <= UInt<1>("h01") @[rpu_control.scala 76:17]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_46 = asUInt(UInt<4>("h0f")) @[Conditional.scala 37:23]
            node _T_47 = asUInt(io.instr_type) @[Conditional.scala 37:39]
            node _T_48 = eq(_T_46, _T_47) @[Conditional.scala 37:30]
            when _T_48 : @[Conditional.scala 39:67]
              io.alu_op <= UInt<1>("h01") @[rpu_control.scala 79:17]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_49 = asUInt(UInt<5>("h010")) @[Conditional.scala 37:23]
              node _T_50 = asUInt(io.instr_type) @[Conditional.scala 37:39]
              node _T_51 = eq(_T_49, _T_50) @[Conditional.scala 37:30]
              when _T_51 : @[Conditional.scala 39:67]
                io.alu_op <= UInt<1>("h01") @[rpu_control.scala 82:17]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_52 = asUInt(UInt<5>("h011")) @[Conditional.scala 37:23]
                node _T_53 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                node _T_54 = eq(_T_52, _T_53) @[Conditional.scala 37:30]
                when _T_54 : @[Conditional.scala 39:67]
                  io.alu_op <= UInt<1>("h01") @[rpu_control.scala 85:17]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_55 = asUInt(UInt<5>("h012")) @[Conditional.scala 37:23]
                  node _T_56 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                  node _T_57 = eq(_T_55, _T_56) @[Conditional.scala 37:30]
                  when _T_57 : @[Conditional.scala 39:67]
                    io.alu_op <= UInt<1>("h01") @[rpu_control.scala 88:17]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_58 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
                    node _T_59 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                    node _T_60 = eq(_T_58, _T_59) @[Conditional.scala 37:30]
                    when _T_60 : @[Conditional.scala 39:67]
                      io.alu_op <= UInt<4>("h09") @[rpu_control.scala 91:17]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_61 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
                      node _T_62 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                      node _T_63 = eq(_T_61, _T_62) @[Conditional.scala 37:30]
                      when _T_63 : @[Conditional.scala 39:67]
                        io.alu_op <= UInt<1>("h01") @[rpu_control.scala 94:17]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_64 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
                        node _T_65 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                        node _T_66 = eq(_T_64, _T_65) @[Conditional.scala 37:30]
                        when _T_66 : @[Conditional.scala 39:67]
                          io.alu_op <= UInt<1>("h01") @[rpu_control.scala 97:17]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_67 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
                          node _T_68 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                          node _T_69 = eq(_T_67, _T_68) @[Conditional.scala 37:30]
                          when _T_69 : @[Conditional.scala 39:67]
                            io.alu_op <= UInt<1>("h01") @[rpu_control.scala 100:17]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_70 = asUInt(UInt<5>("h01c")) @[Conditional.scala 37:23]
                            node _T_71 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                            node _T_72 = eq(_T_70, _T_71) @[Conditional.scala 37:30]
                            when _T_72 : @[Conditional.scala 39:67]
                              io.alu_op <= UInt<1>("h01") @[rpu_control.scala 103:17]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_73 = asUInt(UInt<5>("h013")) @[Conditional.scala 37:23]
                              node _T_74 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                              node _T_75 = eq(_T_73, _T_74) @[Conditional.scala 37:30]
                              when _T_75 : @[Conditional.scala 39:67]
                                io.alu_op <= UInt<1>("h01") @[rpu_control.scala 106:17]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_76 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
                                node _T_77 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                node _T_78 = eq(_T_76, _T_77) @[Conditional.scala 37:30]
                                when _T_78 : @[Conditional.scala 39:67]
                                  io.alu_op <= UInt<1>("h01") @[rpu_control.scala 109:17]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_79 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
                                  node _T_80 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                  node _T_81 = eq(_T_79, _T_80) @[Conditional.scala 37:30]
                                  when _T_81 : @[Conditional.scala 39:67]
                                    io.alu_op <= UInt<1>("h01") @[rpu_control.scala 112:17]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_82 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
                                    node _T_83 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                    node _T_84 = eq(_T_82, _T_83) @[Conditional.scala 37:30]
                                    when _T_84 : @[Conditional.scala 39:67]
                                      io.alu_op <= UInt<1>("h01") @[rpu_control.scala 115:17]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_85 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
                                      node _T_86 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                      node _T_87 = eq(_T_85, _T_86) @[Conditional.scala 37:30]
                                      when _T_87 : @[Conditional.scala 39:67]
                                        io.alu_op <= UInt<1>("h01") @[rpu_control.scala 118:17]
                                        skip @[Conditional.scala 39:67]
                                      else : @[Conditional.scala 39:67]
                                        node _T_88 = asUInt(UInt<4>("h09")) @[Conditional.scala 37:23]
                                        node _T_89 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                        node _T_90 = eq(_T_88, _T_89) @[Conditional.scala 37:30]
                                        when _T_90 : @[Conditional.scala 39:67]
                                          io.alu_op <= UInt<1>("h01") @[rpu_control.scala 121:17]
                                          skip @[Conditional.scala 39:67]
                                        else : @[Conditional.scala 39:67]
                                          node _T_91 = asUInt(UInt<4>("h0a")) @[Conditional.scala 37:23]
                                          node _T_92 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                          node _T_93 = eq(_T_91, _T_92) @[Conditional.scala 37:30]
                                          when _T_93 : @[Conditional.scala 39:67]
                                            io.alu_op <= UInt<1>("h01") @[rpu_control.scala 124:17]
                                            skip @[Conditional.scala 39:67]
                                          else : @[Conditional.scala 39:67]
                                            node _T_94 = asUInt(UInt<5>("h01d")) @[Conditional.scala 37:23]
                                            node _T_95 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                            node _T_96 = eq(_T_94, _T_95) @[Conditional.scala 37:30]
                                            when _T_96 : @[Conditional.scala 39:67]
                                              io.alu_op <= UInt<2>("h02") @[rpu_control.scala 127:17]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_97 = asUInt(UInt<5>("h01f")) @[Conditional.scala 37:23]
                                              node _T_98 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                              node _T_99 = eq(_T_97, _T_98) @[Conditional.scala 37:30]
                                              when _T_99 : @[Conditional.scala 39:67]
                                                io.alu_op <= UInt<4>("h0a") @[rpu_control.scala 130:17]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_100 = asUInt(UInt<5>("h014")) @[Conditional.scala 37:23]
                                                node _T_101 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                node _T_102 = eq(_T_100, _T_101) @[Conditional.scala 37:30]
                                                when _T_102 : @[Conditional.scala 39:67]
                                                  io.alu_op <= UInt<4>("h0a") @[rpu_control.scala 133:17]
                                                  skip @[Conditional.scala 39:67]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_103 = asUInt(UInt<6>("h020")) @[Conditional.scala 37:23]
                                                  node _T_104 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                  node _T_105 = eq(_T_103, _T_104) @[Conditional.scala 37:30]
                                                  when _T_105 : @[Conditional.scala 39:67]
                                                    io.alu_op <= UInt<4>("h0b") @[rpu_control.scala 136:17]
                                                    skip @[Conditional.scala 39:67]
                                                  else : @[Conditional.scala 39:67]
                                                    node _T_106 = asUInt(UInt<5>("h015")) @[Conditional.scala 37:23]
                                                    node _T_107 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                    node _T_108 = eq(_T_106, _T_107) @[Conditional.scala 37:30]
                                                    when _T_108 : @[Conditional.scala 39:67]
                                                      io.alu_op <= UInt<4>("h0b") @[rpu_control.scala 139:17]
                                                      skip @[Conditional.scala 39:67]
                                                    else : @[Conditional.scala 39:67]
                                                      node _T_109 = asUInt(UInt<6>("h021")) @[Conditional.scala 37:23]
                                                      node _T_110 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                      node _T_111 = eq(_T_109, _T_110) @[Conditional.scala 37:30]
                                                      when _T_111 : @[Conditional.scala 39:67]
                                                        io.alu_op <= UInt<2>("h03") @[rpu_control.scala 142:17]
                                                        skip @[Conditional.scala 39:67]
                                                      else : @[Conditional.scala 39:67]
                                                        node _T_112 = asUInt(UInt<5>("h016")) @[Conditional.scala 37:23]
                                                        node _T_113 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                        node _T_114 = eq(_T_112, _T_113) @[Conditional.scala 37:30]
                                                        when _T_114 : @[Conditional.scala 39:67]
                                                          io.alu_op <= UInt<2>("h03") @[rpu_control.scala 145:17]
                                                          skip @[Conditional.scala 39:67]
                                                        else : @[Conditional.scala 39:67]
                                                          node _T_115 = asUInt(UInt<6>("h024")) @[Conditional.scala 37:23]
                                                          node _T_116 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                          node _T_117 = eq(_T_115, _T_116) @[Conditional.scala 37:30]
                                                          when _T_117 : @[Conditional.scala 39:67]
                                                            io.alu_op <= UInt<3>("h04") @[rpu_control.scala 148:17]
                                                            skip @[Conditional.scala 39:67]
                                                          else : @[Conditional.scala 39:67]
                                                            node _T_118 = asUInt(UInt<5>("h017")) @[Conditional.scala 37:23]
                                                            node _T_119 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                            node _T_120 = eq(_T_118, _T_119) @[Conditional.scala 37:30]
                                                            when _T_120 : @[Conditional.scala 39:67]
                                                              io.alu_op <= UInt<3>("h04") @[rpu_control.scala 151:17]
                                                              skip @[Conditional.scala 39:67]
                                                            else : @[Conditional.scala 39:67]
                                                              node _T_121 = asUInt(UInt<6>("h025")) @[Conditional.scala 37:23]
                                                              node _T_122 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                              node _T_123 = eq(_T_121, _T_122) @[Conditional.scala 37:30]
                                                              when _T_123 : @[Conditional.scala 39:67]
                                                                io.alu_op <= UInt<3>("h05") @[rpu_control.scala 154:17]
                                                                skip @[Conditional.scala 39:67]
                                                              else : @[Conditional.scala 39:67]
                                                                node _T_124 = asUInt(UInt<5>("h018")) @[Conditional.scala 37:23]
                                                                node _T_125 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                node _T_126 = eq(_T_124, _T_125) @[Conditional.scala 37:30]
                                                                when _T_126 : @[Conditional.scala 39:67]
                                                                  io.alu_op <= UInt<3>("h05") @[rpu_control.scala 157:17]
                                                                  skip @[Conditional.scala 39:67]
                                                                else : @[Conditional.scala 39:67]
                                                                  node _T_127 = asUInt(UInt<5>("h01e")) @[Conditional.scala 37:23]
                                                                  node _T_128 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                  node _T_129 = eq(_T_127, _T_128) @[Conditional.scala 37:30]
                                                                  when _T_129 : @[Conditional.scala 39:67]
                                                                    io.alu_op <= UInt<3>("h06") @[rpu_control.scala 160:17]
                                                                    skip @[Conditional.scala 39:67]
                                                                  else : @[Conditional.scala 39:67]
                                                                    node _T_130 = asUInt(UInt<5>("h019")) @[Conditional.scala 37:23]
                                                                    node _T_131 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                    node _T_132 = eq(_T_130, _T_131) @[Conditional.scala 37:30]
                                                                    when _T_132 : @[Conditional.scala 39:67]
                                                                      io.alu_op <= UInt<3>("h06") @[rpu_control.scala 163:17]
                                                                      skip @[Conditional.scala 39:67]
                                                                    else : @[Conditional.scala 39:67]
                                                                      node _T_133 = asUInt(UInt<6>("h022")) @[Conditional.scala 37:23]
                                                                      node _T_134 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                      node _T_135 = eq(_T_133, _T_134) @[Conditional.scala 37:30]
                                                                      when _T_135 : @[Conditional.scala 39:67]
                                                                        io.alu_op <= UInt<4>("h08") @[rpu_control.scala 166:17]
                                                                        skip @[Conditional.scala 39:67]
                                                                      else : @[Conditional.scala 39:67]
                                                                        node _T_136 = asUInt(UInt<5>("h01a")) @[Conditional.scala 37:23]
                                                                        node _T_137 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                        node _T_138 = eq(_T_136, _T_137) @[Conditional.scala 37:30]
                                                                        when _T_138 : @[Conditional.scala 39:67]
                                                                          io.alu_op <= UInt<4>("h08") @[rpu_control.scala 169:17]
                                                                          skip @[Conditional.scala 39:67]
                                                                        else : @[Conditional.scala 39:67]
                                                                          node _T_139 = asUInt(UInt<6>("h023")) @[Conditional.scala 37:23]
                                                                          node _T_140 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                          node _T_141 = eq(_T_139, _T_140) @[Conditional.scala 37:30]
                                                                          when _T_141 : @[Conditional.scala 39:67]
                                                                            io.alu_op <= UInt<3>("h07") @[rpu_control.scala 172:17]
                                                                            skip @[Conditional.scala 39:67]
                                                                          else : @[Conditional.scala 39:67]
                                                                            node _T_142 = asUInt(UInt<5>("h01b")) @[Conditional.scala 37:23]
                                                                            node _T_143 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                                                                            node _T_144 = eq(_T_142, _T_143) @[Conditional.scala 37:30]
                                                                            when _T_144 : @[Conditional.scala 39:67]
                                                                              io.alu_op <= UInt<3>("h07") @[rpu_control.scala 175:17]
                                                                              skip @[Conditional.scala 39:67]
    node _T_145 = eq(io.instr_type, UInt<6>("h029")) @[rpu_control.scala 179:23]
    when _T_145 : @[rpu_control.scala 179:45]
      io.alu_result_src <= UInt<1>("h01") @[rpu_control.scala 180:23]
      skip @[rpu_control.scala 179:45]
    else : @[rpu_control.scala 181:52]
      node _T_146 = eq(io.instr_type, UInt<6>("h028")) @[rpu_control.scala 181:30]
      when _T_146 : @[rpu_control.scala 181:52]
        io.alu_result_src <= UInt<2>("h02") @[rpu_control.scala 182:23]
        skip @[rpu_control.scala 181:52]
      else : @[rpu_control.scala 183:16]
        io.alu_result_src <= UInt<1>("h00") @[rpu_control.scala 184:23]
        skip @[rpu_control.scala 183:16]
    io.comp_op <= UInt<1>("h00") @[rpu_control.scala 187:14]
    node _T_147 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
    node _T_148 = asUInt(io.instr_type) @[Conditional.scala 37:39]
    node _T_149 = eq(_T_147, _T_148) @[Conditional.scala 37:30]
    when _T_149 : @[Conditional.scala 40:58]
      io.comp_op <= UInt<1>("h01") @[rpu_control.scala 190:18]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_150 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
      node _T_151 = asUInt(io.instr_type) @[Conditional.scala 37:39]
      node _T_152 = eq(_T_150, _T_151) @[Conditional.scala 37:30]
      when _T_152 : @[Conditional.scala 39:67]
        io.comp_op <= UInt<2>("h02") @[rpu_control.scala 193:18]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_153 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
        node _T_154 = asUInt(io.instr_type) @[Conditional.scala 37:39]
        node _T_155 = eq(_T_153, _T_154) @[Conditional.scala 37:30]
        when _T_155 : @[Conditional.scala 39:67]
          io.comp_op <= UInt<2>("h03") @[rpu_control.scala 196:18]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_156 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
          node _T_157 = asUInt(io.instr_type) @[Conditional.scala 37:39]
          node _T_158 = eq(_T_156, _T_157) @[Conditional.scala 37:30]
          when _T_158 : @[Conditional.scala 39:67]
            io.comp_op <= UInt<3>("h05") @[rpu_control.scala 199:18]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_159 = asUInt(UInt<4>("h09")) @[Conditional.scala 37:23]
            node _T_160 = asUInt(io.instr_type) @[Conditional.scala 37:39]
            node _T_161 = eq(_T_159, _T_160) @[Conditional.scala 37:30]
            when _T_161 : @[Conditional.scala 39:67]
              io.comp_op <= UInt<3>("h04") @[rpu_control.scala 202:18]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_162 = asUInt(UInt<4>("h0a")) @[Conditional.scala 37:23]
              node _T_163 = asUInt(io.instr_type) @[Conditional.scala 37:39]
              node _T_164 = eq(_T_162, _T_163) @[Conditional.scala 37:30]
              when _T_164 : @[Conditional.scala 39:67]
                io.comp_op <= UInt<3>("h06") @[rpu_control.scala 205:18]
                skip @[Conditional.scala 39:67]
    node _T_165 = eq(io.instr_type, UInt<6>("h02b")) @[rpu_control.scala 209:23]
    when _T_165 : @[rpu_control.scala 209:45]
      io.r2_src <= UInt<1>("h01") @[rpu_control.scala 210:15]
      skip @[rpu_control.scala 209:45]
    else : @[rpu_control.scala 211:16]
      io.r2_src <= UInt<1>("h00") @[rpu_control.scala 212:15]
      skip @[rpu_control.scala 211:16]
    node _io_tg_we_T = eq(io.instr_type, UInt<6>("h026")) @[rpu_control.scala 214:29]
    io.tg_we <= _io_tg_we_T @[rpu_control.scala 214:12]
    node _io_ti_we_T = eq(io.instr_type, UInt<6>("h027")) @[rpu_control.scala 215:29]
    io.ti_we <= _io_ti_we_T @[rpu_control.scala 215:12]
    node _io_to_T = eq(io.instr_type, UInt<6>("h02a")) @[rpu_control.scala 216:26]
    node _io_to_T_1 = eq(io.instr_type, UInt<6>("h02b")) @[rpu_control.scala 217:26]
    node _io_to_T_2 = or(_io_to_T, _io_to_T_1) @[rpu_control.scala 216:47]
    node _io_to_T_3 = eq(io.instr_type, UInt<6>("h02c")) @[rpu_control.scala 218:26]
    node _io_to_T_4 = or(_io_to_T_2, _io_to_T_3) @[rpu_control.scala 217:47]
    io.to <= _io_to_T_4 @[rpu_control.scala 216:9]
    node _io_addtk_T = eq(io.instr_type, UInt<6>("h02e")) @[rpu_control.scala 219:29]
    io.addtk <= _io_addtk_T @[rpu_control.scala 219:12]
    node _io_tkend_T = eq(io.instr_type, UInt<6>("h02d")) @[rpu_control.scala 220:29]
    io.tkend <= _io_tkend_T @[rpu_control.scala 220:12]
    node _io_mem_write_T = eq(io.instr_type, UInt<5>("h010")) @[rpu_control.scala 221:33]
    node _io_mem_write_T_1 = eq(io.instr_type, UInt<5>("h011")) @[rpu_control.scala 222:33]
    node _io_mem_write_T_2 = or(_io_mem_write_T, _io_mem_write_T_1) @[rpu_control.scala 221:51]
    node _io_mem_write_T_3 = eq(io.instr_type, UInt<5>("h012")) @[rpu_control.scala 223:33]
    node _io_mem_write_T_4 = or(_io_mem_write_T_2, _io_mem_write_T_3) @[rpu_control.scala 222:51]
    node _io_mem_write_T_5 = eq(io.instr_type, UInt<6>("h02b")) @[rpu_control.scala 224:33]
    node _io_mem_write_T_6 = or(_io_mem_write_T_4, _io_mem_write_T_5) @[rpu_control.scala 223:51]
    io.mem_write <= _io_mem_write_T_6 @[rpu_control.scala 221:16]
    io.mem_op <= UInt<1>("h00") @[rpu_control.scala 225:13]
    node _T_166 = asUInt(UInt<5>("h010")) @[Conditional.scala 37:23]
    node _T_167 = asUInt(io.instr_type) @[Conditional.scala 37:39]
    node _T_168 = eq(_T_166, _T_167) @[Conditional.scala 37:30]
    when _T_168 : @[Conditional.scala 40:58]
      io.mem_op <= UInt<3>("h06") @[rpu_control.scala 228:17]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_169 = asUInt(UInt<5>("h011")) @[Conditional.scala 37:23]
      node _T_170 = asUInt(io.instr_type) @[Conditional.scala 37:39]
      node _T_171 = eq(_T_169, _T_170) @[Conditional.scala 37:30]
      when _T_171 : @[Conditional.scala 39:67]
        io.mem_op <= UInt<3>("h07") @[rpu_control.scala 231:17]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_172 = asUInt(UInt<5>("h012")) @[Conditional.scala 37:23]
        node _T_173 = asUInt(io.instr_type) @[Conditional.scala 37:39]
        node _T_174 = eq(_T_172, _T_173) @[Conditional.scala 37:30]
        when _T_174 : @[Conditional.scala 39:67]
          io.mem_op <= UInt<4>("h08") @[rpu_control.scala 234:17]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_175 = asUInt(UInt<6>("h02b")) @[Conditional.scala 37:23]
          node _T_176 = asUInt(io.instr_type) @[Conditional.scala 37:39]
          node _T_177 = eq(_T_175, _T_176) @[Conditional.scala 37:30]
          when _T_177 : @[Conditional.scala 39:67]
            io.mem_op <= UInt<4>("h08") @[rpu_control.scala 237:17]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_178 = asUInt(UInt<4>("h0b")) @[Conditional.scala 37:23]
            node _T_179 = asUInt(io.instr_type) @[Conditional.scala 37:39]
            node _T_180 = eq(_T_178, _T_179) @[Conditional.scala 37:30]
            when _T_180 : @[Conditional.scala 39:67]
              io.mem_op <= UInt<1>("h01") @[rpu_control.scala 240:17]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_181 = asUInt(UInt<4>("h0e")) @[Conditional.scala 37:23]
              node _T_182 = asUInt(io.instr_type) @[Conditional.scala 37:39]
              node _T_183 = eq(_T_181, _T_182) @[Conditional.scala 37:30]
              when _T_183 : @[Conditional.scala 39:67]
                io.mem_op <= UInt<3>("h04") @[rpu_control.scala 243:17]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_184 = asUInt(UInt<4>("h0c")) @[Conditional.scala 37:23]
                node _T_185 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                node _T_186 = eq(_T_184, _T_185) @[Conditional.scala 37:30]
                when _T_186 : @[Conditional.scala 39:67]
                  io.mem_op <= UInt<2>("h02") @[rpu_control.scala 246:17]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_187 = asUInt(UInt<4>("h0f")) @[Conditional.scala 37:23]
                  node _T_188 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                  node _T_189 = eq(_T_187, _T_188) @[Conditional.scala 37:30]
                  when _T_189 : @[Conditional.scala 39:67]
                    io.mem_op <= UInt<3>("h05") @[rpu_control.scala 249:17]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_190 = asUInt(UInt<4>("h0d")) @[Conditional.scala 37:23]
                    node _T_191 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                    node _T_192 = eq(_T_190, _T_191) @[Conditional.scala 37:30]
                    when _T_192 : @[Conditional.scala 39:67]
                      io.mem_op <= UInt<2>("h03") @[rpu_control.scala 252:17]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_193 = asUInt(UInt<6>("h02a")) @[Conditional.scala 37:23]
                      node _T_194 = asUInt(io.instr_type) @[Conditional.scala 37:39]
                      node _T_195 = eq(_T_193, _T_194) @[Conditional.scala 37:30]
                      when _T_195 : @[Conditional.scala 39:67]
                        io.mem_op <= UInt<2>("h03") @[rpu_control.scala 255:17]
                        skip @[Conditional.scala 39:67]
    node _io_reg_write_T = eq(io.instr_type, UInt<1>("h01")) @[rpu_control.scala 258:33]
    node _io_reg_write_T_1 = eq(io.instr_type, UInt<2>("h02")) @[rpu_control.scala 259:33]
    node _io_reg_write_T_2 = or(_io_reg_write_T, _io_reg_write_T_1) @[rpu_control.scala 258:52]
    node _io_reg_write_T_3 = eq(io.instr_type, UInt<5>("h013")) @[rpu_control.scala 260:33]
    node _io_reg_write_T_4 = or(_io_reg_write_T_2, _io_reg_write_T_3) @[rpu_control.scala 259:54]
    node _io_reg_write_T_5 = eq(io.instr_type, UInt<5>("h014")) @[rpu_control.scala 261:33]
    node _io_reg_write_T_6 = or(_io_reg_write_T_4, _io_reg_write_T_5) @[rpu_control.scala 260:53]
    node _io_reg_write_T_7 = eq(io.instr_type, UInt<6>("h020")) @[rpu_control.scala 262:33]
    node _io_reg_write_T_8 = or(_io_reg_write_T_6, _io_reg_write_T_7) @[rpu_control.scala 261:53]
    node _io_reg_write_T_9 = eq(io.instr_type, UInt<5>("h016")) @[rpu_control.scala 263:33]
    node _io_reg_write_T_10 = or(_io_reg_write_T_8, _io_reg_write_T_9) @[rpu_control.scala 262:53]
    node _io_reg_write_T_11 = eq(io.instr_type, UInt<5>("h017")) @[rpu_control.scala 264:33]
    node _io_reg_write_T_12 = or(_io_reg_write_T_10, _io_reg_write_T_11) @[rpu_control.scala 263:53]
    node _io_reg_write_T_13 = eq(io.instr_type, UInt<5>("h018")) @[rpu_control.scala 265:33]
    node _io_reg_write_T_14 = or(_io_reg_write_T_12, _io_reg_write_T_13) @[rpu_control.scala 264:52]
    node _io_reg_write_T_15 = eq(io.instr_type, UInt<5>("h019")) @[rpu_control.scala 266:33]
    node _io_reg_write_T_16 = or(_io_reg_write_T_14, _io_reg_write_T_15) @[rpu_control.scala 265:53]
    node _io_reg_write_T_17 = eq(io.instr_type, UInt<5>("h01a")) @[rpu_control.scala 267:33]
    node _io_reg_write_T_18 = or(_io_reg_write_T_16, _io_reg_write_T_17) @[rpu_control.scala 266:53]
    node _io_reg_write_T_19 = eq(io.instr_type, UInt<5>("h01b")) @[rpu_control.scala 268:33]
    node _io_reg_write_T_20 = or(_io_reg_write_T_18, _io_reg_write_T_19) @[rpu_control.scala 267:53]
    node _io_reg_write_T_21 = eq(io.instr_type, UInt<5>("h01c")) @[rpu_control.scala 269:33]
    node _io_reg_write_T_22 = or(_io_reg_write_T_20, _io_reg_write_T_21) @[rpu_control.scala 268:53]
    node _io_reg_write_T_23 = eq(io.instr_type, UInt<5>("h01d")) @[rpu_control.scala 270:33]
    node _io_reg_write_T_24 = or(_io_reg_write_T_22, _io_reg_write_T_23) @[rpu_control.scala 269:52]
    node _io_reg_write_T_25 = eq(io.instr_type, UInt<5>("h01e")) @[rpu_control.scala 271:33]
    node _io_reg_write_T_26 = or(_io_reg_write_T_24, _io_reg_write_T_25) @[rpu_control.scala 270:52]
    node _io_reg_write_T_27 = eq(io.instr_type, UInt<5>("h01f")) @[rpu_control.scala 272:33]
    node _io_reg_write_T_28 = or(_io_reg_write_T_26, _io_reg_write_T_27) @[rpu_control.scala 271:52]
    node _io_reg_write_T_29 = eq(io.instr_type, UInt<6>("h020")) @[rpu_control.scala 273:33]
    node _io_reg_write_T_30 = or(_io_reg_write_T_28, _io_reg_write_T_29) @[rpu_control.scala 272:52]
    node _io_reg_write_T_31 = eq(io.instr_type, UInt<6>("h021")) @[rpu_control.scala 274:33]
    node _io_reg_write_T_32 = or(_io_reg_write_T_30, _io_reg_write_T_31) @[rpu_control.scala 273:53]
    node _io_reg_write_T_33 = eq(io.instr_type, UInt<6>("h022")) @[rpu_control.scala 275:33]
    node _io_reg_write_T_34 = or(_io_reg_write_T_32, _io_reg_write_T_33) @[rpu_control.scala 274:52]
    node _io_reg_write_T_35 = eq(io.instr_type, UInt<6>("h023")) @[rpu_control.scala 276:33]
    node _io_reg_write_T_36 = or(_io_reg_write_T_34, _io_reg_write_T_35) @[rpu_control.scala 275:52]
    node _io_reg_write_T_37 = eq(io.instr_type, UInt<6>("h024")) @[rpu_control.scala 277:33]
    node _io_reg_write_T_38 = or(_io_reg_write_T_36, _io_reg_write_T_37) @[rpu_control.scala 276:52]
    node _io_reg_write_T_39 = eq(io.instr_type, UInt<6>("h025")) @[rpu_control.scala 278:33]
    node _io_reg_write_T_40 = or(_io_reg_write_T_38, _io_reg_write_T_39) @[rpu_control.scala 277:51]
    node _io_reg_write_T_41 = eq(io.instr_type, UInt<4>("h0b")) @[rpu_control.scala 279:33]
    node _io_reg_write_T_42 = or(_io_reg_write_T_40, _io_reg_write_T_41) @[rpu_control.scala 278:52]
    node _io_reg_write_T_43 = eq(io.instr_type, UInt<4>("h0c")) @[rpu_control.scala 280:33]
    node _io_reg_write_T_44 = or(_io_reg_write_T_42, _io_reg_write_T_43) @[rpu_control.scala 279:51]
    node _io_reg_write_T_45 = eq(io.instr_type, UInt<4>("h0d")) @[rpu_control.scala 281:33]
    node _io_reg_write_T_46 = or(_io_reg_write_T_44, _io_reg_write_T_45) @[rpu_control.scala 280:51]
    node _io_reg_write_T_47 = eq(io.instr_type, UInt<4>("h0e")) @[rpu_control.scala 282:33]
    node _io_reg_write_T_48 = or(_io_reg_write_T_46, _io_reg_write_T_47) @[rpu_control.scala 281:51]
    node _io_reg_write_T_49 = eq(io.instr_type, UInt<4>("h0f")) @[rpu_control.scala 283:33]
    node _io_reg_write_T_50 = or(_io_reg_write_T_48, _io_reg_write_T_49) @[rpu_control.scala 282:52]
    node _io_reg_write_T_51 = eq(io.instr_type, UInt<3>("h04")) @[rpu_control.scala 284:33]
    node _io_reg_write_T_52 = or(_io_reg_write_T_50, _io_reg_write_T_51) @[rpu_control.scala 283:52]
    node _io_reg_write_T_53 = eq(io.instr_type, UInt<2>("h03")) @[rpu_control.scala 285:33]
    node _io_reg_write_T_54 = or(_io_reg_write_T_52, _io_reg_write_T_53) @[rpu_control.scala 284:53]
    node _io_reg_write_T_55 = eq(io.instr_type, UInt<6>("h028")) @[rpu_control.scala 286:33]
    node _io_reg_write_T_56 = or(_io_reg_write_T_54, _io_reg_write_T_55) @[rpu_control.scala 285:52]
    node _io_reg_write_T_57 = eq(io.instr_type, UInt<6>("h029")) @[rpu_control.scala 287:33]
    node _io_reg_write_T_58 = or(_io_reg_write_T_56, _io_reg_write_T_57) @[rpu_control.scala 286:54]
    node _io_reg_write_T_59 = eq(io.instr_type, UInt<6>("h02a")) @[rpu_control.scala 288:33]
    node _io_reg_write_T_60 = or(_io_reg_write_T_58, _io_reg_write_T_59) @[rpu_control.scala 287:54]
    io.reg_write <= _io_reg_write_T_60 @[rpu_control.scala 258:16]
    node _T_196 = eq(io.instr_type, UInt<4>("h0b")) @[rpu_control.scala 289:23]
    node _T_197 = eq(io.instr_type, UInt<4>("h0c")) @[rpu_control.scala 290:23]
    node _T_198 = or(_T_196, _T_197) @[rpu_control.scala 289:41]
    node _T_199 = eq(io.instr_type, UInt<4>("h0d")) @[rpu_control.scala 291:23]
    node _T_200 = or(_T_198, _T_199) @[rpu_control.scala 290:41]
    node _T_201 = eq(io.instr_type, UInt<4>("h0e")) @[rpu_control.scala 292:23]
    node _T_202 = or(_T_200, _T_201) @[rpu_control.scala 291:41]
    node _T_203 = eq(io.instr_type, UInt<4>("h0f")) @[rpu_control.scala 293:23]
    node _T_204 = or(_T_202, _T_203) @[rpu_control.scala 292:42]
    node _T_205 = eq(io.instr_type, UInt<6>("h02a")) @[rpu_control.scala 294:23]
    node _T_206 = or(_T_204, _T_205) @[rpu_control.scala 293:42]
    when _T_206 : @[rpu_control.scala 294:45]
      io.reg_write_src <= UInt<1>("h00") @[rpu_control.scala 295:22]
      skip @[rpu_control.scala 294:45]
    else : @[rpu_control.scala 297:51]
      node _T_207 = eq(io.instr_type, UInt<3>("h04")) @[rpu_control.scala 296:30]
      node _T_208 = eq(io.instr_type, UInt<2>("h03")) @[rpu_control.scala 297:31]
      node _T_209 = or(_T_207, _T_208) @[rpu_control.scala 296:50]
      when _T_209 : @[rpu_control.scala 297:51]
        io.reg_write_src <= UInt<2>("h02") @[rpu_control.scala 298:22]
        skip @[rpu_control.scala 297:51]
      else : @[rpu_control.scala 299:16]
        io.reg_write_src <= UInt<1>("h01") @[rpu_control.scala 300:22]
        skip @[rpu_control.scala 299:16]
    
  module rpu_alu : 
    input clock : Clock
    input reset : Reset
    output io : {flip op_a : UInt<32>, flip op_b : UInt<32>, flip operation : UInt<4>, result : UInt<32>}
    
    io.result <= UInt<1>("h00") @[rpu_alu.scala 14:13]
    node _T = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
    node _T_1 = asUInt(io.operation) @[Conditional.scala 37:39]
    node _T_2 = eq(_T, _T_1) @[Conditional.scala 37:30]
    when _T_2 : @[Conditional.scala 40:58]
      node _io_result_T = add(io.op_a, io.op_b) @[rpu_alu.scala 17:28]
      node _io_result_T_1 = tail(_io_result_T, 1) @[rpu_alu.scala 17:28]
      io.result <= _io_result_T_1 @[rpu_alu.scala 17:17]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
      node _T_4 = asUInt(io.operation) @[Conditional.scala 37:39]
      node _T_5 = eq(_T_3, _T_4) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        node _io_result_T_2 = sub(io.op_a, io.op_b) @[rpu_alu.scala 20:28]
        node _io_result_T_3 = tail(_io_result_T_2, 1) @[rpu_alu.scala 20:28]
        io.result <= _io_result_T_3 @[rpu_alu.scala 20:17]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
        node _T_7 = asUInt(io.operation) @[Conditional.scala 37:39]
        node _T_8 = eq(_T_6, _T_7) @[Conditional.scala 37:30]
        when _T_8 : @[Conditional.scala 39:67]
          node _io_result_T_4 = and(io.op_a, io.op_b) @[rpu_alu.scala 23:28]
          io.result <= _io_result_T_4 @[rpu_alu.scala 23:17]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
          node _T_10 = asUInt(io.operation) @[Conditional.scala 37:39]
          node _T_11 = eq(_T_9, _T_10) @[Conditional.scala 37:30]
          when _T_11 : @[Conditional.scala 39:67]
            node _io_result_T_5 = or(io.op_a, io.op_b) @[rpu_alu.scala 26:28]
            io.result <= _io_result_T_5 @[rpu_alu.scala 26:17]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_12 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
            node _T_13 = asUInt(io.operation) @[Conditional.scala 37:39]
            node _T_14 = eq(_T_12, _T_13) @[Conditional.scala 37:30]
            when _T_14 : @[Conditional.scala 39:67]
              node _io_result_T_6 = xor(io.op_a, io.op_b) @[rpu_alu.scala 29:28]
              io.result <= _io_result_T_6 @[rpu_alu.scala 29:17]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_15 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
              node _T_16 = asUInt(io.operation) @[Conditional.scala 37:39]
              node _T_17 = eq(_T_15, _T_16) @[Conditional.scala 37:30]
              when _T_17 : @[Conditional.scala 39:67]
                node _io_result_T_7 = bits(io.op_b, 4, 0) @[rpu_alu.scala 32:38]
                node _io_result_T_8 = dshl(io.op_a, _io_result_T_7) @[rpu_alu.scala 32:28]
                io.result <= _io_result_T_8 @[rpu_alu.scala 32:17]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_18 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
                node _T_19 = asUInt(io.operation) @[Conditional.scala 37:39]
                node _T_20 = eq(_T_18, _T_19) @[Conditional.scala 37:30]
                when _T_20 : @[Conditional.scala 39:67]
                  node _io_result_T_9 = asSInt(io.op_a) @[rpu_alu.scala 35:29]
                  node _io_result_T_10 = bits(io.op_b, 4, 0) @[rpu_alu.scala 35:46]
                  node _io_result_T_11 = dshr(_io_result_T_9, _io_result_T_10) @[rpu_alu.scala 35:36]
                  node _io_result_T_12 = asUInt(_io_result_T_11) @[rpu_alu.scala 35:54]
                  io.result <= _io_result_T_12 @[rpu_alu.scala 35:17]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_21 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
                  node _T_22 = asUInt(io.operation) @[Conditional.scala 37:39]
                  node _T_23 = eq(_T_21, _T_22) @[Conditional.scala 37:30]
                  when _T_23 : @[Conditional.scala 39:67]
                    node _io_result_T_13 = bits(io.op_b, 4, 0) @[rpu_alu.scala 38:38]
                    node _io_result_T_14 = dshr(io.op_a, _io_result_T_13) @[rpu_alu.scala 38:28]
                    io.result <= _io_result_T_14 @[rpu_alu.scala 38:17]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_24 = asUInt(UInt<4>("h09")) @[Conditional.scala 37:23]
                    node _T_25 = asUInt(io.operation) @[Conditional.scala 37:39]
                    node _T_26 = eq(_T_24, _T_25) @[Conditional.scala 37:30]
                    when _T_26 : @[Conditional.scala 39:67]
                      io.result <= io.op_b @[rpu_alu.scala 41:17]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_27 = asUInt(UInt<4>("h0a")) @[Conditional.scala 37:23]
                      node _T_28 = asUInt(io.operation) @[Conditional.scala 37:39]
                      node _T_29 = eq(_T_27, _T_28) @[Conditional.scala 37:30]
                      when _T_29 : @[Conditional.scala 39:67]
                        node _io_result_T_15 = asSInt(io.op_a) @[rpu_alu.scala 44:28]
                        node _io_result_T_16 = asSInt(io.op_b) @[rpu_alu.scala 44:45]
                        node _io_result_T_17 = lt(_io_result_T_15, _io_result_T_16) @[rpu_alu.scala 44:35]
                        io.result <= _io_result_T_17 @[rpu_alu.scala 44:17]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_30 = asUInt(UInt<4>("h0b")) @[Conditional.scala 37:23]
                        node _T_31 = asUInt(io.operation) @[Conditional.scala 37:39]
                        node _T_32 = eq(_T_30, _T_31) @[Conditional.scala 37:30]
                        when _T_32 : @[Conditional.scala 39:67]
                          node _io_result_T_18 = lt(io.op_a, io.op_b) @[rpu_alu.scala 47:28]
                          io.result <= _io_result_T_18 @[rpu_alu.scala 47:17]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_33 = asUInt(UInt<1>("h00")) @[Conditional.scala 37:23]
                          node _T_34 = asUInt(io.operation) @[Conditional.scala 37:39]
                          node _T_35 = eq(_T_33, _T_34) @[Conditional.scala 37:30]
                          when _T_35 : @[Conditional.scala 39:67]
                            io.result <= UInt<32>("h0deadbeef") @[rpu_alu.scala 50:17]
                            skip @[Conditional.scala 39:67]
    
  module rpu_comp : 
    input clock : Clock
    input reset : Reset
    output io : {flip comp_op : UInt<3>, flip op_a : UInt<32>, flip op_b : UInt<32>, result : UInt<1>}
    
    io.result <= UInt<1>("h00") @[rpu_alu.scala 63:13]
    node _T = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
    node _T_1 = asUInt(io.comp_op) @[Conditional.scala 37:39]
    node _T_2 = eq(_T, _T_1) @[Conditional.scala 37:30]
    when _T_2 : @[Conditional.scala 40:58]
      node _io_result_T = eq(io.op_a, io.op_b) @[rpu_alu.scala 66:28]
      io.result <= _io_result_T @[rpu_alu.scala 66:17]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
      node _T_4 = asUInt(io.comp_op) @[Conditional.scala 37:39]
      node _T_5 = eq(_T_3, _T_4) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        node _io_result_T_1 = neq(io.op_a, io.op_b) @[rpu_alu.scala 69:28]
        io.result <= _io_result_T_1 @[rpu_alu.scala 69:17]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
        node _T_7 = asUInt(io.comp_op) @[Conditional.scala 37:39]
        node _T_8 = eq(_T_6, _T_7) @[Conditional.scala 37:30]
        when _T_8 : @[Conditional.scala 39:67]
          node _io_result_T_2 = asSInt(io.op_a) @[rpu_alu.scala 72:28]
          node _io_result_T_3 = asSInt(io.op_b) @[rpu_alu.scala 72:45]
          node _io_result_T_4 = lt(_io_result_T_2, _io_result_T_3) @[rpu_alu.scala 72:35]
          io.result <= _io_result_T_4 @[rpu_alu.scala 72:17]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
          node _T_10 = asUInt(io.comp_op) @[Conditional.scala 37:39]
          node _T_11 = eq(_T_9, _T_10) @[Conditional.scala 37:30]
          when _T_11 : @[Conditional.scala 39:67]
            node _io_result_T_5 = lt(io.op_a, io.op_b) @[rpu_alu.scala 75:28]
            io.result <= _io_result_T_5 @[rpu_alu.scala 75:17]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_12 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
            node _T_13 = asUInt(io.comp_op) @[Conditional.scala 37:39]
            node _T_14 = eq(_T_12, _T_13) @[Conditional.scala 37:30]
            when _T_14 : @[Conditional.scala 39:67]
              node _io_result_T_6 = asSInt(io.op_a) @[rpu_alu.scala 78:28]
              node _io_result_T_7 = asSInt(io.op_b) @[rpu_alu.scala 78:46]
              node _io_result_T_8 = geq(_io_result_T_6, _io_result_T_7) @[rpu_alu.scala 78:35]
              io.result <= _io_result_T_8 @[rpu_alu.scala 78:17]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_15 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
              node _T_16 = asUInt(io.comp_op) @[Conditional.scala 37:39]
              node _T_17 = eq(_T_15, _T_16) @[Conditional.scala 37:30]
              when _T_17 : @[Conditional.scala 39:67]
                node _io_result_T_9 = geq(io.op_a, io.op_b) @[rpu_alu.scala 81:28]
                io.result <= _io_result_T_9 @[rpu_alu.scala 81:17]
                skip @[Conditional.scala 39:67]
    
  module rpu_time_unit : 
    input clock : Clock
    input reset : Reset
    output io : {flip std_clk : UInt<1>, flip ti_we : UInt<1>, flip ti_wdata : UInt<32>, flip tg_we : UInt<1>, flip tg_wdata : UInt<32>, ti : UInt<32>}
    
    reg tick : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[rpu_time_unit.scala 20:21]
    node _T = eq(io.std_clk, UInt<1>("h01")) @[rpu_time_unit.scala 21:20]
    node _T_1 = eq(tick, UInt<1>("h00")) @[rpu_time_unit.scala 21:39]
    node _T_2 = and(_T, _T_1) @[rpu_time_unit.scala 21:31]
    when _T_2 : @[rpu_time_unit.scala 21:52]
      tick <= UInt<1>("h01") @[rpu_time_unit.scala 22:10]
      skip @[rpu_time_unit.scala 21:52]
    else : @[rpu_time_unit.scala 23:40]
      node _T_3 = eq(io.std_clk, UInt<1>("h00")) @[rpu_time_unit.scala 23:27]
      when _T_3 : @[rpu_time_unit.scala 23:40]
        tick <= UInt<1>("h00") @[rpu_time_unit.scala 24:10]
        skip @[rpu_time_unit.scala 23:40]
      else : @[rpu_time_unit.scala 25:16]
        tick <= tick @[rpu_time_unit.scala 26:10]
        skip @[rpu_time_unit.scala 25:16]
    reg ti : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[rpu_time_unit.scala 29:19]
    reg tg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[rpu_time_unit.scala 30:19]
    reg cnt : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[rpu_time_unit.scala 31:20]
    when tick : @[rpu_time_unit.scala 33:15]
      node _cnt_T = add(cnt, UInt<1>("h01")) @[rpu_time_unit.scala 34:16]
      node _cnt_T_1 = tail(_cnt_T, 1) @[rpu_time_unit.scala 34:16]
      cnt <= _cnt_T_1 @[rpu_time_unit.scala 34:9]
      tick <= UInt<1>("h00") @[rpu_time_unit.scala 35:10]
      skip @[rpu_time_unit.scala 33:15]
    else : @[rpu_time_unit.scala 36:16]
      cnt <= cnt @[rpu_time_unit.scala 37:9]
      skip @[rpu_time_unit.scala 36:16]
    when io.ti_we : @[rpu_time_unit.scala 40:19]
      ti <= io.ti_wdata @[rpu_time_unit.scala 41:8]
      skip @[rpu_time_unit.scala 40:19]
    else : @[rpu_time_unit.scala 42:28]
      node _T_4 = eq(cnt, tg) @[rpu_time_unit.scala 42:20]
      when _T_4 : @[rpu_time_unit.scala 42:28]
        node _ti_T = add(ti, UInt<1>("h01")) @[rpu_time_unit.scala 43:14]
        node _ti_T_1 = tail(_ti_T, 1) @[rpu_time_unit.scala 43:14]
        ti <= _ti_T_1 @[rpu_time_unit.scala 43:8]
        skip @[rpu_time_unit.scala 42:28]
      else : @[rpu_time_unit.scala 44:16]
        ti <= ti @[rpu_time_unit.scala 45:8]
        skip @[rpu_time_unit.scala 44:16]
    when io.tg_we : @[rpu_time_unit.scala 48:19]
      tg <= io.tg_wdata @[rpu_time_unit.scala 49:8]
      skip @[rpu_time_unit.scala 48:19]
    else : @[rpu_time_unit.scala 50:16]
      tg <= tg @[rpu_time_unit.scala 51:8]
      skip @[rpu_time_unit.scala 50:16]
    io.ti <= ti @[rpu_time_unit.scala 54:9]
    
  module rpu_core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip std_clk : UInt<1>, flip boot_addr : UInt<32>[4], instr_addr : UInt<32>, flip instr_data : UInt<32>, data_we : UInt<1>, data_be : UInt<4>, data_addr : UInt<32>, data_wdata : UInt<32>, flip data_rdata : UInt<32>}
    
    inst tc of rpu_thread_control @[rpu_core.scala 98:18]
    tc.clock <= clock
    tc.reset <= reset
    inst pcg of rpu_pc_group @[rpu_core.scala 100:19]
    pcg.clock <= clock
    pcg.reset <= reset
    inst regg of rpu_register_file_group @[rpu_core.scala 102:20]
    regg.clock <= clock
    regg.reset <= reset
    inst decoder of rpu_decoder @[rpu_core.scala 104:23]
    decoder.clock <= clock
    decoder.reset <= reset
    inst control of rpu_control @[rpu_core.scala 106:23]
    control.clock <= clock
    control.reset <= reset
    inst alu of rpu_alu @[rpu_core.scala 108:19]
    alu.clock <= clock
    alu.reset <= reset
    inst comp of rpu_comp @[rpu_core.scala 110:20]
    comp.clock <= clock
    comp.reset <= reset
    inst tu of rpu_time_unit @[rpu_core.scala 112:18]
    tu.clock <= clock
    tu.reset <= reset
    wire ifid_stage_reset : {valid : UInt<1>, pc : UInt<32>, npc : UInt<32>, ir : UInt<32>} @[rpu_core.scala 115:30]
    ifid_stage_reset.valid <= UInt<1>("h00") @[rpu_core.scala 116:26]
    ifid_stage_reset.pc <= UInt<1>("h00") @[rpu_core.scala 117:23]
    ifid_stage_reset.npc <= UInt<1>("h00") @[rpu_core.scala 118:24]
    ifid_stage_reset.ir <= UInt<1>("h00") @[rpu_core.scala 119:23]
    reg ifid_stage_regs : {valid : UInt<1>, pc : UInt<32>, npc : UInt<32>, ir : UInt<32>}, clock with : (reset => (reset, ifid_stage_reset)) @[rpu_core.scala 120:32]
    wire idex_stage_reset : {valid : UInt<1>, pc : UInt<32>, npc : UInt<32>, r1 : UInt<32>, r2 : UInt<32>, r3 : UInt<32>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, mem_write : UInt<1>, mem_op : UInt<4>, jump : UInt<1>, branch : UInt<1>, alu_op1_src : UInt<1>, alu_op2_src : UInt<1>, alu_op : UInt<4>, comp_op : UInt<3>, alu_result_src : UInt<2>, r2_src : UInt<1>, tg_we : UInt<1>, ti_we : UInt<1>, to : UInt<1>, addtk : UInt<1>, tkend : UInt<1>} @[rpu_core.scala 123:30]
    idex_stage_reset.valid <= UInt<1>("h00") @[rpu_core.scala 124:26]
    idex_stage_reset.pc <= UInt<1>("h00") @[rpu_core.scala 125:23]
    idex_stage_reset.npc <= UInt<1>("h00") @[rpu_core.scala 126:24]
    idex_stage_reset.r1 <= UInt<1>("h00") @[rpu_core.scala 127:23]
    idex_stage_reset.r2 <= UInt<1>("h00") @[rpu_core.scala 128:23]
    idex_stage_reset.r3 <= UInt<1>("h00") @[rpu_core.scala 129:23]
    idex_stage_reset.imm <= UInt<1>("h00") @[rpu_core.scala 130:24]
    idex_stage_reset.rs1 <= UInt<1>("h00") @[rpu_core.scala 131:24]
    idex_stage_reset.rs2 <= UInt<1>("h00") @[rpu_core.scala 132:24]
    idex_stage_reset.rs3 <= UInt<1>("h00") @[rpu_core.scala 133:24]
    idex_stage_reset.reg_write <= UInt<1>("h00") @[rpu_core.scala 134:30]
    idex_stage_reset.reg_write_src <= UInt<1>("h01") @[rpu_core.scala 135:34]
    idex_stage_reset.reg_write_addr <= UInt<1>("h00") @[rpu_core.scala 136:35]
    idex_stage_reset.mem_write <= UInt<1>("h00") @[rpu_core.scala 137:30]
    idex_stage_reset.mem_op <= UInt<1>("h00") @[rpu_core.scala 138:27]
    idex_stage_reset.jump <= UInt<1>("h00") @[rpu_core.scala 139:25]
    idex_stage_reset.branch <= UInt<1>("h00") @[rpu_core.scala 140:27]
    idex_stage_reset.alu_op <= UInt<1>("h00") @[rpu_core.scala 141:27]
    idex_stage_reset.alu_op1_src <= UInt<1>("h00") @[rpu_core.scala 142:32]
    idex_stage_reset.alu_op2_src <= UInt<1>("h00") @[rpu_core.scala 143:32]
    idex_stage_reset.comp_op <= UInt<1>("h00") @[rpu_core.scala 144:28]
    idex_stage_reset.alu_result_src <= UInt<1>("h00") @[rpu_core.scala 145:35]
    idex_stage_reset.r2_src <= UInt<1>("h00") @[rpu_core.scala 146:27]
    idex_stage_reset.tg_we <= UInt<1>("h00") @[rpu_core.scala 147:26]
    idex_stage_reset.ti_we <= UInt<1>("h00") @[rpu_core.scala 148:26]
    idex_stage_reset.to <= UInt<1>("h00") @[rpu_core.scala 149:23]
    idex_stage_reset.addtk <= UInt<1>("h00") @[rpu_core.scala 150:26]
    idex_stage_reset.tkend <= UInt<1>("h00") @[rpu_core.scala 151:26]
    reg idex_stage_regs : {valid : UInt<1>, pc : UInt<32>, npc : UInt<32>, r1 : UInt<32>, r2 : UInt<32>, r3 : UInt<32>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, mem_write : UInt<1>, mem_op : UInt<4>, jump : UInt<1>, branch : UInt<1>, alu_op1_src : UInt<1>, alu_op2_src : UInt<1>, alu_op : UInt<4>, comp_op : UInt<3>, alu_result_src : UInt<2>, r2_src : UInt<1>, tg_we : UInt<1>, ti_we : UInt<1>, to : UInt<1>, addtk : UInt<1>, tkend : UInt<1>}, clock with : (reset => (reset, idex_stage_reset)) @[rpu_core.scala 152:32]
    wire exmm_stage_reset : {valid : UInt<1>, npc : UInt<32>, alu_result : UInt<32>, r2 : UInt<32>, mem_write : UInt<1>, mem_op : UInt<4>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>} @[rpu_core.scala 155:30]
    exmm_stage_reset.valid <= UInt<1>("h00") @[rpu_core.scala 156:26]
    exmm_stage_reset.npc <= UInt<1>("h00") @[rpu_core.scala 157:24]
    exmm_stage_reset.alu_result <= UInt<1>("h00") @[rpu_core.scala 158:31]
    exmm_stage_reset.r2 <= UInt<1>("h00") @[rpu_core.scala 159:23]
    exmm_stage_reset.mem_write <= UInt<1>("h00") @[rpu_core.scala 160:30]
    exmm_stage_reset.mem_op <= UInt<1>("h00") @[rpu_core.scala 161:27]
    exmm_stage_reset.reg_write <= UInt<1>("h00") @[rpu_core.scala 162:30]
    exmm_stage_reset.reg_write_src <= UInt<1>("h01") @[rpu_core.scala 163:34]
    exmm_stage_reset.reg_write_addr <= UInt<1>("h00") @[rpu_core.scala 164:35]
    reg exmm_stage_regs : {valid : UInt<1>, npc : UInt<32>, alu_result : UInt<32>, r2 : UInt<32>, mem_write : UInt<1>, mem_op : UInt<4>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>}, clock with : (reset => (reset, exmm_stage_reset)) @[rpu_core.scala 165:32]
    wire mmwb_stage_reset : {valid : UInt<1>, npc : UInt<32>, alu_result : UInt<32>, mem_result : UInt<32>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>} @[rpu_core.scala 168:30]
    mmwb_stage_reset.valid <= UInt<1>("h00") @[rpu_core.scala 169:26]
    mmwb_stage_reset.npc <= UInt<1>("h00") @[rpu_core.scala 170:24]
    mmwb_stage_reset.alu_result <= UInt<1>("h00") @[rpu_core.scala 171:31]
    mmwb_stage_reset.mem_result <= UInt<1>("h00") @[rpu_core.scala 172:31]
    mmwb_stage_reset.reg_write <= UInt<1>("h00") @[rpu_core.scala 173:30]
    mmwb_stage_reset.reg_write_src <= UInt<1>("h01") @[rpu_core.scala 174:34]
    mmwb_stage_reset.reg_write_addr <= UInt<1>("h00") @[rpu_core.scala 175:35]
    reg mmwb_stage_regs : {valid : UInt<1>, npc : UInt<32>, alu_result : UInt<32>, mem_result : UInt<32>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>}, clock with : (reset => (reset, mmwb_stage_reset)) @[rpu_core.scala 176:32]
    pcg.io.boot_addr[0] <= io.boot_addr[0] @[rpu_core.scala 180:20]
    pcg.io.boot_addr[1] <= io.boot_addr[1] @[rpu_core.scala 180:20]
    pcg.io.boot_addr[2] <= io.boot_addr[2] @[rpu_core.scala 180:20]
    pcg.io.boot_addr[3] <= io.boot_addr[3] @[rpu_core.scala 180:20]
    pcg.io.thread_id_we <= tc.io.thread_id_we @[rpu_core.scala 183:23]
    pcg.io.thread_id_wdata <= tc.io.thread_id_wdata @[rpu_core.scala 184:26]
    regg.io.thread_id_we <= tc.io.thread_id_we @[rpu_core.scala 185:24]
    regg.io.thread_id_wdata <= tc.io.thread_id_wdata @[rpu_core.scala 186:27]
    when tc.io.wb_pc : @[rpu_core.scala 189:22]
      pcg.io.npc_we <= UInt<1>("h01") @[rpu_core.scala 190:19]
      when idex_stage_regs.valid : @[rpu_core.scala 191:34]
        pcg.io.npc_wdata <= idex_stage_regs.pc @[rpu_core.scala 192:24]
        skip @[rpu_core.scala 191:34]
      else : @[rpu_core.scala 193:41]
        when ifid_stage_regs.valid : @[rpu_core.scala 193:41]
          pcg.io.npc_wdata <= ifid_stage_regs.pc @[rpu_core.scala 194:24]
          skip @[rpu_core.scala 193:41]
        else : @[rpu_core.scala 195:18]
          pcg.io.npc_wdata <= pcg.io.pc @[rpu_core.scala 196:24]
          skip @[rpu_core.scala 195:18]
      skip @[rpu_core.scala 189:22]
    else : @[rpu_core.scala 198:29]
      when tc.io.pc_we : @[rpu_core.scala 198:29]
        pcg.io.npc_we <= UInt<1>("h01") @[rpu_core.scala 199:19]
        node _T = and(idex_stage_regs.branch, comp.io.result) @[rpu_core.scala 200:59]
        node _T_1 = or(idex_stage_regs.jump, _T) @[rpu_core.scala 200:32]
        when _T_1 : @[rpu_core.scala 200:79]
          pcg.io.npc_wdata <= alu.io.result @[rpu_core.scala 201:24]
          skip @[rpu_core.scala 200:79]
        else : @[rpu_core.scala 202:18]
          node _pcg_io_npc_wdata_T = add(pcg.io.pc, UInt<3>("h04")) @[rpu_core.scala 203:37]
          node _pcg_io_npc_wdata_T_1 = tail(_pcg_io_npc_wdata_T, 1) @[rpu_core.scala 203:37]
          pcg.io.npc_wdata <= _pcg_io_npc_wdata_T_1 @[rpu_core.scala 203:24]
          skip @[rpu_core.scala 202:18]
        skip @[rpu_core.scala 198:29]
      else : @[rpu_core.scala 205:16]
        pcg.io.npc_we <= UInt<1>("h00") @[rpu_core.scala 206:19]
        pcg.io.npc_wdata <= UInt<1>("h00") @[rpu_core.scala 207:22]
        skip @[rpu_core.scala 205:16]
    io.instr_addr <= pcg.io.pc @[rpu_core.scala 211:17]
    when tc.io.ifid_clear : @[rpu_core.scala 213:27]
      ifid_stage_regs.ir <= ifid_stage_reset.ir @[rpu_core.scala 214:21]
      ifid_stage_regs.npc <= ifid_stage_reset.npc @[rpu_core.scala 214:21]
      ifid_stage_regs.pc <= ifid_stage_reset.pc @[rpu_core.scala 214:21]
      ifid_stage_regs.valid <= ifid_stage_reset.valid @[rpu_core.scala 214:21]
      skip @[rpu_core.scala 213:27]
    else : @[rpu_core.scala 215:31]
      when tc.io.ifid_we : @[rpu_core.scala 215:31]
        ifid_stage_regs.valid <= UInt<1>("h01") @[rpu_core.scala 216:27]
        ifid_stage_regs.pc <= pcg.io.pc @[rpu_core.scala 217:24]
        node _ifid_stage_regs_npc_T = add(pcg.io.pc, UInt<3>("h04")) @[rpu_core.scala 218:38]
        node _ifid_stage_regs_npc_T_1 = tail(_ifid_stage_regs_npc_T, 1) @[rpu_core.scala 218:38]
        ifid_stage_regs.npc <= _ifid_stage_regs_npc_T_1 @[rpu_core.scala 218:25]
        ifid_stage_regs.ir <= io.instr_data @[rpu_core.scala 219:24]
        skip @[rpu_core.scala 215:31]
      else : @[rpu_core.scala 220:16]
        ifid_stage_regs.ir <= ifid_stage_regs.ir @[rpu_core.scala 221:21]
        ifid_stage_regs.npc <= ifid_stage_regs.npc @[rpu_core.scala 221:21]
        ifid_stage_regs.pc <= ifid_stage_regs.pc @[rpu_core.scala 221:21]
        ifid_stage_regs.valid <= ifid_stage_regs.valid @[rpu_core.scala 221:21]
        skip @[rpu_core.scala 220:16]
    decoder.io.ir <= ifid_stage_regs.ir @[rpu_core.scala 225:17]
    control.io.instr_type <= decoder.io.instr_type @[rpu_core.scala 226:25]
    regg.io.raddr_a <= decoder.io.rs1 @[rpu_core.scala 227:19]
    regg.io.raddr_b <= decoder.io.rs2 @[rpu_core.scala 228:19]
    regg.io.raddr_c <= decoder.io.rs3 @[rpu_core.scala 229:19]
    when tc.io.idex_clear : @[rpu_core.scala 231:27]
      idex_stage_regs.tkend <= idex_stage_reset.tkend @[rpu_core.scala 232:21]
      idex_stage_regs.addtk <= idex_stage_reset.addtk @[rpu_core.scala 232:21]
      idex_stage_regs.to <= idex_stage_reset.to @[rpu_core.scala 232:21]
      idex_stage_regs.ti_we <= idex_stage_reset.ti_we @[rpu_core.scala 232:21]
      idex_stage_regs.tg_we <= idex_stage_reset.tg_we @[rpu_core.scala 232:21]
      idex_stage_regs.r2_src <= idex_stage_reset.r2_src @[rpu_core.scala 232:21]
      idex_stage_regs.alu_result_src <= idex_stage_reset.alu_result_src @[rpu_core.scala 232:21]
      idex_stage_regs.comp_op <= idex_stage_reset.comp_op @[rpu_core.scala 232:21]
      idex_stage_regs.alu_op <= idex_stage_reset.alu_op @[rpu_core.scala 232:21]
      idex_stage_regs.alu_op2_src <= idex_stage_reset.alu_op2_src @[rpu_core.scala 232:21]
      idex_stage_regs.alu_op1_src <= idex_stage_reset.alu_op1_src @[rpu_core.scala 232:21]
      idex_stage_regs.branch <= idex_stage_reset.branch @[rpu_core.scala 232:21]
      idex_stage_regs.jump <= idex_stage_reset.jump @[rpu_core.scala 232:21]
      idex_stage_regs.mem_op <= idex_stage_reset.mem_op @[rpu_core.scala 232:21]
      idex_stage_regs.mem_write <= idex_stage_reset.mem_write @[rpu_core.scala 232:21]
      idex_stage_regs.reg_write_addr <= idex_stage_reset.reg_write_addr @[rpu_core.scala 232:21]
      idex_stage_regs.reg_write_src <= idex_stage_reset.reg_write_src @[rpu_core.scala 232:21]
      idex_stage_regs.reg_write <= idex_stage_reset.reg_write @[rpu_core.scala 232:21]
      idex_stage_regs.rs3 <= idex_stage_reset.rs3 @[rpu_core.scala 232:21]
      idex_stage_regs.rs2 <= idex_stage_reset.rs2 @[rpu_core.scala 232:21]
      idex_stage_regs.rs1 <= idex_stage_reset.rs1 @[rpu_core.scala 232:21]
      idex_stage_regs.imm <= idex_stage_reset.imm @[rpu_core.scala 232:21]
      idex_stage_regs.r3 <= idex_stage_reset.r3 @[rpu_core.scala 232:21]
      idex_stage_regs.r2 <= idex_stage_reset.r2 @[rpu_core.scala 232:21]
      idex_stage_regs.r1 <= idex_stage_reset.r1 @[rpu_core.scala 232:21]
      idex_stage_regs.npc <= idex_stage_reset.npc @[rpu_core.scala 232:21]
      idex_stage_regs.pc <= idex_stage_reset.pc @[rpu_core.scala 232:21]
      idex_stage_regs.valid <= idex_stage_reset.valid @[rpu_core.scala 232:21]
      skip @[rpu_core.scala 231:27]
    else : @[rpu_core.scala 233:31]
      when tc.io.idex_we : @[rpu_core.scala 233:31]
        idex_stage_regs.valid <= ifid_stage_regs.valid @[rpu_core.scala 234:27]
        idex_stage_regs.pc <= ifid_stage_regs.pc @[rpu_core.scala 235:24]
        idex_stage_regs.npc <= ifid_stage_regs.npc @[rpu_core.scala 236:25]
        idex_stage_regs.r1 <= regg.io.rdata_a @[rpu_core.scala 237:24]
        idex_stage_regs.r2 <= regg.io.rdata_b @[rpu_core.scala 238:24]
        idex_stage_regs.r3 <= regg.io.rdata_c @[rpu_core.scala 239:24]
        idex_stage_regs.imm <= decoder.io.imm @[rpu_core.scala 240:25]
        idex_stage_regs.rs1 <= decoder.io.rs1 @[rpu_core.scala 241:25]
        idex_stage_regs.rs2 <= decoder.io.rs2 @[rpu_core.scala 242:25]
        idex_stage_regs.rs3 <= decoder.io.rs3 @[rpu_core.scala 243:25]
        idex_stage_regs.reg_write <= control.io.reg_write @[rpu_core.scala 244:31]
        idex_stage_regs.reg_write_src <= control.io.reg_write_src @[rpu_core.scala 245:35]
        idex_stage_regs.reg_write_addr <= decoder.io.rd @[rpu_core.scala 246:36]
        idex_stage_regs.mem_write <= control.io.mem_write @[rpu_core.scala 247:31]
        idex_stage_regs.mem_op <= control.io.mem_op @[rpu_core.scala 248:28]
        idex_stage_regs.jump <= control.io.jump @[rpu_core.scala 249:26]
        idex_stage_regs.branch <= control.io.branch @[rpu_core.scala 250:28]
        idex_stage_regs.alu_op1_src <= control.io.alu_op1_src @[rpu_core.scala 251:33]
        idex_stage_regs.alu_op2_src <= control.io.alu_op2_src @[rpu_core.scala 252:33]
        idex_stage_regs.alu_op <= control.io.alu_op @[rpu_core.scala 253:28]
        idex_stage_regs.comp_op <= control.io.comp_op @[rpu_core.scala 254:29]
        idex_stage_reset.alu_result_src <= control.io.alu_result_src @[rpu_core.scala 255:37]
        idex_stage_regs.r2_src <= control.io.r2_src @[rpu_core.scala 256:28]
        idex_stage_regs.tg_we <= control.io.tg_we @[rpu_core.scala 257:27]
        idex_stage_regs.ti_we <= control.io.ti_we @[rpu_core.scala 258:27]
        idex_stage_regs.to <= control.io.to @[rpu_core.scala 259:24]
        idex_stage_regs.addtk <= control.io.addtk @[rpu_core.scala 260:27]
        idex_stage_regs.tkend <= control.io.tkend @[rpu_core.scala 261:27]
        skip @[rpu_core.scala 233:31]
      else : @[rpu_core.scala 262:16]
        idex_stage_regs.tkend <= idex_stage_regs.tkend @[rpu_core.scala 263:21]
        idex_stage_regs.addtk <= idex_stage_regs.addtk @[rpu_core.scala 263:21]
        idex_stage_regs.to <= idex_stage_regs.to @[rpu_core.scala 263:21]
        idex_stage_regs.ti_we <= idex_stage_regs.ti_we @[rpu_core.scala 263:21]
        idex_stage_regs.tg_we <= idex_stage_regs.tg_we @[rpu_core.scala 263:21]
        idex_stage_regs.r2_src <= idex_stage_regs.r2_src @[rpu_core.scala 263:21]
        idex_stage_regs.alu_result_src <= idex_stage_regs.alu_result_src @[rpu_core.scala 263:21]
        idex_stage_regs.comp_op <= idex_stage_regs.comp_op @[rpu_core.scala 263:21]
        idex_stage_regs.alu_op <= idex_stage_regs.alu_op @[rpu_core.scala 263:21]
        idex_stage_regs.alu_op2_src <= idex_stage_regs.alu_op2_src @[rpu_core.scala 263:21]
        idex_stage_regs.alu_op1_src <= idex_stage_regs.alu_op1_src @[rpu_core.scala 263:21]
        idex_stage_regs.branch <= idex_stage_regs.branch @[rpu_core.scala 263:21]
        idex_stage_regs.jump <= idex_stage_regs.jump @[rpu_core.scala 263:21]
        idex_stage_regs.mem_op <= idex_stage_regs.mem_op @[rpu_core.scala 263:21]
        idex_stage_regs.mem_write <= idex_stage_regs.mem_write @[rpu_core.scala 263:21]
        idex_stage_regs.reg_write_addr <= idex_stage_regs.reg_write_addr @[rpu_core.scala 263:21]
        idex_stage_regs.reg_write_src <= idex_stage_regs.reg_write_src @[rpu_core.scala 263:21]
        idex_stage_regs.reg_write <= idex_stage_regs.reg_write @[rpu_core.scala 263:21]
        idex_stage_regs.rs3 <= idex_stage_regs.rs3 @[rpu_core.scala 263:21]
        idex_stage_regs.rs2 <= idex_stage_regs.rs2 @[rpu_core.scala 263:21]
        idex_stage_regs.rs1 <= idex_stage_regs.rs1 @[rpu_core.scala 263:21]
        idex_stage_regs.imm <= idex_stage_regs.imm @[rpu_core.scala 263:21]
        idex_stage_regs.r3 <= idex_stage_regs.r3 @[rpu_core.scala 263:21]
        idex_stage_regs.r2 <= idex_stage_regs.r2 @[rpu_core.scala 263:21]
        idex_stage_regs.r1 <= idex_stage_regs.r1 @[rpu_core.scala 263:21]
        idex_stage_regs.npc <= idex_stage_regs.npc @[rpu_core.scala 263:21]
        idex_stage_regs.pc <= idex_stage_regs.pc @[rpu_core.scala 263:21]
        idex_stage_regs.valid <= idex_stage_regs.valid @[rpu_core.scala 263:21]
        skip @[rpu_core.scala 262:16]
    comp.io.op_a <= idex_stage_regs.r1 @[rpu_core.scala 267:16]
    comp.io.op_b <= idex_stage_regs.r2 @[rpu_core.scala 268:16]
    comp.io.comp_op <= idex_stage_regs.comp_op @[rpu_core.scala 269:19]
    node _T_2 = eq(idex_stage_regs.alu_op1_src, UInt<1>("h01")) @[rpu_core.scala 271:37]
    when _T_2 : @[rpu_core.scala 271:59]
      alu.io.op_a <= idex_stage_regs.pc @[rpu_core.scala 272:17]
      skip @[rpu_core.scala 271:59]
    else : @[rpu_core.scala 273:16]
      alu.io.op_a <= idex_stage_regs.r1 @[rpu_core.scala 274:17]
      skip @[rpu_core.scala 273:16]
    node _T_3 = eq(idex_stage_regs.alu_op2_src, UInt<1>("h01")) @[rpu_core.scala 276:37]
    when _T_3 : @[rpu_core.scala 276:60]
      alu.io.op_b <= idex_stage_regs.imm @[rpu_core.scala 277:17]
      skip @[rpu_core.scala 276:60]
    else : @[rpu_core.scala 278:16]
      alu.io.op_b <= idex_stage_regs.r2 @[rpu_core.scala 279:17]
      skip @[rpu_core.scala 278:16]
    alu.io.operation <= idex_stage_regs.alu_op @[rpu_core.scala 281:20]
    tu.io.std_clk <= io.std_clk @[rpu_core.scala 283:17]
    tu.io.ti_we <= idex_stage_regs.ti_we @[rpu_core.scala 284:15]
    tu.io.ti_wdata <= idex_stage_regs.r1 @[rpu_core.scala 285:18]
    tu.io.tg_we <= idex_stage_regs.tg_we @[rpu_core.scala 286:15]
    tu.io.tg_wdata <= idex_stage_regs.r1 @[rpu_core.scala 287:18]
    reg ts : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[rpu_core.scala 289:19]
    node _T_4 = and(idex_stage_regs.to, tc.io.exmm_we) @[rpu_core.scala 290:28]
    when _T_4 : @[rpu_core.scala 290:46]
      ts <= tu.io.ti @[rpu_core.scala 291:8]
      skip @[rpu_core.scala 290:46]
    else : @[rpu_core.scala 292:16]
      ts <= ts @[rpu_core.scala 293:8]
      skip @[rpu_core.scala 292:16]
    wire to_stall : UInt<1> @[rpu_core.scala 296:22]
    node _to_stall_T = lt(tu.io.ti, idex_stage_regs.r1) @[rpu_core.scala 297:46]
    node _to_stall_T_1 = and(idex_stage_regs.to, _to_stall_T) @[rpu_core.scala 297:34]
    to_stall <= _to_stall_T_1 @[rpu_core.scala 297:12]
    wire data_stall : UInt<1> @[rpu_core.scala 298:24]
    node _data_stall_T = neq(idex_stage_regs.reg_write_addr, UInt<1>("h00")) @[rpu_core.scala 299:78]
    node _data_stall_T_1 = and(idex_stage_regs.reg_write, _data_stall_T) @[rpu_core.scala 299:44]
    node _data_stall_T_2 = eq(decoder.io.rs1, idex_stage_regs.reg_write_addr) @[rpu_core.scala 300:35]
    node _data_stall_T_3 = and(_data_stall_T_1, _data_stall_T_2) @[rpu_core.scala 299:86]
    node _data_stall_T_4 = eq(decoder.io.rs2, idex_stage_regs.reg_write_addr) @[rpu_core.scala 301:35]
    node _data_stall_T_5 = or(_data_stall_T_3, _data_stall_T_4) @[rpu_core.scala 300:71]
    node _data_stall_T_6 = eq(decoder.io.rs3, idex_stage_regs.reg_write_addr) @[rpu_core.scala 302:35]
    node _data_stall_T_7 = or(_data_stall_T_5, _data_stall_T_6) @[rpu_core.scala 301:71]
    node _data_stall_T_8 = neq(exmm_stage_regs.reg_write_addr, UInt<1>("h00")) @[rpu_core.scala 303:78]
    node _data_stall_T_9 = and(exmm_stage_regs.reg_write, _data_stall_T_8) @[rpu_core.scala 303:44]
    node _data_stall_T_10 = eq(decoder.io.rs1, exmm_stage_regs.reg_write_addr) @[rpu_core.scala 304:35]
    node _data_stall_T_11 = and(_data_stall_T_9, _data_stall_T_10) @[rpu_core.scala 303:86]
    node _data_stall_T_12 = eq(decoder.io.rs2, exmm_stage_regs.reg_write_addr) @[rpu_core.scala 305:35]
    node _data_stall_T_13 = or(_data_stall_T_11, _data_stall_T_12) @[rpu_core.scala 304:71]
    node _data_stall_T_14 = eq(decoder.io.rs3, exmm_stage_regs.reg_write_addr) @[rpu_core.scala 306:35]
    node _data_stall_T_15 = or(_data_stall_T_13, _data_stall_T_14) @[rpu_core.scala 305:71]
    node _data_stall_T_16 = or(_data_stall_T_7, _data_stall_T_15) @[rpu_core.scala 302:72]
    node _data_stall_T_17 = neq(mmwb_stage_regs.reg_write_addr, UInt<1>("h00")) @[rpu_core.scala 307:78]
    node _data_stall_T_18 = and(mmwb_stage_regs.reg_write, _data_stall_T_17) @[rpu_core.scala 307:44]
    node _data_stall_T_19 = eq(decoder.io.rs1, mmwb_stage_regs.reg_write_addr) @[rpu_core.scala 308:35]
    node _data_stall_T_20 = and(_data_stall_T_18, _data_stall_T_19) @[rpu_core.scala 307:86]
    node _data_stall_T_21 = eq(decoder.io.rs2, mmwb_stage_regs.reg_write_addr) @[rpu_core.scala 309:35]
    node _data_stall_T_22 = or(_data_stall_T_20, _data_stall_T_21) @[rpu_core.scala 308:71]
    node _data_stall_T_23 = eq(decoder.io.rs3, mmwb_stage_regs.reg_write_addr) @[rpu_core.scala 310:35]
    node _data_stall_T_24 = or(_data_stall_T_22, _data_stall_T_23) @[rpu_core.scala 309:71]
    node _data_stall_T_25 = or(_data_stall_T_16, _data_stall_T_24) @[rpu_core.scala 306:72]
    data_stall <= _data_stall_T_25 @[rpu_core.scala 299:14]
    wire control_stall : UInt<1> @[rpu_core.scala 311:27]
    node _control_stall_T = and(idex_stage_regs.branch, comp.io.result) @[rpu_core.scala 312:68]
    node _control_stall_T_1 = or(idex_stage_regs.jump, _control_stall_T) @[rpu_core.scala 312:41]
    control_stall <= _control_stall_T_1 @[rpu_core.scala 312:17]
    tc.io.ti <= tu.io.ti @[rpu_core.scala 314:12]
    tc.io.to_stall <= to_stall @[rpu_core.scala 315:18]
    tc.io.data_stall <= data_stall @[rpu_core.scala 316:20]
    tc.io.control_stall <= control_stall @[rpu_core.scala 317:23]
    tc.io.tkend <= idex_stage_regs.tkend @[rpu_core.scala 319:15]
    tc.io.addtk <= idex_stage_regs.addtk @[rpu_core.scala 320:15]
    tc.io.time <= idex_stage_regs.r1 @[rpu_core.scala 321:14]
    tc.io.tid <= idex_stage_regs.r2 @[rpu_core.scala 322:13]
    when tc.io.exmm_clear : @[rpu_core.scala 324:27]
      exmm_stage_regs.reg_write_addr <= exmm_stage_reset.reg_write_addr @[rpu_core.scala 325:21]
      exmm_stage_regs.reg_write_src <= exmm_stage_reset.reg_write_src @[rpu_core.scala 325:21]
      exmm_stage_regs.reg_write <= exmm_stage_reset.reg_write @[rpu_core.scala 325:21]
      exmm_stage_regs.mem_op <= exmm_stage_reset.mem_op @[rpu_core.scala 325:21]
      exmm_stage_regs.mem_write <= exmm_stage_reset.mem_write @[rpu_core.scala 325:21]
      exmm_stage_regs.r2 <= exmm_stage_reset.r2 @[rpu_core.scala 325:21]
      exmm_stage_regs.alu_result <= exmm_stage_reset.alu_result @[rpu_core.scala 325:21]
      exmm_stage_regs.npc <= exmm_stage_reset.npc @[rpu_core.scala 325:21]
      exmm_stage_regs.valid <= exmm_stage_reset.valid @[rpu_core.scala 325:21]
      skip @[rpu_core.scala 324:27]
    else : @[rpu_core.scala 326:31]
      when tc.io.exmm_we : @[rpu_core.scala 326:31]
        exmm_stage_regs.valid <= idex_stage_regs.valid @[rpu_core.scala 327:27]
        exmm_stage_regs.npc <= idex_stage_regs.npc @[rpu_core.scala 328:25]
        node _T_5 = asUInt(UInt<1>("h00")) @[Conditional.scala 37:23]
        node _T_6 = asUInt(idex_stage_regs.alu_result_src) @[Conditional.scala 37:39]
        node _T_7 = eq(_T_5, _T_6) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 40:58]
          exmm_stage_regs.alu_result <= alu.io.result @[rpu_core.scala 331:36]
          skip @[Conditional.scala 40:58]
        else : @[Conditional.scala 39:67]
          node _T_8 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
          node _T_9 = asUInt(idex_stage_regs.alu_result_src) @[Conditional.scala 37:39]
          node _T_10 = eq(_T_8, _T_9) @[Conditional.scala 37:30]
          when _T_10 : @[Conditional.scala 39:67]
            exmm_stage_regs.alu_result <= ts @[rpu_core.scala 334:36]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_11 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
            node _T_12 = asUInt(idex_stage_regs.alu_result_src) @[Conditional.scala 37:39]
            node _T_13 = eq(_T_11, _T_12) @[Conditional.scala 37:30]
            when _T_13 : @[Conditional.scala 39:67]
              exmm_stage_regs.alu_result <= tu.io.ti @[rpu_core.scala 337:36]
              skip @[Conditional.scala 39:67]
        node _T_14 = eq(idex_stage_regs.r2_src, UInt<1>("h01")) @[rpu_core.scala 340:34]
        when _T_14 : @[rpu_core.scala 340:51]
          exmm_stage_regs.r2 <= idex_stage_regs.r3 @[rpu_core.scala 341:26]
          skip @[rpu_core.scala 340:51]
        else : @[rpu_core.scala 342:18]
          exmm_stage_regs.r2 <= idex_stage_regs.r2 @[rpu_core.scala 343:26]
          skip @[rpu_core.scala 342:18]
        exmm_stage_regs.mem_write <= idex_stage_regs.mem_write @[rpu_core.scala 345:31]
        exmm_stage_regs.mem_op <= idex_stage_regs.mem_op @[rpu_core.scala 346:28]
        exmm_stage_regs.reg_write <= idex_stage_regs.reg_write @[rpu_core.scala 347:31]
        exmm_stage_regs.reg_write_src <= idex_stage_regs.reg_write_src @[rpu_core.scala 348:35]
        exmm_stage_regs.reg_write_addr <= idex_stage_regs.reg_write_addr @[rpu_core.scala 349:36]
        skip @[rpu_core.scala 326:31]
      else : @[rpu_core.scala 350:16]
        exmm_stage_regs.reg_write_addr <= exmm_stage_regs.reg_write_addr @[rpu_core.scala 351:21]
        exmm_stage_regs.reg_write_src <= exmm_stage_regs.reg_write_src @[rpu_core.scala 351:21]
        exmm_stage_regs.reg_write <= exmm_stage_regs.reg_write @[rpu_core.scala 351:21]
        exmm_stage_regs.mem_op <= exmm_stage_regs.mem_op @[rpu_core.scala 351:21]
        exmm_stage_regs.mem_write <= exmm_stage_regs.mem_write @[rpu_core.scala 351:21]
        exmm_stage_regs.r2 <= exmm_stage_regs.r2 @[rpu_core.scala 351:21]
        exmm_stage_regs.alu_result <= exmm_stage_regs.alu_result @[rpu_core.scala 351:21]
        exmm_stage_regs.npc <= exmm_stage_regs.npc @[rpu_core.scala 351:21]
        exmm_stage_regs.valid <= exmm_stage_regs.valid @[rpu_core.scala 351:21]
        skip @[rpu_core.scala 350:16]
    when exmm_stage_regs.mem_write : @[rpu_core.scala 357:36]
      io.data_we <= UInt<1>("h01") @[rpu_core.scala 358:16]
      io.data_wdata <= exmm_stage_regs.r2 @[rpu_core.scala 359:19]
      io.data_addr <= UInt<1>("h00") @[rpu_core.scala 360:18]
      io.data_be <= UInt<1>("h00") @[rpu_core.scala 361:16]
      node _T_15 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
      node _T_16 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
      node _T_17 = eq(_T_15, _T_16) @[Conditional.scala 37:30]
      when _T_17 : @[Conditional.scala 40:58]
        node io_data_addr_hi = bits(exmm_stage_regs.alu_result, 31, 2) @[rpu_core.scala 364:55]
        node _io_data_addr_T = cat(io_data_addr_hi, UInt<2>("h00")) @[Cat.scala 30:58]
        io.data_addr <= _io_data_addr_T @[rpu_core.scala 364:22]
        node _io_data_be_T = bits(exmm_stage_regs.alu_result, 1, 0) @[rpu_core.scala 365:61]
        node _io_data_be_T_1 = dshl(UInt<4>("h01"), _io_data_be_T) @[rpu_core.scala 365:32]
        io.data_be <= _io_data_be_T_1 @[rpu_core.scala 365:20]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_18 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
        node _T_19 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
        node _T_20 = eq(_T_18, _T_19) @[Conditional.scala 37:30]
        when _T_20 : @[Conditional.scala 39:67]
          node io_data_addr_hi_1 = bits(exmm_stage_regs.alu_result, 31, 2) @[rpu_core.scala 368:55]
          node _io_data_addr_T_1 = cat(io_data_addr_hi_1, UInt<2>("h00")) @[Cat.scala 30:58]
          io.data_addr <= _io_data_addr_T_1 @[rpu_core.scala 368:22]
          node _T_21 = bits(exmm_stage_regs.alu_result, 1, 1) @[rpu_core.scala 369:41]
          when _T_21 : @[rpu_core.scala 369:46]
            io.data_be <= UInt<4>("h0c") @[rpu_core.scala 370:22]
            skip @[rpu_core.scala 369:46]
          else : @[rpu_core.scala 371:22]
            io.data_be <= UInt<4>("h03") @[rpu_core.scala 372:22]
            skip @[rpu_core.scala 371:22]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_22 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
          node _T_23 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
          node _T_24 = eq(_T_22, _T_23) @[Conditional.scala 37:30]
          when _T_24 : @[Conditional.scala 39:67]
            node io_data_addr_hi_2 = bits(exmm_stage_regs.alu_result, 31, 2) @[rpu_core.scala 376:55]
            node _io_data_addr_T_2 = cat(io_data_addr_hi_2, UInt<2>("h00")) @[Cat.scala 30:58]
            io.data_addr <= _io_data_addr_T_2 @[rpu_core.scala 376:22]
            io.data_be <= UInt<4>("h0f") @[rpu_core.scala 377:20]
            skip @[Conditional.scala 39:67]
      skip @[rpu_core.scala 357:36]
    else : @[rpu_core.scala 380:16]
      io.data_we <= UInt<1>("h00") @[rpu_core.scala 381:16]
      io.data_wdata <= UInt<1>("h00") @[rpu_core.scala 382:19]
      io.data_be <= UInt<1>("h00") @[rpu_core.scala 383:16]
      node io_data_addr_hi_3 = bits(exmm_stage_regs.alu_result, 31, 2) @[rpu_core.scala 384:51]
      node _io_data_addr_T_3 = cat(io_data_addr_hi_3, UInt<2>("h00")) @[Cat.scala 30:58]
      io.data_addr <= _io_data_addr_T_3 @[rpu_core.scala 384:18]
      skip @[rpu_core.scala 380:16]
    when tc.io.mmwb_clear : @[rpu_core.scala 387:27]
      mmwb_stage_regs.reg_write_addr <= mmwb_stage_reset.reg_write_addr @[rpu_core.scala 388:21]
      mmwb_stage_regs.reg_write_src <= mmwb_stage_reset.reg_write_src @[rpu_core.scala 388:21]
      mmwb_stage_regs.reg_write <= mmwb_stage_reset.reg_write @[rpu_core.scala 388:21]
      mmwb_stage_regs.mem_result <= mmwb_stage_reset.mem_result @[rpu_core.scala 388:21]
      mmwb_stage_regs.alu_result <= mmwb_stage_reset.alu_result @[rpu_core.scala 388:21]
      mmwb_stage_regs.npc <= mmwb_stage_reset.npc @[rpu_core.scala 388:21]
      mmwb_stage_regs.valid <= mmwb_stage_reset.valid @[rpu_core.scala 388:21]
      skip @[rpu_core.scala 387:27]
    else : @[rpu_core.scala 389:31]
      when tc.io.mmwb_we : @[rpu_core.scala 389:31]
        mmwb_stage_regs.valid <= exmm_stage_regs.valid @[rpu_core.scala 390:27]
        mmwb_stage_regs.npc <= exmm_stage_regs.npc @[rpu_core.scala 391:25]
        mmwb_stage_regs.alu_result <= exmm_stage_regs.alu_result @[rpu_core.scala 392:32]
        mmwb_stage_regs.mem_result <= UInt<1>("h00") @[rpu_core.scala 393:32]
        node _T_25 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
        node _T_26 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
        node _T_27 = eq(_T_25, _T_26) @[Conditional.scala 37:30]
        when _T_27 : @[Conditional.scala 40:58]
          node _mmwb_stage_regs_mem_result_T = bits(io.data_rdata, 7, 7) @[rpu_core.scala 396:65]
          node _mmwb_stage_regs_mem_result_T_1 = bits(_mmwb_stage_regs_mem_result_T, 0, 0) @[Bitwise.scala 72:15]
          node mmwb_stage_regs_mem_result_hi = mux(_mmwb_stage_regs_mem_result_T_1, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
          node mmwb_stage_regs_mem_result_lo = bits(io.data_rdata, 7, 0) @[rpu_core.scala 396:84]
          node _mmwb_stage_regs_mem_result_T_2 = cat(mmwb_stage_regs_mem_result_hi, mmwb_stage_regs_mem_result_lo) @[Cat.scala 30:58]
          mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_2 @[rpu_core.scala 396:36]
          skip @[Conditional.scala 40:58]
        else : @[Conditional.scala 39:67]
          node _T_28 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
          node _T_29 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
          node _T_30 = eq(_T_28, _T_29) @[Conditional.scala 37:30]
          when _T_30 : @[Conditional.scala 39:67]
            node mmwb_stage_regs_mem_result_lo_1 = bits(io.data_rdata, 7, 0) @[rpu_core.scala 399:67]
            node _mmwb_stage_regs_mem_result_T_3 = cat(UInt<24>("h00"), mmwb_stage_regs_mem_result_lo_1) @[Cat.scala 30:58]
            mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_3 @[rpu_core.scala 399:36]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_31 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
            node _T_32 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
            node _T_33 = eq(_T_31, _T_32) @[Conditional.scala 37:30]
            when _T_33 : @[Conditional.scala 39:67]
              node _mmwb_stage_regs_mem_result_T_4 = bits(io.data_rdata, 15, 15) @[rpu_core.scala 402:65]
              node _mmwb_stage_regs_mem_result_T_5 = bits(_mmwb_stage_regs_mem_result_T_4, 0, 0) @[Bitwise.scala 72:15]
              node mmwb_stage_regs_mem_result_hi_1 = mux(_mmwb_stage_regs_mem_result_T_5, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
              node mmwb_stage_regs_mem_result_lo_2 = bits(io.data_rdata, 15, 0) @[rpu_core.scala 402:85]
              node _mmwb_stage_regs_mem_result_T_6 = cat(mmwb_stage_regs_mem_result_hi_1, mmwb_stage_regs_mem_result_lo_2) @[Cat.scala 30:58]
              mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_6 @[rpu_core.scala 402:36]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_34 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
              node _T_35 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
              node _T_36 = eq(_T_34, _T_35) @[Conditional.scala 37:30]
              when _T_36 : @[Conditional.scala 39:67]
                node mmwb_stage_regs_mem_result_lo_3 = bits(io.data_rdata, 15, 0) @[rpu_core.scala 405:67]
                node _mmwb_stage_regs_mem_result_T_7 = cat(UInt<16>("h00"), mmwb_stage_regs_mem_result_lo_3) @[Cat.scala 30:58]
                mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_7 @[rpu_core.scala 405:36]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_37 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
                node _T_38 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
                node _T_39 = eq(_T_37, _T_38) @[Conditional.scala 37:30]
                when _T_39 : @[Conditional.scala 39:67]
                  mmwb_stage_regs.mem_result <= io.data_rdata @[rpu_core.scala 408:36]
                  skip @[Conditional.scala 39:67]
        mmwb_stage_regs.reg_write <= exmm_stage_regs.reg_write @[rpu_core.scala 411:31]
        mmwb_stage_regs.reg_write_src <= exmm_stage_regs.reg_write_src @[rpu_core.scala 412:35]
        mmwb_stage_regs.reg_write_addr <= exmm_stage_regs.reg_write_addr @[rpu_core.scala 413:36]
        skip @[rpu_core.scala 389:31]
      else : @[rpu_core.scala 414:16]
        mmwb_stage_regs.reg_write_addr <= mmwb_stage_regs.reg_write_addr @[rpu_core.scala 415:21]
        mmwb_stage_regs.reg_write_src <= mmwb_stage_regs.reg_write_src @[rpu_core.scala 415:21]
        mmwb_stage_regs.reg_write <= mmwb_stage_regs.reg_write @[rpu_core.scala 415:21]
        mmwb_stage_regs.mem_result <= mmwb_stage_regs.mem_result @[rpu_core.scala 415:21]
        mmwb_stage_regs.alu_result <= mmwb_stage_regs.alu_result @[rpu_core.scala 415:21]
        mmwb_stage_regs.npc <= mmwb_stage_regs.npc @[rpu_core.scala 415:21]
        mmwb_stage_regs.valid <= mmwb_stage_regs.valid @[rpu_core.scala 415:21]
        skip @[rpu_core.scala 414:16]
    regg.io.we_a <= mmwb_stage_regs.reg_write @[rpu_core.scala 418:16]
    regg.io.waddr_a <= mmwb_stage_regs.reg_write_addr @[rpu_core.scala 419:19]
    regg.io.wdata_a <= mmwb_stage_regs.npc @[rpu_core.scala 420:19]
    when mmwb_stage_regs.reg_write : @[rpu_core.scala 421:36]
      node _T_40 = asUInt(UInt<1>("h00")) @[Conditional.scala 37:23]
      node _T_41 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
      node _T_42 = eq(_T_40, _T_41) @[Conditional.scala 37:30]
      when _T_42 : @[Conditional.scala 40:58]
        regg.io.wdata_a <= mmwb_stage_regs.mem_result @[rpu_core.scala 424:25]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_43 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
        node _T_44 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
        node _T_45 = eq(_T_43, _T_44) @[Conditional.scala 37:30]
        when _T_45 : @[Conditional.scala 39:67]
          regg.io.wdata_a <= mmwb_stage_regs.alu_result @[rpu_core.scala 427:25]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_46 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
          node _T_47 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
          node _T_48 = eq(_T_46, _T_47) @[Conditional.scala 37:30]
          when _T_48 : @[Conditional.scala 39:67]
            regg.io.wdata_a <= mmwb_stage_regs.npc @[rpu_core.scala 430:25]
            skip @[Conditional.scala 39:67]
      skip @[rpu_core.scala 421:36]
    
