m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/users/ugrad/2017/summer/yukih1/112L/project/EECS112L_Lab3/Lab_Files/sim
vadder
Z0 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z1 !s110 1552877144
!i10b 1
!s100 ke6n_VGU>1B9a2M99WRP01
IKS<^W9g6ZEhN5l;9Y[@Vn0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
Z3 d/users/ugrad/2017/summer/yukih1/112L/project/newLab4/sim
w1552875402
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/adder.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/adder.sv
L0 3
Z4 OL;L;10.4c;61
r1
!s85 0
31
Z5 !s108 1552877144.000000
Z6 !s107 /users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/structs.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/hazard_Detection_Unit.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/branch_flag.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/RISC_V.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/Datapath.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/Controller.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/RegFile.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/alu.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/ALUController.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/instructionmemory.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/datamemory.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/forwarding_Unit.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/mux3.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/mux2.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/imm_Gen.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/flopr.sv|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/adder.sv|
Z7 !s90 -quiet|-64|-sv|-f|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/rtl.cfg|+define+__SIM__|
!i113 0
Z8 o-quiet -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -quiet -sv +define+__SIM__ -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R0
R1
!i10b 1
!s100 4OGc20dFgWC>ognFQ@0833
IB@S3NdWC2O@fLU46`z6JF3
R2
!s105 alu_sv_unit
S1
R3
Z10 w1552641439
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/alu.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/alu.sv
Z11 L0 23
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vALUController
R0
R1
!i10b 1
!s100 NF9NDjhYS29^U<?9NO`1Q0
I:Hh<F[G2?F>dlU1iI3?N:2
R2
!s105 ALUController_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/ALUController.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/ALUController.sv
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
n@a@l@u@controller
vbranch_flag
R0
R1
!i10b 1
!s100 WZI2;V2J`Q>[^ecE5MQWX2
IX8e1IbfbFNLIRGQPNXmD^2
R2
!s105 branch_flag_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/branch_flag.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/branch_flag.sv
L0 3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vController
R0
R1
!i10b 1
!s100 _LA6DZ>jI;VoG09PSG7[:1
IUTD219RAEcJYH2QUoM^Nh3
R2
!s105 Controller_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/Controller.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/Controller.sv
Z12 L0 22
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
n@controller
vdatamemory
R0
R1
!i10b 1
!s100 R?F3VH:c<RTzZm5@E;EQP0
INXT70z4?Pa4i6iTFBmo`J1
R2
!s105 datamemory_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/datamemory.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/datamemory.sv
L0 3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vDatapath
R0
R1
!i10b 1
!s100 a@DkLP@N]c8RY@nloGzD^0
IBD;bHI]P7dI6`iD[9210d3
R2
!s105 Datapath_sv_unit
S1
R3
w1552876827
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/Datapath.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/Datapath.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/structs.sv
R12
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
n@datapath
vflopr
R0
R1
!i10b 1
!s100 Oaj[mZangj`RLKQi=KlbJ0
IiBl2HM><CUhaBQf7G568Y2
R2
!s105 flopr_sv_unit
S1
R3
w1552877094
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/flopr.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/flopr.sv
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vforwarding_Unit
R0
R1
!i10b 1
!s100 lZJ7]B>gLcS6leE^:=]V]1
IWA;Nl[cMAYj7zoVRPcBZc0
R2
!s105 forwarding_Unit_sv_unit
S1
R3
w1552641745
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/forwarding_Unit.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/forwarding_Unit.sv
R12
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
nforwarding_@unit
vhazard_Detection_Unit
R0
Z13 !s110 1552877145
!i10b 1
!s100 MO6jCef2@RLZAMbC^>NGU2
Il<jF`XhXKXz^]=ER@`14O3
R2
!s105 hazard_Detection_Unit_sv_unit
S1
R3
w1552646252
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/hazard_Detection_Unit.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/hazard_Detection_Unit.sv
R12
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
nhazard_@detection_@unit
vimm_Gen
R0
R1
!i10b 1
!s100 >coUCR3kJ9mC]2Z^omaf40
I[T`lUClAEO?X`:N8hdNn52
R2
!s105 imm_Gen_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/imm_Gen.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/imm_Gen.sv
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
nimm_@gen
vinstructionmemory
R0
R1
!i10b 1
!s100 U_Ze;`;U^QK>EPoe0Jzie0
IJa6jJgVc^5A]1dI@nl2M62
R2
!s105 instructionmemory_sv_unit
S1
R3
w1552875039
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/instructionmemory.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/instructionmemory.sv
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vmux2
R0
R1
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
ILTo:g:94dHXciG2k4@56<3
R2
!s105 mux2_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/mux2.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/mux2.sv
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vmux3
R0
R1
!i10b 1
!s100 mUeX4gfMfaRoZOXhgSKF91
IDG9a5IfV0kLIRm?PU>oHF1
R2
!s105 mux3_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/mux3.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/mux3.sv
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vRegFile
R0
R1
!i10b 1
!s100 2cGb6>@mnQP5YGGLJFYg]1
I@<m<hL78I4<7W8:9i3FIY2
R2
!s105 RegFile_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/RegFile.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/RegFile.sv
L0 3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
n@reg@file
vriscv
R0
R1
!i10b 1
!s100 ^dcPzY`BOB^M_fRb?G1>h2
Ii7J1KgSU[i[cz6BSf4_d70
R2
!s105 RISC_V_sv_unit
S1
R3
R10
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/RISC_V.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/design/RISC_V.sv
L0 3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vtb_top
R0
R13
!i10b 1
!s100 QYECKdlBlCB_PRK]EK=CG1
IiKSfzg:Tj?mLdnUGfCB]82
R2
!s105 tb_top_sv_unit
S1
R3
w1552641442
8/users/ugrad/2017/summer/yukih1/112L/project/newLab4/verif/tb_top.sv
F/users/ugrad/2017/summer/yukih1/112L/project/newLab4/verif/tb_top.sv
L0 3
R4
r1
!s85 0
31
!s108 1552877145.000000
!s107 /users/ugrad/2017/summer/yukih1/112L/project/newLab4/verif/tb_top.sv|
!s90 -quiet|-64|-sv|-f|/users/ugrad/2017/summer/yukih1/112L/project/newLab4/verif/tb.cfg|-work|work|
!i113 0
o-quiet -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ttb_top_opt
R13
VfY[MS@HoA]c9R11IWd46G1
04 6 4 work tb_top fast 0
o-quiet +acc -work work
ntb_top_opt
OL;O;10.4c;61
