# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 14 2023 16:45:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for bum2_inst_pll/PLLOUTGLOBAL
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:R)
		5.2::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:F)
		5.3::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: apusync
			6.1.2::Path details for port: mclkreset
			6.1.3::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: apuclk
			6.2.2::Path details for port: cpuclk
			6.2.3::Path details for port: cpureset
		6.3::PI to PO Path Details
			6.3.1::Path details for port: apuclk
			6.3.2::Path details for port: apureset
			6.3.3::Path details for port: led7
		6.4::Hold Times Path Details
			6.4.1::Path details for port: apusync
			6.4.2::Path details for port: mclkreset
			6.4.3::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: apuclk
			6.5.2::Path details for port: cpuclk
			6.5.3::Path details for port: cpureset
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: apuclk
			6.6.2::Path details for port: apureset
			6.6.3::Path details for port: led7
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: PACKAGEPIN                  | N/A                    | Target: 166.67 MHz   | 
Clock: bum2_inst_pll/PLLOUTCORE    | N/A                    | Target: 2375.00 MHz  | 
Clock: bum2_inst_pll/PLLOUTGLOBAL  | Frequency: 158.03 MHz  | Target: 2375.00 MHz  | 
Clock: top|PACKAGEPIN              | N/A                    | Target: 195.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock               Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  --------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
bum2_inst_pll/PLLOUTGLOBAL  bum2_inst_pll/PLLOUTGLOBAL  421.053          -3380       210.526          -2953       N/A              N/A         210.526          -2194       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase         
---------  ----------  -----------  ----------------------------  
apusync    PACKAGEPIN  1024         bum2_inst_pll/PLLOUTGLOBAL:R  
mclkreset  PACKAGEPIN  4594         bum2_inst_pll/PLLOUTGLOBAL:R  
mclkreset  PACKAGEPIN  4265         bum2_inst_pll/PLLOUTGLOBAL:F  
reset      PACKAGEPIN  1087         bum2_inst_pll/PLLOUTGLOBAL:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase         
---------  ----------  ------------  ----------------------------  
apuclk     PACKAGEPIN  13473         bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5807          bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5469          bum2_inst_pll/PLLOUTGLOBAL:F  
cpureset   PACKAGEPIN  11123         bum2_inst_pll/PLLOUTGLOBAL:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
mclkreset          apuclk              10318       
apusync            apuclk              10142       
reset              apureset            8192        
reset              led7                7330        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase         
---------  ----------  ----------  ----------------------------  
apusync    PACKAGEPIN  -364        bum2_inst_pll/PLLOUTGLOBAL:R  
mclkreset  PACKAGEPIN  450         bum2_inst_pll/PLLOUTGLOBAL:R  
mclkreset  PACKAGEPIN  -316        bum2_inst_pll/PLLOUTGLOBAL:F  
reset      PACKAGEPIN  -371        bum2_inst_pll/PLLOUTGLOBAL:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase         
---------  ----------  --------------------  ----------------------------  
apuclk     PACKAGEPIN  11931                 bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5267                  bum2_inst_pll/PLLOUTGLOBAL:F  
cpuclk     PACKAGEPIN  5605                  bum2_inst_pll/PLLOUTGLOBAL:R  
cpureset   PACKAGEPIN  10669                 bum2_inst_pll/PLLOUTGLOBAL:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
apusync            apuclk              8167                
mclkreset          apuclk              8343                
reset              apureset            7431                
reset              led7                6463                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for bum2_inst_pll/PLLOUTGLOBAL
********************************************************
Clock: bum2_inst_pll/PLLOUTGLOBAL
Frequency: 158.03 MHz | Target: 2375.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Setup Constraint : 211p
Path slack       : -2953p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2286
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5805
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -2953  RISE       7
I__150/I                                          LocalMux                       0              3519  -2953  RISE       1
I__150/O                                          LocalMux                     330              3848  -2953  RISE       1
I__155/I                                          InMux                          0              3848  -2953  RISE       1
I__155/O                                          InMux                        259              4108  -2953  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2953  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/ltout  LogicCell40_SEQ_MODE_0000    386              4494  -2953  FALL       1
I__67/I                                           CascadeMux                     0              4494  -2953  FALL       1
I__67/O                                           CascadeMux                     0              4494  -2953  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/in2      LogicCell40_SEQ_MODE_0000      0              4494  -2953  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/lcout    LogicCell40_SEQ_MODE_0000    379              4872  -2953  RISE       1
I__65/I                                           LocalMux                       0              4872  -2953  RISE       1
I__65/O                                           LocalMux                     330              5202  -2953  RISE       1
I__66/I                                           CEMux                          0              5202  -2953  RISE       1
I__66/O                                           CEMux                        603              5805  -2953  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/ce           LogicCell40_SEQ_MODE_1000      0              5805  -2953  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:R)
*********************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.ddd.Q_LC_16_22_2/ce
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Setup Constraint : 421p
Path slack       : -3380p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            3261
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6780
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__195/I                                      LocalMux                       0              4508  -3380  RISE       1
I__195/O                                      LocalMux                     330              4837  -3380  RISE       1
I__198/I                                      InMux                          0              4837  -3380  RISE       1
I__198/O                                      InMux                        259              5097  -3380  RISE       1
arse.ddd.Q_RNO_LC_15_21_7/in1                 LogicCell40_SEQ_MODE_0000      0              5097  -3380  RISE       1
arse.ddd.Q_RNO_LC_15_21_7/lcout               LogicCell40_SEQ_MODE_0000    400              5497  -3380  RISE       1
I__189/I                                      Odrv4                          0              5497  -3380  RISE       1
I__189/O                                      Odrv4                        351              5847  -3380  RISE       1
I__190/I                                      LocalMux                       0              5847  -3380  RISE       1
I__190/O                                      LocalMux                     330              6177  -3380  RISE       1
I__191/I                                      CEMux                          0              6177  -3380  RISE       1
I__191/O                                      CEMux                        603              6780  -3380  RISE       1
arse.ddd.Q_LC_16_22_2/ce                      LogicCell40_SEQ_MODE_1000      0              6780  -3380  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1


5.2::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:F)
*********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Setup Constraint : 211p
Path slack       : -2953p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2286
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5805
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -2953  RISE       7
I__150/I                                          LocalMux                       0              3519  -2953  RISE       1
I__150/O                                          LocalMux                     330              3848  -2953  RISE       1
I__155/I                                          InMux                          0              3848  -2953  RISE       1
I__155/O                                          InMux                        259              4108  -2953  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2953  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/ltout  LogicCell40_SEQ_MODE_0000    386              4494  -2953  FALL       1
I__67/I                                           CascadeMux                     0              4494  -2953  FALL       1
I__67/O                                           CascadeMux                     0              4494  -2953  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/in2      LogicCell40_SEQ_MODE_0000      0              4494  -2953  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/lcout    LogicCell40_SEQ_MODE_0000    379              4872  -2953  RISE       1
I__65/I                                           LocalMux                       0              4872  -2953  RISE       1
I__65/O                                           LocalMux                     330              5202  -2953  RISE       1
I__66/I                                           CEMux                          0              5202  -2953  RISE       1
I__66/O                                           CEMux                        603              5805  -2953  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/ce           LogicCell40_SEQ_MODE_1000      0              5805  -2953  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1


5.3::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:R)
*********************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_nesr_0_LC_12_11_0/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -2194p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            2125
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5306
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_nesr_0_LC_12_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2194  RISE       1
I__68/I                                     Odrv4                          0              3181  -2194  RISE       1
I__68/O                                     Odrv4                        351              3532  -2194  RISE       1
I__69/I                                     Span4Mux_h                     0              3532  -2194  RISE       1
I__69/O                                     Span4Mux_h                   302              3833  -2194  RISE       1
I__70/I                                     Span4Mux_h                     0              3833  -2194  RISE       1
I__70/O                                     Span4Mux_h                   302              4135  -2194  RISE       1
I__71/I                                     Span4Mux_v                     0              4135  -2194  RISE       1
I__71/O                                     Span4Mux_v                   351              4486  -2194  RISE       1
I__72/I                                     Span4Mux_s3_h                  0              4486  -2194  RISE       1
I__72/O                                     Span4Mux_s3_h                231              4717  -2194  RISE       1
I__73/I                                     LocalMux                       0              4717  -2194  RISE       1
I__73/O                                     LocalMux                     330              5047  -2194  RISE       1
I__74/I                                     IoInMux                        0              5047  -2194  RISE       1
I__74/O                                     IoInMux                      259              5306  -2194  RISE       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5306  -2194  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__364/I                                                        ClkMux                          0              2670  RISE       1
I__364/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: apusync   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : apusync
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Setup Time        : 1024


Data Path Delay                3603
+ Setup Time                    400
- Capture Clock Path Delay    -2979
---------------------------- ------
Setup to Clock                 1024

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                           top                        0      0                  RISE  1       
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
apusync_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__262/I                          Odrv12                     0      1127               RISE  1       
I__262/O                          Odrv12                     491    1618               RISE  1       
I__264/I                          Span12Mux_h                0      1618               RISE  1       
I__264/O                          Span12Mux_h                491    2109               RISE  1       
I__266/I                          LocalMux                   0      2109               RISE  1       
I__266/O                          LocalMux                   330    2439               RISE  1       
I__269/I                          InMux                      0      2439               RISE  1       
I__269/O                          InMux                      259    2698               RISE  1       
arse.l2.un1_Q_LC_16_23_0/in3      LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
arse.l2.un1_Q_LC_16_23_0/lcout    LogicCell40_SEQ_MODE_0000  316    3014               RISE  2       
I__165/I                          LocalMux                   0      3014               RISE  1       
I__165/O                          LocalMux                   330    3343               RISE  1       
I__167/I                          InMux                      0      3343               RISE  1       
I__167/O                          InMux                      259    3603               RISE  1       
arse.ddd.Q_LC_16_22_2/in1         LogicCell40_SEQ_MODE_1000  0      3603               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.1.2::Path details for port: mclkreset 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : mclkreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Setup Time        : 4594


Data Path Delay                7369
+ Setup Time                    203
- Capture Clock Path Delay    -2979
---------------------------- ------
Setup to Clock                 4594

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclkreset                                top                        0      0                  RISE  1       
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
mclkreset_ibuf_iopad/DOUT                IO_PAD                     510    510                RISE  1       
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__286/I                                 Odrv12                     0      1127               RISE  1       
I__286/O                                 Odrv12                     491    1618               RISE  1       
I__290/I                                 Span12Mux_h                0      1618               RISE  1       
I__290/O                                 Span12Mux_h                491    2109               RISE  1       
I__295/I                                 Sp12to4                    0      2109               RISE  1       
I__295/O                                 Sp12to4                    428    2537               RISE  1       
I__302/I                                 Span4Mux_v                 0      2537               RISE  1       
I__302/O                                 Span4Mux_v                 351    2888               RISE  1       
I__310/I                                 Span4Mux_h                 0      2888               RISE  1       
I__310/O                                 Span4Mux_h                 302    3189               RISE  1       
I__320/I                                 Span4Mux_v                 0      3189               RISE  1       
I__320/O                                 Span4Mux_v                 351    3540               RISE  1       
I__324/I                                 LocalMux                   0      3540               RISE  1       
I__324/O                                 LocalMux                   330    3869               RISE  1       
I__327/I                                 InMux                      0      3869               RISE  1       
I__327/O                                 InMux                      259    4129               RISE  1       
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000  0      4129               RISE  1       
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000  316    4445               RISE  9       
I__336/I                                 Odrv12                     0      4445               RISE  1       
I__336/O                                 Odrv12                     491    4935               RISE  1       
I__342/I                                 Span12Mux_h                0      4935               RISE  1       
I__342/O                                 Span12Mux_h                491    5426               RISE  1       
I__348/I                                 Span12Mux_v                0      5426               RISE  1       
I__348/O                                 Span12Mux_v                491    5917               RISE  1       
I__353/I                                 Sp12to4                    0      5917               RISE  1       
I__353/O                                 Sp12to4                    428    6345               RISE  1       
I__356/I                                 Span4Mux_s3_h              0      6345               RISE  1       
I__356/O                                 Span4Mux_s3_h              231    6577               RISE  1       
I__357/I                                 LocalMux                   0      6577               RISE  1       
I__357/O                                 LocalMux                   330    6906               RISE  1       
I__358/I                                 SRMux                      0      6906               RISE  1       
I__358/O                                 SRMux                      463    7369               RISE  1       
arse.diveight.dout_1_LC_32_24_4/sr       LogicCell40_SEQ_MODE_1000  0      7369               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__371/I                                                            ClkMux                      0      2670               RISE  1       
I__371/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.dout_1_LC_32_24_4/clk                                 LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : mclkreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:F
Setup Time        : 4265


Data Path Delay                6906
+ Setup Time                      0
- Capture Clock Path Delay    -2641
---------------------------- ------
Setup to Clock                 4265

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclkreset                                       top                        0      0                  RISE  1       
mclkreset_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
mclkreset_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
mclkreset_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
mclkreset_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__286/I                                        Odrv12                     0      1127               RISE  1       
I__286/O                                        Odrv12                     491    1618               RISE  1       
I__290/I                                        Span12Mux_h                0      1618               RISE  1       
I__290/O                                        Span12Mux_h                491    2109               RISE  1       
I__295/I                                        Sp12to4                    0      2109               RISE  1       
I__295/O                                        Sp12to4                    428    2537               RISE  1       
I__302/I                                        Span4Mux_v                 0      2537               RISE  1       
I__302/O                                        Span4Mux_v                 351    2888               RISE  1       
I__310/I                                        Span4Mux_h                 0      2888               RISE  1       
I__310/O                                        Span4Mux_h                 302    3189               RISE  1       
I__320/I                                        Span4Mux_v                 0      3189               RISE  1       
I__320/O                                        Span4Mux_v                 351    3540               RISE  1       
I__324/I                                        LocalMux                   0      3540               RISE  1       
I__324/O                                        LocalMux                   330    3869               RISE  1       
I__327/I                                        InMux                      0      3869               RISE  1       
I__327/O                                        InMux                      259    4129               RISE  1       
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3           LogicCell40_SEQ_MODE_0000  0      4129               RISE  1       
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout         LogicCell40_SEQ_MODE_0000  316    4445               RISE  9       
I__335/I                                        Odrv12                     0      4445               RISE  1       
I__335/O                                        Odrv12                     491    4935               RISE  1       
I__341/I                                        LocalMux                   0      4935               RISE  1       
I__341/O                                        LocalMux                   330    5265               RISE  1       
I__347/I                                        InMux                      0      5265               RISE  1       
I__347/O                                        InMux                      259    5525               RISE  1       
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/in0    LogicCell40_SEQ_MODE_0000  0      5525               RISE  1       
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/lcout  LogicCell40_SEQ_MODE_0000  449    5973               RISE  1       
I__65/I                                         LocalMux                   0      5973               RISE  1       
I__65/O                                         LocalMux                   330    6303               RISE  1       
I__66/I                                         CEMux                      0      6303               RISE  1       
I__66/O                                         CEMux                      603    6906               RISE  1       
arse.divseven.dout_nesr_0_LC_12_11_0/ce         LogicCell40_SEQ_MODE_1000  0      6906               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2333               FALL  1       
I__359/O                                                            GlobalMux                   77     2410               FALL  1       
I__360/I                                                            ClkMux                      0      2410               FALL  1       
I__360/O                                                            ClkMux                      231    2641               FALL  1       
INVarse.divseven.dout_nesr_0C/I                                     INV                         0      2641               FALL  1       
INVarse.divseven.dout_nesr_0C/O                                     INV                         0      2641               RISE  1       
arse.divseven.dout_nesr_0_LC_12_11_0/clk                            LogicCell40_SEQ_MODE_1000   0      2641               RISE  1       

6.1.3::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Setup Time        : 1087


Data Path Delay                3666
+ Setup Time                    400
- Capture Clock Path Delay    -2979
---------------------------- ------
Setup to Clock                 1087

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           top                        0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__169/I                        Odrv12                     0      1127               RISE  1       
I__169/O                        Odrv12                     491    1618               RISE  1       
I__172/I                        Span12Mux_h                0      1618               RISE  1       
I__172/O                        Span12Mux_h                491    2109               RISE  1       
I__175/I                        LocalMux                   0      2109               RISE  1       
I__175/O                        LocalMux                   330    2439               RISE  1       
I__179/I                        InMux                      0      2439               RISE  1       
I__179/O                        InMux                      259    2698               RISE  1       
I__182/I                        CascadeMux                 0      2698               RISE  1       
I__182/O                        CascadeMux                 0      2698               RISE  1       
arse.l2.un1_Q_LC_16_23_0/in2    LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
arse.l2.un1_Q_LC_16_23_0/lcout  LogicCell40_SEQ_MODE_0000  379    3077               RISE  2       
I__165/I                        LocalMux                   0      3077               RISE  1       
I__165/O                        LocalMux                   330    3407               RISE  1       
I__167/I                        InMux                      0      3407               RISE  1       
I__167/O                        InMux                      259    3666               RISE  1       
arse.ddd.Q_LC_16_22_2/in1       LogicCell40_SEQ_MODE_1000  0      3666               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 13473


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              9954
---------------------------- ------
Clock To Out Delay            13473

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_16_22_2/lcout                  LogicCell40_SEQ_MODE_1000  540    3519               FALL  2       
I__273/I                                     Odrv4                      0      3519               FALL  1       
I__273/O                                     Odrv4                      372    3890               FALL  1       
I__274/I                                     Span4Mux_h                 0      3890               FALL  1       
I__274/O                                     Span4Mux_h                 316    4206               FALL  1       
I__275/I                                     Span4Mux_h                 0      4206               FALL  1       
I__275/O                                     Span4Mux_h                 316    4522               FALL  1       
I__276/I                                     Span4Mux_h                 0      4522               FALL  1       
I__276/O                                     Span4Mux_h                 316    4837               FALL  1       
I__277/I                                     Span4Mux_v                 0      4837               FALL  1       
I__277/O                                     Span4Mux_v                 372    5209               FALL  1       
I__279/I                                     LocalMux                   0      5209               FALL  1       
I__279/O                                     LocalMux                   309    5518               FALL  1       
I__281/I                                     InMux                      0      5518               FALL  1       
I__281/O                                     InMux                      217    5735               FALL  1       
I__283/I                                     CascadeMux                 0      5735               FALL  1       
I__283/O                                     CascadeMux                 0      5735               FALL  1       
arse.l1.N_21_0_i_LC_32_25_3/in2              LogicCell40_SEQ_MODE_0000  0      5735               FALL  1       
arse.l1.N_21_0_i_LC_32_25_3/lcout            LogicCell40_SEQ_MODE_0000  379    6114               RISE  1       
I__259/I                                     LocalMux                   0      6114               RISE  1       
I__259/O                                     LocalMux                   330    6443               RISE  1       
I__260/I                                     InMux                      0      6443               RISE  1       
I__260/O                                     InMux                      259    6703               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/in1              LogicCell40_SEQ_MODE_0000  0      6703               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000  379    7082               FALL  1       
I__258/I                                     CascadeMux                 0      7082               FALL  1       
I__258/O                                     CascadeMux                 0      7082               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000  0      7082               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000  379    7460               RISE  1       
I__247/I                                     Odrv4                      0      7460               RISE  1       
I__247/O                                     Odrv4                      351    7811               RISE  1       
I__248/I                                     Span4Mux_s0_h              0      7811               RISE  1       
I__248/O                                     Span4Mux_s0_h              147    7958               RISE  1       
I__249/I                                     LocalMux                   0      7958               RISE  1       
I__249/O                                     LocalMux                   330    8288               RISE  1       
I__250/I                                     IoInMux                    0      8288               RISE  1       
I__250/O                                     IoInMux                    259    8547               RISE  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      8547               RISE  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   10785              FALL  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      10785              FALL  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2688   13473              FALL  1       
apuclk                                       top                        0      13473              FALL  1       

6.2.2::Path details for port: cpuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5807


Launch Clock Path Delay        2979
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5807

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__372/I                                                            ClkMux                      0      2670               RISE  1       
I__372/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    3119               FALL  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      3119               FALL  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5807               FALL  1       
cpuclk                                       top                     0      5807               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5469


Launch Clock Path Delay        2641
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5469

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2333               FALL  1       
I__359/O                                                            GlobalMux                   77     2410               FALL  1       
I__372/I                                                            ClkMux                      0      2410               FALL  1       
I__372/O                                                            ClkMux                      231    2641               FALL  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    2781               FALL  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      2781               FALL  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5469               FALL  1       
cpuclk                                       top                     0      5469               FALL  1       

6.2.3::Path details for port: cpureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 11123


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              7604
---------------------------- ------
Clock To Out Delay            11123

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_16_22_2/lcout         LogicCell40_SEQ_MODE_1000  540    3519               FALL  2       
I__273/I                            Odrv4                      0      3519               FALL  1       
I__273/O                            Odrv4                      372    3890               FALL  1       
I__274/I                            Span4Mux_h                 0      3890               FALL  1       
I__274/O                            Span4Mux_h                 316    4206               FALL  1       
I__275/I                            Span4Mux_h                 0      4206               FALL  1       
I__275/O                            Span4Mux_h                 316    4522               FALL  1       
I__276/I                            Span4Mux_h                 0      4522               FALL  1       
I__276/O                            Span4Mux_h                 316    4837               FALL  1       
I__278/I                            Span4Mux_v                 0      4837               FALL  1       
I__278/O                            Span4Mux_v                 372    5209               FALL  1       
I__280/I                            Span4Mux_s0_h              0      5209               FALL  1       
I__280/O                            Span4Mux_s0_h              140    5349               FALL  1       
I__282/I                            IoSpan4Mux                 0      5349               FALL  1       
I__282/O                            IoSpan4Mux                 323    5672               FALL  1       
I__284/I                            LocalMux                   0      5672               FALL  1       
I__284/O                            LocalMux                   309    5980               FALL  1       
I__285/I                            IoInMux                    0      5980               FALL  1       
I__285/O                            IoInMux                    217    6198               FALL  1       
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6198               FALL  1       
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8435               FALL  1       
cpureset_obuf_iopad/DIN             IO_PAD                     0      8435               FALL  1       
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   11123              FALL  1       
cpureset                            top                        0      11123              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apuclk
Input Port       : mclkreset
Pad to Pad Delay : 10318

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclkreset                                    top                        0      0                  RISE  1       
mclkreset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
mclkreset_ibuf_iopad/DOUT                    IO_PAD                     760    760                RISE  1       
mclkreset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
mclkreset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__286/I                                     Odrv12                     0      1377               RISE  1       
I__286/O                                     Odrv12                     491    1868               RISE  1       
I__288/I                                     Span12Mux_s6_h             0      1868               RISE  1       
I__288/O                                     Span12Mux_s6_h             252    2121               RISE  1       
I__293/I                                     LocalMux                   0      2121               RISE  1       
I__293/O                                     LocalMux                   330    2450               RISE  1       
I__299/I                                     InMux                      0      2450               RISE  1       
I__299/O                                     InMux                      259    2710               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/in0              LogicCell40_SEQ_MODE_0000  0      2710               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/lcout            LogicCell40_SEQ_MODE_0000  449    3159               RISE  1       
I__259/I                                     LocalMux                   0      3159               RISE  1       
I__259/O                                     LocalMux                   330    3488               RISE  1       
I__260/I                                     InMux                      0      3488               RISE  1       
I__260/O                                     InMux                      259    3748               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/in1              LogicCell40_SEQ_MODE_0000  0      3748               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000  379    4126               FALL  1       
I__258/I                                     CascadeMux                 0      4126               FALL  1       
I__258/O                                     CascadeMux                 0      4126               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000  0      4126               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000  379    4505               RISE  1       
I__247/I                                     Odrv4                      0      4505               RISE  1       
I__247/O                                     Odrv4                      351    4856               RISE  1       
I__248/I                                     Span4Mux_s0_h              0      4856               RISE  1       
I__248/O                                     Span4Mux_s0_h              147    5003               RISE  1       
I__249/I                                     LocalMux                   0      5003               RISE  1       
I__249/O                                     LocalMux                   330    5333               RISE  1       
I__250/I                                     IoInMux                    0      5333               RISE  1       
I__250/O                                     IoInMux                    259    5592               RISE  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      5592               RISE  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   7830               FALL  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      7830               FALL  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2488   10318              FALL  1       
apuclk                                       top                        0      10318              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apuclk
Input Port       : apusync
Pad to Pad Delay : 10142

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                                      top                        0      0                  RISE  1       
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
apusync_ibuf_iopad/DOUT                      IO_PAD                     760    760                RISE  1       
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__261/I                                     Odrv4                      0      1377               RISE  1       
I__261/O                                     Odrv4                      351    1728               RISE  1       
I__263/I                                     Span4Mux_v                 0      1728               RISE  1       
I__263/O                                     Span4Mux_v                 351    2079               RISE  1       
I__265/I                                     LocalMux                   0      2079               RISE  1       
I__265/O                                     LocalMux                   330    2408               RISE  1       
I__268/I                                     InMux                      0      2408               RISE  1       
I__268/O                                     InMux                      259    2668               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/in3              LogicCell40_SEQ_MODE_0000  0      2668               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/lcout            LogicCell40_SEQ_MODE_0000  316    2983               RISE  1       
I__259/I                                     LocalMux                   0      2983               RISE  1       
I__259/O                                     LocalMux                   330    3313               RISE  1       
I__260/I                                     InMux                      0      3313               RISE  1       
I__260/O                                     InMux                      259    3572               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/in1              LogicCell40_SEQ_MODE_0000  0      3572               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000  379    3951               FALL  1       
I__258/I                                     CascadeMux                 0      3951               FALL  1       
I__258/O                                     CascadeMux                 0      3951               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000  0      3951               FALL  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000  379    4330               RISE  1       
I__247/I                                     Odrv4                      0      4330               RISE  1       
I__247/O                                     Odrv4                      351    4681               RISE  1       
I__248/I                                     Span4Mux_s0_h              0      4681               RISE  1       
I__248/O                                     Span4Mux_s0_h              147    4828               RISE  1       
I__249/I                                     LocalMux                   0      4828               RISE  1       
I__249/O                                     LocalMux                   330    5157               RISE  1       
I__250/I                                     IoInMux                    0      5157               RISE  1       
I__250/O                                     IoInMux                    259    5417               RISE  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      5417               RISE  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   7654               FALL  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      7654               FALL  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2488   10142              FALL  1       
apuclk                                       top                        0      10142              FALL  1       

6.3.2::Path details for port: apureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apureset
Input Port       : reset
Pad to Pad Delay : 8192

Pad to Pad Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                               top                     0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                  0      0                  RISE  1       
reset_ibuf_iopad/DOUT               IO_PAD                  760    760                RISE  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001  0      760                RISE  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001  617    1377               RISE  1       
I__170/I                            Odrv4                   0      1377               RISE  1       
I__170/O                            Odrv4                   351    1728               RISE  1       
I__173/I                            IoSpan4Mux              0      1728               RISE  1       
I__173/O                            IoSpan4Mux              288    2015               RISE  1       
I__177/I                            IoSpan4Mux              0      2015               RISE  1       
I__177/O                            IoSpan4Mux              288    2303               RISE  1       
I__181/I                            IoSpan4Mux              0      2303               RISE  1       
I__181/O                            IoSpan4Mux              288    2591               RISE  1       
I__184/I                            IoSpan4Mux              0      2591               RISE  1       
I__184/O                            IoSpan4Mux              288    2878               RISE  1       
I__186/I                            LocalMux                0      2878               RISE  1       
I__186/O                            LocalMux                330    3208               RISE  1       
I__188/I                            IoInMux                 0      3208               RISE  1       
I__188/O                            IoInMux                 259    3467               RISE  1       
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3467               RISE  1       
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   5704               FALL  1       
apureset_obuf_iopad/DIN             IO_PAD                  0      5704               FALL  1       
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2488   8192               FALL  1       
apureset                            top                     0      8192               FALL  1       

6.3.3::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led7
Input Port       : reset
Pad to Pad Delay : 7330

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                           top                     0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
reset_ibuf_iopad/DOUT           IO_PAD                  760    760                RISE  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      760                RISE  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1377               RISE  1       
I__168/I                        Odrv4                   0      1377               RISE  1       
I__168/O                        Odrv4                   351    1728               RISE  1       
I__171/I                        IoSpan4Mux              0      1728               RISE  1       
I__171/O                        IoSpan4Mux              288    2015               RISE  1       
I__174/I                        LocalMux                0      2015               RISE  1       
I__174/O                        LocalMux                330    2345               RISE  1       
I__178/I                        IoInMux                 0      2345               RISE  1       
I__178/O                        IoInMux                 259    2605               RISE  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2605               RISE  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4842               FALL  1       
led7_obuf_iopad/DIN             IO_PAD                  0      4842               FALL  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2488   7330               FALL  1       
led7                            top                     0      7330               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: apusync   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : apusync
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Hold Time         : -364


Capture Clock Path Delay       2979
+ Hold  Time                      0
- Data Path Delay             -3343
---------------------------- ------
Hold Time                      -364

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                           top                        0      0                  FALL  1       
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
apusync_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__262/I                          Odrv12                     0      923                FALL  1       
I__262/O                          Odrv12                     540    1463               FALL  1       
I__264/I                          Span12Mux_h                0      1463               FALL  1       
I__264/O                          Span12Mux_h                540    2003               FALL  1       
I__266/I                          LocalMux                   0      2003               FALL  1       
I__266/O                          LocalMux                   309    2312               FALL  1       
I__269/I                          InMux                      0      2312               FALL  1       
I__269/O                          InMux                      217    2529               FALL  1       
arse.l2.un1_Q_LC_16_23_0/in3      LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
arse.l2.un1_Q_LC_16_23_0/lcout    LogicCell40_SEQ_MODE_0000  288    2817               FALL  2       
I__165/I                          LocalMux                   0      2817               FALL  1       
I__165/O                          LocalMux                   309    3125               FALL  1       
I__167/I                          InMux                      0      3125               FALL  1       
I__167/O                          InMux                      217    3343               FALL  1       
arse.ddd.Q_LC_16_22_2/in1         LogicCell40_SEQ_MODE_1000  0      3343               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.4.2::Path details for port: mclkreset 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : mclkreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Hold Time         : 450


Capture Clock Path Delay       2979
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                       450

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
mclkreset                           top                        0      0                  FALL  1       
mclkreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
mclkreset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
mclkreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
mclkreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__287/I                            Odrv12                     0      923                FALL  1       
I__287/O                            Odrv12                     540    1463               FALL  1       
I__291/I                            Span12Mux_h                0      1463               FALL  1       
I__291/O                            Span12Mux_h                540    2003               FALL  1       
I__297/I                            LocalMux                   0      2003               FALL  1       
I__297/O                            LocalMux                   309    2312               FALL  1       
I__304/I                            InMux                      0      2312               FALL  1       
I__304/O                            InMux                      217    2529               FALL  1       
I__312/I                            CascadeMux                 0      2529               FALL  1       
I__312/O                            CascadeMux                 0      2529               FALL  1       
arse.arse.clock_out_LC_15_21_5/in2  LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__366/I                                                            ClkMux                      0      2670               RISE  1       
I__366/O                                                            ClkMux                      309    2979               RISE  1       
arse.arse.clock_out_LC_15_21_5/clk                                  LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : mclkreset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:F
Hold Time         : -316


Capture Clock Path Delay       2641
+ Hold  Time                      0
- Data Path Delay             -2957
---------------------------- ------
Hold Time                      -316

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
mclkreset                            top                        0      0                  FALL  1       
mclkreset_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
mclkreset_ibuf_iopad/DOUT            IO_PAD                     460    460                FALL  1       
mclkreset_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
mclkreset_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__286/I                             Odrv12                     0      923                FALL  1       
I__286/O                             Odrv12                     540    1463               FALL  1       
I__289/I                             Sp12to4                    0      1463               FALL  1       
I__289/O                             Sp12to4                    449    1912               FALL  1       
I__294/I                             Span4Mux_h                 0      1912               FALL  1       
I__294/O                             Span4Mux_h                 316    2227               FALL  1       
I__300/I                             Span4Mux_s2_h              0      2227               FALL  1       
I__300/O                             Span4Mux_s2_h              203    2431               FALL  1       
I__307/I                             LocalMux                   0      2431               FALL  1       
I__307/O                             LocalMux                   309    2739               FALL  1       
I__317/I                             InMux                      0      2739               FALL  1       
I__317/O                             InMux                      217    2957               FALL  1       
arse.diveight.dout_0_LC_32_23_6/in0  LogicCell40_SEQ_MODE_1000  0      2957               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2333               FALL  1       
I__359/O                                                            GlobalMux                   77     2410               FALL  1       
I__370/I                                                            ClkMux                      0      2410               FALL  1       
I__370/O                                                            ClkMux                      231    2641               FALL  1       
INVarse.diveight.dout_0C/I                                          INV                         0      2641               FALL  1       
INVarse.diveight.dout_0C/O                                          INV                         0      2641               RISE  1       
arse.diveight.dout_0_LC_32_23_6/clk                                 LogicCell40_SEQ_MODE_1000   0      2641               RISE  1       

6.4.3::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:R
Hold Time         : -371


Capture Clock Path Delay       2979
+ Hold  Time                      0
- Data Path Delay             -3350
---------------------------- ------
Hold Time                      -371

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           top                        0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__169/I                        Odrv12                     0      923                FALL  1       
I__169/O                        Odrv12                     540    1463               FALL  1       
I__172/I                        Span12Mux_h                0      1463               FALL  1       
I__172/O                        Span12Mux_h                540    2003               FALL  1       
I__176/I                        Sp12to4                    0      2003               FALL  1       
I__176/O                        Sp12to4                    449    2452               FALL  1       
I__180/I                        Span4Mux_v                 0      2452               FALL  1       
I__180/O                        Span4Mux_v                 372    2824               FALL  1       
I__183/I                        LocalMux                   0      2824               FALL  1       
I__183/O                        LocalMux                   309    3132               FALL  1       
I__185/I                        InMux                      0      3132               FALL  1       
I__185/O                        InMux                      217    3350               FALL  1       
I__187/I                        CascadeMux                 0      3350               FALL  1       
I__187/O                        CascadeMux                 0      3350               FALL  1       
arse.ddd.Q_LC_16_22_2/in2       LogicCell40_SEQ_MODE_1000  0      3350               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 11931


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              8412
---------------------------- ------
Clock To Out Delay            11931

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_16_22_2/lcout                  LogicCell40_SEQ_MODE_1000  540    3519               RISE  2       
I__273/I                                     Odrv4                      0      3519               RISE  1       
I__273/O                                     Odrv4                      351    3869               RISE  1       
I__274/I                                     Span4Mux_h                 0      3869               RISE  1       
I__274/O                                     Span4Mux_h                 302    4171               RISE  1       
I__275/I                                     Span4Mux_h                 0      4171               RISE  1       
I__275/O                                     Span4Mux_h                 302    4473               RISE  1       
I__276/I                                     Span4Mux_h                 0      4473               RISE  1       
I__276/O                                     Span4Mux_h                 302    4774               RISE  1       
I__277/I                                     Span4Mux_v                 0      4774               RISE  1       
I__277/O                                     Span4Mux_v                 351    5125               RISE  1       
I__279/I                                     LocalMux                   0      5125               RISE  1       
I__279/O                                     LocalMux                   330    5454               RISE  1       
I__281/I                                     InMux                      0      5454               RISE  1       
I__281/O                                     InMux                      259    5714               RISE  1       
I__283/I                                     CascadeMux                 0      5714               RISE  1       
I__283/O                                     CascadeMux                 0      5714               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/in2              LogicCell40_SEQ_MODE_0000  0      5714               RISE  1       
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000  309    6023               RISE  1       
I__258/I                                     CascadeMux                 0      6023               RISE  1       
I__258/O                                     CascadeMux                 0      6023               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000  0      6023               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000  351    6373               FALL  1       
I__247/I                                     Odrv4                      0      6373               FALL  1       
I__247/O                                     Odrv4                      372    6745               FALL  1       
I__248/I                                     Span4Mux_s0_h              0      6745               FALL  1       
I__248/O                                     Span4Mux_s0_h              140    6885               FALL  1       
I__249/I                                     LocalMux                   0      6885               FALL  1       
I__249/O                                     LocalMux                   309    7194               FALL  1       
I__250/I                                     IoInMux                    0      7194               FALL  1       
I__250/O                                     IoInMux                    217    7411               FALL  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      7411               FALL  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   9417               RISE  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      9417               RISE  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2514   11931              RISE  1       
apuclk                                       top                        0      11931              RISE  1       

6.5.2::Path details for port: cpuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5267


Launch Clock Path Delay        2641
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5267

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2333               FALL  1       
I__359/O                                                            GlobalMux                   77     2410               FALL  1       
I__372/I                                                            ClkMux                      0      2410               FALL  1       
I__372/O                                                            ClkMux                      231    2641               FALL  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    2753               RISE  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      2753               RISE  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5267               RISE  1       
cpuclk                                       top                     0      5267               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5605


Launch Clock Path Delay        2979
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5605

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__372/I                                                            ClkMux                      0      2670               RISE  1       
I__372/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    3091               RISE  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      3091               RISE  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5605               RISE  1       
cpuclk                                       top                     0      5605               RISE  1       

6.5.3::Path details for port: cpureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 10669


Launch Clock Path Delay        2979
+ Clock To Q Delay              540
+ Data Path Delay              7150
---------------------------- ------
Clock To Out Delay            10669

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__359/I                                                            GlobalMux                   0      2516               RISE  1       
I__359/O                                                            GlobalMux                   154    2670               RISE  1       
I__365/I                                                            ClkMux                      0      2670               RISE  1       
I__365/O                                                            ClkMux                      309    2979               RISE  1       
arse.ddd.Q_LC_16_22_2/clk                                           LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
arse.ddd.Q_LC_16_22_2/lcout         LogicCell40_SEQ_MODE_1000  540    3519               RISE  2       
I__273/I                            Odrv4                      0      3519               RISE  1       
I__273/O                            Odrv4                      351    3869               RISE  1       
I__274/I                            Span4Mux_h                 0      3869               RISE  1       
I__274/O                            Span4Mux_h                 302    4171               RISE  1       
I__275/I                            Span4Mux_h                 0      4171               RISE  1       
I__275/O                            Span4Mux_h                 302    4473               RISE  1       
I__276/I                            Span4Mux_h                 0      4473               RISE  1       
I__276/O                            Span4Mux_h                 302    4774               RISE  1       
I__278/I                            Span4Mux_v                 0      4774               RISE  1       
I__278/O                            Span4Mux_v                 351    5125               RISE  1       
I__280/I                            Span4Mux_s0_h              0      5125               RISE  1       
I__280/O                            Span4Mux_s0_h              147    5272               RISE  1       
I__282/I                            IoSpan4Mux                 0      5272               RISE  1       
I__282/O                            IoSpan4Mux                 288    5560               RISE  1       
I__284/I                            LocalMux                   0      5560               RISE  1       
I__284/O                            LocalMux                   330    5889               RISE  1       
I__285/I                            IoInMux                    0      5889               RISE  1       
I__285/O                            IoInMux                    259    6149               RISE  1       
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6149               RISE  1       
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8155               RISE  1       
cpureset_obuf_iopad/DIN             IO_PAD                     0      8155               RISE  1       
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   10669              RISE  1       
cpureset                            top                        0      10669              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apuclk
Input Port       : apusync
Pad to Pad Delay : 8167

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
apusync                                      top                        0      0                  FALL  1       
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
apusync_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__261/I                                     Odrv4                      0      923                FALL  1       
I__261/O                                     Odrv4                      372    1295               FALL  1       
I__263/I                                     Span4Mux_v                 0      1295               FALL  1       
I__263/O                                     Span4Mux_v                 372    1666               FALL  1       
I__265/I                                     LocalMux                   0      1666               FALL  1       
I__265/O                                     LocalMux                   309    1975               FALL  1       
I__268/I                                     InMux                      0      1975               FALL  1       
I__268/O                                     InMux                      217    2192               FALL  1       
arse.l1.N_21_0_i_LC_32_25_3/in3              LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000  267    2459               RISE  1       
I__258/I                                     CascadeMux                 0      2459               RISE  1       
I__258/O                                     CascadeMux                 0      2459               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000  0      2459               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000  351    2810               FALL  1       
I__247/I                                     Odrv4                      0      2810               FALL  1       
I__247/O                                     Odrv4                      372    3181               FALL  1       
I__248/I                                     Span4Mux_s0_h              0      3181               FALL  1       
I__248/O                                     Span4Mux_s0_h              140    3321               FALL  1       
I__249/I                                     LocalMux                   0      3321               FALL  1       
I__249/O                                     LocalMux                   309    3630               FALL  1       
I__250/I                                     IoInMux                    0      3630               FALL  1       
I__250/O                                     IoInMux                    217    3847               FALL  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      3847               FALL  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   5853               RISE  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      5853               RISE  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2314   8167               RISE  1       
apuclk                                       top                        0      8167               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apuclk
Input Port       : mclkreset
Pad to Pad Delay : 8343

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclkreset                                    top                        0      0                  FALL  1       
mclkreset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
mclkreset_ibuf_iopad/DOUT                    IO_PAD                     460    460                FALL  1       
mclkreset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
mclkreset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__286/I                                     Odrv12                     0      923                FALL  1       
I__286/O                                     Odrv12                     540    1463               FALL  1       
I__288/I                                     Span12Mux_s6_h             0      1463               FALL  1       
I__288/O                                     Span12Mux_s6_h             281    1743               FALL  1       
I__293/I                                     LocalMux                   0      1743               FALL  1       
I__293/O                                     LocalMux                   309    2052               FALL  1       
I__299/I                                     InMux                      0      2052               FALL  1       
I__299/O                                     InMux                      217    2269               FALL  1       
arse.l1.N_21_0_i_LC_32_25_3/in0              LogicCell40_SEQ_MODE_0000  0      2269               FALL  1       
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000  365    2634               RISE  1       
I__258/I                                     CascadeMux                 0      2634               RISE  1       
I__258/O                                     CascadeMux                 0      2634               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000  0      2634               RISE  1       
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000  351    2985               FALL  1       
I__247/I                                     Odrv4                      0      2985               FALL  1       
I__247/O                                     Odrv4                      372    3357               FALL  1       
I__248/I                                     Span4Mux_s0_h              0      3357               FALL  1       
I__248/O                                     Span4Mux_s0_h              140    3497               FALL  1       
I__249/I                                     LocalMux                   0      3497               FALL  1       
I__249/O                                     LocalMux                   309    3805               FALL  1       
I__250/I                                     IoInMux                    0      3805               FALL  1       
I__250/O                                     IoInMux                    217    4023               FALL  1       
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4023               FALL  1       
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6029               RISE  1       
apuclk_obuf_iopad/DIN                        IO_PAD                     0      6029               RISE  1       
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2314   8343               RISE  1       
apuclk                                       top                        0      8343               RISE  1       

6.6.2::Path details for port: apureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : apureset
Input Port       : reset
Pad to Pad Delay : 7431

Pad to Pad Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                               top                     0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                  0      0                  FALL  1       
reset_ibuf_iopad/DOUT               IO_PAD                  460    460                FALL  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__170/I                            Odrv4                   0      923                FALL  1       
I__170/O                            Odrv4                   372    1295               FALL  1       
I__173/I                            IoSpan4Mux              0      1295               FALL  1       
I__173/O                            IoSpan4Mux              323    1617               FALL  1       
I__177/I                            IoSpan4Mux              0      1617               FALL  1       
I__177/O                            IoSpan4Mux              323    1940               FALL  1       
I__181/I                            IoSpan4Mux              0      1940               FALL  1       
I__181/O                            IoSpan4Mux              323    2262               FALL  1       
I__184/I                            IoSpan4Mux              0      2262               FALL  1       
I__184/O                            IoSpan4Mux              323    2585               FALL  1       
I__186/I                            LocalMux                0      2585               FALL  1       
I__186/O                            LocalMux                309    2894               FALL  1       
I__188/I                            IoInMux                 0      2894               FALL  1       
I__188/O                            IoInMux                 217    3111               FALL  1       
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3111               FALL  1       
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   5117               RISE  1       
apureset_obuf_iopad/DIN             IO_PAD                  0      5117               RISE  1       
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2314   7431               RISE  1       
apureset                            top                     0      7431               RISE  1       

6.6.3::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led7
Input Port       : reset
Pad to Pad Delay : 6463

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                           top                     0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__168/I                        Odrv4                   0      923                FALL  1       
I__168/O                        Odrv4                   372    1295               FALL  1       
I__171/I                        IoSpan4Mux              0      1295               FALL  1       
I__171/O                        IoSpan4Mux              323    1617               FALL  1       
I__174/I                        LocalMux                0      1617               FALL  1       
I__174/O                        LocalMux                309    1926               FALL  1       
I__178/I                        IoInMux                 0      1926               FALL  1       
I__178/O                        IoInMux                 217    2143               FALL  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2143               FALL  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4149               RISE  1       
led7_obuf_iopad/DIN             IO_PAD                  0      4149               RISE  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2314   6463               RISE  1       
led7                            top                     0      6463               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.ddd.Q_LC_16_22_2/ce
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Setup Constraint : 421p
Path slack       : -3380p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            3261
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6780
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__195/I                                      LocalMux                       0              4508  -3380  RISE       1
I__195/O                                      LocalMux                     330              4837  -3380  RISE       1
I__198/I                                      InMux                          0              4837  -3380  RISE       1
I__198/O                                      InMux                        259              5097  -3380  RISE       1
arse.ddd.Q_RNO_LC_15_21_7/in1                 LogicCell40_SEQ_MODE_0000      0              5097  -3380  RISE       1
arse.ddd.Q_RNO_LC_15_21_7/lcout               LogicCell40_SEQ_MODE_0000    400              5497  -3380  RISE       1
I__189/I                                      Odrv4                          0              5497  -3380  RISE       1
I__189/O                                      Odrv4                        351              5847  -3380  RISE       1
I__190/I                                      LocalMux                       0              5847  -3380  RISE       1
I__190/O                                      LocalMux                     330              6177  -3380  RISE       1
I__191/I                                      CEMux                          0              6177  -3380  RISE       1
I__191/O                                      CEMux                        603              6780  -3380  RISE       1
arse.ddd.Q_LC_16_22_2/ce                      LogicCell40_SEQ_MODE_1000      0              6780  -3380  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Setup Constraint : 211p
Path slack       : -2953p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2286
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5805
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -2953  RISE       7
I__150/I                                          LocalMux                       0              3519  -2953  RISE       1
I__150/O                                          LocalMux                     330              3848  -2953  RISE       1
I__155/I                                          InMux                          0              3848  -2953  RISE       1
I__155/O                                          InMux                        259              4108  -2953  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2953  RISE       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/ltout  LogicCell40_SEQ_MODE_0000    386              4494  -2953  FALL       1
I__67/I                                           CascadeMux                     0              4494  -2953  FALL       1
I__67/O                                           CascadeMux                     0              4494  -2953  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/in2      LogicCell40_SEQ_MODE_0000      0              4494  -2953  FALL       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/lcout    LogicCell40_SEQ_MODE_0000    379              4872  -2953  RISE       1
I__65/I                                           LocalMux                       0              4872  -2953  RISE       1
I__65/O                                           LocalMux                     330              5202  -2953  RISE       1
I__66/I                                           CEMux                          0              5202  -2953  RISE       1
I__66/O                                           CEMux                        603              5805  -2953  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/ce           LogicCell40_SEQ_MODE_1000      0              5805  -2953  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_11_12_2/lcout
Path End         : arse.divseven.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -2841p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                   -70
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2782

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2104
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5623
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_11_12_2/lcout       LogicCell40_SEQ_MODE_1000    540              3519  -2841  FALL       2
I__75/I                                     Odrv4                          0              3519  -2841  FALL       1
I__75/O                                     Odrv4                        372              3890  -2841  FALL       1
I__77/I                                     Span4Mux_h                     0              3890  -2841  FALL       1
I__77/O                                     Span4Mux_h                   316              4206  -2841  FALL       1
I__79/I                                     Span4Mux_h                     0              4206  -2841  FALL       1
I__79/O                                     Span4Mux_h                   316              4522  -2841  FALL       1
I__80/I                                     Span4Mux_v                     0              4522  -2841  FALL       1
I__80/O                                     Span4Mux_v                   372              4893  -2841  FALL       1
I__81/I                                     Span4Mux_s2_h                  0              4893  -2841  FALL       1
I__81/O                                     Span4Mux_s2_h                203              5097  -2841  FALL       1
I__82/I                                     LocalMux                       0              5097  -2841  FALL       1
I__82/O                                     LocalMux                     309              5405  -2841  FALL       1
I__83/I                                     IoInMux                        0              5405  -2841  FALL       1
I__83/O                                     IoInMux                      217              5623  -2841  FALL       1
arse.divseven.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5623  -2841  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__364/I                                                        ClkMux                          0              2410  FALL       1
I__364/O                                                        ClkMux                        231              2641  FALL       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_13_12_7/lcout
Path End         : arse.divseven.counter_0_LC_12_12_3/in0
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Setup Constraint : 421p
Path slack       : -2216p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5146
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_13_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       5
I__123/I                                             LocalMux                       0              3519  -2216  RISE       1
I__123/O                                             LocalMux                     330              3848  -2216  RISE       1
I__126/I                                             InMux                          0              3848  -2216  RISE       1
I__126/O                                             InMux                        259              4108  -2216  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2216  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2216  RISE       2
I__59/I                                              LocalMux                       0              4557  -2216  RISE       1
I__59/O                                              LocalMux                     330              4886  -2216  RISE       1
I__61/I                                              InMux                          0              4886  -2216  RISE       1
I__61/O                                              InMux                        259              5146  -2216  RISE       1
arse.divseven.counter_0_LC_12_12_3/in0               LogicCell40_SEQ_MODE_1000      0              5146  -2216  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_nesr_0_LC_12_11_0/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -2194p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            2125
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5306
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_nesr_0_LC_12_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2194  RISE       1
I__68/I                                     Odrv4                          0              3181  -2194  RISE       1
I__68/O                                     Odrv4                        351              3532  -2194  RISE       1
I__69/I                                     Span4Mux_h                     0              3532  -2194  RISE       1
I__69/O                                     Span4Mux_h                   302              3833  -2194  RISE       1
I__70/I                                     Span4Mux_h                     0              3833  -2194  RISE       1
I__70/O                                     Span4Mux_h                   302              4135  -2194  RISE       1
I__71/I                                     Span4Mux_v                     0              4135  -2194  RISE       1
I__71/O                                     Span4Mux_v                   351              4486  -2194  RISE       1
I__72/I                                     Span4Mux_s3_h                  0              4486  -2194  RISE       1
I__72/O                                     Span4Mux_s3_h                231              4717  -2194  RISE       1
I__73/I                                     LocalMux                       0              4717  -2194  RISE       1
I__73/O                                     LocalMux                     330              5047  -2194  RISE       1
I__74/I                                     IoInMux                        0              5047  -2194  RISE       1
I__74/O                                     IoInMux                      259              5306  -2194  RISE       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5306  -2194  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__364/I                                                        ClkMux                          0              2670  RISE       1
I__364/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in0
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Setup Constraint : 421p
Path slack       : -2167p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__197/I                                      LocalMux                       0              4508  -2167  RISE       1
I__197/O                                      LocalMux                     330              4837  -2167  RISE       1
I__203/I                                      InMux                          0              4837  -2167  RISE       1
I__203/O                                      InMux                        259              5097  -2167  RISE       1
arse.arse.counter_2_LC_13_20_5/in0            LogicCell40_SEQ_MODE_1000      0              5097  -2167  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_13_12_7/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in2
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Setup Constraint : 421p
Path slack       : -2118p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5146
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_13_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -2216  RISE       5
I__123/I                                             LocalMux                       0              3519  -2216  RISE       1
I__123/O                                             LocalMux                     330              3848  -2216  RISE       1
I__126/I                                             InMux                          0              3848  -2216  RISE       1
I__126/O                                             InMux                        259              4108  -2216  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2216  RISE       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2216  RISE       2
I__60/I                                              LocalMux                       0              4557  -2118  RISE       1
I__60/O                                              LocalMux                     330              4886  -2118  RISE       1
I__62/I                                              InMux                          0              4886  -2118  RISE       1
I__62/O                                              InMux                        259              5146  -2118  RISE       1
I__63/I                                              CascadeMux                     0              5146  -2118  RISE       1
I__63/O                                              CascadeMux                     0              5146  -2118  RISE       1
arse.divseven.dout_1_LC_11_12_2/in2                  LogicCell40_SEQ_MODE_1000      0              5146  -2118  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.counter_0_LC_14_21_1/in1
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Setup Constraint : 421p
Path slack       : -2097p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__196/I                                      LocalMux                       0              4508  -2097  RISE       1
I__196/O                                      LocalMux                     330              4837  -2097  RISE       1
I__200/I                                      InMux                          0              4837  -2097  RISE       1
I__200/O                                      InMux                        259              5097  -2097  RISE       1
arse.arse.counter_0_LC_14_21_1/in1            LogicCell40_SEQ_MODE_1001      0              5097  -2097  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.clock_out_LC_15_21_5/in1
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Setup Constraint : 421p
Path slack       : -2097p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__195/I                                      LocalMux                       0              4508  -3380  RISE       1
I__195/O                                      LocalMux                     330              4837  -3380  RISE       1
I__199/I                                      InMux                          0              4837  -2097  RISE       1
I__199/O                                      InMux                        259              5097  -2097  RISE       1
arse.arse.clock_out_LC_15_21_5/in1            LogicCell40_SEQ_MODE_1000      0              5097  -2097  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in1
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Setup Constraint : 421p
Path slack       : -2097p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__196/I                                      LocalMux                       0              4508  -2097  RISE       1
I__196/O                                      LocalMux                     330              4837  -2097  RISE       1
I__201/I                                      InMux                          0              4837  -2097  RISE       1
I__201/O                                      InMux                        259              5097  -2097  RISE       1
arse.arse.counter_1_LC_14_21_7/in1            LogicCell40_SEQ_MODE_1001      0              5097  -2097  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in1
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Setup Constraint : 421p
Path slack       : -2097p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__243/I                                      LocalMux                       0              3519  -3380  RISE       1
I__243/O                                      LocalMux                     330              3848  -3380  RISE       1
I__245/I                                      InMux                          0              3848  -3380  RISE       1
I__245/O                                      InMux                        259              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in1    LogicCell40_SEQ_MODE_0000      0              4108  -3380  RISE       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -3380  RISE       6
I__197/I                                      LocalMux                       0              4508  -2167  RISE       1
I__197/O                                      LocalMux                     330              4837  -2167  RISE       1
I__202/I                                      InMux                          0              4837  -2097  RISE       1
I__202/O                                      InMux                        259              5097  -2097  RISE       1
arse.arse.counter_3_LC_13_20_6/in1            LogicCell40_SEQ_MODE_1000      0              5097  -2097  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.clock_out_LC_15_21_5/in3
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Setup Constraint : 421p
Path slack       : -2020p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5146
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -3345  RISE       6
I__223/I                                       LocalMux                       0              3519  -3345  RISE       1
I__223/O                                       LocalMux                     330              3848  -3345  RISE       1
I__226/I                                       InMux                          0              3848  -3345  RISE       1
I__226/O                                       InMux                        259              4108  -3345  RISE       1
arse.arse.counter_RNIHKTF1_1_LC_14_20_1/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3345  RISE       1
arse.arse.counter_RNIHKTF1_1_LC_14_20_1/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -3345  RISE       2
I__192/I                                       LocalMux                       0              4557  -3345  RISE       1
I__192/O                                       LocalMux                     330              4886  -3345  RISE       1
I__194/I                                       InMux                          0              4886  -2020  RISE       1
I__194/O                                       InMux                        259              5146  -2020  RISE       1
arse.arse.clock_out_LC_15_21_5/in3             LogicCell40_SEQ_MODE_1000      0              5146  -2020  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_14_21_7/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in3
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Setup Constraint : 421p
Path slack       : -1971p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_14_21_7/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3296  RISE       4
I__207/I                                      LocalMux                       0              3519  -3296  RISE       1
I__207/O                                      LocalMux                     330              3848  -3296  RISE       1
I__211/I                                      InMux                          0              3848  -1971  RISE       1
I__211/O                                      InMux                        259              4108  -1971  RISE       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/in1    LogicCell40_SEQ_MODE_0000      0              4108  -1971  RISE       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -1971  RISE       2
I__233/I                                      LocalMux                       0              4508  -1971  RISE       1
I__233/O                                      LocalMux                     330              4837  -1971  RISE       1
I__234/I                                      InMux                          0              4837  -1971  RISE       1
I__234/O                                      InMux                        259              5097  -1971  RISE       1
arse.arse.counter_3_LC_13_20_6/in3            LogicCell40_SEQ_MODE_1000      0              5097  -1971  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_14_21_7/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in3
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Setup Constraint : 421p
Path slack       : -1971p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1578
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5097
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_14_21_7/lcout          LogicCell40_SEQ_MODE_1001    540              3519  -3296  RISE       4
I__207/I                                      LocalMux                       0              3519  -3296  RISE       1
I__207/O                                      LocalMux                     330              3848  -3296  RISE       1
I__211/I                                      InMux                          0              3848  -1971  RISE       1
I__211/O                                      InMux                        259              4108  -1971  RISE       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/in1    LogicCell40_SEQ_MODE_0000      0              4108  -1971  RISE       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/lcout  LogicCell40_SEQ_MODE_0000    400              4508  -1971  RISE       2
I__233/I                                      LocalMux                       0              4508  -1971  RISE       1
I__233/O                                      LocalMux                     330              4837  -1971  RISE       1
I__235/I                                      InMux                          0              4837  -1971  RISE       1
I__235/O                                      InMux                        259              5097  -1971  RISE       1
arse.arse.counter_4_LC_13_20_2/in3            LogicCell40_SEQ_MODE_1001      0              5097  -1971  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_24_1/lcout
Path End         : arse.diveight.dout_0_LC_32_23_6/in3
Capture Clock    : arse.diveight.dout_0_LC_32_23_6/clk
Setup Constraint : 211p
Path slack       : -1530p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2578

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1530  RISE       3
I__375/I                                  LocalMux                       0              3519  -1530  RISE       1
I__375/O                                  LocalMux                     330              3848  -1530  RISE       1
I__378/I                                  InMux                          0              3848  -1530  RISE       1
I__378/O                                  InMux                        259              4108  -1530  RISE       1
arse.diveight.dout_0_LC_32_23_6/in3       LogicCell40_SEQ_MODE_1000      0              4108  -1530  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__370/I                                                        ClkMux                          0              2410  FALL       1
I__370/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_23_6/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/in3
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Setup Constraint : 211p
Path slack       : -1530p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2578

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2953  RISE       7
I__151/I                                  LocalMux                       0              3519  -1530  RISE       1
I__151/O                                  LocalMux                     330              3848  -1530  RISE       1
I__156/I                                  InMux                          0              3848  -1530  RISE       1
I__156/O                                  InMux                        259              4108  -1530  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/in3  LogicCell40_SEQ_MODE_1000      0              4108  -1530  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.counter_1_LC_13_12_7/in2
Capture Clock    : arse.divseven.counter_1_LC_13_12_7/clk
Setup Constraint : 421p
Path slack       : -1445p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             954
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4473
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       7
I__152/I                                           LocalMux                       0              3519  -1445  RISE       1
I__152/O                                           LocalMux                     330              3848  -1445  RISE       1
I__157/I                                           InMux                          0              3848  -1445  RISE       1
I__157/O                                           InMux                        259              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m5_LC_13_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m5_LC_13_12_6/ltout  LogicCell40_SEQ_MODE_0000    365              4473  -1445  RISE       1
I__131/I                                           CascadeMux                     0              4473  -1445  RISE       1
I__131/O                                           CascadeMux                     0              4473  -1445  RISE       1
arse.divseven.counter_1_LC_13_12_7/in2             LogicCell40_SEQ_MODE_1000      0              4473  -1445  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.seven_LC_13_12_3/in2
Capture Clock    : arse.divseven.seven_LC_13_12_3/clk
Setup Constraint : 421p
Path slack       : -1445p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             954
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4473
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout    LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       7
I__152/I                                    LocalMux                       0              3519  -1445  RISE       1
I__152/O                                    LocalMux                     330              3848  -1445  RISE       1
I__158/I                                    InMux                          0              3848  -1445  RISE       1
I__158/O                                    InMux                        259              4108  -1445  RISE       1
arse.divseven.seven_RNO_0_LC_13_12_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1445  RISE       1
arse.divseven.seven_RNO_0_LC_13_12_2/ltout  LogicCell40_SEQ_MODE_0000    365              4473  -1445  RISE       1
I__163/I                                    CascadeMux                     0              4473  -1445  RISE       1
I__163/O                                    CascadeMux                     0              4473  -1445  RISE       1
arse.divseven.seven_LC_13_12_3/in2          LogicCell40_SEQ_MODE_1000      0              4473  -1445  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.counter_2_LC_12_12_5/in2
Capture Clock    : arse.divseven.counter_2_LC_12_12_5/clk
Setup Constraint : 421p
Path slack       : -1445p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             954
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4473
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       6
I__132/I                                           LocalMux                       0              3519  -1445  RISE       1
I__132/O                                           LocalMux                     330              3848  -1445  RISE       1
I__136/I                                           InMux                          0              3848  -1445  RISE       1
I__136/O                                           InMux                        259              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m9_LC_12_12_4/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1445  RISE       1
arse.divseven.counter_ns_2_0__m9_LC_12_12_4/ltout  LogicCell40_SEQ_MODE_0000    365              4473  -1445  RISE       1
I__64/I                                            CascadeMux                     0              4473  -1445  RISE       1
I__64/O                                            CascadeMux                     0              4473  -1445  RISE       1
arse.divseven.counter_2_LC_12_12_5/in2             LogicCell40_SEQ_MODE_1000      0              4473  -1445  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_1_LC_32_24_4/lcout
Path End         : arse.diveight.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1333p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2775

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__371/I                                                        ClkMux                          0              2670  RISE       1
I__371/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_4/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_1_LC_32_24_4/lcout       LogicCell40_SEQ_MODE_1000    540              3519  -1333  RISE       1
I__373/I                                    LocalMux                       0              3519  -1333  RISE       1
I__373/O                                    LocalMux                     330              3848  -1333  RISE       1
I__374/I                                    IoInMux                        0              3848  -1333  RISE       1
I__374/O                                    IoInMux                      259              4108  -1333  RISE       1
arse.diveight.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4108  -1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__372/I                                                        ClkMux                          0              2410  FALL       1
I__372/O                                                        ClkMux                        231              2641  FALL       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_6/lcout
Path End         : arse.diveight.counter_2_LC_31_24_1/in0
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       2
I__384/I                                  LocalMux                       0              3519  -1178  RISE       1
I__384/O                                  LocalMux                     330              3848  -1178  RISE       1
I__386/I                                  InMux                          0              3848  -1178  RISE       1
I__386/O                                  InMux                        259              4108  -1178  RISE       1
arse.diveight.counter_2_LC_31_24_1/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_5/lcout
Path End         : arse.diveight.counter_1_LC_31_24_6/in0
Capture Clock    : arse.diveight.counter_1_LC_31_24_6/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__387/I                                  LocalMux                       0              3519  -1178  RISE       1
I__387/O                                  LocalMux                     330              3848  -1178  RISE       1
I__389/I                                  InMux                          0              3848  -1178  RISE       1
I__389/O                                  InMux                        259              4108  -1178  RISE       1
arse.diveight.counter_1_LC_31_24_6/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.clock_out_LC_15_21_5/lcout
Path End         : arse.arse.clock_out_LC_15_21_5/in0
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.clock_out_LC_15_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2440  RISE       2
I__204/I                              LocalMux                       0              3519  -2440  RISE       1
I__204/O                              LocalMux                     330              3848  -2440  RISE       1
I__206/I                              InMux                          0              3848  -1178  RISE       1
I__206/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.clock_out_LC_15_21_5/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_11_12_2/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in0
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_11_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       2
I__76/I                                LocalMux                       0              3519  -1178  RISE       1
I__76/O                                LocalMux                     330              3848  -1178  RISE       1
I__78/I                                InMux                          0              3848  -1178  RISE       1
I__78/O                                InMux                        259              4108  -1178  RISE       1
arse.divseven.dout_1_LC_11_12_2/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.seven_LC_13_12_3/in0
Capture Clock    : arse.divseven.seven_LC_13_12_3/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       6
I__133/I                                  LocalMux                       0              3519  -1346  RISE       1
I__133/O                                  LocalMux                     330              3848  -1346  RISE       1
I__139/I                                  InMux                          0              3848  -1178  RISE       1
I__139/O                                  InMux                        259              4108  -1178  RISE       1
arse.divseven.seven_LC_13_12_3/in0        LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_14_21_7/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in0
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_14_21_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3296  RISE       4
I__208/I                              LocalMux                       0              3519  -1178  RISE       1
I__208/O                              LocalMux                     330              3848  -1178  RISE       1
I__212/I                              InMux                          0              3848  -1178  RISE       1
I__212/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_1_LC_14_21_7/in0    LogicCell40_SEQ_MODE_1001      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in0
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3345  RISE       6
I__224/I                              LocalMux                       0              3519  -1178  RISE       1
I__224/O                              LocalMux                     330              3848  -1178  RISE       1
I__227/I                              InMux                          0              3848  -1178  RISE       1
I__227/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_3_LC_13_20_6/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_0_LC_14_21_1/in0
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3345  RISE       6
I__225/I                              LocalMux                       0              3519  -1178  RISE       1
I__225/O                              LocalMux                     330              3848  -1178  RISE       1
I__230/I                              InMux                          0              3848  -1178  RISE       1
I__230/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_0_LC_14_21_1/in0    LogicCell40_SEQ_MODE_1001      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in0
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3345  RISE       6
I__224/I                              LocalMux                       0              3519  -1178  RISE       1
I__224/O                              LocalMux                     330              3848  -1178  RISE       1
I__228/I                              InMux                          0              3848  -1178  RISE       1
I__228/O                              InMux                        259              4108  -1178  RISE       1
arse.arse.counter_4_LC_13_20_2/in0    LogicCell40_SEQ_MODE_1001      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_24_1/lcout
Path End         : arse.diveight.dout_1_LC_32_24_4/in1
Capture Clock    : arse.diveight.dout_1_LC_32_24_4/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1108  RISE       3
I__376/I                                  LocalMux                       0              3519  -1108  RISE       1
I__376/O                                  LocalMux                     330              3848  -1108  RISE       1
I__379/I                                  InMux                          0              3848  -1108  RISE       1
I__379/O                                  InMux                        259              4108  -1108  RISE       1
arse.diveight.dout_1_LC_32_24_4/in1       LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__371/I                                                        ClkMux                          0              2670  RISE       1
I__371/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_4/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.counter_0_LC_12_12_3/in1
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       7
I__153/I                                  LocalMux                       0              3519  -1388  RISE       1
I__153/O                                  LocalMux                     330              3848  -1388  RISE       1
I__160/I                                  InMux                          0              3848  -1108  RISE       1
I__160/O                                  InMux                        259              4108  -1108  RISE       1
arse.divseven.counter_0_LC_12_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in1
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       7
I__154/I                                  LocalMux                       0              3519  -1108  RISE       1
I__154/O                                  LocalMux                     330              3848  -1108  RISE       1
I__161/I                                  InMux                          0              3848  -1108  RISE       1
I__161/O                                  InMux                        259              4108  -1108  RISE       1
arse.divseven.dout_1_LC_11_12_2/in1       LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in1
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3345  RISE       6
I__224/I                              LocalMux                       0              3519  -1178  RISE       1
I__224/O                              LocalMux                     330              3848  -1178  RISE       1
I__229/I                              InMux                          0              3848  -1108  RISE       1
I__229/O                              InMux                        259              4108  -1108  RISE       1
arse.arse.counter_2_LC_13_20_5/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in1
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3380  RISE       2
I__244/I                              LocalMux                       0              3519  -1108  RISE       1
I__244/O                              LocalMux                     330              3848  -1108  RISE       1
I__246/I                              InMux                          0              3848  -1108  RISE       1
I__246/O                              InMux                        259              4108  -1108  RISE       1
arse.arse.counter_4_LC_13_20_2/in1    LogicCell40_SEQ_MODE_1001      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_5/lcout
Path End         : arse.diveight.counter_2_LC_31_24_1/in1
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__387/I                                  LocalMux                       0              3519  -1178  RISE       1
I__387/O                                  LocalMux                     330              3848  -1178  RISE       1
I__390/I                                  InMux                          0              3848  -1108  RISE       1
I__390/O                                  InMux                        259              4108  -1108  RISE       1
arse.diveight.counter_2_LC_31_24_1/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in2
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3296  RISE       3
I__237/I                              LocalMux                       0              3519  -1080  RISE       1
I__237/O                              LocalMux                     330              3848  -1080  RISE       1
I__239/I                              InMux                          0              3848  -1080  RISE       1
I__239/O                              InMux                        259              4108  -1080  RISE       1
I__241/I                              CascadeMux                     0              4108  -1080  RISE       1
I__241/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_3_LC_13_20_6/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_14_21_7/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in2
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_14_21_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3296  RISE       4
I__209/I                              LocalMux                       0              3519  -1080  RISE       1
I__209/O                              LocalMux                     330              3848  -1080  RISE       1
I__213/I                              InMux                          0              3848  -1080  RISE       1
I__213/O                              InMux                        259              4108  -1080  RISE       1
I__214/I                              CascadeMux                     0              4108  -1080  RISE       1
I__214/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_2_LC_13_20_5/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in2
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3345  RISE       6
I__225/I                              LocalMux                       0              3519  -1178  RISE       1
I__225/O                              LocalMux                     330              3848  -1178  RISE       1
I__231/I                              InMux                          0              3848  -1080  RISE       1
I__231/O                              InMux                        259              4108  -1080  RISE       1
I__232/I                              CascadeMux                     0              4108  -1080  RISE       1
I__232/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_1_LC_14_21_7/in2    LogicCell40_SEQ_MODE_1001      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in2
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3296  RISE       3
I__237/I                              LocalMux                       0              3519  -1080  RISE       1
I__237/O                              LocalMux                     330              3848  -1080  RISE       1
I__240/I                              InMux                          0              3848  -1080  RISE       1
I__240/O                              InMux                        259              4108  -1080  RISE       1
I__242/I                              CascadeMux                     0              4108  -1080  RISE       1
I__242/O                              CascadeMux                     0              4108  -1080  RISE       1
arse.arse.counter_4_LC_13_20_2/in2    LogicCell40_SEQ_MODE_1001      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_24_1/lcout
Path End         : arse.diveight.counter_2_LC_31_24_1/in2
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1108  RISE       3
I__377/I                                  LocalMux                       0              3519  -1080  RISE       1
I__377/O                                  LocalMux                     330              3848  -1080  RISE       1
I__380/I                                  InMux                          0              3848  -1080  RISE       1
I__380/O                                  InMux                        259              4108  -1080  RISE       1
I__381/I                                  CascadeMux                     0              4108  -1080  RISE       1
I__381/O                                  CascadeMux                     0              4108  -1080  RISE       1
arse.diveight.counter_2_LC_31_24_1/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_0_LC_14_21_1/in3
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3212  RISE       5
I__216/I                              LocalMux                       0              3519   -982  RISE       1
I__216/O                              LocalMux                     330              3848   -982  RISE       1
I__220/I                              InMux                          0              3848   -982  RISE       1
I__220/O                              InMux                        259              4108   -982  RISE       1
arse.arse.counter_0_LC_14_21_1/in3    LogicCell40_SEQ_MODE_1001      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_13_12_3/lcout
Path End         : arse.divseven.seven_LC_13_12_3/in3
Capture Clock    : arse.divseven.seven_LC_13_12_3/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_13_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2083  RISE       5
I__143/I                              LocalMux                       0              3519  -1388  RISE       1
I__143/O                              LocalMux                     330              3848  -1388  RISE       1
I__148/I                              InMux                          0              3848   -982  RISE       1
I__148/O                              InMux                        259              4108   -982  RISE       1
arse.divseven.seven_LC_13_12_3/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in3
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       6
I__134/I                                  LocalMux                       0              3519   -982  RISE       1
I__134/O                                  LocalMux                     330              3848   -982  RISE       1
I__140/I                                  InMux                          0              3848   -982  RISE       1
I__140/O                                  InMux                        259              4108   -982  RISE       1
arse.divseven.dout_1_LC_11_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.counter_0_LC_12_12_3/in3
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1445  RISE       6
I__132/I                                  LocalMux                       0              3519  -1445  RISE       1
I__132/O                                  LocalMux                     330              3848  -1445  RISE       1
I__137/I                                  InMux                          0              3848   -982  RISE       1
I__137/O                                  InMux                        259              4108   -982  RISE       1
arse.divseven.counter_0_LC_12_12_3/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in3
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3212  RISE       5
I__217/I                              LocalMux                       0              3519   -982  RISE       1
I__217/O                              LocalMux                     330              3848   -982  RISE       1
I__222/I                              InMux                          0              3848   -982  RISE       1
I__222/O                              InMux                        259              4108   -982  RISE       1
arse.arse.counter_2_LC_13_20_5/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in3
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_1001    540              3519  -3212  RISE       5
I__216/I                              LocalMux                       0              3519   -982  RISE       1
I__216/O                              LocalMux                     330              3848   -982  RISE       1
I__221/I                              InMux                          0              3848   -982  RISE       1
I__221/O                              InMux                        259              4108   -982  RISE       1
arse.arse.counter_1_LC_14_21_7/in3    LogicCell40_SEQ_MODE_1001      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_6/lcout
Path End         : arse.diveight.counter_1_LC_31_24_6/in3
Capture Clock    : arse.diveight.counter_1_LC_31_24_6/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       2
I__384/I                                  LocalMux                       0              3519  -1178  RISE       1
I__384/O                                  LocalMux                     330              3848  -1178  RISE       1
I__385/I                                  InMux                          0              3848   -982  RISE       1
I__385/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.counter_1_LC_31_24_6/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_5/lcout
Path End         : arse.diveight.counter_0_LC_31_24_5/in3
Capture Clock    : arse.diveight.counter_0_LC_31_24_5/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__387/I                                  LocalMux                       0              3519  -1178  RISE       1
I__387/O                                  LocalMux                     330              3848  -1178  RISE       1
I__388/I                                  InMux                          0              3848   -982  RISE       1
I__388/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.counter_0_LC_31_24_5/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_32_23_6/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -658p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__370/I                                                        ClkMux                          0              2410  FALL       1
I__370/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_23_6/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_32_23_6/lcout       LogicCell40_SEQ_MODE_1000    540              3181   -658  RISE       1
I__382/I                                    LocalMux                       0              3181   -658  RISE       1
I__382/O                                    LocalMux                     330              3511   -658  RISE       1
I__383/I                                    IoInMux                        0              3511   -658  RISE       1
I__383/O                                    IoInMux                      259              3770   -658  RISE       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              3770   -658  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__372/I                                                        ClkMux                          0              2670  RISE       1
I__372/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : apuclk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8880
---------------------------------------   ---- 
End-of-path arrival time (ps)             8880
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                                      top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT                      IO_PAD                       760               760   +INF  RISE       1
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__261/I                                     Odrv4                          0              1223   +INF  FALL       1
I__261/O                                     Odrv4                        372              1595   +INF  FALL       1
I__263/I                                     Span4Mux_v                     0              1595   +INF  FALL       1
I__263/O                                     Span4Mux_v                   372              1966   +INF  FALL       1
I__265/I                                     LocalMux                       0              1966   +INF  FALL       1
I__265/O                                     LocalMux                     309              2275   +INF  FALL       1
I__268/I                                     InMux                          0              2275   +INF  FALL       1
I__268/O                                     InMux                        217              2492   +INF  FALL       1
arse.l1.N_21_0_i_LC_32_25_3/in3              LogicCell40_SEQ_MODE_0000      0              2492   +INF  FALL       1
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000    274              2766   +INF  FALL       1
I__258/I                                     CascadeMux                     0              2766   +INF  FALL       1
I__258/O                                     CascadeMux                     0              2766   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000      0              2766   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000    351              3117   +INF  FALL       1
I__247/I                                     Odrv4                          0              3117   +INF  FALL       1
I__247/O                                     Odrv4                        372              3488   +INF  FALL       1
I__248/I                                     Span4Mux_s0_h                  0              3488   +INF  FALL       1
I__248/O                                     Span4Mux_s0_h                140              3629   +INF  FALL       1
I__249/I                                     LocalMux                       0              3629   +INF  FALL       1
I__249/O                                     LocalMux                     309              3937   +INF  FALL       1
I__250/I                                     IoInMux                        0              3937   +INF  FALL       1
I__250/O                                     IoInMux                      217              4155   +INF  FALL       1
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4155   +INF  FALL       1
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6392   +INF  FALL       1
apuclk_obuf_iopad/DIN                        IO_PAD                         0              6392   +INF  FALL       1
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2488              8880   +INF  FALL       1
apuclk                                       top                            0              8880   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_16_22_2/in1
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3643
---------------------------------------   ---- 
End-of-path arrival time (ps)             3643
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__262/I                          Odrv12                         0              1223   +INF  FALL       1
I__262/O                          Odrv12                       540              1763   +INF  FALL       1
I__264/I                          Span12Mux_h                    0              1763   +INF  FALL       1
I__264/O                          Span12Mux_h                  540              2303   +INF  FALL       1
I__266/I                          LocalMux                       0              2303   +INF  FALL       1
I__266/O                          LocalMux                     309              2612   +INF  FALL       1
I__269/I                          InMux                          0              2612   +INF  FALL       1
I__269/O                          InMux                        217              2829   +INF  FALL       1
arse.l2.un1_Q_LC_16_23_0/in3      LogicCell40_SEQ_MODE_0000      0              2829   +INF  FALL       1
arse.l2.un1_Q_LC_16_23_0/lcout    LogicCell40_SEQ_MODE_0000    288              3117   +INF  FALL       2
I__165/I                          LocalMux                       0              3117   +INF  FALL       1
I__165/O                          LocalMux                     309              3425   +INF  FALL       1
I__167/I                          InMux                          0              3425   +INF  FALL       1
I__167/O                          InMux                        217              3643   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in1         LogicCell40_SEQ_MODE_1000      0              3643   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_16_22_2/in3
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -217
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3600
---------------------------------------   ---- 
End-of-path arrival time (ps)             3600
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  FALL       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
apusync_ibuf_iopad/DOUT           IO_PAD                       710               710   +INF  FALL       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__262/I                          Odrv12                         0              1173   +INF  FALL       1
I__262/O                          Odrv12                       540              1713   +INF  FALL       1
I__264/I                          Span12Mux_h                    0              1713   +INF  FALL       1
I__264/O                          Span12Mux_h                  540              2253   +INF  FALL       1
I__267/I                          Sp12to4                        0              2253   +INF  FALL       1
I__267/O                          Sp12to4                      449              2702   +INF  FALL       1
I__270/I                          Span4Mux_v                     0              2702   +INF  FALL       1
I__270/O                          Span4Mux_v                   372              3074   +INF  FALL       1
I__271/I                          LocalMux                       0              3074   +INF  FALL       1
I__271/O                          LocalMux                     309              3382   +INF  FALL       1
I__272/I                          InMux                          0              3382   +INF  FALL       1
I__272/O                          InMux                        217              3600   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in3         LogicCell40_SEQ_MODE_1000      0              3600   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.counter_0_LC_31_24_5/in1
Capture Clock    : arse.diveight.counter_0_LC_31_24_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3390
---------------------------------------   ---- 
End-of-path arrival time (ps)             3390
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                Odrv12                         0              1223   +INF  FALL       1
I__286/O                                Odrv12                       540              1763   +INF  FALL       1
I__288/I                                Span12Mux_s6_h                 0              1763   +INF  FALL       1
I__288/O                                Span12Mux_s6_h               281              2043   +INF  FALL       1
I__292/I                                Sp12to4                        0              2043   +INF  FALL       1
I__292/O                                Sp12to4                      449              2492   +INF  FALL       1
I__298/I                                Span4Mux_v                     0              2492   +INF  FALL       1
I__298/O                                Span4Mux_v                   372              2864   +INF  FALL       1
I__306/I                                LocalMux                       0              2864   +INF  FALL       1
I__306/O                                LocalMux                     309              3173   +INF  FALL       1
I__314/I                                InMux                          0              3173   +INF  FALL       1
I__314/O                                InMux                        217              3390   +INF  FALL       1
arse.diveight.counter_0_LC_31_24_5/in1  LogicCell40_SEQ_MODE_1000      0              3390   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.dout_0_LC_32_23_6/in0
Capture Clock    : arse.diveight.dout_0_LC_32_23_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3257
---------------------------------------   ---- 
End-of-path arrival time (ps)             3257
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                            top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT            IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                             Odrv12                         0              1223   +INF  FALL       1
I__286/O                             Odrv12                       540              1763   +INF  FALL       1
I__289/I                             Sp12to4                        0              1763   +INF  FALL       1
I__289/O                             Sp12to4                      449              2212   +INF  FALL       1
I__294/I                             Span4Mux_h                     0              2212   +INF  FALL       1
I__294/O                             Span4Mux_h                   316              2527   +INF  FALL       1
I__300/I                             Span4Mux_s2_h                  0              2527   +INF  FALL       1
I__300/O                             Span4Mux_s2_h                203              2731   +INF  FALL       1
I__307/I                             LocalMux                       0              2731   +INF  FALL       1
I__307/O                             LocalMux                     309              3039   +INF  FALL       1
I__317/I                             InMux                          0              3039   +INF  FALL       1
I__317/O                             InMux                        217              3257   +INF  FALL       1
arse.diveight.dout_0_LC_32_23_6/in0  LogicCell40_SEQ_MODE_1000      0              3257   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__370/I                                                        ClkMux                          0              2410  FALL       1
I__370/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_23_6/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.counter_1_LC_31_24_6/in2
Capture Clock    : arse.diveight.counter_1_LC_31_24_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -323
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3340
---------------------------------------   ---- 
End-of-path arrival time (ps)             3340
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                Odrv12                         0              1173   +INF  FALL       1
I__286/O                                Odrv12                       540              1713   +INF  FALL       1
I__288/I                                Span12Mux_s6_h                 0              1713   +INF  FALL       1
I__288/O                                Span12Mux_s6_h               281              1993   +INF  FALL       1
I__292/I                                Sp12to4                        0              1993   +INF  FALL       1
I__292/O                                Sp12to4                      449              2442   +INF  FALL       1
I__298/I                                Span4Mux_v                     0              2442   +INF  FALL       1
I__298/O                                Span4Mux_v                   372              2814   +INF  FALL       1
I__306/I                                LocalMux                       0              2814   +INF  FALL       1
I__306/O                                LocalMux                     309              3123   +INF  FALL       1
I__315/I                                InMux                          0              3123   +INF  FALL       1
I__315/O                                InMux                        217              3340   +INF  FALL       1
I__323/I                                CascadeMux                     0              3340   +INF  FALL       1
I__323/O                                CascadeMux                     0              3340   +INF  FALL       1
arse.diveight.counter_1_LC_31_24_6/in2  LogicCell40_SEQ_MODE_1000      0              3340   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/sr
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6356
---------------------------------------   ---- 
End-of-path arrival time (ps)             6356
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                 Odrv12                         0              1173   +INF  FALL       1
I__286/O                                 Odrv12                       540              1713   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1713   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2253   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2253   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2702   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2702   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3074   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3074   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3389   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3389   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3761   +INF  FALL       1
I__324/I                                 LocalMux                       0              3761   +INF  FALL       1
I__324/O                                 LocalMux                     309              4069   +INF  FALL       1
I__327/I                                 InMux                          0              4069   +INF  FALL       1
I__327/O                                 InMux                        217              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4574   +INF  FALL       9
I__333/I                                 Odrv4                          0              4574   +INF  FALL       1
I__333/O                                 Odrv4                        372              4946   +INF  FALL       1
I__338/I                                 Span4Mux_v                     0              4946   +INF  FALL       1
I__338/O                                 Span4Mux_v                   372              5318   +INF  FALL       1
I__344/I                                 Span4Mux_v                     0              5318   +INF  FALL       1
I__344/O                                 Span4Mux_v                   372              5690   +INF  FALL       1
I__350/I                                 LocalMux                       0              5690   +INF  FALL       1
I__350/O                                 LocalMux                     309              5998   +INF  FALL       1
I__354/I                                 SRMux                          0              5998   +INF  FALL       1
I__354/O                                 SRMux                        358              6356   +INF  FALL       1
arse.divseven.dout_nesr_0_LC_12_11_0/sr  LogicCell40_SEQ_MODE_1000      0              6356   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : led7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7169
---------------------------------------   ---- 
End-of-path arrival time (ps)             7169
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                           top                         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                    760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1223   +INF  FALL       1
I__168/I                        Odrv4                       0              1223   +INF  FALL       1
I__168/O                        Odrv4                     372              1595   +INF  FALL       1
I__171/I                        IoSpan4Mux                  0              1595   +INF  FALL       1
I__171/O                        IoSpan4Mux                323              1917   +INF  FALL       1
I__174/I                        LocalMux                    0              1917   +INF  FALL       1
I__174/O                        LocalMux                  309              2226   +INF  FALL       1
I__178/I                        IoInMux                     0              2226   +INF  FALL       1
I__178/O                        IoInMux                   217              2443   +INF  FALL       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2443   +INF  FALL       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4681   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                      0              4681   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              7169   +INF  FALL       1
led7                            top                         0              7169   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.ddd.Q_LC_16_22_2/in2
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -323
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3650
---------------------------------------   ---- 
End-of-path arrival time (ps)             3650
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__169/I                        Odrv12                         0              1223   +INF  FALL       1
I__169/O                        Odrv12                       540              1763   +INF  FALL       1
I__172/I                        Span12Mux_h                    0              1763   +INF  FALL       1
I__172/O                        Span12Mux_h                  540              2303   +INF  FALL       1
I__176/I                        Sp12to4                        0              2303   +INF  FALL       1
I__176/O                        Sp12to4                      449              2752   +INF  FALL       1
I__180/I                        Span4Mux_v                     0              2752   +INF  FALL       1
I__180/O                        Span4Mux_v                   372              3124   +INF  FALL       1
I__183/I                        LocalMux                       0              3124   +INF  FALL       1
I__183/O                        LocalMux                     309              3432   +INF  FALL       1
I__185/I                        InMux                          0              3432   +INF  FALL       1
I__185/O                        InMux                        217              3650   +INF  FALL       1
I__187/I                        CascadeMux                     0              3650   +INF  FALL       1
I__187/O                        CascadeMux                     0              3650   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in2       LogicCell40_SEQ_MODE_1000      0              3650   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : apureset
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8086
---------------------------------------   ---- 
End-of-path arrival time (ps)             8086
 
Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                               top                         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                      0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                    710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001      0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001    463              1173   +INF  FALL       1
I__170/I                            Odrv4                       0              1173   +INF  FALL       1
I__170/O                            Odrv4                     372              1545   +INF  FALL       1
I__173/I                            IoSpan4Mux                  0              1545   +INF  FALL       1
I__173/O                            IoSpan4Mux                323              1867   +INF  FALL       1
I__177/I                            IoSpan4Mux                  0              1867   +INF  FALL       1
I__177/O                            IoSpan4Mux                323              2190   +INF  FALL       1
I__181/I                            IoSpan4Mux                  0              2190   +INF  FALL       1
I__181/O                            IoSpan4Mux                323              2512   +INF  FALL       1
I__184/I                            IoSpan4Mux                  0              2512   +INF  FALL       1
I__184/O                            IoSpan4Mux                323              2835   +INF  FALL       1
I__186/I                            LocalMux                    0              2835   +INF  FALL       1
I__186/O                            LocalMux                  309              3144   +INF  FALL       1
I__188/I                            IoInMux                     0              3144   +INF  FALL       1
I__188/O                            IoInMux                   217              3361   +INF  FALL       1
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3361   +INF  FALL       1
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              5598   +INF  FALL       1
apureset_obuf_iopad/DIN             IO_PAD                      0              5598   +INF  FALL       1
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              8086   +INF  FALL       1
apureset                            top                         0              8086   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.ddd.Q_LC_16_22_2/lcout
Path End         : cpureset
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     2979
+ Clock To Q                                                   540
+ Data Path Delay                                             7555
----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                11074
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.ddd.Q_LC_16_22_2/lcout         LogicCell40_SEQ_MODE_1000    540              3519   +INF  RISE       2
I__273/I                            Odrv4                          0              3519   +INF  RISE       1
I__273/O                            Odrv4                        351              3869   +INF  RISE       1
I__274/I                            Span4Mux_h                     0              3869   +INF  RISE       1
I__274/O                            Span4Mux_h                   302              4171   +INF  RISE       1
I__275/I                            Span4Mux_h                     0              4171   +INF  RISE       1
I__275/O                            Span4Mux_h                   302              4473   +INF  RISE       1
I__276/I                            Span4Mux_h                     0              4473   +INF  RISE       1
I__276/O                            Span4Mux_h                   302              4774   +INF  RISE       1
I__278/I                            Span4Mux_v                     0              4774   +INF  RISE       1
I__278/O                            Span4Mux_v                   351              5125   +INF  RISE       1
I__280/I                            Span4Mux_s0_h                  0              5125   +INF  RISE       1
I__280/O                            Span4Mux_s0_h                147              5272   +INF  RISE       1
I__282/I                            IoSpan4Mux                     0              5272   +INF  RISE       1
I__282/O                            IoSpan4Mux                   288              5560   +INF  RISE       1
I__284/I                            LocalMux                       0              5560   +INF  RISE       1
I__284/O                            LocalMux                     330              5889   +INF  RISE       1
I__285/I                            IoInMux                        0              5889   +INF  RISE       1
I__285/O                            IoInMux                      259              6149   +INF  RISE       1
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6149   +INF  RISE       1
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8386   +INF  FALL       1
cpureset_obuf_iopad/DIN             IO_PAD                         0              8386   +INF  FALL       1
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             11074   +INF  FALL       1
cpureset                            top                            0             11074   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.clock_out_LC_15_21_5/in2
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -323
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2829
---------------------------------------   ---- 
End-of-path arrival time (ps)             2829
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                           top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__287/I                            Odrv12                         0              1223   +INF  FALL       1
I__287/O                            Odrv12                       540              1763   +INF  FALL       1
I__291/I                            Span12Mux_h                    0              1763   +INF  FALL       1
I__291/O                            Span12Mux_h                  540              2303   +INF  FALL       1
I__297/I                            LocalMux                       0              2303   +INF  FALL       1
I__297/O                            LocalMux                     309              2612   +INF  FALL       1
I__304/I                            InMux                          0              2612   +INF  FALL       1
I__304/O                            InMux                        217              2829   +INF  FALL       1
I__312/I                            CascadeMux                     0              2829   +INF  FALL       1
I__312/O                            CascadeMux                     0              2829   +INF  FALL       1
arse.arse.clock_out_LC_15_21_5/in2  LogicCell40_SEQ_MODE_1000      0              2829   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.ddd.Q_LC_16_22_2/in0
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3650
---------------------------------------   ---- 
End-of-path arrival time (ps)             3650
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                           top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                            Odrv12                         0              1223   +INF  FALL       1
I__286/O                            Odrv12                       540              1763   +INF  FALL       1
I__290/I                            Span12Mux_h                    0              1763   +INF  FALL       1
I__290/O                            Span12Mux_h                  540              2303   +INF  FALL       1
I__295/I                            Sp12to4                        0              2303   +INF  FALL       1
I__295/O                            Sp12to4                      449              2752   +INF  FALL       1
I__302/I                            Span4Mux_v                     0              2752   +INF  FALL       1
I__302/O                            Span4Mux_v                   372              3124   +INF  FALL       1
I__309/I                            LocalMux                       0              3124   +INF  FALL       1
I__309/O                            LocalMux                     309              3432   +INF  FALL       1
I__319/I                            InMux                          0              3432   +INF  FALL       1
I__319/O                            InMux                        217              3650   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in0           LogicCell40_SEQ_MODE_1000      0              3650   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_3_LC_13_20_6/sr
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5928
---------------------------------------   ---- 
End-of-path arrival time (ps)             5928
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                 Odrv12                         0              1173   +INF  FALL       1
I__286/O                                 Odrv12                       540              1713   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1713   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2253   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2253   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2702   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2702   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3074   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3074   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3389   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3389   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3761   +INF  FALL       1
I__324/I                                 LocalMux                       0              3761   +INF  FALL       1
I__324/O                                 LocalMux                     309              4069   +INF  FALL       1
I__327/I                                 InMux                          0              4069   +INF  FALL       1
I__327/O                                 InMux                        217              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4574   +INF  FALL       9
I__333/I                                 Odrv4                          0              4574   +INF  FALL       1
I__333/O                                 Odrv4                        372              4946   +INF  FALL       1
I__337/I                                 Span4Mux_h                     0              4946   +INF  FALL       1
I__337/O                                 Span4Mux_h                   316              5262   +INF  FALL       1
I__343/I                                 LocalMux                       0              5262   +INF  FALL       1
I__343/O                                 LocalMux                     309              5570   +INF  FALL       1
I__349/I                                 SRMux                          0              5570   +INF  FALL       1
I__349/O                                 SRMux                        358              5928   +INF  FALL       1
arse.arse.counter_3_LC_13_20_6/sr        LogicCell40_SEQ_MODE_1000      0              5928   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_2_LC_13_20_5/sr
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5928
---------------------------------------   ---- 
End-of-path arrival time (ps)             5928
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                 Odrv12                         0              1173   +INF  FALL       1
I__286/O                                 Odrv12                       540              1713   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1713   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2253   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2253   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2702   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2702   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3074   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3074   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3389   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3389   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3761   +INF  FALL       1
I__324/I                                 LocalMux                       0              3761   +INF  FALL       1
I__324/O                                 LocalMux                     309              4069   +INF  FALL       1
I__327/I                                 InMux                          0              4069   +INF  FALL       1
I__327/O                                 InMux                        217              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4574   +INF  FALL       9
I__333/I                                 Odrv4                          0              4574   +INF  FALL       1
I__333/O                                 Odrv4                        372              4946   +INF  FALL       1
I__337/I                                 Span4Mux_h                     0              4946   +INF  FALL       1
I__337/O                                 Span4Mux_h                   316              5262   +INF  FALL       1
I__343/I                                 LocalMux                       0              5262   +INF  FALL       1
I__343/O                                 LocalMux                     309              5570   +INF  FALL       1
I__349/I                                 SRMux                          0              5570   +INF  FALL       1
I__349/O                                 SRMux                        358              5928   +INF  FALL       1
arse.arse.counter_2_LC_13_20_5/sr        LogicCell40_SEQ_MODE_1000      0              5928   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_4_LC_13_20_2/sr
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5928
---------------------------------------   ---- 
End-of-path arrival time (ps)             5928
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                 Odrv12                         0              1173   +INF  FALL       1
I__286/O                                 Odrv12                       540              1713   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1713   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2253   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2253   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2702   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2702   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3074   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3074   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3389   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3389   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3761   +INF  FALL       1
I__324/I                                 LocalMux                       0              3761   +INF  FALL       1
I__324/O                                 LocalMux                     309              4069   +INF  FALL       1
I__327/I                                 InMux                          0              4069   +INF  FALL       1
I__327/O                                 InMux                        217              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4574   +INF  FALL       9
I__333/I                                 Odrv4                          0              4574   +INF  FALL       1
I__333/O                                 Odrv4                        372              4946   +INF  FALL       1
I__337/I                                 Span4Mux_h                     0              4946   +INF  FALL       1
I__337/O                                 Span4Mux_h                   316              5262   +INF  FALL       1
I__343/I                                 LocalMux                       0              5262   +INF  FALL       1
I__343/O                                 LocalMux                     309              5570   +INF  FALL       1
I__349/I                                 SRMux                          0              5570   +INF  FALL       1
I__349/O                                 SRMux                        358              5928   +INF  FALL       1
arse.arse.counter_4_LC_13_20_2/sr        LogicCell40_SEQ_MODE_1001      0              5928   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.counter_1_LC_13_12_7/in3
Capture Clock    : arse.divseven.counter_1_LC_13_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -217
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3818
---------------------------------------   ---- 
End-of-path arrival time (ps)             3818
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                Odrv12                         0              1223   +INF  FALL       1
I__286/O                                Odrv12                       540              1763   +INF  FALL       1
I__290/I                                Span12Mux_h                    0              1763   +INF  FALL       1
I__290/O                                Span12Mux_h                  540              2303   +INF  FALL       1
I__296/I                                Span12Mux_v                    0              2303   +INF  FALL       1
I__296/O                                Span12Mux_v                  540              2843   +INF  FALL       1
I__303/I                                Sp12to4                        0              2843   +INF  FALL       1
I__303/O                                Sp12to4                      449              3292   +INF  FALL       1
I__311/I                                LocalMux                       0              3292   +INF  FALL       1
I__311/O                                LocalMux                     309              3600   +INF  FALL       1
I__321/I                                InMux                          0              3600   +INF  FALL       1
I__321/O                                InMux                        217              3818   +INF  FALL       1
arse.divseven.counter_1_LC_13_12_7/in3  LogicCell40_SEQ_MODE_1000      0              3818   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_1_LC_14_21_7/sr
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6034
---------------------------------------   ---- 
End-of-path arrival time (ps)             6034
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                 Odrv12                         0              1223   +INF  FALL       1
I__286/O                                 Odrv12                       540              1763   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1763   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2303   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2303   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2752   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2752   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3124   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3124   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3439   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3439   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3811   +INF  FALL       1
I__324/I                                 LocalMux                       0              3811   +INF  FALL       1
I__324/O                                 LocalMux                     309              4119   +INF  FALL       1
I__327/I                                 InMux                          0              4119   +INF  FALL       1
I__327/O                                 InMux                        217              4337   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4337   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4624   +INF  FALL       9
I__334/I                                 Odrv4                          0              4624   +INF  FALL       1
I__334/O                                 Odrv4                        372              4996   +INF  FALL       1
I__339/I                                 Span4Mux_v                     0              4996   +INF  FALL       1
I__339/O                                 Span4Mux_v                   372              5368   +INF  FALL       1
I__345/I                                 LocalMux                       0              5368   +INF  FALL       1
I__345/O                                 LocalMux                     309              5676   +INF  FALL       1
I__351/I                                 SRMux                          0              5676   +INF  FALL       1
I__351/O                                 SRMux                        358              6034   +INF  FALL       1
arse.arse.counter_1_LC_14_21_7/sr        LogicCell40_SEQ_MODE_1001      0              6034   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_0_LC_14_21_1/sr
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6034
---------------------------------------   ---- 
End-of-path arrival time (ps)             6034
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                 Odrv12                         0              1223   +INF  FALL       1
I__286/O                                 Odrv12                       540              1763   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1763   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2303   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2303   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2752   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2752   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3124   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3124   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3439   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3439   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3811   +INF  FALL       1
I__324/I                                 LocalMux                       0              3811   +INF  FALL       1
I__324/O                                 LocalMux                     309              4119   +INF  FALL       1
I__327/I                                 InMux                          0              4119   +INF  FALL       1
I__327/O                                 InMux                        217              4337   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4337   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4624   +INF  FALL       9
I__334/I                                 Odrv4                          0              4624   +INF  FALL       1
I__334/O                                 Odrv4                        372              4996   +INF  FALL       1
I__339/I                                 Span4Mux_v                     0              4996   +INF  FALL       1
I__339/O                                 Span4Mux_v                   372              5368   +INF  FALL       1
I__345/I                                 LocalMux                       0              5368   +INF  FALL       1
I__345/O                                 LocalMux                     309              5676   +INF  FALL       1
I__351/I                                 SRMux                          0              5676   +INF  FALL       1
I__351/O                                 SRMux                        358              6034   +INF  FALL       1
arse.arse.counter_0_LC_14_21_1/sr        LogicCell40_SEQ_MODE_1001      0              6034   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.counter_2_LC_31_24_1/in3
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -217
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3390
---------------------------------------   ---- 
End-of-path arrival time (ps)             3390
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                Odrv12                         0              1223   +INF  FALL       1
I__286/O                                Odrv12                       540              1763   +INF  FALL       1
I__288/I                                Span12Mux_s6_h                 0              1763   +INF  FALL       1
I__288/O                                Span12Mux_s6_h               281              2043   +INF  FALL       1
I__292/I                                Sp12to4                        0              2043   +INF  FALL       1
I__292/O                                Sp12to4                      449              2492   +INF  FALL       1
I__298/I                                Span4Mux_v                     0              2492   +INF  FALL       1
I__298/O                                Span4Mux_v                   372              2864   +INF  FALL       1
I__306/I                                LocalMux                       0              2864   +INF  FALL       1
I__306/O                                LocalMux                     309              3173   +INF  FALL       1
I__316/I                                InMux                          0              3173   +INF  FALL       1
I__316/O                                InMux                        217              3390   +INF  FALL       1
arse.diveight.counter_2_LC_31_24_1/in3  LogicCell40_SEQ_MODE_1000      0              3390   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.counter_0_LC_12_12_3/in2
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -323
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5080
---------------------------------------   ---- 
End-of-path arrival time (ps)             5080
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                Odrv12                         0              1223   +INF  FALL       1
I__286/O                                Odrv12                       540              1763   +INF  FALL       1
I__290/I                                Span12Mux_h                    0              1763   +INF  FALL       1
I__290/O                                Span12Mux_h                  540              2303   +INF  FALL       1
I__295/I                                Sp12to4                        0              2303   +INF  FALL       1
I__295/O                                Sp12to4                      449              2752   +INF  FALL       1
I__302/I                                Span4Mux_v                     0              2752   +INF  FALL       1
I__302/O                                Span4Mux_v                   372              3124   +INF  FALL       1
I__310/I                                Span4Mux_h                     0              3124   +INF  FALL       1
I__310/O                                Span4Mux_h                   316              3439   +INF  FALL       1
I__320/I                                Span4Mux_v                     0              3439   +INF  FALL       1
I__320/O                                Span4Mux_v                   372              3811   +INF  FALL       1
I__325/I                                Span4Mux_v                     0              3811   +INF  FALL       1
I__325/O                                Span4Mux_v                   372              4183   +INF  FALL       1
I__328/I                                Span4Mux_v                     0              4183   +INF  FALL       1
I__328/O                                Span4Mux_v                   372              4554   +INF  FALL       1
I__329/I                                LocalMux                       0              4554   +INF  FALL       1
I__329/O                                LocalMux                     309              4863   +INF  FALL       1
I__330/I                                InMux                          0              4863   +INF  FALL       1
I__330/O                                InMux                        217              5080   +INF  FALL       1
I__332/I                                CascadeMux                     0              5080   +INF  FALL       1
I__332/O                                CascadeMux                     0              5080   +INF  FALL       1
arse.divseven.counter_0_LC_12_12_3/in2  LogicCell40_SEQ_MODE_1000      0              5080   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.counter_2_LC_12_12_5/in0
Capture Clock    : arse.divseven.counter_2_LC_12_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -400
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5030
---------------------------------------   ---- 
End-of-path arrival time (ps)             5030
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                Odrv12                         0              1173   +INF  FALL       1
I__286/O                                Odrv12                       540              1713   +INF  FALL       1
I__290/I                                Span12Mux_h                    0              1713   +INF  FALL       1
I__290/O                                Span12Mux_h                  540              2253   +INF  FALL       1
I__295/I                                Sp12to4                        0              2253   +INF  FALL       1
I__295/O                                Sp12to4                      449              2702   +INF  FALL       1
I__302/I                                Span4Mux_v                     0              2702   +INF  FALL       1
I__302/O                                Span4Mux_v                   372              3074   +INF  FALL       1
I__310/I                                Span4Mux_h                     0              3074   +INF  FALL       1
I__310/O                                Span4Mux_h                   316              3389   +INF  FALL       1
I__320/I                                Span4Mux_v                     0              3389   +INF  FALL       1
I__320/O                                Span4Mux_v                   372              3761   +INF  FALL       1
I__325/I                                Span4Mux_v                     0              3761   +INF  FALL       1
I__325/O                                Span4Mux_v                   372              4133   +INF  FALL       1
I__328/I                                Span4Mux_v                     0              4133   +INF  FALL       1
I__328/O                                Span4Mux_v                   372              4504   +INF  FALL       1
I__329/I                                LocalMux                       0              4504   +INF  FALL       1
I__329/O                                LocalMux                     309              4813   +INF  FALL       1
I__331/I                                InMux                          0              4813   +INF  FALL       1
I__331/O                                InMux                        217              5030   +INF  FALL       1
arse.divseven.counter_2_LC_12_12_5/in0  LogicCell40_SEQ_MODE_1000      0              5030   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.dout_1_LC_11_12_2/sr
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6356
---------------------------------------   ---- 
End-of-path arrival time (ps)             6356
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       710               710   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__286/I                                 Odrv12                         0              1173   +INF  FALL       1
I__286/O                                 Odrv12                       540              1713   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1713   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2253   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2253   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2702   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2702   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3074   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3074   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3389   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3389   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3761   +INF  FALL       1
I__324/I                                 LocalMux                       0              3761   +INF  FALL       1
I__324/O                                 LocalMux                     309              4069   +INF  FALL       1
I__327/I                                 InMux                          0              4069   +INF  FALL       1
I__327/O                                 InMux                        217              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4287   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4574   +INF  FALL       9
I__334/I                                 Odrv4                          0              4574   +INF  FALL       1
I__334/O                                 Odrv4                        372              4946   +INF  FALL       1
I__340/I                                 Span4Mux_v                     0              4946   +INF  FALL       1
I__340/O                                 Span4Mux_v                   372              5318   +INF  FALL       1
I__346/I                                 Span4Mux_v                     0              5318   +INF  FALL       1
I__346/O                                 Span4Mux_v                   372              5690   +INF  FALL       1
I__352/I                                 LocalMux                       0              5690   +INF  FALL       1
I__352/O                                 LocalMux                     309              5998   +INF  FALL       1
I__355/I                                 SRMux                          0              5998   +INF  FALL       1
I__355/O                                 SRMux                        358              6356   +INF  FALL       1
arse.divseven.dout_1_LC_11_12_2/sr       LogicCell40_SEQ_MODE_1000      0              6356   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.dout_1_LC_32_24_4/sr
Capture Clock    : arse.diveight.dout_1_LC_32_24_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7591
---------------------------------------   ---- 
End-of-path arrival time (ps)             7591
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__286/I                                 Odrv12                         0              1223   +INF  FALL       1
I__286/O                                 Odrv12                       540              1763   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1763   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2303   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2303   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2752   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2752   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              3124   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              3124   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3439   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3439   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3811   +INF  FALL       1
I__324/I                                 LocalMux                       0              3811   +INF  FALL       1
I__324/O                                 LocalMux                     309              4119   +INF  FALL       1
I__327/I                                 InMux                          0              4119   +INF  FALL       1
I__327/O                                 InMux                        217              4337   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4337   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4624   +INF  FALL       9
I__336/I                                 Odrv12                         0              4624   +INF  FALL       1
I__336/O                                 Odrv12                       540              5164   +INF  FALL       1
I__342/I                                 Span12Mux_h                    0              5164   +INF  FALL       1
I__342/O                                 Span12Mux_h                  540              5704   +INF  FALL       1
I__348/I                                 Span12Mux_v                    0              5704   +INF  FALL       1
I__348/O                                 Span12Mux_v                  540              6245   +INF  FALL       1
I__353/I                                 Sp12to4                        0              6245   +INF  FALL       1
I__353/O                                 Sp12to4                      449              6693   +INF  FALL       1
I__356/I                                 Span4Mux_s3_h                  0              6693   +INF  FALL       1
I__356/O                                 Span4Mux_s3_h                231              6925   +INF  FALL       1
I__357/I                                 LocalMux                       0              6925   +INF  FALL       1
I__357/O                                 LocalMux                     309              7233   +INF  FALL       1
I__358/I                                 SRMux                          0              7233   +INF  FALL       1
I__358/O                                 SRMux                        358              7591   +INF  FALL       1
arse.diveight.dout_1_LC_32_24_4/sr       LogicCell40_SEQ_MODE_1000      0              7591   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__371/I                                                        ClkMux                          0              2670  RISE       1
I__371/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_4/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.io_0_preio/PADOUT(~outddrreg)
Path End         : cpuclk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__372/I                                                        ClkMux                          0              2670  RISE       1
I__372/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.diveight.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
cpuclk                                       top                         0              5605   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_32_23_6/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__370/I                                                        ClkMux                          0              2410  FALL       1
I__370/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_23_6/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_32_23_6/lcout       LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       1
I__382/I                                    LocalMux                       0              3181    939  FALL       1
I__382/O                                    LocalMux                     309              3490    939  FALL       1
I__383/I                                    IoInMux                        0              3490    939  FALL       1
I__383/O                                    IoInMux                      217              3707    939  FALL       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__372/I                                                        ClkMux                          0              2670  RISE       1
I__372/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_6/lcout
Path End         : arse.diveight.counter_1_LC_31_24_6/in3
Capture Clock    : arse.diveight.counter_1_LC_31_24_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__384/I                                  LocalMux                       0              3519   1066  FALL       1
I__384/O                                  LocalMux                     309              3827   1066  FALL       1
I__385/I                                  InMux                          0              3827   1066  FALL       1
I__385/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_1_LC_31_24_6/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_5/lcout
Path End         : arse.diveight.counter_0_LC_31_24_5/in3
Capture Clock    : arse.diveight.counter_0_LC_31_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__387/I                                  LocalMux                       0              3519   1066  FALL       1
I__387/O                                  LocalMux                     309              3827   1066  FALL       1
I__388/I                                  InMux                          0              3827   1066  FALL       1
I__388/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_0_LC_31_24_5/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_24_1/lcout
Path End         : arse.diveight.dout_1_LC_32_24_4/in1
Capture Clock    : arse.diveight.dout_1_LC_32_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__376/I                                  LocalMux                       0              3519   1066  FALL       1
I__376/O                                  LocalMux                     309              3827   1066  FALL       1
I__379/I                                  InMux                          0              3827   1066  FALL       1
I__379/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.dout_1_LC_32_24_4/in1       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__371/I                                                        ClkMux                          0              2670  RISE       1
I__371/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_4/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.clock_out_LC_15_21_5/lcout
Path End         : arse.arse.clock_out_LC_15_21_5/in0
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.clock_out_LC_15_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__204/I                              LocalMux                       0              3519   1066  FALL       1
I__204/O                              LocalMux                     309              3827   1066  FALL       1
I__206/I                              InMux                          0              3827   1066  FALL       1
I__206/O                              InMux                        217              4045   1066  FALL       1
arse.arse.clock_out_LC_15_21_5/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_14_21_7/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in0
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_14_21_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       4
I__208/I                              LocalMux                       0              3519   1066  FALL       1
I__208/O                              LocalMux                     309              3827   1066  FALL       1
I__212/I                              InMux                          0              3827   1066  FALL       1
I__212/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_1_LC_14_21_7/in0    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_0_LC_14_21_1/in3
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__216/I                              LocalMux                       0              3519   1066  FALL       1
I__216/O                              LocalMux                     309              3827   1066  FALL       1
I__220/I                              InMux                          0              3827   1066  FALL       1
I__220/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_0_LC_14_21_1/in3    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in2
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__237/I                              LocalMux                       0              3519   1066  FALL       1
I__237/O                              LocalMux                     309              3827   1066  FALL       1
I__239/I                              InMux                          0              3827   1066  FALL       1
I__239/O                              InMux                        217              4045   1066  FALL       1
I__241/I                              CascadeMux                     0              4045   1066  FALL       1
I__241/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_3_LC_13_20_6/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in0
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__224/I                              LocalMux                       0              3519   1066  FALL       1
I__224/O                              LocalMux                     309              3827   1066  FALL       1
I__227/I                              InMux                          0              3827   1066  FALL       1
I__227/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_3_LC_13_20_6/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_4_LC_13_20_2/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in1
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_4_LC_13_20_2/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       2
I__244/I                              LocalMux                       0              3519   1066  FALL       1
I__244/O                              LocalMux                     309              3827   1066  FALL       1
I__246/I                              InMux                          0              3827   1066  FALL       1
I__246/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_4_LC_13_20_2/in1    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_13_12_3/lcout
Path End         : arse.divseven.seven_LC_13_12_3/in3
Capture Clock    : arse.divseven.seven_LC_13_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_13_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__143/I                              LocalMux                       0              3519   1066  FALL       1
I__143/O                              LocalMux                     309              3827   1066  FALL       1
I__148/I                              InMux                          0              3827   1066  FALL       1
I__148/O                              InMux                        217              4045   1066  FALL       1
arse.divseven.seven_LC_13_12_3/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.counter_0_LC_12_12_3/in1
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__153/I                                  LocalMux                       0              3519   1066  FALL       1
I__153/O                                  LocalMux                     309              3827   1066  FALL       1
I__160/I                                  InMux                          0              3827   1066  FALL       1
I__160/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_12_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.counter_0_LC_12_12_3/in3
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__132/I                                  LocalMux                       0              3519   1066  FALL       1
I__132/O                                  LocalMux                     309              3827   1066  FALL       1
I__137/I                                  InMux                          0              3827   1066  FALL       1
I__137/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_12_12_3/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_11_12_2/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in0
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_11_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__76/I                                LocalMux                       0              3519   1066  FALL       1
I__76/O                                LocalMux                     309              3827   1066  FALL       1
I__78/I                                InMux                          0              3827   1066  FALL       1
I__78/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_11_12_2/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.seven_LC_13_12_3/in0
Capture Clock    : arse.divseven.seven_LC_13_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__133/I                                  LocalMux                       0              3519   1066  FALL       1
I__133/O                                  LocalMux                     309              3827   1066  FALL       1
I__139/I                                  InMux                          0              3827   1066  FALL       1
I__139/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.seven_LC_13_12_3/in0        LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in3
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__134/I                                  LocalMux                       0              3519   1066  FALL       1
I__134/O                                  LocalMux                     309              3827   1066  FALL       1
I__140/I                                  InMux                          0              3827   1066  FALL       1
I__140/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_11_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in1
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__154/I                                  LocalMux                       0              3519   1066  FALL       1
I__154/O                                  LocalMux                     309              3827   1066  FALL       1
I__161/I                                  InMux                          0              3827   1066  FALL       1
I__161/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_11_12_2/in1       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_1_LC_14_21_7/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in2
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_1_LC_14_21_7/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       4
I__209/I                              LocalMux                       0              3519   1066  FALL       1
I__209/O                              LocalMux                     309              3827   1066  FALL       1
I__213/I                              InMux                          0              3827   1066  FALL       1
I__213/O                              InMux                        217              4045   1066  FALL       1
I__214/I                              CascadeMux                     0              4045   1066  FALL       1
I__214/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_2_LC_13_20_5/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in3
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__217/I                              LocalMux                       0              3519   1066  FALL       1
I__217/O                              LocalMux                     309              3827   1066  FALL       1
I__222/I                              InMux                          0              3827   1066  FALL       1
I__222/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_2_LC_13_20_5/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in3
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__216/I                              LocalMux                       0              3519   1066  FALL       1
I__216/O                              LocalMux                     309              3827   1066  FALL       1
I__221/I                              InMux                          0              3827   1066  FALL       1
I__221/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_1_LC_14_21_7/in3    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_0_LC_14_21_1/in0
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__225/I                              LocalMux                       0              3519   1066  FALL       1
I__225/O                              LocalMux                     309              3827   1066  FALL       1
I__230/I                              InMux                          0              3827   1066  FALL       1
I__230/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_0_LC_14_21_1/in0    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in0
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__224/I                              LocalMux                       0              3519   1066  FALL       1
I__224/O                              LocalMux                     309              3827   1066  FALL       1
I__228/I                              InMux                          0              3827   1066  FALL       1
I__228/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_4_LC_13_20_2/in0    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in1
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__224/I                              LocalMux                       0              3519   1066  FALL       1
I__224/O                              LocalMux                     309              3827   1066  FALL       1
I__229/I                              InMux                          0              3827   1066  FALL       1
I__229/O                              InMux                        217              4045   1066  FALL       1
arse.arse.counter_2_LC_13_20_5/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_2_LC_13_20_5/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in2
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_2_LC_13_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__225/I                              LocalMux                       0              3519   1066  FALL       1
I__225/O                              LocalMux                     309              3827   1066  FALL       1
I__231/I                              InMux                          0              3827   1066  FALL       1
I__231/O                              InMux                        217              4045   1066  FALL       1
I__232/I                              CascadeMux                     0              4045   1066  FALL       1
I__232/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_1_LC_14_21_7/in2    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in2
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__237/I                              LocalMux                       0              3519   1066  FALL       1
I__237/O                              LocalMux                     309              3827   1066  FALL       1
I__240/I                              InMux                          0              3827   1066  FALL       1
I__240/O                              InMux                        217              4045   1066  FALL       1
I__242/I                              CascadeMux                     0              4045   1066  FALL       1
I__242/O                              CascadeMux                     0              4045   1066  FALL       1
arse.arse.counter_4_LC_13_20_2/in2    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_24_1/lcout
Path End         : arse.diveight.counter_2_LC_31_24_1/in2
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__377/I                                  LocalMux                       0              3519   1066  FALL       1
I__377/O                                  LocalMux                     309              3827   1066  FALL       1
I__380/I                                  InMux                          0              3827   1066  FALL       1
I__380/O                                  InMux                        217              4045   1066  FALL       1
I__381/I                                  CascadeMux                     0              4045   1066  FALL       1
I__381/O                                  CascadeMux                     0              4045   1066  FALL       1
arse.diveight.counter_2_LC_31_24_1/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_6/lcout
Path End         : arse.diveight.counter_2_LC_31_24_1/in0
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__384/I                                  LocalMux                       0              3519   1066  FALL       1
I__384/O                                  LocalMux                     309              3827   1066  FALL       1
I__386/I                                  InMux                          0              3827   1066  FALL       1
I__386/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_2_LC_31_24_1/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_5/lcout
Path End         : arse.diveight.counter_1_LC_31_24_6/in0
Capture Clock    : arse.diveight.counter_1_LC_31_24_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__387/I                                  LocalMux                       0              3519   1066  FALL       1
I__387/O                                  LocalMux                     309              3827   1066  FALL       1
I__389/I                                  InMux                          0              3827   1066  FALL       1
I__389/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_1_LC_31_24_6/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_5/lcout
Path End         : arse.diveight.counter_2_LC_31_24_1/in1
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__387/I                                  LocalMux                       0              3519   1066  FALL       1
I__387/O                                  LocalMux                     309              3827   1066  FALL       1
I__390/I                                  InMux                          0              3827   1066  FALL       1
I__390/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_2_LC_31_24_1/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_13_12_7/lcout
Path End         : arse.divseven.counter_2_LC_12_12_5/in2
Capture Clock    : arse.divseven.counter_2_LC_12_12_5/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_13_12_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1333  FALL       5
I__123/I                                           LocalMux                       0              3519   1333  FALL       1
I__123/O                                           LocalMux                     309              3827   1333  FALL       1
I__127/I                                           InMux                          0              3827   1333  FALL       1
I__127/O                                           InMux                        217              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m9_LC_12_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m9_LC_12_12_4/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__64/I                                            CascadeMux                     0              4311   1333  RISE       1
I__64/O                                            CascadeMux                     0              4311   1333  RISE       1
arse.divseven.counter_2_LC_12_12_5/in2             LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_13_12_7/lcout
Path End         : arse.divseven.seven_LC_13_12_3/in2
Capture Clock    : arse.divseven.seven_LC_13_12_3/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_13_12_7/lcout    LogicCell40_SEQ_MODE_1000    540              3519   1333  FALL       5
I__124/I                                    LocalMux                       0              3519   1333  FALL       1
I__124/O                                    LocalMux                     309              3827   1333  FALL       1
I__128/I                                    InMux                          0              3827   1333  FALL       1
I__128/O                                    InMux                        217              4045   1333  FALL       1
arse.divseven.seven_RNO_0_LC_13_12_2/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.seven_RNO_0_LC_13_12_2/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__163/I                                    CascadeMux                     0              4311   1333  RISE       1
I__163/O                                    CascadeMux                     0              4311   1333  RISE       1
arse.divseven.seven_LC_13_12_3/in2          LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_12_12_3/lcout
Path End         : arse.divseven.counter_1_LC_13_12_7/in2
Capture Clock    : arse.divseven.counter_1_LC_13_12_7/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             792
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4311
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_12_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__133/I                                           LocalMux                       0              3519   1066  FALL       1
I__133/O                                           LocalMux                     309              3827   1066  FALL       1
I__138/I                                           InMux                          0              3827   1333  FALL       1
I__138/O                                           InMux                        217              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              4045   1333  FALL       1
arse.divseven.counter_ns_2_0__m5_LC_13_12_6/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1333  RISE       1
I__131/I                                           CascadeMux                     0              4311   1333  RISE       1
I__131/O                                           CascadeMux                     0              4311   1333  RISE       1
arse.divseven.counter_1_LC_13_12_7/in2             LogicCell40_SEQ_MODE_1000      0              4311   1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_1_LC_32_24_4/lcout
Path End         : arse.diveight.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__371/I                                                        ClkMux                          0              2670  RISE       1
I__371/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_4/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_1_LC_32_24_4/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       1
I__373/I                                    LocalMux                       0              3519   1614  FALL       1
I__373/O                                    LocalMux                     309              3827   1614  FALL       1
I__374/I                                    IoInMux                        0              3827   1614  FALL       1
I__374/O                                    IoInMux                      217              4045   1614  FALL       1
arse.diveight.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__372/I                                                        ClkMux                          0              2410  FALL       1
I__372/O                                                        ClkMux                        231              2641  FALL       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_31_24_1/lcout
Path End         : arse.diveight.dout_0_LC_32_23_6/in3
Capture Clock    : arse.diveight.dout_0_LC_32_23_6/clk
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_31_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       3
I__375/I                                  LocalMux                       0              3519   1614  FALL       1
I__375/O                                  LocalMux                     309              3827   1614  FALL       1
I__378/I                                  InMux                          0              3827   1614  FALL       1
I__378/O                                  InMux                        217              4045   1614  FALL       1
arse.diveight.dout_0_LC_32_23_6/in3       LogicCell40_SEQ_MODE_1000      0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__370/I                                                        ClkMux                          0              2410  FALL       1
I__370/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_23_6/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_12_12_5/lcout
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/in3
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_12_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       7
I__151/I                                  LocalMux                       0              3519   1614  FALL       1
I__151/O                                  LocalMux                     309              3827   1614  FALL       1
I__156/I                                  InMux                          0              3827   1614  FALL       1
I__156/O                                  InMux                        217              4045   1614  FALL       1
arse.divseven.dout_nesr_0_LC_12_11_0/in3  LogicCell40_SEQ_MODE_1000      0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_13_12_3/lcout
Path End         : arse.divseven.counter_0_LC_12_12_3/in0
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_13_12_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__141/I                                             LocalMux                       0              3519   1880  FALL       1
I__141/O                                             LocalMux                     309              3827   1880  FALL       1
I__145/I                                             InMux                          0              3827   1880  FALL       1
I__145/O                                             InMux                        217              4045   1880  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__59/I                                              LocalMux                       0              4332   1880  FALL       1
I__59/O                                              LocalMux                     309              4641   1880  FALL       1
I__61/I                                              InMux                          0              4641   1880  FALL       1
I__61/O                                              InMux                        217              4858   1880  FALL       1
arse.divseven.counter_0_LC_12_12_3/in0               LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_13_12_3/lcout
Path End         : arse.divseven.dout_1_LC_11_12_2/in2
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_13_12_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__141/I                                             LocalMux                       0              3519   1880  FALL       1
I__141/O                                             LocalMux                     309              3827   1880  FALL       1
I__145/I                                             InMux                          0              3827   1880  FALL       1
I__145/O                                             InMux                        217              4045   1880  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.divseven.counter_ns_2_0__m3_s_LC_12_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__60/I                                              LocalMux                       0              4332   1880  FALL       1
I__60/O                                              LocalMux                     309              4641   1880  FALL       1
I__62/I                                              InMux                          0              4641   1880  FALL       1
I__62/O                                              InMux                        217              4858   1880  FALL       1
I__63/I                                              CascadeMux                     0              4858   1880  FALL       1
I__63/O                                              CascadeMux                     0              4858   1880  FALL       1
arse.divseven.dout_1_LC_11_12_2/in2                  LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.clock_out_LC_15_21_5/in3
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout           LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__215/I                                       LocalMux                       0              3519   1880  FALL       1
I__215/O                                       LocalMux                     309              3827   1880  FALL       1
I__218/I                                       InMux                          0              3827   1880  FALL       1
I__218/O                                       InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIHKTF1_1_LC_14_20_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIHKTF1_1_LC_14_20_1/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__192/I                                       LocalMux                       0              4332   1880  FALL       1
I__192/O                                       LocalMux                     309              4641   1880  FALL       1
I__194/I                                       InMux                          0              4641   1880  FALL       1
I__194/O                                       InMux                        217              4858   1880  FALL       1
arse.arse.clock_out_LC_15_21_5/in3             LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in3
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout          LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__215/I                                      LocalMux                       0              3519   1880  FALL       1
I__215/O                                      LocalMux                     309              3827   1880  FALL       1
I__219/I                                      InMux                          0              3827   1880  FALL       1
I__219/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__233/I                                      LocalMux                       0              4332   1880  FALL       1
I__233/O                                      LocalMux                     309              4641   1880  FALL       1
I__234/I                                      InMux                          0              4641   1880  FALL       1
I__234/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_3_LC_13_20_6/in3            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_0_LC_14_21_1/lcout
Path End         : arse.arse.counter_4_LC_13_20_2/in3
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_0_LC_14_21_1/lcout          LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       5
I__215/I                                      LocalMux                       0              3519   1880  FALL       1
I__215/O                                      LocalMux                     309              3827   1880  FALL       1
I__219/I                                      InMux                          0              3827   1880  FALL       1
I__219/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNILCUV_1_LC_14_20_5/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__233/I                                      LocalMux                       0              4332   1880  FALL       1
I__233/O                                      LocalMux                     309              4641   1880  FALL       1
I__235/I                                      InMux                          0              4641   1880  FALL       1
I__235/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_4_LC_13_20_2/in3            LogicCell40_SEQ_MODE_1001      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.clock_out_LC_15_21_5/in1
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__236/I                                      LocalMux                       0              3519   1880  FALL       1
I__236/O                                      LocalMux                     309              3827   1880  FALL       1
I__238/I                                      InMux                          0              3827   1880  FALL       1
I__238/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       6
I__195/I                                      LocalMux                       0              4332   1880  FALL       1
I__195/O                                      LocalMux                     309              4641   1880  FALL       1
I__199/I                                      InMux                          0              4641   1880  FALL       1
I__199/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.clock_out_LC_15_21_5/in1            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_0_LC_14_21_1/in1
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__236/I                                      LocalMux                       0              3519   1880  FALL       1
I__236/O                                      LocalMux                     309              3827   1880  FALL       1
I__238/I                                      InMux                          0              3827   1880  FALL       1
I__238/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       6
I__196/I                                      LocalMux                       0              4332   1880  FALL       1
I__196/O                                      LocalMux                     309              4641   1880  FALL       1
I__200/I                                      InMux                          0              4641   1880  FALL       1
I__200/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_0_LC_14_21_1/in1            LogicCell40_SEQ_MODE_1001      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_3_LC_13_20_6/in1
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__236/I                                      LocalMux                       0              3519   1880  FALL       1
I__236/O                                      LocalMux                     309              3827   1880  FALL       1
I__238/I                                      InMux                          0              3827   1880  FALL       1
I__238/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       6
I__197/I                                      LocalMux                       0              4332   1880  FALL       1
I__197/O                                      LocalMux                     309              4641   1880  FALL       1
I__202/I                                      InMux                          0              4641   1880  FALL       1
I__202/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_3_LC_13_20_6/in1            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_1_LC_14_21_7/in1
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__236/I                                      LocalMux                       0              3519   1880  FALL       1
I__236/O                                      LocalMux                     309              3827   1880  FALL       1
I__238/I                                      InMux                          0              3827   1880  FALL       1
I__238/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       6
I__196/I                                      LocalMux                       0              4332   1880  FALL       1
I__196/O                                      LocalMux                     309              4641   1880  FALL       1
I__201/I                                      InMux                          0              4641   1880  FALL       1
I__201/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_1_LC_14_21_7/in1            LogicCell40_SEQ_MODE_1001      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.counter_3_LC_13_20_6/lcout
Path End         : arse.arse.counter_2_LC_13_20_5/in0
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1339
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4858
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.counter_3_LC_13_20_6/lcout          LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__236/I                                      LocalMux                       0              3519   1880  FALL       1
I__236/O                                      LocalMux                     309              3827   1880  FALL       1
I__238/I                                      InMux                          0              3827   1880  FALL       1
I__238/O                                      InMux                        217              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
arse.arse.counter_RNIRIUV_4_LC_14_20_3/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       6
I__197/I                                      LocalMux                       0              4332   1880  FALL       1
I__197/O                                      LocalMux                     309              4641   1880  FALL       1
I__203/I                                      InMux                          0              4641   1880  FALL       1
I__203/O                                      InMux                        217              4858   1880  FALL       1
arse.arse.counter_2_LC_13_20_5/in0            LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_nesr_0_LC_12_11_0/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 2538p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            2125
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5306
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_nesr_0_LC_12_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3181   2538  RISE       1
I__68/I                                     Odrv4                          0              3181   2538  RISE       1
I__68/O                                     Odrv4                        351              3532   2538  RISE       1
I__69/I                                     Span4Mux_h                     0              3532   2538  RISE       1
I__69/O                                     Span4Mux_h                   302              3833   2538  RISE       1
I__70/I                                     Span4Mux_h                     0              3833   2538  RISE       1
I__70/O                                     Span4Mux_h                   302              4135   2538  RISE       1
I__71/I                                     Span4Mux_v                     0              4135   2538  RISE       1
I__71/O                                     Span4Mux_v                   351              4486   2538  RISE       1
I__72/I                                     Span4Mux_s3_h                  0              4486   2538  RISE       1
I__72/O                                     Span4Mux_s3_h                231              4717   2538  RISE       1
I__73/I                                     LocalMux                       0              4717   2538  RISE       1
I__73/O                                     LocalMux                     330              5047   2538  RISE       1
I__74/I                                     IoInMux                        0              5047   2538  RISE       1
I__74/O                                     IoInMux                      259              5306   2538  RISE       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5306   2538  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__364/I                                                        ClkMux                          0              2670  RISE       1
I__364/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.arse.clock_out_LC_15_21_5/lcout
Path End         : arse.ddd.Q_LC_16_22_2/ce
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2146
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5665
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.arse.clock_out_LC_15_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__204/I                              LocalMux                       0              3519   1066  FALL       1
I__204/O                              LocalMux                     309              3827   1066  FALL       1
I__205/I                              InMux                          0              3827   2686  FALL       1
I__205/O                              InMux                        217              4045   2686  FALL       1
arse.ddd.Q_RNO_LC_15_21_7/in0         LogicCell40_SEQ_MODE_0000      0              4045   2686  FALL       1
arse.ddd.Q_RNO_LC_15_21_7/lcout       LogicCell40_SEQ_MODE_0000    386              4431   2686  FALL       1
I__189/I                              Odrv4                          0              4431   2686  FALL       1
I__189/O                              Odrv4                        372              4802   2686  FALL       1
I__190/I                              LocalMux                       0              4802   2686  FALL       1
I__190/O                              LocalMux                     309              5111   2686  FALL       1
I__191/I                              CEMux                          0              5111   2686  FALL       1
I__191/O                              CEMux                        554              5665   2686  FALL       1
arse.ddd.Q_LC_16_22_2/ce              LogicCell40_SEQ_MODE_1000      0              5665   2686  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_13_12_3/lcout
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/ce
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Hold Constraint  : -211p
Path slack       : 3094p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2006
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5525
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_13_12_3/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_13_12_3/lcout              LogicCell40_SEQ_MODE_1000    540              3519   3094  FALL       5
I__141/I                                          LocalMux                       0              3519   3094  FALL       1
I__141/O                                          LocalMux                     309              3827   3094  FALL       1
I__144/I                                          InMux                          0              3827   3094  FALL       1
I__144/O                                          InMux                        217              4045   3094  FALL       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   3094  FALL       1
arse.divseven.dout_nesr_RNO_0_0_LC_12_12_1/ltout  LogicCell40_SEQ_MODE_0000    267              4311   3094  RISE       1
I__67/I                                           CascadeMux                     0              4311   3094  RISE       1
I__67/O                                           CascadeMux                     0              4311   3094  RISE       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/in2      LogicCell40_SEQ_MODE_0000      0              4311   3094  RISE       1
arse.divseven.dout_nesr_RNO_0_LC_12_12_2/lcout    LogicCell40_SEQ_MODE_0000    351              4662   3094  FALL       1
I__65/I                                           LocalMux                       0              4662   3094  FALL       1
I__65/O                                           LocalMux                     309              4971   3094  FALL       1
I__66/I                                           CEMux                          0              4971   3094  FALL       1
I__66/O                                           CEMux                        554              5525   3094  FALL       1
arse.divseven.dout_nesr_0_LC_12_11_0/ce           LogicCell40_SEQ_MODE_1000      0              5525   3094  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_11_12_2/lcout
Path End         : arse.divseven.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 3185p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2097
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5616
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_11_12_2/lcout       LogicCell40_SEQ_MODE_1000    540              3519   3185  RISE       2
I__75/I                                     Odrv4                          0              3519   3185  RISE       1
I__75/O                                     Odrv4                        351              3869   3185  RISE       1
I__77/I                                     Span4Mux_h                     0              3869   3185  RISE       1
I__77/O                                     Span4Mux_h                   302              4171   3185  RISE       1
I__79/I                                     Span4Mux_h                     0              4171   3185  RISE       1
I__79/O                                     Span4Mux_h                   302              4473   3185  RISE       1
I__80/I                                     Span4Mux_v                     0              4473   3185  RISE       1
I__80/O                                     Span4Mux_v                   351              4823   3185  RISE       1
I__81/I                                     Span4Mux_s2_h                  0              4823   3185  RISE       1
I__81/O                                     Span4Mux_s2_h                203              5027   3185  RISE       1
I__82/I                                     LocalMux                       0              5027   3185  RISE       1
I__82/O                                     LocalMux                     330              5356   3185  RISE       1
I__83/I                                     IoInMux                        0              5356   3185  RISE       1
I__83/O                                     IoInMux                      259              5616   3185  RISE       1
arse.divseven.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5616   3185  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__364/I                                                        ClkMux                          0              2410  FALL       1
I__364/O                                                        ClkMux                        231              2641  FALL       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : apuclk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8630
---------------------------------------   ---- 
End-of-path arrival time (ps)             8630
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                                      top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
apusync_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
apusync_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__261/I                                     Odrv4                          0               973   +INF  FALL       1
I__261/O                                     Odrv4                        372              1345   +INF  FALL       1
I__263/I                                     Span4Mux_v                     0              1345   +INF  FALL       1
I__263/O                                     Span4Mux_v                   372              1716   +INF  FALL       1
I__265/I                                     LocalMux                       0              1716   +INF  FALL       1
I__265/O                                     LocalMux                     309              2025   +INF  FALL       1
I__268/I                                     InMux                          0              2025   +INF  FALL       1
I__268/O                                     InMux                        217              2242   +INF  FALL       1
arse.l1.N_21_0_i_LC_32_25_3/in3              LogicCell40_SEQ_MODE_0000      0              2242   +INF  FALL       1
arse.l1.N_21_0_i_LC_32_25_3/ltout            LogicCell40_SEQ_MODE_0000    274              2516   +INF  FALL       1
I__258/I                                     CascadeMux                     0              2516   +INF  FALL       1
I__258/O                                     CascadeMux                     0              2516   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_4/in2    LogicCell40_SEQ_MODE_0000      0              2516   +INF  FALL       1
arse.divseven.io_0_RNIIG08_LC_32_25_4/lcout  LogicCell40_SEQ_MODE_0000    351              2867   +INF  FALL       1
I__247/I                                     Odrv4                          0              2867   +INF  FALL       1
I__247/O                                     Odrv4                        372              3238   +INF  FALL       1
I__248/I                                     Span4Mux_s0_h                  0              3238   +INF  FALL       1
I__248/O                                     Span4Mux_s0_h                140              3379   +INF  FALL       1
I__249/I                                     LocalMux                       0              3379   +INF  FALL       1
I__249/O                                     LocalMux                     309              3687   +INF  FALL       1
I__250/I                                     IoInMux                        0              3687   +INF  FALL       1
I__250/O                                     IoInMux                      217              3905   +INF  FALL       1
apuclk_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              3905   +INF  FALL       1
apuclk_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6142   +INF  FALL       1
apuclk_obuf_iopad/DIN                        IO_PAD                         0              6142   +INF  FALL       1
apuclk_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2488              8630   +INF  FALL       1
apuclk                                       top                            0              8630   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_16_22_2/in1
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3393
---------------------------------------   ---- 
End-of-path arrival time (ps)             3393
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  RISE       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
apusync_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__262/I                          Odrv12                         0               973   +INF  FALL       1
I__262/O                          Odrv12                       540              1513   +INF  FALL       1
I__264/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__264/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__266/I                          LocalMux                       0              2053   +INF  FALL       1
I__266/O                          LocalMux                     309              2362   +INF  FALL       1
I__269/I                          InMux                          0              2362   +INF  FALL       1
I__269/O                          InMux                        217              2579   +INF  FALL       1
arse.l2.un1_Q_LC_16_23_0/in3      LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
arse.l2.un1_Q_LC_16_23_0/lcout    LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL       2
I__165/I                          LocalMux                       0              2867   +INF  FALL       1
I__165/O                          LocalMux                     309              3175   +INF  FALL       1
I__167/I                          InMux                          0              3175   +INF  FALL       1
I__167/O                          InMux                        217              3393   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in1         LogicCell40_SEQ_MODE_1000      0              3393   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : apusync
Path End         : arse.ddd.Q_LC_16_22_2/in3
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
apusync                           top                            0                 0   +INF  FALL       1
apusync_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
apusync_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
apusync_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
apusync_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__262/I                          Odrv12                         0               923   +INF  FALL       1
I__262/O                          Odrv12                       540              1463   +INF  FALL       1
I__264/I                          Span12Mux_h                    0              1463   +INF  FALL       1
I__264/O                          Span12Mux_h                  540              2003   +INF  FALL       1
I__267/I                          Sp12to4                        0              2003   +INF  FALL       1
I__267/O                          Sp12to4                      449              2452   +INF  FALL       1
I__270/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__270/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__271/I                          LocalMux                       0              2824   +INF  FALL       1
I__271/O                          LocalMux                     309              3132   +INF  FALL       1
I__272/I                          InMux                          0              3132   +INF  FALL       1
I__272/O                          InMux                        217              3350   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in3         LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.counter_0_LC_31_24_5/in1
Capture Clock    : arse.diveight.counter_0_LC_31_24_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3140
---------------------------------------   ---- 
End-of-path arrival time (ps)             3140
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                Odrv12                         0               973   +INF  FALL       1
I__286/O                                Odrv12                       540              1513   +INF  FALL       1
I__288/I                                Span12Mux_s6_h                 0              1513   +INF  FALL       1
I__288/O                                Span12Mux_s6_h               281              1793   +INF  FALL       1
I__292/I                                Sp12to4                        0              1793   +INF  FALL       1
I__292/O                                Sp12to4                      449              2242   +INF  FALL       1
I__298/I                                Span4Mux_v                     0              2242   +INF  FALL       1
I__298/O                                Span4Mux_v                   372              2614   +INF  FALL       1
I__306/I                                LocalMux                       0              2614   +INF  FALL       1
I__306/O                                LocalMux                     309              2923   +INF  FALL       1
I__314/I                                InMux                          0              2923   +INF  FALL       1
I__314/O                                InMux                        217              3140   +INF  FALL       1
arse.diveight.counter_0_LC_31_24_5/in1  LogicCell40_SEQ_MODE_1000      0              3140   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.dout_0_LC_32_23_6/in0
Capture Clock    : arse.diveight.dout_0_LC_32_23_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3007
---------------------------------------   ---- 
End-of-path arrival time (ps)             3007
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                            top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                             Odrv12                         0               973   +INF  FALL       1
I__286/O                             Odrv12                       540              1513   +INF  FALL       1
I__289/I                             Sp12to4                        0              1513   +INF  FALL       1
I__289/O                             Sp12to4                      449              1962   +INF  FALL       1
I__294/I                             Span4Mux_h                     0              1962   +INF  FALL       1
I__294/O                             Span4Mux_h                   316              2277   +INF  FALL       1
I__300/I                             Span4Mux_s2_h                  0              2277   +INF  FALL       1
I__300/O                             Span4Mux_s2_h                203              2481   +INF  FALL       1
I__307/I                             LocalMux                       0              2481   +INF  FALL       1
I__307/O                             LocalMux                     309              2789   +INF  FALL       1
I__317/I                             InMux                          0              2789   +INF  FALL       1
I__317/O                             InMux                        217              3007   +INF  FALL       1
arse.diveight.dout_0_LC_32_23_6/in0  LogicCell40_SEQ_MODE_1000      0              3007   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__370/I                                                        ClkMux                          0              2410  FALL       1
I__370/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_23_6/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.counter_1_LC_31_24_6/in2
Capture Clock    : arse.diveight.counter_1_LC_31_24_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3090
---------------------------------------   ---- 
End-of-path arrival time (ps)             3090
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                Odrv12                         0               923   +INF  FALL       1
I__286/O                                Odrv12                       540              1463   +INF  FALL       1
I__288/I                                Span12Mux_s6_h                 0              1463   +INF  FALL       1
I__288/O                                Span12Mux_s6_h               281              1743   +INF  FALL       1
I__292/I                                Sp12to4                        0              1743   +INF  FALL       1
I__292/O                                Sp12to4                      449              2192   +INF  FALL       1
I__298/I                                Span4Mux_v                     0              2192   +INF  FALL       1
I__298/O                                Span4Mux_v                   372              2564   +INF  FALL       1
I__306/I                                LocalMux                       0              2564   +INF  FALL       1
I__306/O                                LocalMux                     309              2873   +INF  FALL       1
I__315/I                                InMux                          0              2873   +INF  FALL       1
I__315/O                                InMux                        217              3090   +INF  FALL       1
I__323/I                                CascadeMux                     0              3090   +INF  FALL       1
I__323/O                                CascadeMux                     0              3090   +INF  FALL       1
arse.diveight.counter_1_LC_31_24_6/in2  LogicCell40_SEQ_MODE_1000      0              3090   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.dout_nesr_0_LC_12_11_0/sr
Capture Clock    : arse.divseven.dout_nesr_0_LC_12_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             6106
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                 Odrv12                         0               923   +INF  FALL       1
I__286/O                                 Odrv12                       540              1463   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1463   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2003   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2003   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2452   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2452   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2824   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2824   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3139   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3139   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3511   +INF  FALL       1
I__324/I                                 LocalMux                       0              3511   +INF  FALL       1
I__324/O                                 LocalMux                     309              3819   +INF  FALL       1
I__327/I                                 InMux                          0              3819   +INF  FALL       1
I__327/O                                 InMux                        217              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4324   +INF  FALL       9
I__333/I                                 Odrv4                          0              4324   +INF  FALL       1
I__333/O                                 Odrv4                        372              4696   +INF  FALL       1
I__338/I                                 Span4Mux_v                     0              4696   +INF  FALL       1
I__338/O                                 Span4Mux_v                   372              5068   +INF  FALL       1
I__344/I                                 Span4Mux_v                     0              5068   +INF  FALL       1
I__344/O                                 Span4Mux_v                   372              5440   +INF  FALL       1
I__350/I                                 LocalMux                       0              5440   +INF  FALL       1
I__350/O                                 LocalMux                     309              5748   +INF  FALL       1
I__354/I                                 SRMux                          0              5748   +INF  FALL       1
I__354/O                                 SRMux                        358              6106   +INF  FALL       1
arse.divseven.dout_nesr_0_LC_12_11_0/sr  LogicCell40_SEQ_MODE_1000      0              6106   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2333  FALL       1
I__359/O                                                        GlobalMux                      77              2410  FALL       1
I__360/I                                                        ClkMux                          0              2410  FALL       1
I__360/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_nesr_0C/I                                 INV                             0              2641  FALL       1
INVarse.divseven.dout_nesr_0C/O                                 INV                             0              2641  RISE       1
arse.divseven.dout_nesr_0_LC_12_11_0/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : led7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6919
---------------------------------------   ---- 
End-of-path arrival time (ps)             6919
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                           top                         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__168/I                        Odrv4                       0               973   +INF  FALL       1
I__168/O                        Odrv4                     372              1345   +INF  FALL       1
I__171/I                        IoSpan4Mux                  0              1345   +INF  FALL       1
I__171/O                        IoSpan4Mux                323              1667   +INF  FALL       1
I__174/I                        LocalMux                    0              1667   +INF  FALL       1
I__174/O                        LocalMux                  309              1976   +INF  FALL       1
I__178/I                        IoInMux                     0              1976   +INF  FALL       1
I__178/O                        IoInMux                   217              2193   +INF  FALL       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                      0              4431   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              6919   +INF  FALL       1
led7                            top                         0              6919   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.ddd.Q_LC_16_22_2/in2
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__169/I                        Odrv12                         0               973   +INF  FALL       1
I__169/O                        Odrv12                       540              1513   +INF  FALL       1
I__172/I                        Span12Mux_h                    0              1513   +INF  FALL       1
I__172/O                        Span12Mux_h                  540              2053   +INF  FALL       1
I__176/I                        Sp12to4                        0              2053   +INF  FALL       1
I__176/O                        Sp12to4                      449              2502   +INF  FALL       1
I__180/I                        Span4Mux_v                     0              2502   +INF  FALL       1
I__180/O                        Span4Mux_v                   372              2874   +INF  FALL       1
I__183/I                        LocalMux                       0              2874   +INF  FALL       1
I__183/O                        LocalMux                     309              3182   +INF  FALL       1
I__185/I                        InMux                          0              3182   +INF  FALL       1
I__185/O                        InMux                        217              3400   +INF  FALL       1
I__187/I                        CascadeMux                     0              3400   +INF  FALL       1
I__187/O                        CascadeMux                     0              3400   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in2       LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : apureset
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7836
---------------------------------------   ---- 
End-of-path arrival time (ps)             7836
 
Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                               top                         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                      0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                    460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001      0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001    463               923   +INF  FALL       1
I__170/I                            Odrv4                       0               923   +INF  FALL       1
I__170/O                            Odrv4                     372              1295   +INF  FALL       1
I__173/I                            IoSpan4Mux                  0              1295   +INF  FALL       1
I__173/O                            IoSpan4Mux                323              1617   +INF  FALL       1
I__177/I                            IoSpan4Mux                  0              1617   +INF  FALL       1
I__177/O                            IoSpan4Mux                323              1940   +INF  FALL       1
I__181/I                            IoSpan4Mux                  0              1940   +INF  FALL       1
I__181/O                            IoSpan4Mux                323              2262   +INF  FALL       1
I__184/I                            IoSpan4Mux                  0              2262   +INF  FALL       1
I__184/O                            IoSpan4Mux                323              2585   +INF  FALL       1
I__186/I                            LocalMux                    0              2585   +INF  FALL       1
I__186/O                            LocalMux                  309              2894   +INF  FALL       1
I__188/I                            IoInMux                     0              2894   +INF  FALL       1
I__188/O                            IoInMux                   217              3111   +INF  FALL       1
apureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3111   +INF  FALL       1
apureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              5348   +INF  FALL       1
apureset_obuf_iopad/DIN             IO_PAD                      0              5348   +INF  FALL       1
apureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              7836   +INF  FALL       1
apureset                            top                         0              7836   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.ddd.Q_LC_16_22_2/lcout
Path End         : cpureset
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     2979
+ Clock To Q                                                   540
+ Data Path Delay                                             7555
----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                11074
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.ddd.Q_LC_16_22_2/lcout         LogicCell40_SEQ_MODE_1000    540              3519   +INF  RISE       2
I__273/I                            Odrv4                          0              3519   +INF  RISE       1
I__273/O                            Odrv4                        351              3869   +INF  RISE       1
I__274/I                            Span4Mux_h                     0              3869   +INF  RISE       1
I__274/O                            Span4Mux_h                   302              4171   +INF  RISE       1
I__275/I                            Span4Mux_h                     0              4171   +INF  RISE       1
I__275/O                            Span4Mux_h                   302              4473   +INF  RISE       1
I__276/I                            Span4Mux_h                     0              4473   +INF  RISE       1
I__276/O                            Span4Mux_h                   302              4774   +INF  RISE       1
I__278/I                            Span4Mux_v                     0              4774   +INF  RISE       1
I__278/O                            Span4Mux_v                   351              5125   +INF  RISE       1
I__280/I                            Span4Mux_s0_h                  0              5125   +INF  RISE       1
I__280/O                            Span4Mux_s0_h                147              5272   +INF  RISE       1
I__282/I                            IoSpan4Mux                     0              5272   +INF  RISE       1
I__282/O                            IoSpan4Mux                   288              5560   +INF  RISE       1
I__284/I                            LocalMux                       0              5560   +INF  RISE       1
I__284/O                            LocalMux                     330              5889   +INF  RISE       1
I__285/I                            IoInMux                        0              5889   +INF  RISE       1
I__285/O                            IoInMux                      259              6149   +INF  RISE       1
cpureset_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6149   +INF  RISE       1
cpureset_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8386   +INF  FALL       1
cpureset_obuf_iopad/DIN             IO_PAD                         0              8386   +INF  FALL       1
cpureset_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             11074   +INF  FALL       1
cpureset                            top                            0             11074   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.clock_out_LC_15_21_5/in2
Capture Clock    : arse.arse.clock_out_LC_15_21_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                           top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__287/I                            Odrv12                         0               973   +INF  FALL       1
I__287/O                            Odrv12                       540              1513   +INF  FALL       1
I__291/I                            Span12Mux_h                    0              1513   +INF  FALL       1
I__291/O                            Span12Mux_h                  540              2053   +INF  FALL       1
I__297/I                            LocalMux                       0              2053   +INF  FALL       1
I__297/O                            LocalMux                     309              2362   +INF  FALL       1
I__304/I                            InMux                          0              2362   +INF  FALL       1
I__304/O                            InMux                        217              2579   +INF  FALL       1
I__312/I                            CascadeMux                     0              2579   +INF  FALL       1
I__312/O                            CascadeMux                     0              2579   +INF  FALL       1
arse.arse.clock_out_LC_15_21_5/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__366/I                                                        ClkMux                          0              2670  RISE       1
I__366/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.clock_out_LC_15_21_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.ddd.Q_LC_16_22_2/in0
Capture Clock    : arse.ddd.Q_LC_16_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                           top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                            Odrv12                         0               973   +INF  FALL       1
I__286/O                            Odrv12                       540              1513   +INF  FALL       1
I__290/I                            Span12Mux_h                    0              1513   +INF  FALL       1
I__290/O                            Span12Mux_h                  540              2053   +INF  FALL       1
I__295/I                            Sp12to4                        0              2053   +INF  FALL       1
I__295/O                            Sp12to4                      449              2502   +INF  FALL       1
I__302/I                            Span4Mux_v                     0              2502   +INF  FALL       1
I__302/O                            Span4Mux_v                   372              2874   +INF  FALL       1
I__309/I                            LocalMux                       0              2874   +INF  FALL       1
I__309/O                            LocalMux                     309              3182   +INF  FALL       1
I__319/I                            InMux                          0              3182   +INF  FALL       1
I__319/O                            InMux                        217              3400   +INF  FALL       1
arse.ddd.Q_LC_16_22_2/in0           LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__365/I                                                        ClkMux                          0              2670  RISE       1
I__365/O                                                        ClkMux                        309              2979  RISE       1
arse.ddd.Q_LC_16_22_2/clk                                       LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_3_LC_13_20_6/sr
Capture Clock    : arse.arse.counter_3_LC_13_20_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             5678
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                 Odrv12                         0               923   +INF  FALL       1
I__286/O                                 Odrv12                       540              1463   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1463   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2003   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2003   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2452   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2452   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2824   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2824   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3139   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3139   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3511   +INF  FALL       1
I__324/I                                 LocalMux                       0              3511   +INF  FALL       1
I__324/O                                 LocalMux                     309              3819   +INF  FALL       1
I__327/I                                 InMux                          0              3819   +INF  FALL       1
I__327/O                                 InMux                        217              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4324   +INF  FALL       9
I__333/I                                 Odrv4                          0              4324   +INF  FALL       1
I__333/O                                 Odrv4                        372              4696   +INF  FALL       1
I__337/I                                 Span4Mux_h                     0              4696   +INF  FALL       1
I__337/O                                 Span4Mux_h                   316              5012   +INF  FALL       1
I__343/I                                 LocalMux                       0              5012   +INF  FALL       1
I__343/O                                 LocalMux                     309              5320   +INF  FALL       1
I__349/I                                 SRMux                          0              5320   +INF  FALL       1
I__349/O                                 SRMux                        358              5678   +INF  FALL       1
arse.arse.counter_3_LC_13_20_6/sr        LogicCell40_SEQ_MODE_1000      0              5678   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_3_LC_13_20_6/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_2_LC_13_20_5/sr
Capture Clock    : arse.arse.counter_2_LC_13_20_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             5678
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                 Odrv12                         0               923   +INF  FALL       1
I__286/O                                 Odrv12                       540              1463   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1463   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2003   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2003   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2452   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2452   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2824   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2824   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3139   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3139   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3511   +INF  FALL       1
I__324/I                                 LocalMux                       0              3511   +INF  FALL       1
I__324/O                                 LocalMux                     309              3819   +INF  FALL       1
I__327/I                                 InMux                          0              3819   +INF  FALL       1
I__327/O                                 InMux                        217              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4324   +INF  FALL       9
I__333/I                                 Odrv4                          0              4324   +INF  FALL       1
I__333/O                                 Odrv4                        372              4696   +INF  FALL       1
I__337/I                                 Span4Mux_h                     0              4696   +INF  FALL       1
I__337/O                                 Span4Mux_h                   316              5012   +INF  FALL       1
I__343/I                                 LocalMux                       0              5012   +INF  FALL       1
I__343/O                                 LocalMux                     309              5320   +INF  FALL       1
I__349/I                                 SRMux                          0              5320   +INF  FALL       1
I__349/O                                 SRMux                        358              5678   +INF  FALL       1
arse.arse.counter_2_LC_13_20_5/sr        LogicCell40_SEQ_MODE_1000      0              5678   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_2_LC_13_20_5/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_4_LC_13_20_2/sr
Capture Clock    : arse.arse.counter_4_LC_13_20_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             5678
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                 Odrv12                         0               923   +INF  FALL       1
I__286/O                                 Odrv12                       540              1463   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1463   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2003   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2003   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2452   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2452   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2824   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2824   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3139   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3139   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3511   +INF  FALL       1
I__324/I                                 LocalMux                       0              3511   +INF  FALL       1
I__324/O                                 LocalMux                     309              3819   +INF  FALL       1
I__327/I                                 InMux                          0              3819   +INF  FALL       1
I__327/O                                 InMux                        217              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4324   +INF  FALL       9
I__333/I                                 Odrv4                          0              4324   +INF  FALL       1
I__333/O                                 Odrv4                        372              4696   +INF  FALL       1
I__337/I                                 Span4Mux_h                     0              4696   +INF  FALL       1
I__337/O                                 Span4Mux_h                   316              5012   +INF  FALL       1
I__343/I                                 LocalMux                       0              5012   +INF  FALL       1
I__343/O                                 LocalMux                     309              5320   +INF  FALL       1
I__349/I                                 SRMux                          0              5320   +INF  FALL       1
I__349/O                                 SRMux                        358              5678   +INF  FALL       1
arse.arse.counter_4_LC_13_20_2/sr        LogicCell40_SEQ_MODE_1001      0              5678   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__367/I                                                        ClkMux                          0              2670  RISE       1
I__367/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_4_LC_13_20_2/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.counter_1_LC_13_12_7/in3
Capture Clock    : arse.divseven.counter_1_LC_13_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3568
---------------------------------------   ---- 
End-of-path arrival time (ps)             3568
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                Odrv12                         0               973   +INF  FALL       1
I__286/O                                Odrv12                       540              1513   +INF  FALL       1
I__290/I                                Span12Mux_h                    0              1513   +INF  FALL       1
I__290/O                                Span12Mux_h                  540              2053   +INF  FALL       1
I__296/I                                Span12Mux_v                    0              2053   +INF  FALL       1
I__296/O                                Span12Mux_v                  540              2593   +INF  FALL       1
I__303/I                                Sp12to4                        0              2593   +INF  FALL       1
I__303/O                                Sp12to4                      449              3042   +INF  FALL       1
I__311/I                                LocalMux                       0              3042   +INF  FALL       1
I__311/O                                LocalMux                     309              3350   +INF  FALL       1
I__321/I                                InMux                          0              3350   +INF  FALL       1
I__321/O                                InMux                        217              3568   +INF  FALL       1
arse.divseven.counter_1_LC_13_12_7/in3  LogicCell40_SEQ_MODE_1000      0              3568   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__361/I                                                        ClkMux                          0              2670  RISE       1
I__361/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_13_12_7/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_1_LC_14_21_7/sr
Capture Clock    : arse.arse.counter_1_LC_14_21_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5784
---------------------------------------   ---- 
End-of-path arrival time (ps)             5784
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                 Odrv12                         0               973   +INF  FALL       1
I__286/O                                 Odrv12                       540              1513   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2053   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2502   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2502   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2874   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2874   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3189   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3189   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3561   +INF  FALL       1
I__324/I                                 LocalMux                       0              3561   +INF  FALL       1
I__324/O                                 LocalMux                     309              3869   +INF  FALL       1
I__327/I                                 InMux                          0              3869   +INF  FALL       1
I__327/O                                 InMux                        217              4087   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4087   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4374   +INF  FALL       9
I__334/I                                 Odrv4                          0              4374   +INF  FALL       1
I__334/O                                 Odrv4                        372              4746   +INF  FALL       1
I__339/I                                 Span4Mux_v                     0              4746   +INF  FALL       1
I__339/O                                 Span4Mux_v                   372              5118   +INF  FALL       1
I__345/I                                 LocalMux                       0              5118   +INF  FALL       1
I__345/O                                 LocalMux                     309              5426   +INF  FALL       1
I__351/I                                 SRMux                          0              5426   +INF  FALL       1
I__351/O                                 SRMux                        358              5784   +INF  FALL       1
arse.arse.counter_1_LC_14_21_7/sr        LogicCell40_SEQ_MODE_1001      0              5784   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_1_LC_14_21_7/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.arse.counter_0_LC_14_21_1/sr
Capture Clock    : arse.arse.counter_0_LC_14_21_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5784
---------------------------------------   ---- 
End-of-path arrival time (ps)             5784
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                 Odrv12                         0               973   +INF  FALL       1
I__286/O                                 Odrv12                       540              1513   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2053   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2502   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2502   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2874   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2874   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3189   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3189   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3561   +INF  FALL       1
I__324/I                                 LocalMux                       0              3561   +INF  FALL       1
I__324/O                                 LocalMux                     309              3869   +INF  FALL       1
I__327/I                                 InMux                          0              3869   +INF  FALL       1
I__327/O                                 InMux                        217              4087   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4087   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4374   +INF  FALL       9
I__334/I                                 Odrv4                          0              4374   +INF  FALL       1
I__334/O                                 Odrv4                        372              4746   +INF  FALL       1
I__339/I                                 Span4Mux_v                     0              4746   +INF  FALL       1
I__339/O                                 Span4Mux_v                   372              5118   +INF  FALL       1
I__345/I                                 LocalMux                       0              5118   +INF  FALL       1
I__345/O                                 LocalMux                     309              5426   +INF  FALL       1
I__351/I                                 SRMux                          0              5426   +INF  FALL       1
I__351/O                                 SRMux                        358              5784   +INF  FALL       1
arse.arse.counter_0_LC_14_21_1/sr        LogicCell40_SEQ_MODE_1001      0              5784   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__368/I                                                        ClkMux                          0              2670  RISE       1
I__368/O                                                        ClkMux                        309              2979  RISE       1
arse.arse.counter_0_LC_14_21_1/clk                              LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.counter_2_LC_31_24_1/in3
Capture Clock    : arse.diveight.counter_2_LC_31_24_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3140
---------------------------------------   ---- 
End-of-path arrival time (ps)             3140
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                Odrv12                         0               973   +INF  FALL       1
I__286/O                                Odrv12                       540              1513   +INF  FALL       1
I__288/I                                Span12Mux_s6_h                 0              1513   +INF  FALL       1
I__288/O                                Span12Mux_s6_h               281              1793   +INF  FALL       1
I__292/I                                Sp12to4                        0              1793   +INF  FALL       1
I__292/O                                Sp12to4                      449              2242   +INF  FALL       1
I__298/I                                Span4Mux_v                     0              2242   +INF  FALL       1
I__298/O                                Span4Mux_v                   372              2614   +INF  FALL       1
I__306/I                                LocalMux                       0              2614   +INF  FALL       1
I__306/O                                LocalMux                     309              2923   +INF  FALL       1
I__316/I                                InMux                          0              2923   +INF  FALL       1
I__316/O                                InMux                        217              3140   +INF  FALL       1
arse.diveight.counter_2_LC_31_24_1/in3  LogicCell40_SEQ_MODE_1000      0              3140   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__369/I                                                        ClkMux                          0              2670  RISE       1
I__369/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_31_24_1/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.counter_0_LC_12_12_3/in2
Capture Clock    : arse.divseven.counter_0_LC_12_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4830
---------------------------------------   ---- 
End-of-path arrival time (ps)             4830
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                Odrv12                         0               973   +INF  FALL       1
I__286/O                                Odrv12                       540              1513   +INF  FALL       1
I__290/I                                Span12Mux_h                    0              1513   +INF  FALL       1
I__290/O                                Span12Mux_h                  540              2053   +INF  FALL       1
I__295/I                                Sp12to4                        0              2053   +INF  FALL       1
I__295/O                                Sp12to4                      449              2502   +INF  FALL       1
I__302/I                                Span4Mux_v                     0              2502   +INF  FALL       1
I__302/O                                Span4Mux_v                   372              2874   +INF  FALL       1
I__310/I                                Span4Mux_h                     0              2874   +INF  FALL       1
I__310/O                                Span4Mux_h                   316              3189   +INF  FALL       1
I__320/I                                Span4Mux_v                     0              3189   +INF  FALL       1
I__320/O                                Span4Mux_v                   372              3561   +INF  FALL       1
I__325/I                                Span4Mux_v                     0              3561   +INF  FALL       1
I__325/O                                Span4Mux_v                   372              3933   +INF  FALL       1
I__328/I                                Span4Mux_v                     0              3933   +INF  FALL       1
I__328/O                                Span4Mux_v                   372              4304   +INF  FALL       1
I__329/I                                LocalMux                       0              4304   +INF  FALL       1
I__329/O                                LocalMux                     309              4613   +INF  FALL       1
I__330/I                                InMux                          0              4613   +INF  FALL       1
I__330/O                                InMux                        217              4830   +INF  FALL       1
I__332/I                                CascadeMux                     0              4830   +INF  FALL       1
I__332/O                                CascadeMux                     0              4830   +INF  FALL       1
arse.divseven.counter_0_LC_12_12_3/in2  LogicCell40_SEQ_MODE_1000      0              4830   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_12_12_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.counter_2_LC_12_12_5/in0
Capture Clock    : arse.divseven.counter_2_LC_12_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4780
---------------------------------------   ---- 
End-of-path arrival time (ps)             4780
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                               top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                Odrv12                         0               923   +INF  FALL       1
I__286/O                                Odrv12                       540              1463   +INF  FALL       1
I__290/I                                Span12Mux_h                    0              1463   +INF  FALL       1
I__290/O                                Span12Mux_h                  540              2003   +INF  FALL       1
I__295/I                                Sp12to4                        0              2003   +INF  FALL       1
I__295/O                                Sp12to4                      449              2452   +INF  FALL       1
I__302/I                                Span4Mux_v                     0              2452   +INF  FALL       1
I__302/O                                Span4Mux_v                   372              2824   +INF  FALL       1
I__310/I                                Span4Mux_h                     0              2824   +INF  FALL       1
I__310/O                                Span4Mux_h                   316              3139   +INF  FALL       1
I__320/I                                Span4Mux_v                     0              3139   +INF  FALL       1
I__320/O                                Span4Mux_v                   372              3511   +INF  FALL       1
I__325/I                                Span4Mux_v                     0              3511   +INF  FALL       1
I__325/O                                Span4Mux_v                   372              3883   +INF  FALL       1
I__328/I                                Span4Mux_v                     0              3883   +INF  FALL       1
I__328/O                                Span4Mux_v                   372              4254   +INF  FALL       1
I__329/I                                LocalMux                       0              4254   +INF  FALL       1
I__329/O                                LocalMux                     309              4563   +INF  FALL       1
I__331/I                                InMux                          0              4563   +INF  FALL       1
I__331/O                                InMux                        217              4780   +INF  FALL       1
arse.divseven.counter_2_LC_12_12_5/in0  LogicCell40_SEQ_MODE_1000      0              4780   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__362/I                                                        ClkMux                          0              2670  RISE       1
I__362/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_12_12_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.divseven.dout_1_LC_11_12_2/sr
Capture Clock    : arse.divseven.dout_1_LC_11_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6106
---------------------------------------   ---- 
End-of-path arrival time (ps)             6106
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__286/I                                 Odrv12                         0               923   +INF  FALL       1
I__286/O                                 Odrv12                       540              1463   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1463   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2003   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2003   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2452   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2452   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2824   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2824   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3139   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3139   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3511   +INF  FALL       1
I__324/I                                 LocalMux                       0              3511   +INF  FALL       1
I__324/O                                 LocalMux                     309              3819   +INF  FALL       1
I__327/I                                 InMux                          0              3819   +INF  FALL       1
I__327/O                                 InMux                        217              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4324   +INF  FALL       9
I__334/I                                 Odrv4                          0              4324   +INF  FALL       1
I__334/O                                 Odrv4                        372              4696   +INF  FALL       1
I__340/I                                 Span4Mux_v                     0              4696   +INF  FALL       1
I__340/O                                 Span4Mux_v                   372              5068   +INF  FALL       1
I__346/I                                 Span4Mux_v                     0              5068   +INF  FALL       1
I__346/O                                 Span4Mux_v                   372              5440   +INF  FALL       1
I__352/I                                 LocalMux                       0              5440   +INF  FALL       1
I__352/O                                 LocalMux                     309              5748   +INF  FALL       1
I__355/I                                 SRMux                          0              5748   +INF  FALL       1
I__355/O                                 SRMux                        358              6106   +INF  FALL       1
arse.divseven.dout_1_LC_11_12_2/sr       LogicCell40_SEQ_MODE_1000      0              6106   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__363/I                                                        ClkMux                          0              2670  RISE       1
I__363/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_11_12_2/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mclkreset
Path End         : arse.diveight.dout_1_LC_32_24_4/sr
Capture Clock    : arse.diveight.dout_1_LC_32_24_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2979
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7341
---------------------------------------   ---- 
End-of-path arrival time (ps)             7341
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
mclkreset                                top                            0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
mclkreset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
mclkreset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
mclkreset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__286/I                                 Odrv12                         0               973   +INF  FALL       1
I__286/O                                 Odrv12                       540              1513   +INF  FALL       1
I__290/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__290/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__295/I                                 Sp12to4                        0              2053   +INF  FALL       1
I__295/O                                 Sp12to4                      449              2502   +INF  FALL       1
I__302/I                                 Span4Mux_v                     0              2502   +INF  FALL       1
I__302/O                                 Span4Mux_v                   372              2874   +INF  FALL       1
I__310/I                                 Span4Mux_h                     0              2874   +INF  FALL       1
I__310/O                                 Span4Mux_h                   316              3189   +INF  FALL       1
I__320/I                                 Span4Mux_v                     0              3189   +INF  FALL       1
I__320/O                                 Span4Mux_v                   372              3561   +INF  FALL       1
I__324/I                                 LocalMux                       0              3561   +INF  FALL       1
I__324/O                                 LocalMux                     309              3869   +INF  FALL       1
I__327/I                                 InMux                          0              3869   +INF  FALL       1
I__327/O                                 InMux                        217              4087   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/in3    LogicCell40_SEQ_MODE_0000      0              4087   +INF  FALL       1
mclkreset_ibuf_RNIFESD_LC_12_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              4374   +INF  FALL       9
I__336/I                                 Odrv12                         0              4374   +INF  FALL       1
I__336/O                                 Odrv12                       540              4914   +INF  FALL       1
I__342/I                                 Span12Mux_h                    0              4914   +INF  FALL       1
I__342/O                                 Span12Mux_h                  540              5454   +INF  FALL       1
I__348/I                                 Span12Mux_v                    0              5454   +INF  FALL       1
I__348/O                                 Span12Mux_v                  540              5995   +INF  FALL       1
I__353/I                                 Sp12to4                        0              5995   +INF  FALL       1
I__353/O                                 Sp12to4                      449              6443   +INF  FALL       1
I__356/I                                 Span4Mux_s3_h                  0              6443   +INF  FALL       1
I__356/O                                 Span4Mux_s3_h                231              6675   +INF  FALL       1
I__357/I                                 LocalMux                       0              6675   +INF  FALL       1
I__357/O                                 LocalMux                     309              6983   +INF  FALL       1
I__358/I                                 SRMux                          0              6983   +INF  FALL       1
I__358/O                                 SRMux                        358              7341   +INF  FALL       1
arse.diveight.dout_1_LC_32_24_4/sr       LogicCell40_SEQ_MODE_1000      0              7341   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__371/I                                                        ClkMux                          0              2670  RISE       1
I__371/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_4/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.io_0_preio/PADOUT(~outddrreg)
Path End         : cpuclk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__359/I                                                        GlobalMux                       0              2516  RISE       1
I__359/O                                                        GlobalMux                     154              2670  RISE       1
I__372/I                                                        ClkMux                          0              2670  RISE       1
I__372/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.diveight.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
cpuclk                                       top                         0              5605   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

