This 100 - DAYS OF RTL(Verilog) lite up the Programming skills in Verilog HDL(Hardware Description language) through the simulation, using the "Verilog code"(.v),"Test bench" and the Results using the "timing analysis of Simulated waveforms"(.wcfg).
Happy Learning.
