

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Tue Jan  7 20:04:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    691|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    251|    -|
|Register         |        -|      -|     456|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     456|    942|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_1_fu_340_p2   |     *    |      0|  0|  33|           5|           7|
    |mul_ln11_fu_371_p2     |     *    |      0|  0|  33|           7|           7|
    |add_ln11_10_fu_656_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln11_11_fu_462_p2  |     +    |      0|  0|  14|           5|           5|
    |add_ln11_12_fu_467_p2  |     +    |      0|  0|  14|           1|           5|
    |add_ln11_13_fu_473_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln11_15_fu_661_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln11_16_fu_666_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln11_1_fu_414_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln11_2_fu_419_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln11_3_fu_429_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln11_4_fu_447_p2   |     +    |      0|  0|  15|           3|           6|
    |add_ln11_5_fu_457_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln11_6_fu_646_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln11_7_fu_651_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln11_8_fu_483_p2   |     +    |      0|  0|  14|           3|          10|
    |add_ln11_9_fu_488_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln11_fu_326_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln17_2_fu_561_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln17_3_fu_582_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln17_fu_524_p2     |     +    |      0|  0|  23|          16|           1|
    |add_ln20_1_fu_540_p2   |     +    |      0|  0|  14|          16|          16|
    |add_ln20_3_fu_615_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln20_4_fu_620_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln20_fu_535_p2     |     +    |      0|  0|  14|          16|          16|
    |add_ln27_1_fu_576_p2   |     +    |      0|  0|  19|          14|           1|
    |add_ln27_fu_556_p2     |     +    |      0|  0|  19|          14|          14|
    |depth_fu_503_p2        |     +    |      0|  0|  15|           5|           1|
    |empty_37_fu_380_p2     |     +    |      0|  0|  15|           2|           5|
    |empty_38_fu_401_p2     |     +    |      0|  0|  15|           1|           5|
    |height_fu_550_p2       |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_530_p2      |     +    |      0|  0|  19|          14|          14|
    |o_count_6_fu_640_p2    |     +    |      0|  0|  23|          16|           1|
    |o_count_7_fu_592_p2    |     +    |      0|  0|  19|          14|           1|
    |o_count_8_fu_609_p2    |     +    |      0|  0|  19|          14|           1|
    |icmp_ln11_fu_498_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln13_fu_513_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln20_fu_545_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_565_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln31_fu_598_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln39_fu_629_p2    |   icmp   |      0|  0|  11|           5|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 691|         377|         326|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |depth_0_reg_202       |   9|          2|    5|         10|
    |height_0_reg_267      |   9|          2|    5|         10|
    |i_count_0_reg_190     |   9|          2|   14|         28|
    |i_count_1_reg_256     |   9|          2|   14|         28|
    |i_count_2_reg_289     |   9|          2|   14|         28|
    |indvars_iv10_reg_168  |   9|          2|   14|         28|
    |indvars_iv1_reg_148   |   9|          2|   14|         28|
    |indvars_iv2_reg_128   |   9|          2|    5|         10|
    |indvars_iv_reg_138    |   9|          2|    5|         10|
    |o_count_0_reg_178     |   9|          2|   16|         32|
    |o_count_1_reg_213     |   9|          2|   16|         32|
    |o_count_2_reg_245     |   9|          2|   14|         28|
    |o_count_3_reg_278     |   9|          2|   14|         28|
    |o_count_4_reg_299     |   9|          2|   14|         28|
    |o_count_5_reg_309     |   9|          2|   16|         32|
    |o_count_reg_234       |   9|          2|   14|         28|
    |output_r_address0     |  27|          5|   14|         70|
    |output_r_d0           |  15|          3|   16|         48|
    |phi_ln11_1_reg_223    |   9|          2|   14|         28|
    |phi_ln11_reg_158      |   9|          2|   14|         28|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 251|         54|  253|        572|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln11_13_reg_779   |   5|   0|    5|          0|
    |add_ln11_reg_690      |   5|   0|    5|          0|
    |add_ln17_2_reg_835    |  16|   0|   16|          0|
    |add_ln17_3_reg_853    |  14|   0|   14|          0|
    |add_ln20_1_reg_816    |  16|   0|   16|          0|
    |add_ln27_1_reg_848    |  14|   0|   14|          0|
    |add_ln27_reg_830      |  14|   0|   14|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |depth_0_reg_202       |   5|   0|    5|          0|
    |depth_reg_798         |   5|   0|    5|          0|
    |empty_39_reg_711      |   5|   0|    5|          0|
    |empty_40_reg_785      |   5|   0|    5|          0|
    |empty_reg_700         |  10|   0|   10|          0|
    |height_0_reg_267      |   5|   0|    5|          0|
    |height_reg_825        |   5|   0|    5|          0|
    |i_count_0_reg_190     |  14|   0|   14|          0|
    |i_count_1_reg_256     |  14|   0|   14|          0|
    |i_count_2_reg_289     |  14|   0|   14|          0|
    |i_count_reg_811       |  14|   0|   14|          0|
    |indvars_iv10_reg_168  |  14|   0|   14|          0|
    |indvars_iv1_reg_148   |  14|   0|   14|          0|
    |indvars_iv2_reg_128   |   5|   0|    5|          0|
    |indvars_iv_reg_138    |   5|   0|    5|          0|
    |mul_ln11_1_reg_695    |  12|   0|   12|          0|
    |mul_ln11_reg_728      |  14|   0|   14|          0|
    |o_count_0_reg_178     |  16|   0|   16|          0|
    |o_count_1_reg_213     |  16|   0|   16|          0|
    |o_count_2_reg_245     |  14|   0|   14|          0|
    |o_count_3_reg_278     |  14|   0|   14|          0|
    |o_count_4_reg_299     |  14|   0|   14|          0|
    |o_count_5_reg_309     |  16|   0|   16|          0|
    |o_count_reg_234       |  14|   0|   14|          0|
    |p_cast4_reg_753       |   5|   0|   16|         11|
    |p_cast8_reg_743       |   5|   0|   16|         11|
    |phi_ln11_1_reg_223    |  14|   0|   14|          0|
    |phi_ln11_reg_158      |  14|   0|   14|          0|
    |sext_ln5_1_reg_678    |   7|   0|    7|          0|
    |trunc_ln11_1_reg_706  |   5|   0|    5|          0|
    |trunc_ln11_reg_683    |   5|   0|    5|          0|
    |zext_ln11_10_reg_790  |  10|   0|   14|          4|
    |zext_ln11_2_reg_723   |   7|   0|   14|          7|
    |zext_ln11_5_reg_733   |  12|   0|   16|          4|
    |zext_ln11_6_reg_758   |  10|   0|   14|          4|
    |zext_ln11_reg_716     |   5|   0|   14|          9|
    +----------------------+----+----+-----+-----------+
    |Total                 | 456|   0|  506|         50|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

