#PART	EK-KUV11-TM-001
#TITLE	LSI-11 WCS User's Guide
1	Chapter 1	Introduction to LSI-11, PDP-11/03 User Microprogramming
2	1.1	General
3	1.1.1	Introductory Microprogramming Glossary
3	1.1.2	LSI-11 Microprogramming Features
3	1.1.3	Basic LSI-11 Machine-Micromachine Structure
2	1.2	The Benefits of User Microprogramming
3	1.2.1	Arithmetic Calculations
3	1.2.2	Critically-Timed Input/Output and Control Operations
3	1.2.3	Data Manipulation and Relocation
2	1.3	System Implications of User Microprogramming
3	1.3.1	Control Flow Integrity
3	1.3.2	Interrupt Response Latency
3	1.3.3	Register Content Security
3	1.3.4	Processor Status Word Updating
3	1.3.5	Dedicated Control Store Locations
3	1.3.6	Machine Instruction Support
2	1.4	Microprogram Characteristics
3	1.4.1	Vertical and Horizontal Microinstructions
3	1.4.2	Logic Control Features
2	1.5	The Microprogramming Environment
3	1.5.1	Creating the Source File
3	1.5.2	The Microassembler
3	1.5.3	Writable Control Store Loader
3	1.5.4	Micro Octal Debugging Tool (MODT)
3	1.5.5	Microprogram Trace Facility
2	1.6	References
1	Chapter 2	The LSI-11 Machine Structure
2	2.1	General
2	2.2	Machine Architecture
3	2.2.1	System Bus
4	2.2.1.1	System Bus Address Space
4	2.2.1.2	System Bus Data Transfer
4	2.2.1.3	System Bus Control Signals
3	2.2.2	Memory
4	2.2.2.1	Semiconductor Memory
4	2.2.2.2	Dynamic Memory Refreshing
4	2.2.2.3	Magnetic Memory
3	2.2.3	Input/Output Devices
4	2.2.3.1	Device Address Format
4	2.2.3.2	Enabling Device Interrupts
4	2.2.3.3	DMA Transfer Restrictions
3	2.2.4	The LSI-11 Processor
4	2.2.4.1	Arithmetic Logic Unit
4	2.2.4.2	General Purpose Registers
4	2.2.4.3	Processor Control
3	2.2.5	The LSI-11 Writable Control Store
4	2.2.5.1	LSI-11 System Bus Connection
4	2.2.5.2	Microinstruction Bus Connection
2	2.3	Machine Operation
3	2.3.1	Basic Machine Cycle
4	2.3.1.1	Bus Error Trap
4	2.3.1.2	External Interrupt
4	2.3.1.3	Combined Trap and Interrupt Cycle
3	2.3.2	Complete Machine-Level Operating Cycle
4	2.3.2.1	Run/Halt Portion
4	2.3.2.2	Trap/Interrupt Portion
3	2.3.3	Complete Machine-Micromachine Operating Cycle
4	2.3.3.1	Bus Error Processing
4	2.3.3.2	Trap/Interrupt Processing
4	2.3.3.3	Power-Up Processing
1	Chapter 3	The LSI-11 Micromachine Structure
2	3.1	General
2	3.2	The Microprocessor
2	3.3	Microprocessor Partitioning
3	3.3.1	Microprocessor Data Chip
4	3.3.1.1	Microinstruction Register
4	3.3.1.2	Register File and Indirect Addressing
4	3.3.1.3	Arithmetic Logic Unit
4	3.3.1.4	Status Bits and Condition Code Flags
3	3.3.2	Microprocessor Control Chip
4	3.3.2.1	Microinstruction Register
4	3.3.2.2	Microinstruction Address Generation
4	3.3.2.3	Control Signals
2	3.4	Micromachine Operation
3	3.4.1	Microinstruction Bus Data Transfer
4	3.4.1.1	Control Store (MICROM) Microinstruction Bus Cycle
4	3.4.1.2	Control Chip Microinstruction Bus Cycle
4	3.4.1.3	Data Chip Microinstruction Bus Cycle
4	3.4.1.4	Complete Micromachine Cycle
2	3.5	Microprogramming the Basic LSI-11 Machine Cycle
3	3.5.1	Fetch-Execute Machine Cycle Microprogramming
3	3.5.2	Fetch-Execute-Trap & Interrupt Machine Cycle Microprogramming
1	Chapter 4	The LSI-11 Microinstruction Set
2	4.1	General
2	4.2	Vertical Microinstructions
3	4.2.1	Jump Microinstruction Format
3	4.2.2	Conditional Jump Microinstruction Format
3	4.2.3	Literal Microinstruction Format
3	4.2.4	Register Microinstruction Format
4	4.2.4.1	Byte and Word Microinstructions
4	4.2.4.2	Word Operand Formation
2	4.3	Microinstruction Set Functional Organization
3	4.3.1	Data Manipulation Microinstructions
4	4.3.1.1	Move Microinstructions
4	4.3.1.2	Increment/Decrement Microinstructions
4	4.3.1.3	Logical Microinstructions
4	4.3.1.4	Shift Microinstructions
4	4.3.1.5	Arithmetic Microinstructions
3	4.3.2	Data Access Microinstructions
4	4.3.2.1	Read Microinstructions
4	4.3.2.2	Input Microinstructions
4	4.3.2.3	Write Microinstructions
4	4.3.2.4	Output Microinstructions
3	4.3.3	Microprogram Control Microinstructions
4	4.3.3.1	Jump and Return Microinstructions
4	4.3.3.2	Compare and Test Microinstructions
4	4.3.3.3	Miscellaneous Control Microinstructions
1	Chapter 5	Microprogramming LSI-11 System Bus Transactions
2	5.1	General
2	5.2	LSI-11 System Bus Interface Logic Overview
3	5.2.1	WSYNC H -- BSYNC L
3	5.2.2	WWB H -- BWTBT L
3	5.2.3	WDIN H -- BDIN L
3	5.2.4	WDOUT H -- BDOUT L
3	5.2.5	BRPLY L -- REPLY H
3	5.2.6	BRPLY L -- BUSY H
3	5.2.7	WIAK H -- BIACK H
2	5.3	The Data-Input (DATI) Operation
3	5.3.1	DATI Operation, Minimum Execution Time
3	5.3.2	DATI Operation, Delayed Execution Time
3	5.3.3	DATI Microprogramming Summary
2	5.4	The Data-Output (DATO) Operation
3	5.4.1	DATO Operation, Minimum Execution Time
3	5.4.2	DATO Operation, Delayed Execution Time
3	5.4.3	DATO Microprogramming Summary
2	5.5	The Data-Input-Output (DATIO) Operation
3	5.5.1	DATIO Operation, Minimum Execution Time
3	5.5.2	DATIO Microprogramming Summary
2	5.6	The Interrupt Operation
3	5.6.1	Interrupt Operation Microprogramming Summary
1	Chapter 6	The LSI-11 Writable Control Store
2	6.1	General
2	6.2	The Writable Control Store Memory
3	6.2.1	Control Store Microword Organization
4	6.2.1.1	Standard 22-Bit Microword MI<21:0>
4	6.2.1.2	Extended TTL Control Bits MI<23:22>
3	6.2.2	Control Store Microaddressing Modes
2	6.3	Writable Control Store Memory Access
3	6.3.1	Microinstruction Bus Access
4	6.3.1.1	Control Store Access Timing
4	6.3.1.2	Extended TTL Control Bit Timing
3	6.3.2	LSI-11 System Bus Access
2	6.4	The Microaddress Trace RAM
3	6.4.1	Microaddress Trace RAM Operation
3	6.4.2	WCS Enable Bit
2	6.5	LSI-11 System Bus Interface
3	6.5.1	WCS Control/Status Register
3	6.5.2	WCS Memory Access Registers
3	6.5.3	Microaddress Trace Register
4	6.5.3.1	Microaddress Trace RAM Dump Algorithm
2	6.6	Writable Control Store Module Circuit Description
3	6.6.1	Clock Generation
3	6.6.2	Control Store Memory and Microaddress Multiplexer
3	6.6.3	LSI-11 System Bus Interface
3	6.6.4	Microinstruction Bus Interface
3	6.6.5	Microaddress Trace RAM
2	6.7	Writable Control Store Hardware Specifications
3	6.7.1	Dimensions
3	6.7.2	Power Requirements
3	6.7.3	LSI-11 System Bus Backplane Pin Assignments
3	6.7.4	Microinstruction Bus Connector Pin Assignment
3	6.7.5	TTL Control Bit Summary
1	Chapter 7	LSI-11 Microprocessor Assembler
2	7.1	General
2	7.2	Microassembler (MICRO)
3	7.2.1	Statement Format
3	7.2.2	Expressions
4	7.2.2.1	Numeric Constants
4	7.2.2.2	Symbols
4	7.2.2.3	Current Location Counter
4	7.2.2.4	Arithmetic or Logical Symbols
3	7.2.3	Microinstructions
4	7.2.3.1	Jump Instruction
4	7.2.3.2	Conditional Jump Microinstructions
4	7.2.3.3	Literal Microinstructions
4	7.2.3.4	Two Register Microinstructions
4	7.2.3.5	Single Register Microinstructions
4	7.2.3.6	Reset and Set Flags Microinstructions
4	7.2.3.7	Input Microinstructions
4	7.2.3.8	No-Operation Microinstruction (NOP)
4	7.2.3.9	Load Condition Flags Microinstructions (LCF)
4	7.2.3.10	Return From Subroutine Microinstruction (RFS)
4	7.2.3.11	Reset TSR Microinstruction (RTSR)
3	7.2.4	Microassembler Directives
4	7.2.4.1	NXT Directive
4	7.2.4.2	TITLE Directive
4	7.2.4.3	SBTTL Directive
4	7.2.4.4	REG Directive
4	7.2.4.5	LOC Directive
4	7.2.4.6	END Directive
4	7.2.4.7	Equated Symbols
4	7.2.4.8	PAGE Directive
4	7.2.4.9	MODE Directive
3	7.2.5	Using the MICRO Assembler
4	7.2.5.1	Bitmap of Used Memory Locations
3	7.2.6	Errors in the Source Program
3	7.2.7	WCS Module Addressing Mode Support
2	7.3	Loading and Saving Writable Control Store (WCSLOD)
3	7.3.1	Loading Object Modules
3	7.3.2	Saving the Contents of WCS
2	7.4	Micro ODT (MODT)
3	7.4.1	Symbolic Examination and Modifications of WCS Locations
3	7.4.2	Executing a Microprogram
3	7.4.3	Dump Points
3	7.4.4	Tracing Microprograms
3	7.4.5	Transferring to WCSLOD
3	7.4.6	Using MODT
4	7.4.6.1	Using MODT as a SAVE File
4	7.4.6.2	Using MODT with a MACRO-11 Object Program
1	Chapter 8	Microprogramming Techniques
2	8.1	General
2	8.2	User Microprogramming Entry Points
3	8.2.1	Entry Microaddress 3000
3	8.2.2	Entry Microaddress 3001
3	8.2.3	Entry Microaddress 3002
3	8.2.4	Entry Microaddress 3003
3	8.2.5	Entry Microaddress Summary
2	8.3	Machine Instruction Decoding Techniques
3	8.3.1	Successive Comparison Decoding
3	8.3.2	Modified Jump Decoding
2	8.4	Passing Operands to User Machine Instructions
3	8.4.1	Predefined Operand Addressing
3	8.4.2	Register Operand Addressing
2	8.5	Microprogramming the User Machine Instruction
3	8.5.1	Defining the Instruction
3	8.5.2	Documenting the Instruction
3	8.5.3	Temporary Flag Use
3	8.5.4	Executing Machine-Level I/O Operations
4	8.5.4.1	Bus Error Trap Control
3	8.5.5	Scratch Register Usage
4	8.5.5.1	Source Operand Register (RSRC)
4	8.5.5.2	Destination Operand Register (RDST)
4	8.5.5.3	Instruction Register (RIR)
4	8.5.5.4	Bus Address Register (RBA)
4	8.5.5.5	LSI-11 Processor Registers (R0-R5)
4	8.5.5.6	LSI-11 Stack Pointer (R6) and Program Counter (R7)
4	8.5.5.7	Processor Status Word Register (RPSW)
3	8.5.6	Interrupt Considerations
4	8.5.6.1	Testing For Pending Interrupts
4	8.5.6.2	Aborting a Microprogram
4	8.5.6.3	Suspending and Resuming a Microprogram
2	8.6	Processor Status Word Manipulations
3	8.6.1	Moving the PSW to a Processor Register
3	8.6.2	Moving 8-Bits to the PSW
2	8.7	Microprogramming User-Defined Trap Vectors
3	8.7.1	Creating the Vector Addresses
3	8.7.2	Joining the Base Microcode
2	8.8	Microprogramming Synchronized Control Signals
3	8.8.1	Standard TTL Control Bits
3	8.8.2	Extended TTL Control Bits
2	8.9	Controlling the Microinstruction Flow
3	8.9.1	Leaving User Control Store
3	8.9.2	Jump To Subroutine and Return Microinstructions
3	8.9.3	Conditional Jump Microinstructions
1	Chapter 9	Installation
2	9.1	General
2	9.2	Unpacking and Inspection
2	9.3	Installation Procedure
3	9.3.1	Switch Configurations
3	9.3.2	Cable Configuration
3	9.3.3	WCS Installation
2	9.4	Performance Checkout
1	Chapter 10	Maintenance
2	10.1	General
2	10.2	Preventive Maintenance
2	10.3	Corrective Maintenance Philosophy
2	10.4	Corrective Maintenance
1	Appendix A	Instruction Summary
