// Seed: 1839879687
module module_0;
  wor id_1, id_2;
  assign id_1 = 1 | "";
  tri0 id_3 = id_3;
  tri0 id_4;
  assign id_2 = id_4 - -1;
  uwire id_5, id_6;
  wire id_7;
  assign id_3 = 1 | id_2;
  assign id_4 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13, id_14 = 1;
  module_0 modCall_1 ();
  id_15(
      id_10, id_3, id_9
  );
  wire id_16;
  xor primCall (id_1, id_10, id_11, id_12, id_13, id_14, id_2, id_3, id_4, id_5, id_6, id_8, id_9);
  assign id_1 = id_9;
endmodule
