{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561055964436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561055964448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 13:39:24 2019 " "Processing started: Thu Jun 20 13:39:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561055964448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561055964448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561055964449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561055965814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561055965814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu192cik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu192cik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU192CIK-funcionamiento " "Found design unit 1: ALU192CIK-funcionamiento" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/ALU192CIK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561055983443 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU192CIK " "Found entity 1: ALU192CIK" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/ALU192CIK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561055983443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561055983443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamiento " "Found design unit 1: decodificador-comportamiento" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561055983450 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561055983450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561055983450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comportamiento " "Found design unit 1: calculadora-comportamiento" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561055983455 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561055983455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561055983455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561055983534 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o calculadora.vhd(10) " "VHDL Signal Declaration warning at calculadora.vhd(10): used implicit default value for signal \"o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561055983536 "|calculadora"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o\[0\] GND " "Pin \"o\[0\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o\[1\] GND " "Pin \"o\[1\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o\[2\] GND " "Pin \"o\[2\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o\[3\] GND " "Pin \"o\[3\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o\[4\] GND " "Pin \"o\[4\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o\[5\] GND " "Pin \"o\[5\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o\[6\] GND " "Pin \"o\[6\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561055984361 "|calculadora|o[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561055984361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561055984616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561055984616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seleccion\[0\] " "No output dependent on input pin \"seleccion\[0\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|seleccion[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seleccion\[1\] " "No output dependent on input pin \"seleccion\[1\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|seleccion[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seleccion\[2\] " "No output dependent on input pin \"seleccion\[2\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|seleccion[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seleccion\[3\] " "No output dependent on input pin \"seleccion\[3\]\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|seleccion[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m " "No output dependent on input pin \"m\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci " "No output dependent on input pin \"ci\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|ci"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/miercoles/calculadora.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561055984743 "|calculadora|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561055984743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561055984744 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561055984744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561055984744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561055984832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 13:39:44 2019 " "Processing ended: Thu Jun 20 13:39:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561055984832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561055984832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561055984832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561055984832 ""}
