{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757102838401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757102838401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  5 17:07:18 2025 " "Processing started: Fri Sep  5 17:07:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757102838401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102838401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102838401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757102838529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757102838529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZoomSelection.v 1 1 " "Found 1 design units, including 1 entities, in source file ZoomSelection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZoomSelection " "Found entity 1: ZoomSelection" {  } { { "ZoomSelection.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAController.v 1 1 " "Found 1 design units, including 1 entities, in source file VGAController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PixelReplication.v 1 1 " "Found 1 design units, including 1 entities, in source file PixelReplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelReplication " "Found entity 1: PixelReplication" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NearestNeighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file NearestNeighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NearestNeighbor " "Found entity 1: NearestNeighbor" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file Decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlockAveraging.v 1 1 " "Found 1 design units, including 1 entities, in source file BlockAveraging.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockAveraging " "Found entity 1: BlockAveraging" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file Coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessador " "Found entity 1: Coprocessador" {  } { { "Coprocessador.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImgRom.v 1 1 " "Found 1 design units, including 1 entities, in source file ImgRom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImgRom " "Found entity 1: ImgRom" {  } { { "ImgRom.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VdRam.v 1 1 " "Found 1 design units, including 1 entities, in source file VdRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 VdRam " "Found entity 1: VdRam" {  } { { "VdRam.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Informations.v 1 1 " "Found 1 design units, including 1 entities, in source file Informations.v" { { "Info" "ISGN_ENTITY_NAME" "1 Informations " "Found entity 1: Informations" {  } { { "Informations.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Informations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Driver.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "VGA_Driver.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGA_Driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed NearestNeighbor.v(14) " "Verilog HDL Port Declaration warning at NearestNeighbor.v(14): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out NearestNeighbor.v(9) " "HDL info at NearestNeighbor.v(9): see declaration for object \"pixel_out\"" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed NearestNeighbor.v(15) " "Verilog HDL Port Declaration warning at NearestNeighbor.v(15): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr NearestNeighbor.v(10) " "HDL info at NearestNeighbor.v(10): see declaration for object \"read_addr\"" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed NearestNeighbor.v(16) " "Verilog HDL Port Declaration warning at NearestNeighbor.v(16): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr NearestNeighbor.v(11) " "HDL info at NearestNeighbor.v(11): see declaration for object \"write_addr\"" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed PixelReplication.v(14) " "Verilog HDL Port Declaration warning at PixelReplication.v(14): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out PixelReplication.v(9) " "HDL info at PixelReplication.v(9): see declaration for object \"pixel_out\"" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed PixelReplication.v(15) " "Verilog HDL Port Declaration warning at PixelReplication.v(15): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr PixelReplication.v(10) " "HDL info at PixelReplication.v(10): see declaration for object \"read_addr\"" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841810 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed PixelReplication.v(16) " "Verilog HDL Port Declaration warning at PixelReplication.v(16): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr PixelReplication.v(11) " "HDL info at PixelReplication.v(11): see declaration for object \"write_addr\"" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed Decimation.v(14) " "Verilog HDL Port Declaration warning at Decimation.v(14): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out Decimation.v(9) " "HDL info at Decimation.v(9): see declaration for object \"pixel_out\"" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed Decimation.v(15) " "Verilog HDL Port Declaration warning at Decimation.v(15): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr Decimation.v(10) " "HDL info at Decimation.v(10): see declaration for object \"read_addr\"" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed Decimation.v(16) " "Verilog HDL Port Declaration warning at Decimation.v(16): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr Decimation.v(11) " "HDL info at Decimation.v(11): see declaration for object \"write_addr\"" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed BlockAveraging.v(20) " "Verilog HDL Port Declaration warning at BlockAveraging.v(20): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out BlockAveraging.v(15) " "HDL info at BlockAveraging.v(15): see declaration for object \"pixel_out\"" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed BlockAveraging.v(21) " "Verilog HDL Port Declaration warning at BlockAveraging.v(21): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr BlockAveraging.v(16) " "HDL info at BlockAveraging.v(16): see declaration for object \"read_addr\"" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed BlockAveraging.v(22) " "Verilog HDL Port Declaration warning at BlockAveraging.v(22): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr BlockAveraging.v(17) " "HDL info at BlockAveraging.v(17): see declaration for object \"write_addr\"" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coprocessador " "Elaborating entity \"Coprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757102841832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:main_fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:main_fsm\"" {  } { { "Coprocessador.v" "main_fsm" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(44) " "Verilog HDL assignment warning at Controller.v(44): truncated value with size 32 to match size of target (3)" {  } { { "Controller.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841833 "|Coprocessador|Controller:main_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(47) " "Verilog HDL assignment warning at Controller.v(47): truncated value with size 32 to match size of target (3)" {  } { { "Controller.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841833 "|Coprocessador|Controller:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImgRom ImgRom:rom0 " "Elaborating entity \"ImgRom\" for hierarchy \"ImgRom:rom0\"" {  } { { "Coprocessador.v" "rom0" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImgRom:rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\"" {  } { { "ImgRom.v" "altsyncram_component" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImgRom:rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImgRom:rom0\|altsyncram:altsyncram_component\"" {  } { { "ImgRom.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImgRom:rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImgRom:rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Img/ExemploPBL.mif " "Parameter \"init_file\" = \"./Img/ExemploPBL.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841852 ""}  } { { "ImgRom.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757102841852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ueg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ueg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ueg1 " "Found entity 1: altsyncram_ueg1" {  } { { "db/altsyncram_ueg1.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_ueg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ueg1 ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated " "Elaborating entity \"altsyncram_ueg1\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_ueg1.tdf" "rden_decode" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_ueg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_ueg1.tdf" "mux2" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_ueg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZoomSelection ZoomSelection:resizer " "Elaborating entity \"ZoomSelection\" for hierarchy \"ZoomSelection:resizer\"" {  } { { "Coprocessador.v" "resizer" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NearestNeighbor ZoomSelection:resizer\|NearestNeighbor:u_nn " "Elaborating entity \"NearestNeighbor\" for hierarchy \"ZoomSelection:resizer\|NearestNeighbor:u_nn\"" {  } { { "ZoomSelection.v" "u_nn" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(30) " "Verilog HDL assignment warning at NearestNeighbor.v(30): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(31) " "Verilog HDL assignment warning at NearestNeighbor.v(31): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 NearestNeighbor.v(33) " "Verilog HDL assignment warning at NearestNeighbor.v(33): truncated value with size 3 to match size of target (2)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 NearestNeighbor.v(48) " "Verilog HDL assignment warning at NearestNeighbor.v(48): truncated value with size 32 to match size of target (19)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(52) " "Verilog HDL assignment warning at NearestNeighbor.v(52): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(54) " "Verilog HDL assignment warning at NearestNeighbor.v(54): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(57) " "Verilog HDL assignment warning at NearestNeighbor.v(57): truncated value with size 10 to match size of target (9)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(58) " "Verilog HDL assignment warning at NearestNeighbor.v(58): truncated value with size 10 to match size of target (9)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841925 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NearestNeighbor.v(65) " "Verilog HDL assignment warning at NearestNeighbor.v(65): truncated value with size 32 to match size of target (15)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841926 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelReplication ZoomSelection:resizer\|PixelReplication:u_pr " "Elaborating entity \"PixelReplication\" for hierarchy \"ZoomSelection:resizer\|PixelReplication:u_pr\"" {  } { { "ZoomSelection.v" "u_pr" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(28) " "Verilog HDL assignment warning at PixelReplication.v(28): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841930 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(29) " "Verilog HDL assignment warning at PixelReplication.v(29): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841930 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 PixelReplication.v(31) " "Verilog HDL assignment warning at PixelReplication.v(31): truncated value with size 3 to match size of target (2)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841930 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 PixelReplication.v(46) " "Verilog HDL assignment warning at PixelReplication.v(46): truncated value with size 32 to match size of target (19)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841930 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(49) " "Verilog HDL assignment warning at PixelReplication.v(49): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(51) " "Verilog HDL assignment warning at PixelReplication.v(51): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(53) " "Verilog HDL assignment warning at PixelReplication.v(53): truncated value with size 10 to match size of target (9)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(54) " "Verilog HDL assignment warning at PixelReplication.v(54): truncated value with size 10 to match size of target (9)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PixelReplication.v(61) " "Verilog HDL assignment warning at PixelReplication.v(61): truncated value with size 32 to match size of target (15)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation ZoomSelection:resizer\|Decimation:u_dec " "Elaborating entity \"Decimation\" for hierarchy \"ZoomSelection:resizer\|Decimation:u_dec\"" {  } { { "ZoomSelection.v" "u_dec" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decimation.v(29) " "Verilog HDL assignment warning at Decimation.v(29): truncated value with size 32 to match size of target (8)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Decimation.v(30) " "Verilog HDL assignment warning at Decimation.v(30): truncated value with size 32 to match size of target (7)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Decimation.v(32) " "Verilog HDL assignment warning at Decimation.v(32): truncated value with size 3 to match size of target (2)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Decimation.v(47) " "Verilog HDL assignment warning at Decimation.v(47): truncated value with size 32 to match size of target (17)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decimation.v(50) " "Verilog HDL assignment warning at Decimation.v(50): truncated value with size 32 to match size of target (8)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decimation.v(52) " "Verilog HDL assignment warning at Decimation.v(52): truncated value with size 32 to match size of target (8)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decimation.v(62) " "Verilog HDL assignment warning at Decimation.v(62): truncated value with size 32 to match size of target (15)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841931 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAveraging ZoomSelection:resizer\|BlockAveraging:u_ba " "Elaborating entity \"BlockAveraging\" for hierarchy \"ZoomSelection:resizer\|BlockAveraging:u_ba\"" {  } { { "ZoomSelection.v" "u_ba" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BlockAveraging.v(36) " "Verilog HDL assignment warning at BlockAveraging.v(36): truncated value with size 32 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BlockAveraging.v(37) " "Verilog HDL assignment warning at BlockAveraging.v(37): truncated value with size 32 to match size of target (7)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 BlockAveraging.v(39) " "Verilog HDL assignment warning at BlockAveraging.v(39): truncated value with size 3 to match size of target (2)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 BlockAveraging.v(54) " "Verilog HDL assignment warning at BlockAveraging.v(54): truncated value with size 32 to match size of target (17)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BlockAveraging.v(57) " "Verilog HDL assignment warning at BlockAveraging.v(57): truncated value with size 32 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BlockAveraging.v(59) " "Verilog HDL assignment warning at BlockAveraging.v(59): truncated value with size 32 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 BlockAveraging.v(71) " "Verilog HDL assignment warning at BlockAveraging.v(71): truncated value with size 10 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 BlockAveraging.v(76) " "Verilog HDL assignment warning at BlockAveraging.v(76): truncated value with size 32 to match size of target (15)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102841935 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VdRam VdRam:frame_buffer " "Elaborating entity \"VdRam\" for hierarchy \"VdRam:frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "VdRam.v" "altsyncram_component" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "VdRam.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"VdRam:frame_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757102841944 ""}  } { { "VdRam.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757102841944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvt1 " "Found entity 1: altsyncram_uvt1" {  } { { "db/altsyncram_uvt1.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uvt1 VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated " "Elaborating entity \"altsyncram_uvt1\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102841986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102841986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_uvt1.tdf" "decode2" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102841986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102842002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102842002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_uvt1.tdf" "rden_decode_b" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102842002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757102842018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102842018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|mux_7hb:mux3 " "Elaborating entity \"mux_7hb\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|mux_7hb:mux3\"" {  } { { "db/altsyncram_uvt1.tdf" "mux3" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102842019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:vga_logic_inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:vga_logic_inst\"" {  } { { "Coprocessador.v" "vga_logic_inst" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(23) " "Verilog HDL assignment warning at VGAController.v(23): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(28) " "Verilog HDL assignment warning at VGAController.v(28): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(34) " "Verilog HDL assignment warning at VGAController.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(35) " "Verilog HDL assignment warning at VGAController.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGAController.v(42) " "Verilog HDL assignment warning at VGAController.v(42): truncated value with size 32 to match size of target (17)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver VGA_Driver:the_vga_driver " "Elaborating entity \"VGA_Driver\" for hierarchy \"VGA_Driver:the_vga_driver\"" {  } { { "Coprocessador.v" "the_vga_driver" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102842020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Informations Informations:scrolling_display " "Elaborating entity \"Informations\" for hierarchy \"Informations:scrolling_display\"" {  } { { "Coprocessador.v" "scrolling_display" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102842021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Informations.v(24) " "Verilog HDL assignment warning at Informations.v(24): truncated value with size 32 to match size of target (25)" {  } { { "Informations.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Informations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842022 "|Coprocessador|Informations:scrolling_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Informations.v(114) " "Verilog HDL assignment warning at Informations.v(114): truncated value with size 32 to match size of target (5)" {  } { { "Informations.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Informations.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757102842022 "|Coprocessador|Informations:scrolling_display"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1757102842706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757102843351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757102844376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757102844573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757102844573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1634 " "Implemented 1634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757102844667 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757102844667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1350 " "Implemented 1350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757102844667 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757102844667 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1757102844667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757102844667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757102844673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  5 17:07:24 2025 " "Processing ended: Fri Sep  5 17:07:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757102844673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757102844673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757102844673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757102844673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1757102845639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757102845640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  5 17:07:25 2025 " "Processing started: Fri Sep  5 17:07:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757102845640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1757102845640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1757102845640 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1757102845654 ""}
{ "Info" "0" "" "Project  = Coprocessador" {  } {  } 0 0 "Project  = Coprocessador" 0 0 "Fitter" 0 0 1757102845654 ""}
{ "Info" "0" "" "Revision = Coprocessador" {  } {  } 0 0 "Revision = Coprocessador" 0 0 "Fitter" 0 0 1757102845654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1757102845747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1757102845747 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Coprocessador 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Coprocessador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1757102845754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757102845783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757102845783 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1757102846035 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1757102846044 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1757102846093 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1757102846123 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1757102850764 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 566 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 566 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1757102850833 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1757102850833 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757102850833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1757102850848 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757102850849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757102850851 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1757102850852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1757102850852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1757102850853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Coprocessador.sdc " "Synopsys Design Constraints File file not found: 'Coprocessador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1757102851423 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1757102851424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1757102851438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1757102851438 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1757102851438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1757102851517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1757102851518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1757102851518 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757102851587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1757102854001 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1757102854278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757102857443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1757102861138 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1757102864881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757102864881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1757102865716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "/home/aluno/Documentos/PBL_Co-processador/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1757102868678 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1757102868678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1757102873926 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1757102873926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757102873928 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.18 " "Total time spent on timing analysis during the Fitter is 2.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1757102875425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757102875475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757102876063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757102876064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757102876618 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757102878984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2597 " "Peak virtual memory: 2597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757102879707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  5 17:07:59 2025 " "Processing ended: Fri Sep  5 17:07:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757102879707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757102879707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757102879707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757102879707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1757102880640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757102880640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  5 17:08:00 2025 " "Processing started: Fri Sep  5 17:08:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757102880640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1757102880640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1757102880640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1757102880968 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1757102884082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757102884209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  5 17:08:04 2025 " "Processing ended: Fri Sep  5 17:08:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757102884209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757102884209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757102884209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1757102884209 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1757102884844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1757102885132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757102885132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  5 17:08:05 2025 " "Processing started: Fri Sep  5 17:08:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757102885132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1757102885132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Coprocessador -c Coprocessador " "Command: quartus_sta Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1757102885132 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1757102885148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1757102885401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1757102885401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102885434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102885434 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Coprocessador.sdc " "Synopsys Design Constraints File file not found: 'Coprocessador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1757102885834 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102885834 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1757102885844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_reg clk_div_reg " "create_clock -period 1.000 -name clk_div_reg clk_div_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1757102885844 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102885844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1757102885853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102885856 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1757102885857 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1757102885861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1757102886349 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1757102886349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.418 " "Worst-case setup slack is -12.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.418          -39534.821 CLOCK_50  " "  -12.418          -39534.821 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.819            -315.707 clk_div_reg  " "   -8.819            -315.707 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102886349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK_50  " "    0.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clk_div_reg  " "    0.456               0.000 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102886368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102886369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102886369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -16719.099 CLOCK_50  " "   -2.174          -16719.099 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -33.545 clk_div_reg  " "   -0.394             -33.545 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102886371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102886371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757102886414 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102886414 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1757102886415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1757102886437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1757102887431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102887545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1757102887605 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1757102887605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.496 " "Worst-case setup slack is -12.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.496          -39117.347 CLOCK_50  " "  -12.496          -39117.347 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.033            -317.247 clk_div_reg  " "   -9.033            -317.247 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102887605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 CLOCK_50  " "    0.113               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk_div_reg  " "    0.468               0.000 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102887624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102887624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102887625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -16699.353 CLOCK_50  " "   -2.174          -16699.353 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -32.155 clk_div_reg  " "   -0.394             -32.155 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102887626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102887626 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757102887670 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102887670 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1757102887671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1757102887759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1757102888672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102888787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1757102888806 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1757102888806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.902 " "Worst-case setup slack is -6.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.902          -22405.006 CLOCK_50  " "   -6.902          -22405.006 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769            -170.610 clk_div_reg  " "   -4.769            -170.610 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102888806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk_div_reg  " "    0.170               0.000 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLOCK_50  " "    0.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102888823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102888824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102888824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -16519.152 CLOCK_50  " "   -2.174          -16519.152 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.701 clk_div_reg  " "   -0.044              -0.701 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102888826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102888826 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757102888870 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102888870 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1757102888871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102889015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1757102889033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1757102889033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.152 " "Worst-case setup slack is -6.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.152          -19813.774 CLOCK_50  " "   -6.152          -19813.774 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.467            -155.739 clk_div_reg  " "   -4.467            -155.739 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102889033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.052 " "Worst-case hold slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.118 CLOCK_50  " "   -0.052              -0.118 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk_div_reg  " "    0.157               0.000 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102889051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102889052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757102889052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -16528.933 CLOCK_50  " "   -2.174          -16528.933 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk_div_reg  " "    0.010               0.000 clk_div_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757102889054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757102889054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757102889096 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757102889096 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1757102890034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1757102890050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757102890080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  5 17:08:10 2025 " "Processing ended: Fri Sep  5 17:08:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757102890080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757102890080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757102890080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1757102890080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1757102891053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757102891053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  5 17:08:11 2025 " "Processing started: Fri Sep  5 17:08:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757102891053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1757102891053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1757102891053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1757102891411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Coprocessador.vo /home/aluno/Documentos/PBL_Co-processador/simulation/questa/ simulation " "Generated file Coprocessador.vo in folder \"/home/aluno/Documentos/PBL_Co-processador/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1757102891602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757102891633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  5 17:08:11 2025 " "Processing ended: Fri Sep  5 17:08:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757102891633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757102891633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757102891633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1757102891633 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1757102892253 ""}
