0.7
2020.2
Oct 14 2022
05:20:55
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV10/wrapKyber.srcs/sources_1/imports/code/Address_GenINTTBU2/Address_GenINTTBU2.srcs/sources_1/new/INTT_GEN2.v,1700836247,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV10/wrapKyber.srcs/sources_1/imports/code/Address_GenNTTBU1/Address_Gen.srcs/sources_1/new/NTT_GEN1.v,,INTT_GEN2,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV10/wrapKyber.srcs/sources_1/imports/code/Address_GenNTTBU2/Address_GenNTTBU2.srcs/sources_1/new/NTT_GEN2.v,1700836758,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV10/wrapKyber.srcs/sources_1/imports/WrapKyber/RAM.v,,NTT_GEN2,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV10/wrapKyber.srcs/sources_1/imports/new/INOUT_GEN2.v,1700983592,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV10/wrapKyber.srcs/sources_1/imports/new/INTT_GEN1.v,,INOUT_GEN2,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV12/wrapKyber.gen/sources_1/ip/MULT3/MULT3_sim_netlist.v,1701074319,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV12/wrapKyber.srcs/sources_1/imports/WrapKyber/Address_Gen.v,,MULT3;MULT3_dsp;MULT3_mult_gen_v12_0_18;MULT3_mult_gen_v12_0_18_viv,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.gen/sources_1/ip/MULT3/sim/MULT3.vhd,1701238334,vhdl,,,,mult3,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.gen/sources_1/ip/MULT6/sim/MULT6.vhd,1701238334,vhdl,,,,mult6,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sim_1/imports/WrapKyber/Wrap_tb.v,1701229397,verilog,,,,Wrap_tb,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/Address_Gen.v,1701226423,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v,,Address_Gen,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v,1700587800,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v,,BKmodADD;pg16SUM;xor16SUM,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v,1700587800,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/BlackCell.v,,BKmodSUB;pg16SUB;xor16SUB,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/BlackCell.v,1700587800,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/GrayCell.v,,BlackCell,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/GrayCell.v,1700587800,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/new/INOUT_GEN1.v,,GrayCell,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/RAM.v,1701417050,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/ROM.v,,RAM,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/ROM.v,1701226132,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/ROMIN1.v,,ROM,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/ROMIN1.v,1700587800,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/barrett.v,,ROMIN1,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/barrett.v,1700625961,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/butterfly.v,,barrett,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/butterfly.v,1700630090,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/control.v,,butterfly,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/control.v,1701229235,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/new/mode.v,,control,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/mux_xx2.v,1700626301,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/wrap.v,,mux_xx2,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/wrap.v,1701417045,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sim_1/imports/WrapKyber/Wrap_tb.v,,wrap,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/code/Address_GenNTTBU1/Address_Gen.srcs/sources_1/new/NTT_GEN1.v,1701222572,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/RAM.v,,NTT_GEN1,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/new/INOUT_GEN1.v,1701227033,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/new/INTT_GEN1.v,,INOUT_GEN1,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/new/INTT_GEN1.v,1701228995,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/code/Address_GenNTTBU1/Address_Gen.srcs/sources_1/new/NTT_GEN1.v,,INTT_GEN1,,,,,,,,
D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/new/mode.v,1701070116,verilog,,D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyberV13/wrapKyber.srcs/sources_1/imports/WrapKyber/mux_xx2.v,,mode,,,,,,,,
