
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036265                       # Number of seconds simulated
sim_ticks                                 36265017573                       # Number of ticks simulated
final_tick                               563231380758                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59585                       # Simulator instruction rate (inst/s)
host_op_rate                                    75182                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 981576                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894696                       # Number of bytes of host memory used
host_seconds                                 36945.72                       # Real time elapsed on the host
sim_insts                                  2201400978                       # Number of instructions simulated
sim_ops                                    2777659510                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1980928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2393344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       748416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            748416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15476                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18698                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5847                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5847                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54623660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11269924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65995942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             102358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20637409                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20637409                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20637409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54623660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11269924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86633351                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86966470                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31087039                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264123                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121000                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12965143                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12125011                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280250                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89769                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31198577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172429503                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31087039                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15405261                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11393105                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6640758                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15278651                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84984257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.506625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47064221     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3337082      3.93%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685057      3.16%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548413      7.71%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1762832      2.07%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278686      2.68%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655707      1.95%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925836      1.09%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18726423     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84984257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357460                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.982712                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32636463                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6450481                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36468066                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246449                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9182796                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310898                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42395                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206164249                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81375                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9182796                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35023549                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1398831                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1531043                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34270928                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3577108                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198906081                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31007                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482341                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1364                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278504028                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928583688                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928583688                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107808479                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22996                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9813232                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18545026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9450827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148466                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2965727                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188088452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149417692                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291931                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64977640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198451696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6253                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84984257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758181                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29628984     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18280242     21.51%     56.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11906173     14.01%     70.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8855762     10.42%     80.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7629392      8.98%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3940720      4.64%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386952      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633318      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722714      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84984257                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874475     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178257     14.49%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177459     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124491944     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126464      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829398      9.92%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7953352      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149417692                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.718107                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230197                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385341767                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253106053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145608197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150647889                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560391                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7311058                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2758                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425051                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9182796                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         569142                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81124                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188127773                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409433                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18545026                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9450827                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22787                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72683                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1193371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461755                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147037888                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914138                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379802                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21655943                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744313                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7741805                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145704699                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145608197                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94883808                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267906259                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674303                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65319147                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125719                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75801461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29576434     39.02%     39.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20957237     27.65%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8531065     11.25%     77.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792013      6.32%     84.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3915286      5.17%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1586978      2.09%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1886073      2.49%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949443      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3606932      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75801461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3606932                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260323111                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385445824                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1982213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869665                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869665                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149868                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149868                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661462562                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201254190                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190227298                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86966470                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32189391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26241381                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2148906                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13650615                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12586844                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3472731                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95405                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32211203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176814452                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32189391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16059575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39284167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11419748                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5238225                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15901098                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041887                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85977928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46693761     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2600404      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4859961      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4839107      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3004673      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2392852      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1495009      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1403132      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18689029     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85977928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370136                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033134                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33586250                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5177819                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37738638                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231128                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9244089                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5447475                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212149882                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9244089                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36023010                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1015059                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       825742                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35486320                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3383704                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204576867                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1408217                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1035126                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    287255112                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    954434927                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    954434927                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177727995                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109527022                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36436                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17500                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9412868                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18926712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9665355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120980                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3309600                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192882034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153672993                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303173                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65187975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    199424383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85977928                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787354                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897625                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29246518     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18762781     21.82%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12390354     14.41%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8117221      9.44%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8560801      9.96%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4130487      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3266217      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       743492      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       760057      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85977928                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         957599     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        181716     13.76%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       181050     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128534849     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2064042      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17500      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14871776      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8184826      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153672993                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767037                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1320365                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    394947451                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    258105352                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150153460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154993358                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477444                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7340393                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2007                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2325462                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9244089                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         517640                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91634                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192917034                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       386226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18926712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9665355                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17500                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1345707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1191420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2537127                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    151637746                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14189042                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2035246                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22179483                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21500253                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7990441                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743635                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150200594                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150153460                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95701054                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        274666047                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726567                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348427                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103508315                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127449659                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65467765                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2174913                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76733839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28901829     37.67%     37.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21591922     28.14%     65.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8975708     11.70%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4474110      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4461370      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1803422      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1806312      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       969799      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3749367      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76733839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103508315                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127449659                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18926202                       # Number of memory references committed
system.switch_cpus1.commit.loads             11586312                       # Number of loads committed
system.switch_cpus1.commit.membars              17500                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18396112                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114822382                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2628744                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3749367                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265901896                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          395084869                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 988542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103508315                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127449659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103508315                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840188                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840188                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190209                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190209                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681188117                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208580688                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194883897                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35000                       # number of misc regfile writes
system.l20.replacements                         15490                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815284                       # Total number of references to valid blocks.
system.l20.sampled_refs                         31874                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.578340                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          870.145162                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.283854                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4170.854678                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.304671                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11331.411636                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.053109                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000689                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.254569                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.691614                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57062                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57062                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21449                       # number of Writeback hits
system.l20.Writeback_hits::total                21449                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57062                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57062                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57062                       # number of overall hits
system.l20.overall_hits::total                  57062                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15476                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15490                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15476                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15490                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15476                       # number of overall misses
system.l20.overall_misses::total                15490                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1344398                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1495200650                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1496545048                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1344398                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1495200650                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1496545048                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1344398                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1495200650                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1496545048                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72538                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72552                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21449                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21449                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72538                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72552                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72538                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72552                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213350                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213502                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213350                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213502                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213350                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213502                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96614.154174                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96613.624790                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96614.154174                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96613.624790                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96614.154174                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96613.624790                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3263                       # number of writebacks
system.l20.writebacks::total                     3263                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15476                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15490                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15476                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15490                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15476                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15490                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1379715184                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1380954298                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1379715184                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1380954298                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1379715184                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1380954298                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213350                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213502                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213350                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213502                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213350                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213502                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89151.924528                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89151.342673                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89151.924528                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89151.342673                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89151.924528                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89151.342673                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3208                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          427886                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19592                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.839833                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1057.366355                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.997335                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1597.318029                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.804547                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13713.513734                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064537                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000915                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.097493                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000049                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.837006                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36923                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36923                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11024                       # number of Writeback hits
system.l21.Writeback_hits::total                11024                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36923                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36923                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36923                       # number of overall hits
system.l21.overall_hits::total                  36923                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3193                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3208                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3193                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3208                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3193                       # number of overall misses
system.l21.overall_misses::total                 3208                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       998473                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    307708161                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      308706634                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       998473                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    307708161                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       308706634                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       998473                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    307708161                       # number of overall miss cycles
system.l21.overall_miss_latency::total      308706634                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40116                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40131                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11024                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11024                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40116                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40131                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40116                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40131                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079594                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079938                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079594                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079938                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079594                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079938                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 66564.866667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 96369.608832                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 96230.247506                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 66564.866667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 96369.608832                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 96230.247506                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 66564.866667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 96369.608832                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 96230.247506                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2584                       # number of writebacks
system.l21.writebacks::total                     2584                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3193                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3208                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3193                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3208                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3193                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3208                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       881027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    283074840                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    283955867                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       881027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    283074840                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    283955867                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       881027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    283074840                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    283955867                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079594                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079938                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079594                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079938                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079594                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079938                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58735.133333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88654.819919                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88514.921135                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 58735.133333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88654.819919                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88514.921135                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 58735.133333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88654.819919                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88514.921135                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995858                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286250                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042829.476861                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995858                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15278633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15278633                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15278633                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15278633                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15278633                       # number of overall hits
system.cpu0.icache.overall_hits::total       15278633                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1757173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1757173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15278651                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15278651                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15278651                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15278651                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15278651                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15278651                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72538                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561952                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72794                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2480.451026                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514466                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485534                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569821                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569821                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22408                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562526                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562526                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562526                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562526                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154400                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154400                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154400                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154400                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154400                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6379246919                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6379246919                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6379246919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6379246919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6379246919                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6379246919                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10724221                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10724221                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17716926                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17716926                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17716926                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17716926                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014397                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014397                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008715                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008715                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41316.366056                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41316.366056                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41316.366056                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41316.366056                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41316.366056                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41316.366056                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21449                       # number of writebacks
system.cpu0.dcache.writebacks::total            21449                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81862                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81862                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81862                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81862                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81862                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72538                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72538                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72538                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1949143389                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1949143389                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1949143389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1949143389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1949143389                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1949143389                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26870.652472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26870.652472                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26870.652472                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26870.652472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26870.652472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26870.652472                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997332                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013801389                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184916.786638                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997332                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15901080                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15901080                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15901080                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15901080                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15901080                       # number of overall hits
system.cpu1.icache.overall_hits::total       15901080                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1301066                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1301066                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1301066                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1301066                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1301066                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1301066                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15901098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15901098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15901098                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15901098                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15901098                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15901098                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72281.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72281.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72281.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72281.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72281.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72281.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1013473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1013473                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1013473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1013473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1013473                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1013473                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67564.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67564.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67564.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40116                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169498772                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40372                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4198.423957                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.787434                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.212566                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905420                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094580                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10830623                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10830623                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7305451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7305451                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17500                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17500                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18136074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18136074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18136074                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18136074                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103638                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103638                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103638                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3518392013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3518392013                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3518392013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3518392013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3518392013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3518392013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10934261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10934261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7305451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7305451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18239712                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18239712                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18239712                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18239712                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009478                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005682                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005682                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005682                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005682                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33948.860582                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33948.860582                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33948.860582                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33948.860582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33948.860582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33948.860582                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11024                       # number of writebacks
system.cpu1.dcache.writebacks::total            11024                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63522                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63522                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63522                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63522                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40116                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40116                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40116                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40116                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    553879561                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    553879561                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    553879561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    553879561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    553879561                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    553879561                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13806.948873                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13806.948873                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13806.948873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13806.948873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13806.948873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13806.948873                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
