Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ee79928f6c914921a97bfb329fc6173a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L4_tb_behav xil_defaultlib.L4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/dcengr/Desktop/ELEN 122L/Lab 4/Lab_4/Lab_4.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab3_PC
Compiling module xil_defaultlib.LSByte
Compiling module xil_defaultlib.MemMux
Compiling module xil_defaultlib.Lab4_MEM
Compiling module xil_defaultlib.Lab3_IReg
Compiling module xil_defaultlib.SE_16
Compiling module xil_defaultlib.L4_SM
Compiling module xil_defaultlib.L4_RF
Compiling module xil_defaultlib.L1_ALU
Compiling module xil_defaultlib.L1_simple_reg
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.imm_mux
Compiling module xil_defaultlib.L4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot L4_tb_behav
