//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPB_MISC_SECURE_REGS_H_INC_
#define ___ARAPB_MISC_SECURE_REGS_H_INC_

// Register APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0                   _MK_ADDR_CONST(0xc00)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SECURE                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_WORD_COUNT                        0x1
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RESET_MASK                        _MK_MASK_CONST(0x1f7ff7e)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_READ_MASK                         _MK_MASK_CONST(0x1f7ff7e)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_WRITE_MASK                        _MK_MASK_CONST(0x1f7ff7e)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_RANGE                       1:1
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_WOFFSET                     0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MISC_REGS_SECURITY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_RANGE                        2:2
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_WOFFSET                      0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_AUX_SECURITY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_RANGE                      3:3
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_WOFFSET                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PINMUX_AUX_SECURITY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_RANGE                   4:4
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_WOFFSET                 0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_AUDIO_SECURITY_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(5)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_RANGE                    5:5
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_VFIR_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(6)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_RANGE                     6:6
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_DTV_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_RANGE                     8:8
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PWM_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(9)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_RANGE                     9:9
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_MHS_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_RANGE                   10:10
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_WOFFSET                 0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CSITE_SECURITY_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(11)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_RANGE                     11:11
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_RTC_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(12)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_RANGE                     12:12
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KBC_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(13)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_RANGE                     13:13
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_PMC_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_RANGE                      14:14
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_WOFFSET                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SE_SECURITY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(15)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_RANGE                    15:15
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_FUSE_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_SHIFT                   _MK_SHIFT_CONST(16)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_RANGE                   16:16
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_WOFFSET                 0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_KFUSE_SECURITY_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(17)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_RANGE                    17:17
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SNOR_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(18)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_RANGE                     18:18
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_OWR_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_RANGE                    20:20
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_SATA_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(21)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_RANGE                     21:21
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_HDA_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_SHIFT                      _MK_SHIFT_CONST(22)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_RANGE                      22:22
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_WOFFSET                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_LA_SECURITY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_SHIFT                 _MK_SHIFT_CONST(23)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_RANGE                 23:23
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_WOFFSET                       0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_ATOMICS_SECURITY_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(24)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_RANGE                     24:24
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0_CEC_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0                   _MK_ADDR_CONST(0xc04)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SECURE                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_WORD_COUNT                        0x1
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_RESET_MASK                        _MK_MASK_CONST(0xfff0f0c0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_READ_MASK                         _MK_MASK_CONST(0xfff0f0c0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0f0c0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_SHIFT                      _MK_SHIFT_CONST(6)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_RANGE                      6:6
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_WOFFSET                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_MC_SECURITY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(7)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_RANGE                     7:7
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_EMC_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_RANGE                  12:12
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_A_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(13)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_RANGE                  13:13
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_B_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(14)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_RANGE                  14:14
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_C_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(15)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_RANGE                  15:15
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_UART_D_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_RANGE                    20:20
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI1_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(21)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_RANGE                    21:21
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI2_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(22)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_RANGE                    22:22
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI3_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(23)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_RANGE                    23:23
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI4_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(24)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_RANGE                    24:24
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI5_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(25)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_RANGE                    25:25
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_SPI6_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(26)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_RANGE                    26:26
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C1_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(27)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_RANGE                    27:27
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C2_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(28)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_RANGE                    28:28
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C3_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(29)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_RANGE                    29:29
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C4_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_RANGE                     30:30
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_DVC_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(31)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_RANGE                    31:31
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0_I2C6_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0                   _MK_ADDR_CONST(0xc08)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SECURE                    0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_WORD_COUNT                        0x1
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_RESET_MASK                        _MK_MASK_CONST(0x1ff0f)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_READ_MASK                         _MK_MASK_CONST(0x1ff0f)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff0f)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_RANGE                  0:0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC1_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_RANGE                  1:1
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC2_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(2)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_RANGE                  2:2
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC3_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_RANGE                  3:3
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_WOFFSET                        0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SDMMC4_SECURITY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_RANGE                     8:8
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DDS_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(9)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_RANGE                     9:9
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DP2_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_SHIFT                       _MK_SHIFT_CONST(10)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_RANGE                       10:10
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_WOFFSET                     0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_SOC_THERM_SECURITY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_RANGE                        11:11
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_WOFFSET                      0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_APB2JTAG_SECURITY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_SHIFT                       _MK_SHIFT_CONST(12)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_RANGE                       12:12
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_WOFFSET                     0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_HOST_SECURITY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_SHIFT                        _MK_SHIFT_CONST(13)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_RANGE                        13:13
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_WOFFSET                      0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_DEV_SECURITY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_SHIFT                     _MK_SHIFT_CONST(14)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_RANGE                     14:14
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_WOFFSET                   0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_XUSB_PADCTL_SECURITY_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_SHIFT                        _MK_SHIFT_CONST(15)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_RANGE                        15:15
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_WOFFSET                      0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_MIPI_CAL_SECURITY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_SHIFT                    _MK_SHIFT_CONST(16)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_SHIFT)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_RANGE                    16:16
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_WOFFSET                  0x0
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0_DVFS_SECURITY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARAPB_MISC_SECURE_REGS_REGS(_op_) \
_op_(APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0) \
_op_(APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG1_0) \
_op_(APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APB_MISC_SECURE_REGS       0x00000c00

//
// ARAPB_MISC_SECURE_REGS REGISTER BANKS
//

#define APB_MISC_SECURE_REGS0_FIRST_REG 0x0c00 // APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG0_0
#define APB_MISC_SECURE_REGS0_LAST_REG 0x0c08 // APB_MISC_SECURE_REGS_APB_SLAVE_SECURITY_ENABLE_REG2_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPB_MISC_SECURE_REGS_H_INC_
