Library ieee;
Use ieee.std_logic_1164.all;

entity constante is
PORT (
		n: out std_logic_vector (3 downto 0)
);
end constante;

architecture DESCRIPTION of constante is

begin

	process(n)
	
	n <= "2";
		
	end process;

end DESCRIPTION;