# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_if_reset
.inputs clock reset_n a_in[0] a_in[1] b_in[0] b_in[1] c_in d_in
.outputs out0[0] out0[1] out1
.subckt $and A[0]=a_in[0] A[1]=a_in[1] B[0]=b_in[0] B[1]=b_in[1] Y[0]=b_in_$and_B_Y[0] Y[1]=b_in_$and_B_Y[1]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000010
.subckt $and A=c_in B=d_in Y=d_in_$and_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $adff ARST=reset_n CLK=clock D[0]=b_in_$and_B_Y[0] D[1]=b_in_$and_B_Y[1] Q[0]=out0[0] Q[1]=out0[1]
.param ARST_POLARITY 0
.param ARST_VALUE 00
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000010
.subckt $adff ARST=reset_n CLK=clock D=d_in_$and_B_Y Q=out1
.param ARST_POLARITY 0
.param ARST_VALUE 0
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.end
