digraph "CFG for 'vec_lgammaf' function" {
	label="CFG for 'vec_lgammaf' function";

	Node0x50153f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %317\l|{<s0>T|<s1>F}}"];
	Node0x50153f0:s0 -> Node0x5016190;
	Node0x50153f0:s1 -> Node0x5017400;
	Node0x5016190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = tail call float @llvm.fabs.f32(float %17)\l  %19 = fcmp olt float %18, 1.562500e-02\l  br i1 %19, label %20, label %39\l|{<s0>T|<s1>F}}"];
	Node0x5016190:s0 -> Node0x5018b10;
	Node0x5016190:s1 -> Node0x5018ba0;
	Node0x5018b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = tail call float @llvm.fmuladd.f32(float %18, float 0x3FD1513220000000,\l... float 0xBFD9A4D560000000)\l  %22 = tail call float @llvm.fmuladd.f32(float %18, float %21, float\l... 0x3FEA51A660000000)\l  %23 = tail call float @llvm.fmuladd.f32(float %18, float %22, float\l... 0xBFE2788D00000000)\l  %24 = tail call i1 @llvm.amdgcn.class.f32(float %18, i32 144)\l  %25 = select i1 %24, float 0x41F0000000000000, float 1.000000e+00\l  %26 = fmul float %18, %25\l  %27 = tail call float @llvm.log2.f32(float %26)\l  %28 = fmul float %27, 0x3FE62E42E0000000\l  %29 = tail call i1 @llvm.amdgcn.class.f32(float %27, i32 519)\l  %30 = fneg float %28\l  %31 = tail call float @llvm.fma.f32(float %27, float 0x3FE62E42E0000000,\l... float %30)\l  %32 = tail call float @llvm.fma.f32(float %27, float 0x3E6EFA39E0000000,\l... float %31)\l  %33 = fadd float %28, %32\l  %34 = select i1 %29, float %27, float %33\l  %35 = select i1 %24, float 0x40362E4300000000, float 0.000000e+00\l  %36 = fsub float %34, %35\l  %37 = fneg float %36\l  %38 = tail call float @llvm.fmuladd.f32(float %18, float %23, float %37)\l  br label %233\l}"];
	Node0x5018b10 -> Node0x501a5c0;
	Node0x5018ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%39:\l39:                                               \l  %40 = fcmp olt float %18, 2.000000e+00\l  br i1 %40, label %41, label %135\l|{<s0>T|<s1>F}}"];
	Node0x5018ba0:s0 -> Node0x501a710;
	Node0x5018ba0:s1 -> Node0x501a7a0;
	Node0x501a710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%41:\l41:                                               \l  %42 = fcmp ugt float %18, 0x3FECCCCCC0000000\l  br i1 %42, label %66, label %43\l|{<s0>T|<s1>F}}"];
	Node0x501a710:s0 -> Node0x501a970;
	Node0x501a710:s1 -> Node0x501aa00;
	Node0x501aa00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%43:\l43:                                               \l  %44 = tail call i1 @llvm.amdgcn.class.f32(float %18, i32 144)\l  %45 = select i1 %44, float 0x41F0000000000000, float 1.000000e+00\l  %46 = fmul float %18, %45\l  %47 = tail call float @llvm.log2.f32(float %46)\l  %48 = fmul float %47, 0x3FE62E42E0000000\l  %49 = tail call i1 @llvm.amdgcn.class.f32(float %47, i32 519)\l  %50 = fneg float %48\l  %51 = tail call float @llvm.fma.f32(float %47, float 0x3FE62E42E0000000,\l... float %50)\l  %52 = tail call float @llvm.fma.f32(float %47, float 0x3E6EFA39E0000000,\l... float %51)\l  %53 = fadd float %48, %52\l  %54 = select i1 %49, float %47, float %53\l  %55 = select i1 %44, float 0x40362E4300000000, float 0.000000e+00\l  %56 = fsub float %54, %55\l  %57 = fneg float %56\l  %58 = fsub float 1.000000e+00, %18\l  %59 = fcmp olt float %18, 0x3FE7694460000000\l  %60 = fadd float %18, 0xBFDD8B6180000000\l  %61 = select i1 %59, float %60, float %58\l  %62 = zext i1 %59 to i32\l  %63 = fcmp olt float %18, 0x3FCDA66120000000\l  %64 = select i1 %63, float %18, float %61\l  %65 = select i1 %63, i32 2, i32 %62\l  br label %77\l}"];
	Node0x501aa00 -> Node0x501a050;
	Node0x501a970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%66:\l66:                                               \l  %67 = fsub float 2.000000e+00, %18\l  %68 = fcmp olt float %18, 0x3FFBB4A240000000\l  %69 = fadd float %18, 0xBFF762D860000000\l  %70 = select i1 %68, float %69, float %67\l  %71 = select i1 %68, float 1.000000e+00, float %67\l  %72 = fptosi float %71 to i32\l  %73 = fcmp olt float %18, 0x3FF3AE1480000000\l  %74 = fadd float %18, -1.000000e+00\l  %75 = select i1 %73, float %74, float %70\l  %76 = select i1 %73, i32 2, i32 %72\l  br label %77\l}"];
	Node0x501a970 -> Node0x501a050;
	Node0x501a050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%77:\l77:                                               \l  %78 = phi float [ %64, %43 ], [ %75, %66 ]\l  %79 = phi i32 [ %65, %43 ], [ %76, %66 ]\l  %80 = phi float [ %57, %43 ], [ 0.000000e+00, %66 ]\l  switch i32 %79, label %233 [\l    i32 0, label %81\l    i32 1, label %97\l    i32 2, label %119\l  ]\l|{<s0>def|<s1>0|<s2>1|<s3>2}}"];
	Node0x501a050:s0 -> Node0x501a5c0;
	Node0x501a050:s1 -> Node0x501c780;
	Node0x501a050:s2 -> Node0x501c800;
	Node0x501a050:s3 -> Node0x501c890;
	Node0x501c780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%81:\l81:                                               \l  %82 = fmul float %78, %78\l  %83 = tail call float @llvm.fmuladd.f32(float %82, float 0x3EFA707440000000,\l... float 0x3F2CF2ECE0000000)\l  %84 = tail call float @llvm.fmuladd.f32(float %82, float %83, float\l... 0x3F538A9420000000)\l  %85 = tail call float @llvm.fmuladd.f32(float %82, float %84, float\l... 0x3F7E404FC0000000)\l  %86 = tail call float @llvm.fmuladd.f32(float %82, float %85, float\l... 0x3FB13E0020000000)\l  %87 = tail call float @llvm.fmuladd.f32(float %82, float %86, float\l... 0x3FB3C467E0000000)\l  %88 = tail call float @llvm.fmuladd.f32(float %82, float 0x3F07858EA0000000,\l... float 0x3F1C5088A0000000)\l  %89 = tail call float @llvm.fmuladd.f32(float %82, float %88, float\l... 0x3F40B6C680000000)\l  %90 = tail call float @llvm.fmuladd.f32(float %82, float %89, float\l... 0x3F67ADD8C0000000)\l  %91 = tail call float @llvm.fmuladd.f32(float %82, float %90, float\l... 0x3F951322A0000000)\l  %92 = tail call float @llvm.fmuladd.f32(float %82, float %91, float\l... 0x3FD4A34CC0000000)\l  %93 = fmul float %82, %92\l  %94 = tail call float @llvm.fmuladd.f32(float %78, float %87, float %93)\l  %95 = tail call float @llvm.fmuladd.f32(float %78, float -5.000000e-01,\l... float %94)\l  %96 = fadd float %80, %95\l  br label %233\l}"];
	Node0x501c780 -> Node0x501a5c0;
	Node0x501c800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%97:\l97:                                               \l  %98 = fmul float %78, %78\l  %99 = fmul float %78, %98\l  %100 = tail call float @llvm.fmuladd.f32(float %99, float\l... 0x3F34AF6D60000000, float 0xBF56FE8EC0000000)\l  %101 = tail call float @llvm.fmuladd.f32(float %99, float %100, float\l... 0x3F78FCE0E0000000)\l  %102 = tail call float @llvm.fmuladd.f32(float %99, float %101, float\l... 0xBFA0C9A8E0000000)\l  %103 = tail call float @llvm.fmuladd.f32(float %99, float %102, float\l... 0x3FDEF72BC0000000)\l  %104 = tail call float @llvm.fmuladd.f32(float %99, float\l... 0xBF347F24E0000000, float 0x3F4CDF0CE0000000)\l  %105 = tail call float @llvm.fmuladd.f32(float %99, float %104, float\l... 0xBF6E2EFFC0000000)\l  %106 = tail call float @llvm.fmuladd.f32(float %99, float %105, float\l... 0x3F9266E7A0000000)\l  %107 = tail call float @llvm.fmuladd.f32(float %99, float %106, float\l... 0xBFC2E42780000000)\l  %108 = tail call float @llvm.fmuladd.f32(float %99, float\l... 0x3F35FD3EE0000000, float 0xBF41A610A0000000)\l  %109 = tail call float @llvm.fmuladd.f32(float %99, float %108, float\l... 0x3F6282D320000000)\l  %110 = tail call float @llvm.fmuladd.f32(float %99, float %109, float\l... 0xBF851F9FC0000000)\l  %111 = tail call float @llvm.fmuladd.f32(float %99, float %110, float\l... 0x3FB08B42A0000000)\l  %112 = tail call float @llvm.fmuladd.f32(float %78, float %111, float %107)\l  %113 = fneg float %112\l  %114 = tail call float @llvm.fmuladd.f32(float %99, float %113, float\l... 0xBC50C7CAA0000000)\l  %115 = fneg float %114\l  %116 = tail call float @llvm.fmuladd.f32(float %98, float %103, float %115)\l  %117 = fadd float %116, 0xBFBF19B9C0000000\l  %118 = fadd float %80, %117\l  br label %233\l}"];
	Node0x501c800 -> Node0x501a5c0;
	Node0x501c890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%119:\l119:                                              \l  %120 = tail call float @llvm.fmuladd.f32(float %78, float\l... 0x3F8B678BC0000000, float 0x3FCD4EAF00000000)\l  %121 = tail call float @llvm.fmuladd.f32(float %78, float %120, float\l... 0x3FEF497640000000)\l  %122 = tail call float @llvm.fmuladd.f32(float %78, float %121, float\l... 0x3FF7475CE0000000)\l  %123 = tail call float @llvm.fmuladd.f32(float %78, float %122, float\l... 0x3FE4401E80000000)\l  %124 = tail call float @llvm.fmuladd.f32(float %78, float %123, float\l... 0xBFB3C467E0000000)\l  %125 = fmul float %78, %124\l  %126 = tail call float @llvm.fmuladd.f32(float %78, float\l... 0x3F6A5ABB60000000, float 0x3FBAAE55E0000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %78, float %126, float\l... 0x3FE89DFBE0000000)\l  %128 = tail call float @llvm.fmuladd.f32(float %78, float %127, float\l... 0x40010725A0000000)\l  %129 = tail call float @llvm.fmuladd.f32(float %78, float %128, float\l... 0x4003A5D7C0000000)\l  %130 = tail call float @llvm.fmuladd.f32(float %78, float %129, float\l... 1.000000e+00)\l  %131 = tail call float @llvm.amdgcn.rcp.f32(float %130)\l  %132 = fmul float %125, %131\l  %133 = tail call float @llvm.fmuladd.f32(float %78, float -5.000000e-01,\l... float %132)\l  %134 = fadd float %80, %133\l  br label %233\l}"];
	Node0x501c890 -> Node0x501a5c0;
	Node0x501a7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%135:\l135:                                              \l  %136 = fcmp olt float %18, 8.000000e+00\l  br i1 %136, label %137, label %190\l|{<s0>T|<s1>F}}"];
	Node0x501a7a0:s0 -> Node0x5021a40;
	Node0x501a7a0:s1 -> Node0x5021a90;
	Node0x5021a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%137:\l137:                                              \l  %138 = fptosi float %18 to i32\l  %139 = sitofp i32 %138 to float\l  %140 = fsub float %18, %139\l  %141 = tail call float @llvm.fmuladd.f32(float %140, float\l... 0x3F00BFECE0000000, float 0x3F5E26B680000000)\l  %142 = tail call float @llvm.fmuladd.f32(float %140, float %141, float\l... 0x3F9B481C80000000)\l  %143 = tail call float @llvm.fmuladd.f32(float %140, float %142, float\l... 0x3FC2BB9CC0000000)\l  %144 = tail call float @llvm.fmuladd.f32(float %140, float %143, float\l... 0x3FD4D98F40000000)\l  %145 = tail call float @llvm.fmuladd.f32(float %140, float %144, float\l... 0x3FCB848B40000000)\l  %146 = tail call float @llvm.fmuladd.f32(float %140, float %145, float\l... 0xBFB3C467E0000000)\l  %147 = fmul float %140, %146\l  %148 = tail call float @llvm.fmuladd.f32(float %140, float\l... 0x3EDEBAF7A0000000, float 0x3F497DDAC0000000)\l  %149 = tail call float @llvm.fmuladd.f32(float %140, float %148, float\l... 0x3F9317EA80000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %140, float %149, float\l... 0x3FC601EDC0000000)\l  %151 = tail call float @llvm.fmuladd.f32(float %140, float %150, float\l... 0x3FE71A18A0000000)\l  %152 = tail call float @llvm.fmuladd.f32(float %140, float %151, float\l... 0x3FF645A760000000)\l  %153 = tail call float @llvm.fmuladd.f32(float %140, float %152, float\l... 1.000000e+00)\l  %154 = tail call float @llvm.amdgcn.rcp.f32(float %153)\l  %155 = fmul float %147, %154\l  %156 = tail call float @llvm.fmuladd.f32(float %140, float 5.000000e-01,\l... float %155)\l  %157 = fadd float %140, 2.000000e+00\l  %158 = fadd float %140, 3.000000e+00\l  %159 = fadd float %140, 4.000000e+00\l  %160 = fadd float %140, 5.000000e+00\l  %161 = fadd float %140, 6.000000e+00\l  %162 = icmp sgt i32 %138, 2\l  %163 = select i1 %162, float %157, float 1.000000e+00\l  %164 = icmp sgt i32 %138, 3\l  %165 = select i1 %164, float %158, float 1.000000e+00\l  %166 = fmul float %163, %165\l  %167 = icmp sgt i32 %138, 4\l  %168 = select i1 %167, float %159, float 1.000000e+00\l  %169 = fmul float %168, %166\l  %170 = icmp sgt i32 %138, 5\l  %171 = select i1 %170, float %160, float 1.000000e+00\l  %172 = fmul float %171, %169\l  %173 = icmp sgt i32 %138, 6\l  %174 = select i1 %173, float %161, float 1.000000e+00\l  %175 = fmul float %174, %172\l  %176 = tail call i1 @llvm.amdgcn.class.f32(float %175, i32 144)\l  %177 = select i1 %176, float 0x41F0000000000000, float 1.000000e+00\l  %178 = fmul float %175, %177\l  %179 = tail call float @llvm.log2.f32(float %178)\l  %180 = fmul float %179, 0x3FE62E42E0000000\l  %181 = tail call i1 @llvm.amdgcn.class.f32(float %179, i32 519)\l  %182 = fneg float %180\l  %183 = tail call float @llvm.fma.f32(float %179, float 0x3FE62E42E0000000,\l... float %182)\l  %184 = tail call float @llvm.fma.f32(float %179, float 0x3E6EFA39E0000000,\l... float %183)\l  %185 = fadd float %180, %184\l  %186 = select i1 %181, float %179, float %185\l  %187 = select i1 %176, float 0x40362E4300000000, float 0.000000e+00\l  %188 = fsub float %186, %187\l  %189 = fadd float %156, %188\l  br label %233\l}"];
	Node0x5021a40 -> Node0x501a5c0;
	Node0x5021a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%190:\l190:                                              \l  %191 = fcmp olt float %18, 0x4390000000000000\l  br i1 %191, label %192, label %217\l|{<s0>T|<s1>F}}"];
	Node0x5021a90:s0 -> Node0x5024ae0;
	Node0x5021a90:s1 -> Node0x5024b30;
	Node0x5024ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%192:\l192:                                              \l  %193 = tail call float @llvm.amdgcn.rcp.f32(float %18)\l  %194 = fmul float %193, %193\l  %195 = tail call float @llvm.fmuladd.f32(float %194, float\l... 0xBF5AB89D00000000, float 0x3F4B67BA40000000)\l  %196 = tail call float @llvm.fmuladd.f32(float %194, float %195, float\l... 0xBF4380CB80000000)\l  %197 = tail call float @llvm.fmuladd.f32(float %194, float %196, float\l... 0x3F4A019FA0000000)\l  %198 = tail call float @llvm.fmuladd.f32(float %194, float %197, float\l... 0xBF66C16C20000000)\l  %199 = tail call float @llvm.fmuladd.f32(float %194, float %198, float\l... 0x3FB5555560000000)\l  %200 = tail call float @llvm.fmuladd.f32(float %193, float %199, float\l... 0x3FDACFE3A0000000)\l  %201 = fadd float %18, -5.000000e-01\l  %202 = tail call i1 @llvm.amdgcn.class.f32(float %18, i32 144)\l  %203 = select i1 %202, float 0x41F0000000000000, float 1.000000e+00\l  %204 = fmul float %18, %203\l  %205 = tail call float @llvm.log2.f32(float %204)\l  %206 = fmul float %205, 0x3FE62E42E0000000\l  %207 = tail call i1 @llvm.amdgcn.class.f32(float %205, i32 519)\l  %208 = fneg float %206\l  %209 = tail call float @llvm.fma.f32(float %205, float 0x3FE62E42E0000000,\l... float %208)\l  %210 = tail call float @llvm.fma.f32(float %205, float 0x3E6EFA39E0000000,\l... float %209)\l  %211 = fadd float %206, %210\l  %212 = select i1 %207, float %205, float %211\l  %213 = select i1 %202, float 0x40362E4300000000, float 0.000000e+00\l  %214 = fsub float %212, %213\l  %215 = fadd float %214, -1.000000e+00\l  %216 = tail call float @llvm.fmuladd.f32(float %201, float %215, float %200)\l  br label %233\l}"];
	Node0x5024ae0 -> Node0x501a5c0;
	Node0x5024b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%217:\l217:                                              \l  %218 = tail call i1 @llvm.amdgcn.class.f32(float %18, i32 144)\l  %219 = select i1 %218, float 0x41F0000000000000, float 1.000000e+00\l  %220 = fmul float %18, %219\l  %221 = tail call float @llvm.log2.f32(float %220)\l  %222 = fmul float %221, 0x3FE62E42E0000000\l  %223 = tail call i1 @llvm.amdgcn.class.f32(float %221, i32 519)\l  %224 = fneg float %222\l  %225 = tail call float @llvm.fma.f32(float %221, float 0x3FE62E42E0000000,\l... float %224)\l  %226 = tail call float @llvm.fma.f32(float %221, float 0x3E6EFA39E0000000,\l... float %225)\l  %227 = fadd float %222, %226\l  %228 = select i1 %223, float %221, float %227\l  %229 = select i1 %218, float 0x40362E4300000000, float 0.000000e+00\l  %230 = fsub float %228, %229\l  %231 = fneg float %18\l  %232 = tail call float @llvm.fmuladd.f32(float %18, float %230, float %231)\l  br label %233\l}"];
	Node0x5024b30 -> Node0x501a5c0;
	Node0x501a5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%233:\l233:                                              \l  %234 = phi float [ %38, %20 ], [ %189, %137 ], [ %216, %192 ], [ %232, %217\l... ], [ %80, %77 ], [ %134, %119 ], [ %118, %97 ], [ %96, %81 ]\l  %235 = fcmp oge float %17, 0.000000e+00\l  br i1 %235, label %236, label %241\l|{<s0>T|<s1>F}}"];
	Node0x501a5c0:s0 -> Node0x5027230;
	Node0x501a5c0:s1 -> Node0x5027280;
	Node0x5027230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%236:\l236:                                              \l  %237 = fcmp oeq float %17, 1.000000e+00\l  %238 = fcmp oeq float %17, 2.000000e+00\l  %239 = or i1 %237, %238\l  %240 = select i1 %239, float 0.000000e+00, float %234\l  br label %305\l}"];
	Node0x5027230 -> Node0x50275e0;
	Node0x5027280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%241:\l241:                                              \l  %242 = fcmp olt float %18, 0x4160000000000000\l  %243 = fcmp ogt float %18, 0x3EA0000000000000\l  %244 = and i1 %242, %243\l  br i1 %244, label %245, label %305\l|{<s0>T|<s1>F}}"];
	Node0x5027280:s0 -> Node0x5027850;
	Node0x5027280:s1 -> Node0x50275e0;
	Node0x5027850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%245:\l245:                                              \l  %246 = fmul float %18, 5.000000e-01\l  %247 = tail call float @llvm.amdgcn.fract.f32(float %246)\l  %248 = tail call i1 @llvm.amdgcn.class.f32(float %246, i32 516)\l  %249 = fmul float %247, 2.000000e+00\l  %250 = select i1 %248, float 0.000000e+00, float %249\l  %251 = fcmp ogt float %18, 1.000000e+00\l  %252 = select i1 %251, float %250, float %18\l  %253 = fmul float %252, 2.000000e+00\l  %254 = tail call float @llvm.rint.f32(float %253)\l  %255 = tail call float @llvm.fmuladd.f32(float %254, float -5.000000e-01,\l... float %252)\l  %256 = fptosi float %254 to i32\l  %257 = fmul float %255, %255\l  %258 = tail call float @llvm.fmuladd.f32(float %257, float\l... 0x3FCEB54820000000, float 0xBFE3E497C0000000)\l  %259 = tail call float @llvm.fmuladd.f32(float %257, float %258, float\l... 0x400468E6C0000000)\l  %260 = tail call float @llvm.fmuladd.f32(float %257, float %259, float\l... 0xC014ABC1C0000000)\l  %261 = fmul float %255, %257\l  %262 = fmul float %261, %260\l  %263 = tail call float @llvm.fmuladd.f32(float %255, float\l... 0x400921FB60000000, float %262)\l  %264 = tail call float @llvm.fmuladd.f32(float %257, float\l... 0x3FA97CA880000000, float 0x3FCC85D3A0000000)\l  %265 = tail call float @llvm.fmuladd.f32(float %257, float %264, float\l... 0xBFF55A3B40000000)\l  %266 = tail call float @llvm.fmuladd.f32(float %257, float %265, float\l... 0x40103C1A60000000)\l  %267 = tail call float @llvm.fmuladd.f32(float %257, float %266, float\l... 0xC013BD3CC0000000)\l  %268 = tail call float @llvm.fmuladd.f32(float %257, float %267, float\l... 1.000000e+00)\l  %269 = and i32 %256, 1\l  %270 = icmp eq i32 %269, 0\l  %271 = select i1 %270, float %263, float %268\l  %272 = bitcast float %271 to i32\l  %273 = shl i32 %256, 30\l  %274 = and i32 %273, -2147483648\l  %275 = bitcast float %17 to i32\l  %276 = bitcast float %18 to i32\l  %277 = xor i32 %276, %275\l  %278 = xor i32 %277, %274\l  %279 = xor i32 %278, %272\l  %280 = bitcast i32 %279 to float\l  %281 = tail call i1 @llvm.amdgcn.class.f32(float %18, i32 504)\l  %282 = select i1 %281, float %280, float 0x7FF8000000000000\l  %283 = fmul float %17, %282\l  %284 = tail call float @llvm.fabs.f32(float %283)\l  %285 = fdiv float 0x400921FB60000000, %284, !fpmath !11\l  %286 = tail call i1 @llvm.amdgcn.class.f32(float %285, i32 144)\l  %287 = select i1 %286, float 0x41F0000000000000, float 1.000000e+00\l  %288 = fmul float %285, %287\l  %289 = tail call float @llvm.log2.f32(float %288)\l  %290 = fmul float %289, 0x3FE62E42E0000000\l  %291 = tail call i1 @llvm.amdgcn.class.f32(float %289, i32 519)\l  %292 = fneg float %290\l  %293 = tail call float @llvm.fma.f32(float %289, float 0x3FE62E42E0000000,\l... float %292)\l  %294 = tail call float @llvm.fma.f32(float %289, float 0x3E6EFA39E0000000,\l... float %293)\l  %295 = fadd float %290, %294\l  %296 = select i1 %291, float %289, float %295\l  %297 = select i1 %286, float 0x40362E4300000000, float 0.000000e+00\l  %298 = fsub float %296, %297\l  %299 = fsub float %298, %234\l  %300 = tail call float @llvm.amdgcn.fract.f32(float %17)\l  %301 = tail call i1 @llvm.amdgcn.class.f32(float %17, i32 516)\l  %302 = select i1 %301, float 0.000000e+00, float %300\l  %303 = fcmp oeq float %302, 0.000000e+00\l  %304 = select i1 %303, float 0x7FF0000000000000, float %299\l  br label %305\l}"];
	Node0x5027850 -> Node0x50275e0;
	Node0x50275e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%305:\l305:                                              \l  %306 = phi float [ %240, %236 ], [ %304, %245 ], [ %234, %241 ]\l  %307 = fcmp uno float %17, 0.000000e+00\l  %308 = fcmp oeq float %17, 0.000000e+00\l  %309 = fcmp oeq float %18, 0x7FF0000000000000\l  %310 = select i1 %308, i1 true, i1 %309\l  %311 = fcmp olt float %18, 0x4160000000000000\l  %312 = select i1 %235, i1 true, i1 %311\l  %313 = select i1 %312, float %306, float 0x7FF0000000000000\l  %314 = select i1 %310, float 0x7FF0000000000000, float %313\l  %315 = select i1 %307, float %17, float %314\l  %316 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %315, float addrspace(1)* %316, align 4, !tbaa !7\l  br label %317\l}"];
	Node0x50275e0 -> Node0x5017400;
	Node0x5017400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%317:\l317:                                              \l  ret void\l}"];
}
