
*** Running vivado
    with args -log design_1_ab2alphabeta_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ab2alphabeta_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ab2alphabeta_0_0.tcl -notrace
Command: synth_design -top design_1_ab2alphabeta_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 329.188 ; gain = 119.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ab2alphabeta_0_0' [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/synth/design_1_ab2alphabeta_0_0.vhd:69]
	Parameter dWidth bound to: 20 - type: integer 
	Parameter range_i bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ab2alphabeta' declared at 'C:/Users/linh9/Desktop/dkdct3/do_dong/ab2alphabeta.vhd:5' bound to instance 'U0' of component 'ab2alphabeta' [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/synth/design_1_ab2alphabeta_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ab2alphabeta' [C:/Users/linh9/Desktop/dkdct3/do_dong/ab2alphabeta.vhd:24]
	Parameter dWidth bound to: 20 - type: integer 
	Parameter range_i bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/linh9/Desktop/dkdct3/do_dong/ab2alphabeta.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ab2alphabeta' (1#1) [C:/Users/linh9/Desktop/dkdct3/do_dong/ab2alphabeta.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_ab2alphabeta_0_0' (2#1) [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/synth/design_1_ab2alphabeta_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 367.352 ; gain = 157.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 367.352 ; gain = 157.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 679.227 ; gain = 0.063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 679.227 ; gain = 469.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 679.227 ; gain = 469.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 679.227 ; gain = 469.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 679.227 ; gain = 469.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ab2alphabeta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP U0/tempBeta0, operation Mode is: A*(B:0x49e6).
DSP Report: operator U0/tempBeta0 is absorbed into DSP U0/tempBeta0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/s2bk_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/sak_reg[19]' (FDCE) to 'U0/sak_reg[20]'
INFO: [Synth 8-3332] Sequential element (U0/s2bk_reg[0]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[36]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[35]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[14]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[13]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[12]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[11]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[10]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[9]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[8]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[7]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[6]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[5]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[4]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[3]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[2]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[1]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
INFO: [Synth 8-3332] Sequential element (U0/tempBeta_reg[0]) is unused and will be removed from module design_1_ab2alphabeta_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 679.227 ; gain = 469.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ab2alphabeta | A*(B:0x49e6) | 21     | 16     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 684.848 ; gain = 475.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 684.848 ; gain = 475.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/linh9/Desktop/dkdct3/do_dong/ab2alphabeta.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/linh9/Desktop/dkdct3/do_dong/ab2alphabeta.vhd:61]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    15|
|2     |DSP48E1 |     1|
|3     |LUT2    |    74|
|4     |LUT3    |    53|
|5     |LUT4    |     6|
|6     |LUT5    |     1|
|7     |LUT6    |     1|
|8     |FDCE    |    65|
|9     |FDPE    |     1|
|10    |FDRE    |    20|
|11    |FDSE    |    20|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   257|
|2     |  U0     |ab2alphabeta |   256|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 704.078 ; gain = 143.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 704.078 ; gain = 494.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 705.801 ; gain = 458.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/design_1_ab2alphabeta_0_0_synth_1/design_1_ab2alphabeta_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/design_1_ab2alphabeta_0_0_synth_1/design_1_ab2alphabeta_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 705.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 16 10:22:47 2020...
