Protel Design System Design Rule Check
PCB File : G:\My Drive\1. Thomas More\2022-2023\4. PPE2 Amplifier\Github\Project_Practise_Enterprise_2_Amplifier\1. Hardware\PPE2\PPE2.PcbDoc
Date     : 16/03/2023
Time     : 18:52:01

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 5V Between Pad AMP_5V-2(132.5mm,20.313mm) on Multi-Layer And Pad PSU_5V-1(140mm,20.313mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +9 Between Pad AMP_9V-2(132.5mm,57.412mm) on Multi-Layer And Pad PSU_9V-1(140mm,57.412mm) on Multi-Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-10(133.25mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-11(3.5mm,9.625mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-12(2.625mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-5(139.5mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-6(197.375mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-7(139.625mm,2.75mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-8(197.375mm,2.625mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-9(133.125mm,9mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H1-1(27.86mm,105.94mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H1-2(27.86mm,145.94mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H2-1(99.32mm,104.86mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H2-2(99.32mm,144.86mm) on Multi-Layer Actual Hole Size = 4.2mm
Rule Violations :12

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C12-1(33.66mm,134.94mm) on Top Layer And Via (33.26mm,136.34mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C12-1(33.66mm,134.94mm) on Top Layer And Via (34.16mm,136.34mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad C51-1(78.42mm,79.75mm) on Top Layer And Via (79.63mm,79.78mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad C52-1(105.12mm,134.914mm) on Top Layer And Via (104.82mm,136.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad C52-1(105.12mm,134.914mm) on Top Layer And Via (105.82mm,136.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad C94-1(67.1mm,84.3mm) on Top Layer And Via (65.9mm,84.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Free-10(133.25mm,157.375mm) on Multi-Layer And Pad Free-19(125.5mm,157.4mm) on Multi-Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad IC1-16(56.05mm,26.75mm) on Top Layer And Via (56.125mm,28.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad IC1-17(57.5mm,28.2mm) on Top Layer And Via (56.125mm,28.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-1(24.01mm,130.43mm) on Top Layer And Via (25.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-10(24.01mm,124.58mm) on Top Layer And Via (25.76mm,124.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad IC3-11(24.01mm,123.93mm) on Top Layer And Via (25.76mm,124.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Pad IC3-12(24.01mm,123.28mm) on Top Layer And Via (25.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-13(24.01mm,122.63mm) on Top Layer And Via (25.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-15(24.01mm,121.33mm) on Top Layer And Via (25.76mm,121.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad IC3-16(24.01mm,120.68mm) on Top Layer And Via (25.76mm,121.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-18(31.586mm,121.33mm) on Top Layer And Via (29.76mm,121.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-2(24.01mm,129.78mm) on Top Layer And Via (25.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-20(31.586mm,122.63mm) on Top Layer And Via (29.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-23(31.586mm,124.58mm) on Top Layer And Via (29.76mm,124.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-26(31.586mm,126.53mm) on Top Layer And Via (29.76mm,126.855mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-27(31.586mm,127.18mm) on Top Layer And Via (29.76mm,126.855mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-29(31.586mm,128.48mm) on Top Layer And Via (29.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad IC3-3(24.01mm,129.13mm) on Top Layer And Via (25.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-31(31.586mm,129.78mm) on Top Layer And Via (29.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-32(31.586mm,130.43mm) on Top Layer And Via (29.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad IC3-33(27.798mm,125.555mm) on Top Layer And Via (25.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad IC3-33(27.798mm,125.555mm) on Top Layer And Via (27.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad IC3-33(27.798mm,125.555mm) on Top Layer And Via (27.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad IC3-33(27.798mm,125.555mm) on Top Layer And Via (29.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-4(24.01mm,128.48mm) on Top Layer And Via (25.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad IC3-5(24.01mm,127.83mm) on Top Layer And Via (25.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-6(24.01mm,127.18mm) on Top Layer And Via (25.76mm,126.855mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-7(24.01mm,126.53mm) on Top Layer And Via (25.76mm,126.855mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC4-12(80.438mm,82.325mm) on Top Layer And Via (78.9mm,82.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad IC4-16(80.438mm,84.925mm) on Top Layer And Via (79.007mm,85.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad IC4-17(80.438mm,85.575mm) on Top Layer And Via (79.007mm,85.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Pad IC4-18(80.438mm,86.225mm) on Top Layer And Via (79.007mm,85.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad IC4-4(74.562mm,85.575mm) on Top Layer And Via (75.928mm,84.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad IC4-5(74.562mm,84.925mm) on Top Layer And Via (75.928mm,84.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.254mm) Between Pad IC4-6(74.562mm,84.275mm) on Top Layer And Via (75.928mm,84.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-1(95.532mm,130.385mm) on Top Layer And Via (97.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-10(95.532mm,124.535mm) on Top Layer And Via (97.32mm,124.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-13(95.532mm,122.585mm) on Top Layer And Via (97.32mm,122.56mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Pad IC5-15(95.532mm,121.285mm) on Top Layer And Via (97.32mm,120.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-16(95.532mm,120.635mm) on Top Layer And Via (97.32mm,120.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-17(103.108mm,120.635mm) on Top Layer And Via (101.32mm,120.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Pad IC5-18(103.108mm,121.285mm) on Top Layer And Via (101.32mm,120.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-2(95.532mm,129.735mm) on Top Layer And Via (97.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-20(103.108mm,122.585mm) on Top Layer And Via (101.32mm,122.56mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-23(103.108mm,124.535mm) on Top Layer And Via (101.32mm,124.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC5-24(103.108mm,125.185mm) on Top Layer And Via (101.32mm,124.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-26(103.108mm,126.485mm) on Top Layer And Via (101.32mm,126.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-27(103.108mm,127.135mm) on Top Layer And Via (101.32mm,126.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-29(103.108mm,128.435mm) on Top Layer And Via (101.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC5-3(95.532mm,129.085mm) on Top Layer And Via (97.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC5-30(103.108mm,129.085mm) on Top Layer And Via (101.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-31(103.108mm,129.735mm) on Top Layer And Via (101.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-32(103.108mm,130.385mm) on Top Layer And Via (101.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad IC5-33(99.32mm,125.51mm) on Top Layer And Via (99.32mm,122.56mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-4(95.532mm,128.435mm) on Top Layer And Via (97.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-6(95.532mm,127.135mm) on Top Layer And Via (97.32mm,126.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-7(95.532mm,126.485mm) on Top Layer And Via (97.32mm,126.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC5-9(95.532mm,125.185mm) on Top Layer And Via (97.32mm,124.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC6-9(167.989mm,64.142mm) on Top Layer And Via (167.089mm,66.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC6-9(167.989mm,64.142mm) on Top Layer And Via (168.789mm,66.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC7-9(168.077mm,26.943mm) on Top Layer And Via (167.189mm,29.443mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC7-9(168.077mm,26.943mm) on Top Layer And Via (168.989mm,29.443mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad L1-1(61.621mm,21.871mm) on Top Layer And Via (61.625mm,20.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R31-2(91.22mm,133.06mm) on Top Layer And Via (92.72mm,133.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R35-2(71.5mm,54.9mm) on Top Layer And Via (71.5mm,53.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R36-2(69.2mm,54.9mm) on Top Layer And Via (69.2mm,53.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R37-2(53.975mm,12.125mm) on Top Layer And Via (54mm,10.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R38-2(47mm,10.975mm) on Top Layer And Via (47mm,9.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R39-2(49.375mm,9.75mm) on Top Layer And Via (49.375mm,8.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R49-1(137.77mm,23.1mm) on Top Layer And Via (139.22mm,23.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad R50-1(137.77mm,60.21mm) on Top Layer And Via (139.23mm,60.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad R52-2(88.9mm,82.99mm) on Top Layer And Via (90.14mm,83.01mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_15V-1(179.189mm,63.442mm) on Top Layer And Pad SB_15V-2(178.189mm,63.442mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_15V2-1(178.148mm,26.243mm) on Top Layer And Pad SB_15V2-2(179.148mm,26.243mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_5V-1(151.54mm,15.74mm) on Top Layer And Pad SB_5V-2(152.54mm,15.74mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Pad SB_5V-1(151.54mm,15.74mm) on Top Layer And Via (150.6mm,15.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_9V-1(152.549mm,52.842mm) on Top Layer And Pad SB_9V-2(151.549mm,52.842mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad SB_9V-2(151.549mm,52.842mm) on Top Layer And Via (150.649mm,52.842mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB1-1(12.75mm,50.99mm) on Top Layer And Pad SB1-2(13.75mm,50.99mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB2-1(12.75mm,46.74mm) on Top Layer And Pad SB2-2(13.75mm,46.74mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB3-1(12.75mm,42.49mm) on Top Layer And Pad SB3-2(13.75mm,42.49mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB4-1(12.75mm,38.24mm) on Top Layer And Pad SB4-2(13.75mm,38.24mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB5-1(12.75mm,33.99mm) on Top Layer And Pad SB5-2(13.75mm,33.99mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB6-1(12.75mm,29.74mm) on Top Layer And Pad SB6-2(13.75mm,29.74mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB7-1(12.75mm,25.49mm) on Top Layer And Pad SB7-2(13.75mm,25.49mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB8-1(12.75mm,21.24mm) on Top Layer And Pad SB8-2(13.75mm,21.24mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (101.32mm,126.8mm) from Top Layer to Bottom Layer And Via (101.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Via (101.32mm,128.5mm) from Top Layer to Bottom Layer And Via (101.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,111.96mm) from Top Layer to Bottom Layer And Via (105.82mm,111.96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,112.86mm) from Top Layer to Bottom Layer And Via (105.82mm,112.86mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,113.76mm) from Top Layer to Bottom Layer And Via (105.82mm,113.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,114.66mm) from Top Layer to Bottom Layer And Via (105.82mm,114.66mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,136.36mm) from Top Layer to Bottom Layer And Via (105.82mm,136.36mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,137.26mm) from Top Layer to Bottom Layer And Via (105.82mm,137.26mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,138.16mm) from Top Layer to Bottom Layer And Via (105.82mm,138.16mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104.82mm,139.06mm) from Top Layer to Bottom Layer And Via (105.82mm,139.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (25.76mm,121.105mm) from Top Layer to Bottom Layer And Via (25.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (25.76mm,122.73mm) from Top Layer to Bottom Layer And Via (25.76mm,124.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (25.76mm,126.855mm) from Top Layer to Bottom Layer And Via (25.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (25.76mm,128.48mm) from Top Layer to Bottom Layer And Via (25.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (27.76mm,121.105mm) from Top Layer to Bottom Layer And Via (27.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (27.76mm,122.73mm) from Top Layer to Bottom Layer And Via (27.76mm,124.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (27.76mm,126.855mm) from Top Layer to Bottom Layer And Via (27.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (27.76mm,128.48mm) from Top Layer to Bottom Layer And Via (27.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (29.76mm,121.105mm) from Top Layer to Bottom Layer And Via (29.76mm,122.73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (29.76mm,122.73mm) from Top Layer to Bottom Layer And Via (29.76mm,124.355mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (29.76mm,126.855mm) from Top Layer to Bottom Layer And Via (29.76mm,128.48mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (29.76mm,128.48mm) from Top Layer to Bottom Layer And Via (29.76mm,130.105mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (33.26mm,112.14mm) from Top Layer to Bottom Layer And Via (34.26mm,112.14mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (33.26mm,113.04mm) from Top Layer to Bottom Layer And Via (34.26mm,113.04mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (33.26mm,113.94mm) from Top Layer to Bottom Layer And Via (34.26mm,113.94mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (33.26mm,114.84mm) from Top Layer to Bottom Layer And Via (34.26mm,114.84mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (75.928mm,84.9mm) from Top Layer to Bottom Layer And Via (76.828mm,84.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (75.928mm,84.9mm) from Top Layer to Bottom Layer And Via (76.828mm,85.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (76.828mm,84.4mm) from Top Layer to Bottom Layer And Via (76.828mm,85.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (97.32mm,126.8mm) from Top Layer to Bottom Layer And Via (97.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Via (97.32mm,128.5mm) from Top Layer to Bottom Layer And Via (97.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (99.32mm,126.8mm) from Top Layer to Bottom Layer And Via (99.32mm,128.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Via (99.32mm,128.5mm) from Top Layer to Bottom Layer And Via (99.32mm,130.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
Rule Violations :125

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (176mm,155.675mm) on Top Overlay And Pad E1-A4(176mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (179.5mm,155.675mm) on Top Overlay And Pad E1-A3(179.5mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (183mm,155.675mm) on Top Overlay And Pad E1-A2(183mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (186.5mm,155.675mm) on Top Overlay And Pad E1-A1(186.5mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(33.66mm,116.44mm) on Top Layer And Track (32.76mm,115.84mm)(32.76mm,117.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(31.86mm,116.44mm) on Top Layer And Track (32.76mm,115.84mm)(32.76mm,117.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(46.775mm,31.375mm) on Top Layer And Track (45.875mm,30.775mm)(45.875mm,31.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(6.6mm,84.45mm) on Top Layer And Track (7.5mm,83.85mm)(7.5mm,85.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(8.4mm,84.45mm) on Top Layer And Track (7.5mm,83.85mm)(7.5mm,85.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(44.975mm,31.375mm) on Top Layer And Track (45.875mm,30.775mm)(45.875mm,31.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(33.66mm,134.94mm) on Top Layer And Track (32.76mm,134.34mm)(32.76mm,135.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(31.86mm,134.94mm) on Top Layer And Track (32.76mm,134.34mm)(32.76mm,135.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(6.6mm,107.25mm) on Top Layer And Track (7.5mm,106.65mm)(7.5mm,107.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(8.4mm,107.25mm) on Top Layer And Track (7.5mm,106.65mm)(7.5mm,107.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(6.6mm,97mm) on Top Layer And Track (7.5mm,96.4mm)(7.5mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(8.4mm,97mm) on Top Layer And Track (7.5mm,96.4mm)(7.5mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(33.66mm,132.94mm) on Top Layer And Track (32.76mm,132.34mm)(32.76mm,133.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(31.86mm,132.94mm) on Top Layer And Track (32.76mm,132.34mm)(32.76mm,133.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(60.4mm,68.755mm) on Top Layer And Track (61.3mm,68.155mm)(61.3mm,69.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(62.2mm,68.755mm) on Top Layer And Track (61.3mm,68.155mm)(61.3mm,69.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(60.4mm,71.009mm) on Top Layer And Track (61.3mm,70.409mm)(61.3mm,71.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(62.2mm,71.009mm) on Top Layer And Track (61.3mm,70.409mm)(61.3mm,71.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(61.175mm,76.775mm) on Top Layer And Track (62.075mm,76.175mm)(62.075mm,77.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(62.975mm,76.775mm) on Top Layer And Track (62.075mm,76.175mm)(62.075mm,77.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(43.475mm,72.15mm) on Top Layer And Track (42.575mm,71.55mm)(42.575mm,72.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(41.675mm,72.15mm) on Top Layer And Track (42.575mm,71.55mm)(42.575mm,72.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(57.5mm,24.525mm) on Top Layer And Track (56.9mm,23.625mm)(58.1mm,23.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(65.625mm,26.821mm) on Top Layer And Track (65.025mm,25.921mm)(66.225mm,25.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(65.625mm,25.021mm) on Top Layer And Track (65.025mm,25.921mm)(66.225mm,25.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(57.5mm,22.725mm) on Top Layer And Track (56.9mm,23.625mm)(58.1mm,23.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(43.475mm,69.896mm) on Top Layer And Track (42.575mm,69.296mm)(42.575mm,70.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(41.675mm,69.896mm) on Top Layer And Track (42.575mm,69.296mm)(42.575mm,70.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(60.4mm,66.5mm) on Top Layer And Track (61.3mm,65.9mm)(61.3mm,67.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(62.2mm,66.5mm) on Top Layer And Track (61.3mm,65.9mm)(61.3mm,67.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(58.1mm,64.346mm) on Top Layer And Track (57.5mm,63.446mm)(58.7mm,63.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(58.1mm,62.546mm) on Top Layer And Track (57.5mm,63.446mm)(58.7mm,63.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(43.5mm,67.525mm) on Top Layer And Track (42.6mm,66.925mm)(42.6mm,68.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(41.7mm,67.525mm) on Top Layer And Track (42.6mm,66.925mm)(42.6mm,68.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(43.45mm,65.271mm) on Top Layer And Track (42.55mm,64.671mm)(42.55mm,65.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(41.65mm,65.271mm) on Top Layer And Track (42.55mm,64.671mm)(42.55mm,65.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(46.5mm,63.6mm) on Top Layer And Track (45.9mm,62.7mm)(47.1mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-2(46.5mm,61.8mm) on Top Layer And Track (45.9mm,62.7mm)(47.1mm,62.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(50.454mm,64.154mm) on Top Layer And Track (49.554mm,63.554mm)(49.554mm,64.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(48.654mm,64.154mm) on Top Layer And Track (49.554mm,63.554mm)(49.554mm,64.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(36.26mm,130.44mm) on Top Layer And Track (37.16mm,129.84mm)(37.16mm,131.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(38.06mm,130.44mm) on Top Layer And Track (37.16mm,129.84mm)(37.16mm,131.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(6.6mm,104.7mm) on Top Layer And Track (7.5mm,104.1mm)(7.5mm,105.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(41.86mm,127.34mm) on Top Layer And Track (41.26mm,128.24mm)(42.46mm,128.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(41.86mm,129.14mm) on Top Layer And Track (41.26mm,128.24mm)(42.46mm,128.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(8.4mm,104.7mm) on Top Layer And Track (7.5mm,104.1mm)(7.5mm,105.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(41.86mm,124.54mm) on Top Layer And Track (41.26mm,123.64mm)(42.46mm,123.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(41.86mm,122.74mm) on Top Layer And Track (41.26mm,123.64mm)(42.46mm,123.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(36.26mm,121.44mm) on Top Layer And Track (37.16mm,120.84mm)(37.16mm,122.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(38.06mm,121.44mm) on Top Layer And Track (37.16mm,120.84mm)(37.16mm,122.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(37.86mm,153.855mm) on Top Layer And Track (38.76mm,153.255mm)(38.76mm,154.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(39.66mm,153.855mm) on Top Layer And Track (38.76mm,153.255mm)(38.76mm,154.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-1(47.4mm,153.5mm) on Top Layer And Track (46.5mm,152.9mm)(46.5mm,154.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-2(45.6mm,153.5mm) on Top Layer And Track (46.5mm,152.9mm)(46.5mm,154.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(39.76mm,157.809mm) on Top Layer And Track (39.16mm,156.909mm)(40.36mm,156.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-2(39.76mm,156.009mm) on Top Layer And Track (39.16mm,156.909mm)(40.36mm,156.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(59.76mm,149.474mm) on Top Layer And Track (60.66mm,148.874mm)(60.66mm,150.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-2(61.56mm,149.474mm) on Top Layer And Track (60.66mm,148.874mm)(60.66mm,150.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(59.76mm,147.219mm) on Top Layer And Track (60.66mm,146.619mm)(60.66mm,147.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-2(61.56mm,147.219mm) on Top Layer And Track (60.66mm,146.619mm)(60.66mm,147.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(56.26mm,147.219mm) on Top Layer And Track (55.36mm,146.619mm)(55.36mm,147.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-2(54.46mm,147.219mm) on Top Layer And Track (55.36mm,146.619mm)(55.36mm,147.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-1(68.35mm,118.94mm) on Top Layer And Track (67.75mm,119.84mm)(68.95mm,119.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-2(68.35mm,120.74mm) on Top Layer And Track (67.75mm,119.84mm)(68.95mm,119.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(6.6mm,94.464mm) on Top Layer And Track (7.5mm,93.864mm)(7.5mm,95.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C41-1(61.66mm,128.44mm) on Top Layer And Track (62.56mm,127.84mm)(62.56mm,129.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C41-2(63.46mm,128.44mm) on Top Layer And Track (62.56mm,127.84mm)(62.56mm,129.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(8.4mm,94.464mm) on Top Layer And Track (7.5mm,93.864mm)(7.5mm,95.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-1(67mm,152.6mm) on Top Layer And Track (67.9mm,152mm)(67.9mm,153.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-2(68.8mm,152.6mm) on Top Layer And Track (67.9mm,152mm)(67.9mm,153.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-1(53.397mm,105.951mm) on Top Layer And Track (52.797mm,105.051mm)(53.997mm,105.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-2(53.397mm,104.151mm) on Top Layer And Track (52.797mm,105.051mm)(53.997mm,105.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(83.59mm,149.387mm) on Top Layer And Track (84.49mm,148.787mm)(84.49mm,149.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-2(85.39mm,149.387mm) on Top Layer And Track (84.49mm,148.787mm)(84.49mm,149.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-1(83.593mm,147.133mm) on Top Layer And Track (84.493mm,146.533mm)(84.493mm,147.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-2(85.393mm,147.133mm) on Top Layer And Track (84.493mm,146.533mm)(84.493mm,147.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-1(12.806mm,122.3mm) on Top Layer And Track (12.206mm,121.4mm)(13.406mm,121.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-2(12.806mm,120.5mm) on Top Layer And Track (12.206mm,121.4mm)(13.406mm,121.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(18.06mm,131.555mm) on Top Layer And Track (17.46mm,130.655mm)(18.66mm,130.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-2(18.06mm,129.755mm) on Top Layer And Track (17.46mm,130.655mm)(18.66mm,130.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(3.1mm,127mm) on Top Layer And Track (4mm,126.4mm)(4mm,127.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-2(4.9mm,127mm) on Top Layer And Track (4mm,126.4mm)(4mm,127.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C49-1(3.1mm,123mm) on Top Layer And Text "C49" (2.469mm,124.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-1(3.1mm,123mm) on Top Layer And Track (4mm,122.4mm)(4mm,123.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C49-2(4.9mm,123mm) on Top Layer And Text "C49" (2.469mm,124.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-2(4.9mm,123mm) on Top Layer And Track (4mm,122.4mm)(4mm,123.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-1(78.42mm,77.45mm) on Top Layer And Track (77.52mm,76.85mm)(77.52mm,78.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-2(76.62mm,77.45mm) on Top Layer And Track (77.52mm,76.85mm)(77.52mm,78.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(6.6mm,74.29mm) on Top Layer And Text "C5" (6.23mm,71.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(6.6mm,74.29mm) on Top Layer And Track (7.5mm,73.69mm)(7.5mm,74.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-1(78.42mm,79.75mm) on Top Layer And Track (77.52mm,79.15mm)(77.52mm,80.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-2(76.62mm,79.75mm) on Top Layer And Track (77.52mm,79.15mm)(77.52mm,80.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(8.4mm,74.29mm) on Top Layer And Text "C5" (6.23mm,71.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(8.4mm,74.29mm) on Top Layer And Track (7.5mm,73.69mm)(7.5mm,74.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-1(105.12mm,134.914mm) on Top Layer And Track (104.22mm,134.314mm)(104.22mm,135.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-2(103.32mm,134.914mm) on Top Layer And Track (104.22mm,134.314mm)(104.22mm,135.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C53-1(105.12mm,132.66mm) on Top Layer And Track (104.22mm,132.06mm)(104.22mm,133.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C53-2(103.32mm,132.66mm) on Top Layer And Track (104.22mm,132.06mm)(104.22mm,133.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(105.02mm,118.431mm) on Top Layer And Track (104.12mm,117.831mm)(104.12mm,119.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-2(103.22mm,118.431mm) on Top Layer And Track (104.12mm,117.831mm)(104.12mm,119.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(105.02mm,116.177mm) on Top Layer And Track (104.12mm,115.577mm)(104.12mm,116.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-2(103.22mm,116.177mm) on Top Layer And Track (104.12mm,115.577mm)(104.12mm,116.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(86.22mm,125.06mm) on Top Layer And Track (85.62mm,124.16mm)(86.82mm,124.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-2(86.22mm,123.26mm) on Top Layer And Track (85.62mm,124.16mm)(86.82mm,124.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(79.52mm,120.06mm) on Top Layer And Track (78.92mm,120.96mm)(80.12mm,120.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-2(79.52mm,121.86mm) on Top Layer And Track (78.92mm,120.96mm)(80.12mm,120.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(107.72mm,130.26mm) on Top Layer And Track (108.62mm,129.66mm)(108.62mm,130.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-2(109.52mm,130.26mm) on Top Layer And Track (108.62mm,129.66mm)(108.62mm,130.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(6.6mm,87mm) on Top Layer And Track (7.5mm,86.4mm)(7.5mm,87.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C61-1(110.22mm,146.86mm) on Top Layer And Track (111.12mm,146.26mm)(111.12mm,147.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C61-2(112.02mm,146.86mm) on Top Layer And Track (111.12mm,146.26mm)(111.12mm,147.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(8.4mm,87mm) on Top Layer And Track (7.5mm,86.4mm)(7.5mm,87.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C62-1(110.22mm,151.202mm) on Top Layer And Track (111.12mm,150.602mm)(111.12mm,151.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C62-2(112.02mm,151.202mm) on Top Layer And Track (111.12mm,150.602mm)(111.12mm,151.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C63-1(110.22mm,153.481mm) on Top Layer And Track (111.12mm,152.881mm)(111.12mm,154.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C63-2(112.02mm,153.481mm) on Top Layer And Track (111.12mm,152.881mm)(111.12mm,154.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C64-1(113.52mm,127.76mm) on Top Layer And Track (112.62mm,127.16mm)(112.62mm,128.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C64-2(111.72mm,127.76mm) on Top Layer And Track (112.62mm,127.16mm)(112.62mm,128.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C65-1(113.52mm,123.76mm) on Top Layer And Track (112.62mm,123.16mm)(112.62mm,124.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C65-2(111.72mm,123.76mm) on Top Layer And Track (112.62mm,123.16mm)(112.62mm,124.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C66-1(129.445mm,149.382mm) on Top Layer And Track (130.345mm,148.782mm)(130.345mm,149.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C66-2(131.245mm,149.382mm) on Top Layer And Track (130.345mm,148.782mm)(130.345mm,149.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C67-1(129.42mm,112.16mm) on Top Layer And Track (130.32mm,111.56mm)(130.32mm,112.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C67-2(131.22mm,112.16mm) on Top Layer And Track (130.32mm,111.56mm)(130.32mm,112.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C68-1(129.449mm,147.128mm) on Top Layer And Track (130.349mm,146.528mm)(130.349mm,147.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C68-2(131.249mm,147.128mm) on Top Layer And Track (130.349mm,146.528mm)(130.349mm,147.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C69-1(107.72mm,121.26mm) on Top Layer And Track (108.62mm,120.66mm)(108.62mm,121.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C69-2(109.52mm,121.26mm) on Top Layer And Track (108.62mm,120.66mm)(108.62mm,121.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(6.6mm,76.8mm) on Top Layer And Track (7.5mm,76.2mm)(7.5mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(8.4mm,76.8mm) on Top Layer And Track (7.5mm,76.2mm)(7.5mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C72-1(11.86mm,127.755mm) on Top Layer And Track (12.76mm,127.155mm)(12.76mm,128.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C72-2(13.66mm,127.755mm) on Top Layer And Track (12.76mm,127.155mm)(12.76mm,128.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C73-1(19.26mm,113.855mm) on Top Layer And Track (18.66mm,114.755mm)(19.86mm,114.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C73-2(19.26mm,115.655mm) on Top Layer And Track (18.66mm,114.755mm)(19.86mm,114.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C74-1(167.989mm,56.442mm) on Bottom Layer And Track (167.089mm,55.842mm)(167.089mm,57.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C74-2(166.189mm,56.442mm) on Bottom Layer And Track (167.089mm,55.842mm)(167.089mm,57.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C75-1(168.089mm,19.543mm) on Bottom Layer And Track (167.189mm,18.943mm)(167.189mm,20.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C75-2(166.289mm,19.543mm) on Bottom Layer And Track (167.189mm,18.943mm)(167.189mm,20.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C77-1(181.089mm,62.042mm) on Top Layer And Track (180.489mm,61.142mm)(181.689mm,61.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C77-2(181.089mm,60.242mm) on Top Layer And Track (180.489mm,61.142mm)(181.689mm,61.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C78-1(144.531mm,129.314mm) on Top Layer And Track (143.931mm,128.414mm)(145.131mm,128.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C78-2(144.531mm,127.514mm) on Top Layer And Track (143.931mm,128.414mm)(145.131mm,128.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C79-1(160.289mm,47.842mm) on Top Layer And Track (159.389mm,47.242mm)(159.389mm,48.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C79-2(158.489mm,47.842mm) on Top Layer And Track (159.389mm,47.242mm)(159.389mm,48.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C80-1(160.289mm,50.142mm) on Top Layer And Track (159.389mm,49.542mm)(159.389mm,50.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C80-2(158.489mm,50.142mm) on Top Layer And Track (159.389mm,49.542mm)(159.389mm,50.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(11.56mm,131.555mm) on Top Layer And Track (10.66mm,130.955mm)(10.66mm,132.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-1(160.389mm,13.039mm) on Top Layer And Track (159.489mm,12.439mm)(159.489mm,13.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-2(158.589mm,13.039mm) on Top Layer And Track (159.489mm,12.439mm)(159.489mm,13.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(9.76mm,131.555mm) on Top Layer And Track (10.66mm,130.955mm)(10.66mm,132.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C82-1(160.389mm,10.784mm) on Top Layer And Track (159.489mm,10.184mm)(159.489mm,11.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C82-2(158.589mm,10.784mm) on Top Layer And Track (159.489mm,10.184mm)(159.489mm,11.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C83-1(174.189mm,61.642mm) on Top Layer And Track (173.589mm,62.542mm)(174.789mm,62.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C83-2(174.189mm,63.442mm) on Top Layer And Track (173.589mm,62.542mm)(174.789mm,62.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C84-1(157.889mm,68.442mm) on Top Layer And Track (158.789mm,67.842mm)(158.789mm,69.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C84-2(159.689mm,68.442mm) on Top Layer And Track (158.789mm,67.842mm)(158.789mm,69.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C85-1(84.029mm,116.06mm) on Top Layer And Track (83.429mm,116.96mm)(84.629mm,116.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C85-2(84.029mm,117.86mm) on Top Layer And Track (83.429mm,116.96mm)(84.629mm,116.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C88-1(174.189mm,24.443mm) on Top Layer And Track (173.589mm,25.343mm)(174.789mm,25.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C88-2(174.189mm,26.243mm) on Top Layer And Track (173.589mm,25.343mm)(174.789mm,25.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C89-1(158.489mm,31.043mm) on Top Layer And Track (159.389mm,30.443mm)(159.389mm,31.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C89-2(160.289mm,31.043mm) on Top Layer And Track (159.389mm,30.443mm)(159.389mm,31.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-1(170.689mm,69.871mm) on Top Layer And Track (170.089mm,68.971mm)(171.289mm,68.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-2(170.689mm,68.071mm) on Top Layer And Track (170.089mm,68.971mm)(171.289mm,68.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(33.66mm,118.44mm) on Top Layer And Track (32.76mm,117.84mm)(32.76mm,119.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C91-1(170.789mm,32.672mm) on Top Layer And Text "IC7" (165.936mm,31.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C91-1(170.789mm,32.672mm) on Top Layer And Track (170.189mm,31.772mm)(171.389mm,31.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C91-2(170.789mm,30.872mm) on Top Layer And Track (170.189mm,31.772mm)(171.389mm,31.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(31.86mm,118.44mm) on Top Layer And Track (32.76mm,117.84mm)(32.76mm,119.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C92-1(161.989mm,63.742mm) on Top Layer And Track (161.389mm,64.642mm)(162.589mm,64.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C92-2(161.989mm,65.542mm) on Top Layer And Track (161.389mm,64.642mm)(162.589mm,64.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-1(162.389mm,26.543mm) on Top Layer And Track (161.789mm,27.443mm)(162.989mm,27.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-2(162.389mm,28.343mm) on Top Layer And Track (161.789mm,27.443mm)(162.989mm,27.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C94-1(67.1mm,84.3mm) on Top Layer And Track (68mm,83.7mm)(68mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C94-2(68.9mm,84.3mm) on Top Layer And Track (68mm,83.7mm)(68mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C95-1(67.1mm,82.046mm) on Top Layer And Track (68mm,81.446mm)(68mm,82.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C95-2(68.9mm,82.046mm) on Top Layer And Track (68mm,81.446mm)(68mm,82.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D2-2(168.189mm,22.254mm) on Top Layer And Text "D2" (169.676mm,21.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad Free-14(159.389mm,72.242mm) on Top Layer And Text "C84" (156.773mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(49mm,33.8mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-1(49mm,33.8mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-10(51.25mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-11(52.05mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-12(52.85mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-13(53.65mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-14(54.45mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-15(55.25mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-16(56.05mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-16(56.05mm,26.75mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-17(57.5mm,28.2mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-17(57.5mm,28.2mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-18(57.5mm,29mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-19(57.5mm,29.8mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(49mm,33mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-20(57.5mm,30.6mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-21(57.5mm,31.4mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-22(57.5mm,32.2mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-23(57.5mm,33mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-24(57.5mm,33.8mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-24(57.5mm,33.8mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-25(56.05mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-25(56.05mm,35.25mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-26(55.25mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-27(54.45mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-28(53.65mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-29(52.85mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(49mm,32.2mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-30(52.05mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-31(51.25mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-32(50.45mm,35.25mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-32(50.45mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(49mm,31.4mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(49mm,30.6mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-6(49mm,29.8mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-7(49mm,29mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-8(49mm,28.2mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-8(49mm,28.2mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-9(50.45mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-9(50.45mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-1(46.901mm,83.08mm) on Top Layer And Track (45.938mm,83.755mm)(47.863mm,83.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-1(46.901mm,83.08mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-10(46.901mm,71.65mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-11(46.901mm,70.38mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-12(46.901mm,69.11mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-13(46.901mm,67.84mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-14(46.901mm,66.57mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-15(56.325mm,66.57mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-16(56.325mm,67.84mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-17(56.325mm,69.11mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-18(56.325mm,70.38mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-19(56.325mm,71.65mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-2(46.901mm,81.81mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-20(56.325mm,72.92mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-21(56.325mm,74.19mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-22(56.325mm,75.46mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-23(56.325mm,76.73mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-24(56.325mm,78mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-25(56.325mm,79.27mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-26(56.325mm,80.54mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-27(56.325mm,81.81mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-28(56.325mm,83.08mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-3(46.901mm,80.54mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-4(46.901mm,79.27mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-5(46.901mm,78mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-6(46.901mm,76.73mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-7(46.901mm,75.46mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-8(46.901mm,74.19mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-9(46.901mm,72.92mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(24.01mm,130.43mm) on Top Layer And Track (23.273mm,131.005mm)(24.748mm,131.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad IC3-16(24.01mm,120.68mm) on Top Layer And Track (25.083mm,120.354mm)(25.086mm,120.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad IC3-17(31.586mm,120.68mm) on Top Layer And Track (30.532mm,120.338mm)(30.548mm,120.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad IC3-32(31.586mm,130.43mm) on Top Layer And Track (30.532mm,130.997mm)(30.664mm,130.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-1(74.562mm,87.525mm) on Top Layer And Track (73.825mm,88.1mm)(75.3mm,88.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-1(74.562mm,87.525mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-10(74.562mm,81.675mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-11(80.438mm,81.675mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-12(80.438mm,82.325mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-13(80.438mm,82.975mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-14(80.438mm,83.625mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-15(80.438mm,84.275mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-16(80.438mm,84.925mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-17(80.438mm,85.575mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-18(80.438mm,86.225mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-19(80.438mm,86.875mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-2(74.562mm,86.875mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-20(80.438mm,87.525mm) on Top Layer And Track (79.35mm,81.35mm)(79.35mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-3(74.562mm,86.225mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-4(74.562mm,85.575mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-5(74.562mm,84.925mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-6(74.562mm,84.275mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-7(74.562mm,83.625mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-8(74.562mm,82.975mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad IC4-9(74.562mm,82.325mm) on Top Layer And Track (75.65mm,81.35mm)(75.65mm,87.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC5-1(95.532mm,130.385mm) on Top Layer And Track (94.795mm,130.96mm)(96.27mm,130.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC6-1(170.701mm,62.237mm) on Top Layer And Track (169.939mm,61.562mm)(171.464mm,61.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC7-1(170.789mm,25.038mm) on Top Layer And Track (170.027mm,24.363mm)(171.552mm,24.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(14.06mm,131.555mm) on Top Layer And Track (14.96mm,130.955mm)(14.96mm,132.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(15.86mm,131.555mm) on Top Layer And Track (14.96mm,130.955mm)(14.96mm,132.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(39.925mm,74.525mm) on Top Layer And Track (40.825mm,73.925mm)(40.825mm,75.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(33.76mm,153.855mm) on Top Layer And Track (34.66mm,153.255mm)(34.66mm,154.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(35.56mm,153.855mm) on Top Layer And Track (34.66mm,153.255mm)(34.66mm,154.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(41.725mm,74.525mm) on Top Layer And Track (40.825mm,73.925mm)(40.825mm,75.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(52.26mm,147.219mm) on Top Layer And Track (51.36mm,146.619mm)(51.36mm,147.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(50.46mm,147.219mm) on Top Layer And Track (51.36mm,146.619mm)(51.36mm,147.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(68.35mm,115.04mm) on Top Layer And Track (67.75mm,115.94mm)(68.95mm,115.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(68.35mm,116.84mm) on Top Layer And Track (67.75mm,115.94mm)(68.95mm,115.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(3.1mm,33.99mm) on Top Layer And Track (4mm,33.39mm)(4mm,34.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(4.9mm,33.99mm) on Top Layer And Track (4mm,33.39mm)(4mm,34.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(85.421mm,144.978mm) on Top Layer And Track (84.821mm,144.078mm)(86.021mm,144.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(85.421mm,143.178mm) on Top Layer And Track (84.821mm,144.078mm)(86.021mm,144.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-1(3.1mm,29.74mm) on Top Layer And Track (4mm,29.14mm)(4mm,30.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-2(4.9mm,29.74mm) on Top Layer And Track (4mm,29.14mm)(4mm,30.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-1(159.435mm,74.242mm) on Top Layer And Track (160.335mm,73.642mm)(160.335mm,74.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-2(161.235mm,74.242mm) on Top Layer And Track (160.335mm,73.642mm)(160.335mm,74.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(3.2mm,25.49mm) on Top Layer And Track (4.1mm,24.89mm)(4.1mm,26.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(5mm,25.49mm) on Top Layer And Track (4.1mm,24.89mm)(4.1mm,26.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(15.06mm,122.4mm) on Top Layer And Track (14.46mm,123.3mm)(15.66mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(15.06mm,124.2mm) on Top Layer And Track (14.46mm,123.3mm)(15.66mm,123.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-1(3.2mm,21.24mm) on Top Layer And Track (4.1mm,20.64mm)(4.1mm,21.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-2(5mm,21.24mm) on Top Layer And Track (4.1mm,20.64mm)(4.1mm,21.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(3.1mm,50.99mm) on Top Layer And Track (4mm,50.39mm)(4mm,51.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(159.289mm,37.072mm) on Top Layer And Track (160.189mm,36.472mm)(160.189mm,37.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(161.089mm,37.072mm) on Top Layer And Track (160.189mm,36.472mm)(160.189mm,37.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(4.9mm,50.99mm) on Top Layer And Track (4mm,50.39mm)(4mm,51.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(15.06mm,118.455mm) on Top Layer And Track (14.46mm,119.355mm)(15.66mm,119.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(15.06mm,120.255mm) on Top Layer And Track (14.46mm,119.355mm)(15.66mm,119.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(21.26mm,119.455mm) on Top Layer And Track (20.66mm,120.355mm)(21.86mm,120.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-1(21.26mm,119.455mm) on Top Layer And Track (20.91mm,100.94mm)(20.91mm,150.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(21.26mm,121.255mm) on Top Layer And Track (20.66mm,120.355mm)(21.86mm,120.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(21.26mm,121.255mm) on Top Layer And Track (20.91mm,100.94mm)(20.91mm,150.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-1(20.36mm,129.755mm) on Top Layer And Track (19.76mm,130.655mm)(20.96mm,130.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(20.36mm,129.755mm) on Top Layer And Track (20.91mm,100.94mm)(20.91mm,150.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-2(20.36mm,131.555mm) on Top Layer And Track (19.76mm,130.655mm)(20.96mm,130.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(20.36mm,131.555mm) on Top Layer And Track (20.91mm,100.94mm)(20.91mm,150.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-1(163.292mm,74.243mm) on Top Layer And Track (164.192mm,73.643mm)(164.192mm,74.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-2(165.092mm,74.243mm) on Top Layer And Track (164.192mm,73.643mm)(164.192mm,74.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-1(88.72mm,125.26mm) on Top Layer And Track (88.12mm,126.16mm)(89.32mm,126.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-2(88.72mm,127.06mm) on Top Layer And Track (88.12mm,126.16mm)(89.32mm,126.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-1(163.389mm,37.072mm) on Top Layer And Track (164.289mm,36.472mm)(164.289mm,37.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-2(165.189mm,37.072mm) on Top Layer And Track (164.289mm,36.472mm)(164.289mm,37.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-1(88.72mm,121.26mm) on Top Layer And Track (88.12mm,122.16mm)(89.32mm,122.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-2(88.72mm,123.06mm) on Top Layer And Track (88.12mm,122.16mm)(89.32mm,122.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(81.774mm,117.86mm) on Top Layer And Track (81.174mm,116.96mm)(82.374mm,116.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(81.774mm,116.06mm) on Top Layer And Track (81.174mm,116.96mm)(82.374mm,116.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(79.52mm,117.86mm) on Top Layer And Track (78.92mm,116.96mm)(80.12mm,116.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(79.52mm,116.06mm) on Top Layer And Track (78.92mm,116.96mm)(80.12mm,116.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(60.4mm,64.346mm) on Top Layer And Track (59.8mm,63.446mm)(61mm,63.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(91.22mm,131.26mm) on Top Layer And Track (90.62mm,132.16mm)(91.82mm,132.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(91.22mm,133.06mm) on Top Layer And Track (90.62mm,132.16mm)(91.82mm,132.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(60.4mm,62.546mm) on Top Layer And Track (59.8mm,63.446mm)(61mm,63.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(110.2mm,142.906mm) on Top Layer And Track (109.6mm,143.806mm)(110.8mm,143.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(110.2mm,144.706mm) on Top Layer And Track (109.6mm,143.806mm)(110.8mm,143.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(131.267mm,144.973mm) on Top Layer And Track (130.667mm,144.073mm)(131.867mm,144.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(131.267mm,143.173mm) on Top Layer And Track (130.667mm,144.073mm)(131.867mm,144.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(93.22mm,118.56mm) on Top Layer And Track (92.37mm,99.86mm)(92.37mm,149.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(93.22mm,118.56mm) on Top Layer And Track (92.62mm,119.46mm)(93.82mm,119.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(93.22mm,120.36mm) on Top Layer And Track (92.37mm,99.86mm)(92.37mm,149.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(93.22mm,120.36mm) on Top Layer And Track (92.62mm,119.46mm)(93.82mm,119.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(71.5mm,56.7mm) on Top Layer And Track (70.9mm,55.8mm)(72.1mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(71.5mm,54.9mm) on Top Layer And Track (70.9mm,55.8mm)(72.1mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(69.2mm,56.7mm) on Top Layer And Track (68.6mm,55.8mm)(69.8mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(69.2mm,54.9mm) on Top Layer And Track (68.6mm,55.8mm)(69.8mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(55.775mm,12.125mm) on Top Layer And Track (54.875mm,11.525mm)(54.875mm,12.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(53.975mm,12.125mm) on Top Layer And Track (54.875mm,11.525mm)(54.875mm,12.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(47mm,12.775mm) on Top Layer And Track (46.4mm,11.875mm)(47.6mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(47mm,10.975mm) on Top Layer And Track (46.4mm,11.875mm)(47.6mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(49.375mm,11.55mm) on Top Layer And Track (48.775mm,10.65mm)(49.975mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(49.375mm,9.75mm) on Top Layer And Track (48.775mm,10.65mm)(49.975mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(51.75mm,10.8mm) on Top Layer And Track (51.15mm,9.9mm)(52.35mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(51.75mm,9mm) on Top Layer And Track (51.15mm,9.9mm)(52.35mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(3.1mm,46.74mm) on Top Layer And Track (4mm,46.14mm)(4mm,47.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(176.443mm,63.442mm) on Top Layer And Track (175.843mm,64.342mm)(177.043mm,64.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(176.443mm,65.242mm) on Top Layer And Track (175.843mm,64.342mm)(177.043mm,64.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(4.9mm,46.74mm) on Top Layer And Track (4mm,46.14mm)(4mm,47.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(176.443mm,26.243mm) on Top Layer And Track (175.843mm,27.143mm)(177.043mm,27.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(176.443mm,28.043mm) on Top Layer And Track (175.843mm,27.143mm)(177.043mm,27.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(172.943mm,68.071mm) on Top Layer And Track (172.343mm,68.971mm)(173.543mm,68.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(172.943mm,69.871mm) on Top Layer And Track (172.343mm,68.971mm)(173.543mm,68.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(173.043mm,30.872mm) on Top Layer And Track (172.443mm,31.772mm)(173.643mm,31.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(173.043mm,32.672mm) on Top Layer And Track (172.443mm,31.772mm)(173.643mm,31.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(157.889mm,65.542mm) on Top Layer And Track (157.289mm,64.642mm)(158.489mm,64.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(157.889mm,63.742mm) on Top Layer And Track (157.289mm,64.642mm)(158.489mm,64.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(158.489mm,28.343mm) on Top Layer And Track (157.889mm,27.443mm)(159.089mm,27.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(158.489mm,26.543mm) on Top Layer And Track (157.889mm,27.443mm)(159.089mm,27.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(176.443mm,67.742mm) on Top Layer And Track (175.843mm,68.642mm)(177.043mm,68.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(176.443mm,69.542mm) on Top Layer And Track (175.843mm,68.642mm)(177.043mm,68.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(176.443mm,30.872mm) on Top Layer And Track (175.843mm,31.772mm)(177.043mm,31.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(176.443mm,32.672mm) on Top Layer And Track (175.843mm,31.772mm)(177.043mm,31.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-1(137.77mm,23.1mm) on Top Layer And Track (137.17mm,24mm)(138.37mm,24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-2(137.77mm,24.9mm) on Top Layer And Track (137.17mm,24mm)(138.37mm,24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-1(137.77mm,60.21mm) on Top Layer And Track (137.17mm,61.11mm)(138.37mm,61.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-2(137.77mm,62.01mm) on Top Layer And Track (137.17mm,61.11mm)(138.37mm,61.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(37.775mm,65.275mm) on Top Layer And Track (38.675mm,64.675mm)(38.675mm,65.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-1(87.1mm,86.2mm) on Top Layer And Track (88mm,85.6mm)(88mm,86.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-2(88.9mm,86.2mm) on Top Layer And Track (88mm,85.6mm)(88mm,86.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(39.575mm,65.275mm) on Top Layer And Track (38.675mm,64.675mm)(38.675mm,65.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R52-1(87.1mm,82.99mm) on Top Layer And Text "R52" (85.469mm,80.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-1(87.1mm,82.99mm) on Top Layer And Track (88mm,82.39mm)(88mm,83.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R52-2(88.9mm,82.99mm) on Top Layer And Text "R52" (85.469mm,80.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-2(88.9mm,82.99mm) on Top Layer And Track (88mm,82.39mm)(88mm,83.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(3.1mm,42.49mm) on Top Layer And Track (4mm,41.89mm)(4mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(4.9mm,42.49mm) on Top Layer And Track (4mm,41.89mm)(4mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(50.454mm,61.9mm) on Top Layer And Track (49.554mm,61.3mm)(49.554mm,62.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(48.654mm,61.9mm) on Top Layer And Track (49.554mm,61.3mm)(49.554mm,62.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(3.1mm,38.24mm) on Top Layer And Track (4mm,37.64mm)(4mm,38.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(4.9mm,38.24mm) on Top Layer And Track (4mm,37.64mm)(4mm,38.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :390

Processing Rule : Silk to Silk (Clearance=0.1mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Arc (47.26mm,134.69mm) on Top Overlay And Text "C16" (48.598mm,137.844mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L2" (33.79mm,149.378mm) on Top Overlay And Track (20.91mm,150.94mm)(34.81mm,150.94mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L2" (33.79mm,149.378mm) on Top Overlay And Track (34.81mm,100.94mm)(34.81mm,150.94mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R23" (20.498mm,118.286mm) on Top Overlay And Track (20.91mm,100.94mm)(20.91mm,150.94mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R24" (19.598mm,136.686mm) on Top Overlay And Track (20.91mm,100.94mm)(20.91mm,150.94mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R32" (104.769mm,143.738mm) on Top Overlay And Track (106.27mm,99.86mm)(106.27mm,149.86mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
   Violation between Height Constraint: Small Component C70-UFW1V472MHD (192mm,122mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C71-UFW1V472MHD (152mm,100mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C76-UFW1V472MHD (172mm,122mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C86-UFW1V472MHD (192mm,100mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C87-UFW1V472MHD (172mm,100mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component H1-ATS-TI1OP-521-C1-R1 (27.86mm,105.94mm) on Top Layer Actual Height = 28.1mm
   Violation between Height Constraint: Small Component H2-ATS-TI1OP-521-C1-R1 (99.32mm,104.86mm) on Top Layer Actual Height = 28.1mm
Rule Violations :7


Violations Detected : 542
Waived Violations : 0
Time Elapsed        : 00:00:02