Model {
  Name			  "tut1"
  Version		  8.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.17"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-1.0, 25.0, 1442.0, 879.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[8]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1404.0, 706.0]
	ZoomFactor		[1.0]
	Offset			[0.0, 0.0]
      }
    }
  }
  Created		  "Fri Aug 14 10:23:18 2009"
  Creator		  "user"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "paulp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Aug 20 12:16:57 2013"
  RTWModifiedTimeStamp	  298901528
  ModelVersionFormat	  "1.%<AutoIncrement:17>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "tut1"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "tut1"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		14
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 920, 197, 1800, 827 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    18
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "tut1"
    Location		    [-1, 25, 1441, 904]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "30"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [14, 14, 65, 64]
      ZOrder		      -1
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./tut1/sysgen"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      block_version	      "10.1.3"
      sg_icon_stat	      "51,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\n\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [730, 671, 790, 729]
      ZOrder		      -2
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Addition"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "0"
      precision		      "User Defined"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Saturate"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      use_rpm		      "on"
      has_advanced_control    "0"
      sggui_pos		      "856,125,348,342"
      block_type	      "addsub"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 "
      "37.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 3"
      "7.88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
      "a + b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "3"
      Position		      [490, 470, 520, 500]
      ZOrder		      -3
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "4"
      Ports		      [1]
      Position		      [945, 454, 975, 486]
      ZOrder		      -4
      Floating		      off
      Location		      [188, 390, 512, 629]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      ShowLegends	      off
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "5"
      Ports		      [1]
      Position		      [940, 684, 970, 716]
      ZOrder		      -5
      Floating		      off
      Location		      [188, 390, 512, 629]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      ShowLegends	      off
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [555, 180, 615, 210]
      ZOrder		      -6
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Upper Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,460,380"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 "
      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 1"
      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1"
      " ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
      "_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "7"
      Position		      [765, 185, 785, 205]
      ZOrder		      -7
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      "8"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [95, 19, 141, 62]
      ZOrder		      -8
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.499"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      hw_sys		      "ROACH:sx95t"
      clk_src		      "sys_clk"
      ROACH_clk_src	      "sys_clk"
      ROACH2_clk_src	      "adc0_clk"
      clk_rate		      "100"
      sample_period	      "1"
      synthesis_tool	      "XST"
    }
    Block {
      BlockType		      SubSystem
      Name		      "a"
      SID		      "9"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [545, 649, 645, 681]
      ZOrder		      -9
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.499"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		19
	$ClassName		"Simulink.Mask"
	Initialization		"swreg_init(gcb);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  8
	  Object {
	    $ObjectID		    20
	    Type		    "edit"
	    Name		    "numios"
	    Prompt		    "Num I/Os"
	    Value		    "1"
	    Callback		    "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {"
	    "'off'};\nelse\na(4) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "name1"
	    Prompt		    "Name"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "bitwidth1"
	    Prompt		    "Bitwidth"
	    Value		    "32"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      Cell		      "Boolean"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type1"
	    Prompt		    "Type"
	    Value		    "Unsigned"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith_type1'), 'Boolean'),\nset_para"
	    "m(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8) = {'off'};\nelse\na(6) = {'on'}"
	    ";\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "edit"
	    Name		    "bin_pt1"
	    Prompt		    "Binary pt"
	    Value		    "0"
	    TabName		    "IO1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"a"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"36"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_reg"
	  SID			  "9:9"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "9:31"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "9:36"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  30
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "9:35"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tut1_a_user_data_out"
	  SID			  "9:30"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "9:15"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  9
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "tut1_a_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_reg"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "tut1_a_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "a_sim"
      SID		      "10"
      Position		      [490, 650, 520, 680]
      ZOrder		      -10
      Value		      "10"
    }
    Block {
      BlockType		      SubSystem
      Name		      "b"
      SID		      "11"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [545, 719, 645, 751]
      ZOrder		      -11
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.499"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		28
	$ClassName		"Simulink.Mask"
	Initialization		"swreg_init(gcb);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  8
	  Object {
	    $ObjectID		    29
	    Type		    "edit"
	    Name		    "numios"
	    Prompt		    "Num I/Os"
	    Value		    "1"
	    Callback		    "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    30
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {"
	    "'off'};\nelse\na(4) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "name1"
	    Prompt		    "Name"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "bitwidth1"
	    Prompt		    "Bitwidth"
	    Value		    "32"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      Cell		      "Boolean"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type1"
	    Prompt		    "Type"
	    Value		    "Unsigned"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith_type1'), 'Boolean'),\nset_para"
	    "m(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8) = {'off'};\nelse\na(6) = {'on'}"
	    ";\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    36
	    Type		    "edit"
	    Name		    "bin_pt1"
	    Prompt		    "Binary pt"
	    Value		    "0"
	    TabName		    "IO1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"b"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"36"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_reg"
	  SID			  "11:9"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "11:31"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "11:36"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  30
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "11:35"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tut1_b_user_data_out"
	  SID			  "11:30"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "11:15"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  9
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "tut1_b_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_reg"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "tut1_b_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "b_sim"
      SID		      "12"
      Position		      [490, 720, 520, 750]
      ZOrder		      -12
      Value		      "20"
    }
    Block {
      BlockType		      Reference
      Name		      "counter"
      SID		      "13"
      Ports		      [2, 1]
      Position		      [730, 440, 790, 500]
      ZOrder		      -13
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      on
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,618"
      block_type	      "counter"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 "
      "38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 3"
      "8.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\"
      "bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "counter_ctrl"
      SID		      "14"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [545, 469, 645, 501]
      ZOrder		      -14
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.499"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		37
	$ClassName		"Simulink.Mask"
	Initialization		"swreg_init(gcb);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  8
	  Object {
	    $ObjectID		    38
	    Type		    "edit"
	    Name		    "numios"
	    Prompt		    "Num I/Os"
	    Value		    "1"
	    Callback		    "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    39
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "From Processor"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {"
	    "'off'};\nelse\na(4) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    40
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    41
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    42
	    Type		    "edit"
	    Name		    "name1"
	    Prompt		    "Name"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    43
	    Type		    "edit"
	    Name		    "bitwidth1"
	    Prompt		    "Bitwidth"
	    Value		    "32"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    44
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      Cell		      "Boolean"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type1"
	    Prompt		    "Type"
	    Value		    "Unsigned"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith_type1'), 'Boolean'),\nset_para"
	    "m(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8) = {'off'};\nelse\na(6) = {'on'}"
	    ";\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    45
	    Type		    "edit"
	    Name		    "bin_pt1"
	    Prompt		    "Binary pt"
	    Value		    "0"
	    TabName		    "IO1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"counter_ctrl"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"36"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "sim_reg"
	  SID			  "14:9"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "14:31"
	  Ports			  [1, 1]
	  Position		  [1000, 100, 1050, 120]
	  ZOrder		  25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "14:36"
	  Ports			  [1, 1]
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  30
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reg"
	  SID			  "14:35"
	  Ports			  [1, 1]
	  Position		  [1100, 100, 1150, 120]
	  ZOrder		  29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tut1_counter_ctrl_user_data_out"
	  SID			  "14:30"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "in_reg"
	  SID			  "14:15"
	  Position		  [1500, 100, 1550, 120]
	  ZOrder		  9
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "tut1_counter_ctrl_user_data_out"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_reg"
	  SrcPort		  1
	  Points		  [135, 0; 0, -15; 595, 0]
	  DstBlock		  "tut1_counter_ctrl_user_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "slice_reg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "in_reg"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "counter_led"
      SID		      "15"
      Ports		      [0, 1]
      Position		      [470, 165, 530, 225]
      ZOrder		      -15
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "27"
      bin_pt		      "0"
      load_pin		      off
      rst		      off
      en		      off
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,618"
      block_type	      "counter"
      block_version	      "10.1.3"
      sg_icon_stat	      "60,60,0,1,white,blue,0,7ac47ef5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 "
      "38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 3"
      "8.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1"
      " ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
      "disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "counter_value"
      SID		      "16"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [820, 453, 920, 487]
      ZOrder		      -16
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.499"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		46
	$ClassName		"Simulink.Mask"
	Initialization		"swreg_init(gcb);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  8
	  Object {
	    $ObjectID		    47
	    Type		    "edit"
	    Name		    "numios"
	    Prompt		    "Num I/Os"
	    Value		    "1"
	    Callback		    "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    48
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "To Processor"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {"
	    "'off'};\nelse\na(4) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    49
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    50
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    Enabled		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    51
	    Type		    "edit"
	    Name		    "name1"
	    Prompt		    "Name"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    52
	    Type		    "edit"
	    Name		    "bitwidth1"
	    Prompt		    "Bitwidth"
	    Value		    "32"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    53
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      Cell		      "Boolean"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type1"
	    Prompt		    "Type"
	    Value		    "Unsigned"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith_type1'), 'Boolean'),\nset_para"
	    "m(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8) = {'off'};\nelse\na(6) = {'on'}"
	    ";\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    54
	    Type		    "edit"
	    Name		    "bin_pt1"
	    Prompt		    "Binary pt"
	    Value		    "0"
	    TabName		    "IO1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"counter_value"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"22"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "out_reg"
	  SID			  "16:1"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast_gw"
	  SID			  "16:20"
	  Ports			  [1, 1]
	  Position		  [700, 100, 750, 120]
	  ZOrder		  14
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "16:19"
	  Ports			  [1, 1]
	  Position		  [600, 100, 650, 120]
	  ZOrder		  13
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "16:22"
	  Ports			  [1, 1]
	  Position		  [300, 100, 350, 120]
	  ZOrder		  16
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tut1_counter_value_user_data_in"
	  SID			  "16:21"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  15
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  SID			  "16:6"
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "cast_gw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast_gw"
	  SrcPort		  1
	  DstBlock		  "tut1_counter_value_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tut1_counter_value_user_data_in"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "out_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "gpio"
      SID		      "17"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [640, 180, 740, 210]
      ZOrder		      -17
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.499"
      LinkData {
	BlockName		"convert"
	DialogParameters {
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\n"
	  "patch([9 6 11 6 9 14 15 16 22 18 14 11 16 11 14 18 22 16 15 14 9 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 "
	  "3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	BlockName		"tut1_gpio_gateway"
	DialogParameters {
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('outpu"
	  "t',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
      }
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      io_group		      "ROACH:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "0"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_en"
      SID		      "18"
      Ports		      [1, 1]
      Position		      [680, 479, 705, 491]
      ZOrder		      -18
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,460,380"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "25,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 12 12 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 12 12 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[7."
      "11 7.11 8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[6.11 6.11 7.11 7.1"
      "1 6.11 ],[0.931 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\n"
      "patch([10.775 14.22 13.22 12.22 11.22 9.775 10.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ])"
      ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
      "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_rst"
      SID		      "19"
      Ports		      [1, 1]
      Position		      [680, 449, 705, 461]
      ZOrder		      -19
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,460,380"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "25,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 12 12 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 12 12 0 ]);\npatch([9.775 11.22 12.22 13.22 14.22 12.22 10.775 9.775 ],[7."
      "11 7.11 8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([10.775 12.22 11.22 9.775 10.775 ],[6.11 6.11 7.11 7.1"
      "1 6.11 ],[0.931 0.946 0.973 ]);\npatch([9.775 11.22 12.22 10.775 9.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\n"
      "patch([10.775 14.22 13.22 12.22 11.22 9.775 10.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ])"
      ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
      "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sum_a_b"
      SID		      "20"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [815, 683, 915, 717]
      ZOrder		      -20
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/software register"
      LibraryVersion	      "*1.499"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		55
	$ClassName		"Simulink.Mask"
	Initialization		"swreg_init(gcb);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  8
	  Object {
	    $ObjectID		    56
	    Type		    "edit"
	    Name		    "numios"
	    Prompt		    "Num I/Os"
	    Value		    "1"
	    Callback		    "t = timer('StartDelay', 0.1); t.TimerFcn = {@swreg_cb, gcb}; start(t);"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    57
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "To Processor"
	      Cell		      "From Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "To Processor"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'io_dir'), 'To Processor'),\na(4) = {"
	    "'off'};\nelse\na(4) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    58
	    Type		    "edit"
	    Name		    "io_delay"
	    Prompt		    "I/O delay"
	    Value		    "0"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    59
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    Enabled		    "off"
	    TabName		    "Setup"
	  }
	  Object {
	    $ObjectID		    60
	    Type		    "edit"
	    Name		    "name1"
	    Prompt		    "Name"
	    Value		    "reg"
	    Evaluate		    "off"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    61
	    Type		    "edit"
	    Name		    "bitwidth1"
	    Prompt		    "Bitwidth"
	    Value		    "32"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    62
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      Cell		      "Boolean"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type1"
	    Prompt		    "Type"
	    Value		    "Unsigned"
	    Callback		    "a = get_param(gcb, 'MaskEnables');\nif strcmp(get_param(gcb, 'arith_type1'), 'Boolean'),\nset_para"
	    "m(gcb, 'bitwidth1', '1');\nset_param(gcb, 'bin_pt1', '0');\na(6) = {'off'};\na(8) = {'off'};\nelse\na(6) = {'on'}"
	    ";\na(8) = {'on'};\nend\nset_param(gcb, 'MaskEnables', a);\n"
	    TabName		    "IO1"
	  }
	  Object {
	    $ObjectID		    63
	    Type		    "edit"
	    Name		    "bin_pt1"
	    Prompt		    "Binary pt"
	    Value		    "0"
	    TabName		    "IO1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"sum_a_b"
	Location		[12, 45, 1980, 1455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"22"
	SIDPrevWatermark	"6"
	Block {
	  BlockType		  Inport
	  Name			  "out_reg"
	  SID			  "20:1"
	  Position		  [100, 100, 150, 120]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast_gw"
	  SID			  "20:20"
	  Ports			  [1, 1]
	  Position		  [700, 100, 750, 120]
	  ZOrder		  14
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "io_delay"
	  SID			  "20:19"
	  Ports			  [1, 1]
	  Position		  [600, 100, 650, 120]
	  ZOrder		  13
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-0}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  SID			  "20:22"
	  Ports			  [1, 1]
	  Position		  [300, 100, 350, 120]
	  ZOrder		  16
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "50,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tut1_sum_a_b_user_data_in"
	  SID			  "20:21"
	  Ports			  [1, 1]
	  Position		  [900, 100, 950, 120]
	  ZOrder		  15
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  SID			  "20:6"
	  Position		  [1300, 100, 1350, 120]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "io_delay"
	  SrcPort		  1
	  DstBlock		  "cast_gw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast_gw"
	  SrcPort		  1
	  DstBlock		  "tut1_sum_a_b_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tut1_sum_a_b_user_data_in"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "out_reg"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  DstBlock		  "io_delay"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "counter_ctrl"
      DstPort		      1
    }
    Line {
      SrcBlock		      "counter_ctrl"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"slice_en"
	DstPort			1
      }
      Branch {
	Points			[0, -30]
	DstBlock		"slice_rst"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "slice_rst"
      SrcPort		      1
      DstBlock		      "counter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_en"
      SrcPort		      1
      DstBlock		      "counter"
      DstPort		      2
    }
    Line {
      SrcBlock		      "counter"
      SrcPort		      1
      DstBlock		      "counter_value"
      DstPort		      1
    }
    Line {
      SrcBlock		      "counter_value"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "counter_led"
      SrcPort		      1
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "gpio"
      DstPort		      1
    }
    Line {
      SrcBlock		      "gpio"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "a_sim"
      SrcPort		      1
      DstBlock		      "a"
      DstPort		      1
    }
    Line {
      SrcBlock		      "b_sim"
      SrcPort		      1
      DstBlock		      "b"
      DstPort		      1
    }
    Line {
      SrcBlock		      "a"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "AddSub"
      DstPort		      1
    }
    Line {
      SrcBlock		      "b"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "AddSub"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sum_a_b"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "AddSub"
      SrcPort		      1
      DstBlock		      "sum_a_b"
      DstPort		      1
    }
    Annotation {
      SID		      "21"
      Name		      "1) Add a System generator block from the Xilinx library. Do not configure it, add an \"XSG core con"
      "fig\" to do this for you.\n2) Add XSG core config block from the BEE_XPS library. Set it for ROACH: SX95t with s"
      "ysclk. sys_clk is an onboard 100MHz crystal. Other options include:\n* sys_clk2x: sysclock x2 = 200MHz using onb"
      "oard 100MHz crystal and DCM on FPGA.\n* arb_clk: Arbitrary clock using 100MHz onboard crystal with DCM on FPGA t"
      "o produce any frequency (rounded to nearest available integer n/m in accordance with DCM abilities).\n* aux_clk "
      "(usr_clk on older platforms): SMA input to board. PLL'd versions of these clocks are also available.\n* adcX_clk"
      ": For use in conjuction with ADC boards, clock the FPGA off the ADC. For iADC and KATADC, this is 1/4 of samplin"
      "g rate (ADCs demux internally). You need to use one of these clocks if you are using an ADC."
      Position		      [177, 54]
      HorizontalAlignment     "left"
    }
    Annotation {
      SID		      "22"
      Name		      "To demonstrate the use of software registers and control of the FPGA through the PPC:\n\nAdd a soft"
      "ware register (from the BEE_XPS library).\nSet it to \"from PPC\" to use as an input to the FPGA fabric.\nAvoid "
      "using spaces, slashes and other funny characters in the names, \nas these names are mapped to filenames in the P"
      "PC \n(spaces automatically get remapped to underscores anyway).\n\nWe provide a means of simulating this registe"
      "r's value using the \"sim_in\" line. \nFor now, set to constant one using Simulink-type constant (Simulink -> so"
      "urces -> constant).\n\nAdd a second register for the counter output to \"To PPC\". Give it a useful name."
      Position		      [22, 474]
      HorizontalAlignment     "left"
    }
    Annotation {
      SID		      "23"
      Name		      "Add a counter: \"Xilinx Blockset -> Basic Elements -> Counter\"\nSet it to be 32 bits (the size of "
      "a software register).\nInclude an enable and reset ports so we can start/stop and reset it from software."
      Position		      [773, 551]
    }
    Annotation {
      SID		      "24"
      Name		      "To prevent warnings about unconnected outputs,\nterminate all unused outputs using a Terminator: \n"
      "\"simulink -> sinks -> terminator\""
      Position		      [933, 206]
    }
    Annotation {
      SID		      "25"
      Name		      "The control register is 32 bits wide.\nWe extract 1 bit to enable the counter (the lsb) \nand the s"
      "econd bit to reset the counter.\n\nSo writing 1 in here will make the counter run \nand writing a 2 in here will"
      " reset it back to zero. \n\nMake sure the output is set to \"boolean\" and\nthat you're slicing from the lsb end"
      "."
      Position		      [682, 374]
    }
    Annotation {
      SID		      "26"
      Name		      "To demonstrate simulation ability,\nadd a simulated oscillocope. \n\"Simulink -> Sinks -> Scope."
      Position		      [1074, 475]
    }
    Annotation {
      SID		      "27"
      Name		      "Note that all blocks from the \"Simulink\" library (usually white),\nwill not be compiled into hard"
      "ware. They are present for simulation only\nand expect continuous signals, not discreet.\n\nOnly Xilinx blocks ("
      "usually are blue with Xilinx logo) \nwill be compiled to hardware.\n\nFor this reason, you need to use \"gateway"
      "\" blocks whenever\nconnecting a Simulink scope or constant for simulations. \nSome of the CASPER blocks do this"
      " for you with \"sim_in\" \nand \"sim_out\", like the software registers."
      Position		      [1003, 693]
      HorizontalAlignment     "left"
    }
    Annotation {
      SID		      "28"
      Name		      "To demonstrate the basic use of hardware interfaces, \nwe will make an LED flash.\n\nWith the FPGA "
      "running at 100MHz, the most significant bit (msb) \nof a 27 bit counter will toggle every 0.745 seconds.\n\nAdd "
      "a counter (Xilinx Blockset -> Basic Elements -> Counter).\nSet it for free running, 27 bits, unsigned.\n\nAdd a "
      "slice block to select out the msb \n(Xilinx Blockset -> Basic Elements -> Slice).\nSet it for 1 bit wide with of"
      "fset from top bit at zero.\n\nAdd a GPIO block (BEE_XPS library -> gpio).\nSet it to use ROACH's LED bank as out"
      "put, \nGPIO bit index 0 (the first LED)."
      Position		      [186, 245]
    }
    Annotation {
      SID		      "29"
      Name		      "To demonstrate some simple mathematical operations, we will create an adder.\n\nAdd two more input "
      "registers. These will allow us to specify the two numbers to add.\nAdd another output register for the sum outpu"
      "t.\n\nAdd an adder/subtractor block: Xilinx Blockset -> Math -> AddSub.\nThe output register is 32 bits. If we a"
      "dd two 32 bit numbers, we will have 33 bits.\nThere are a number of ways of fixing this:\n *) limit the input bi"
      "twidth(s) with slice blocks\n *) limit the output bitwidth with slice blocks\n *) create a 32 bit adder.\nSince "
      "you have already seen slice blocks demonstrated, let's try to set the AddSub block to\nbe a 32 bit saturating ad"
      "der. On the second tab, set it for user-defined precision, unsigned 32 bits.\nUnder overflow, set it to saturate"
      ". Now if we add two very large numbers, it will simply return 2^32 -1."
      Position		      [27, 704]
      HorizontalAlignment     "left"
    }
    Annotation {
      SID		      "30"
      Name		      "To start the compile, type \"bee_xps\" on the Matlab command line and press \"RUN XPS\"."
      Position		      [248, 851]
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    *#0   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   #H&0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8   "
    " (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0        "
    " %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<"
    "F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @   "
    " $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B"
    "4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<V"
    "MS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %   "
    " \"     $    '     0         0    !P   $1E9F%U;'0 #@   # 5   &    \"     (         !0    @    !     0    $        "
    " !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    0 T   8    (     @         %    \"     $    !     0         %  0 "
    "'@    $   #  P  :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=             "
    "                      <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES"
    "7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8V"
    "M?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             "
    "=&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9     "
    "      :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9   "
    "            8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'"
    "9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9   "
    "                        :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='"
    "EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?"
    ";6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                  "
    "  8VQO8VM?;&]C                            #@   $@    &    \"     0         !0    @    !    $0    $         $    !$"
    "    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P   %9I"
    "<G1E>#4 #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !X8S5V<W@Y-70         #@   #  "
    "   &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    !          %    \"     "
    "$    &     0         0    !@   &9F,3$S-@  #@   #     &    \"     0         !0    @               $         $      "
    "    .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4 "
    "   (               !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T  "
    " !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    #0    $         $     T    N+W1U=#$O<WES9V"
    "5N    #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          "
    "%    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ Q"
    ",   #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !          % "
    "   \"                0         0          X    P    !@    @    $          4    (               !         !        "
    "  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %   "
    " \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    "
    "06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,"
    "     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (      "
    "         !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,  "
    "   8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0  "
    "  L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !"
    "     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   #$P+C$N,P  #@   %@"
    "    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-\"QR"
    ":6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y"
    "4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*"
    "%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 "
    "T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72Q;,\" P(#4P"
    "(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX"
    "@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0    @     "
    "          $         $          .    ,     8    (    !          %    \"                0         0          X    P "
    "   !@    @    $          4    (               !         !          #@   )@'   &    \"     (         !0    @    !  "
    "   0    $         !0 $ !H    !    [@$  &YG8U]C;VYF:6<                     <WEN=&AE<VES7VQA;F=U86=E          !S>6YT"
    ":&5S:7-?=&]O;                'AI;&EN>&9A;6EL>0                  <&%R=                             !S<&5E9         "
    "                   '1E<W1B96YC:                       <&%C:V%G90                        !D:7)E8W1O<GD             "
    "         '-Y<V-L:U]P97)I;V0                 8VQO8VM?=W)A<'!E<@                !D8VU?:6YP=71?8VQO8VM?<&5R:6]D     &"
    "-E7V-L<@                          <')E<V5R=F5?:&EE<F%R8VAY          !C;&]C:U]L;V,                      &-R96%T95]I"
    ";G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                      !S>6YT:%]F:6QE                     &EM<&Q?9FEL90        "
    "                 .    Z     8    (     @         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95]"
    "C;&]C:W=R87!P97( :6YC;'5D95]C9@                      #@   #@    &    \"     8         !0    @    !     0    $     "
    "    \"0    @           #P/PX    X    !@    @    &          4    (     0    $    !          D    (               . "
    "   ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          4    (  "
    "   0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !6:7)"
    "T97@U  X   !     !@    @    $          4    (     0    D    !         !     )    >&,U=G-X.35T          X    P    !"
    "@    @    $          4    (     0    (    !         !   @ M,0  #@   #     &    \"     0         !0    @    !     P"
    "    $         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$S-@  #@ "
    "  $     &    \"     0         !0    @    !    #0    $         $     T    N+W1U=#$O<WES9V5N    #@   #     &    \"  "
    "   0         !0    @    !     @    $         $  \" #$P   .    0     8    (    !          %    \"     $    -     0 "
    "        0    #0   $-L;V-K($5N86)L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P"
    "  X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@    "
    "     %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    !    !@   "
    " $         $     8   !D-VAA8VL   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@"
    "    &    \"     0         !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@         .    0     8 "
    "   (    !          %    \"     $    -     0         0    #0   %A35\"!$969A=6QT<RH    .    0     8    (    !       "
    "   %    \"     $    -     0         0    #0   $E312!$969A=6QT<RH    .    Z!D   8    (     @         %    \"     $ "
    "   !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@   %@$   &    \"     (         !0    @  "
    "  !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]"
    "D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:"
    "U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X   \"X "
    "0  !@    @    \"          4    (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   +@    &  "
    "  \"     $         !0    @    !     @    $         #@   $     &    \"     0         !0    @    !    \"P    $      "
    "   $     L   !(1$P@3F5T;&ES=       #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !.1"
    "T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0      "
    "   !0    @    !    !P    $         $     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    !   "
    "      !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    "
    "!@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %"
    "P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !          %    \"     $    8     0"
    "         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !       "
    "  !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !$969A=6QT  X    P%0  !@  "
    "  @    \"          4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E=#( #@   $ -   &    \"   "
    "  (         !0    @    !     0    $         !0 $ !X    !    P ,  &EN9F]E9&ET                             'AI;&EN>&"
    "9A;6EL>0                       '!A<G0                                  '-P965D                                 '!A"
    "8VMA9V4                              '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                  "
    "   &-L;V-K7W=R87!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(                      &1I<F5C=&]R>0                  "
    "         '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0       "
    "               &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A"
    "9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97"
    ")A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E"
    "8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '"
    "-G9W5I7W!O<P                           &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                 "
    "     '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',       "
    "           '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P                            X   !(    !@    @    $"
    "          4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0      "
    "   !0    @    !    !P    $         $     <   !6:7)T97@U  X   !     !@    @    $          4    (     0    D    !   "
    "      !     )    >&,U=G-X.35T          X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #"
    "@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q,S8   X    P    !@    @    $      "
    "    4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  "
    "# %A35  .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $        "
    "  4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X   !     !@    @    $          4    (     0    "
    "T    !         !     -    +B]T=70Q+W-Y<V=E;@    X    P    !@    @    $          4    (               !         !  "
    "        #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !        "
    "  %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (     0    ,    !         !   "
    "P Q,#  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !         "
    " %    \"                0         0          X    P    !@    @    $          4    (               !         !     "
    "     #@   #     &    \"     0         !0    @               $         $          .    2     8    (    !          %"
    "    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    ("
    "               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ . "
    "   ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (  "
    "   0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    "
    "(    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #@    &    \"     0         !0    @    "
    "!    !@    $         $     8    Q,\"XQ+C,   X   !8    !@    @    $          4    (     0   \",    !         !     "
    "C    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L<FEG:'0       X   #  0  !@    @    $          4    (     0   (X!   ! "
    "        !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S @,\" "
    "U,\" U,\"!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$W(#(U(#,V(#0W"
    "(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N,B P+"
    "C(U72D[\"G!L;W0H6S @-3$@-3$@,\" P(%TL6S @,\" U,\" U,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC"
    "<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH"
    "   X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0  "
    "  @               $         $          .    ,     8    (    !          %    \"                0         0         "
    " X   \"8!P  !@    @    \"          4    (     0    $    !          4 !  :     0   .X!  !N9V-?8V]N9FEG             "
    "        '-Y;G1H97-I<U]L86YG=6%G90          <WEN=&AE<VES7W1O;VP               !X:6QI;GAF86UI;'D                  '!"
    "A<G0                             <W!E960                           !T97-T8F5N8V@                      '!A8VMA9V4  "
    "                       9&ER96-T;W)Y                      !S>7-C;&M?<&5R:6]D                 &-L;V-K7W=R87!P97(    "
    "             9&-M7VEN<'5T7V-L;V-K7W!E<FEO9     !C95]C;'(                          '!R97-E<G9E7VAI97)A<F-H>0       "
    "   8VQO8VM?;&]C                      !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT '!R;VI?='EP90                      <WEN=&A"
    "?9FEL90                    !I;7!L7V9I;&4                         #@   .@    &    \"     (         !0    @    !    "
    " 0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@"
    "    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \""
    "     $    !     0         )    \"               #@   #     &    \"     0         !0    @    !    !     $         $"
    "  $ %9(1$P.    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    X    !@    @    $      "
    "    4    (     0    <    !         !     '    =FER=&5X-0 .    0     8    (    !          %    \"     $    )     0 "
    "        0    \"0   'AC-79S>#DU=          .    ,     8    (    !          %    \"     $    \"     0         0  ( +3"
    "$   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0 "
    "   @    !    !@    $         $     8   !F9C$Q,S8   X   !     !@    @    $          4    (     0    T    !         "
    "!     -    +B]T=70Q+W-Y<V=E;@    X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   $ "
    "    &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    \"     0"
    "         !0    @    !     P    $         $  # #$P,  .    .     8    (    !@         %    \"     $    !     0      "
    "   )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X"
    "    X    !@    @    $          4    (     0    8    !         !     &    9#=H86-K   .    ,     8    (    !        "
    "  %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !    "
    " 1    4')O:F5C=\"!.879I9V%T;W(         #@   $     &    \"     0         !0    @    !    #0    $         $     T   "
    "!84U0@1&5F875L=',J    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',"
    "J    "
  }
}
