<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L28'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- PPCInstructionSelector.cpp --------------------------------*- C++ -*-==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the targeting of the InstructionSelector class for</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PowerPC.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPC.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCRegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/InstructionSelector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineConstantPool.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsPowerPC.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define DEBUG_TYPE <span class='red'>&quot;ppc-gisel&quot;</span></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GLOBALISEL_PREDICATE_BITSET</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenGlobalISel.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GLOBALISEL_PREDICATE_BITSET</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class PPCInstructionSelector : public InstructionSelector {</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPCInstructionSelector(const PPCTargetMachine &amp;TM, const PPCSubtarget &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         const PPCRegisterBankInfo &amp;RBI);</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool select(MachineInstr &amp;I) override;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  static const char *getName() <span class='red'>{ return </span><span class='red'>DEBUG_TYPE</span><span class='red'>; }</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define DEBUG_TYPE <span class='red'>&quot;ppc-gisel&quot;</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// tblgen generated &apos;select&apos; implementation that is used as the initial</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// selector for the patterns that do not require complex C++.</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectImpl(MachineInstr &amp;I, CodeGenCoverage &amp;CoverageInfo) const;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectFPToInt(MachineInstr &amp;I, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  MachineRegisterInfo &amp;MRI) const;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectIntToFP(MachineInstr &amp;I, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  MachineRegisterInfo &amp;MRI) const;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectZExt(MachineInstr &amp;I, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  MachineRegisterInfo &amp;MRI) const;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectConstantPool(MachineInstr &amp;I, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineRegisterInfo &amp;MRI) const;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;bool&gt; selectI64ImmDirect(MachineInstr &amp;I,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         uint64_t Imm) const;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool selectI64Imm(MachineInstr &amp;I, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    MachineRegisterInfo &amp;MRI) const;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const PPCTargetMachine &amp;TM;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const PPCSubtarget &amp;STI;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const PPCInstrInfo &amp;TII;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const PPCRegisterInfo &amp;TRI;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const PPCRegisterBankInfo &amp;RBI;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GLOBALISEL_PREDICATES_DECL</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenGlobalISel.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GLOBALISEL_PREDICATES_DECL</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GLOBALISEL_TEMPORARIES_DECL</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenGlobalISel.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GLOBALISEL_TEMPORARIES_DECL</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GLOBALISEL_IMPL</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenGlobalISel.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GLOBALISEL_IMPL</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCInstructionSelector::PPCInstructionSelector(const PPCTargetMachine &amp;TM,</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const PPCSubtarget &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const PPCRegisterBankInfo &amp;RBI)</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>    : TM(TM), STI(STI), TII(*STI.getInstrInfo()), TRI(*STI.getRegisterInfo()),</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>      RBI(RBI),</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GLOBALISEL_PREDICATES_INIT</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>#include <span class='cyan'>&quot;PPCGenGlobalISel.inc&quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L33133' href='#L33133'><pre>33133</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>AvailableModuleFeatures(computeAvailableModuleFeatures(&amp;STI)),</pre></td></tr><tr><td class='line-number'><a name='L33134' href='#L33134'><pre>33134</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>AvailableFunctionFeatures()</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GLOBALISEL_PREDICATES_INIT</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GLOBALISEL_TEMPORARIES_INIT</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>#include <span class='cyan'>&quot;PPCGenGlobalISel.inc&quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>, State(0),</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>ExecInfo(TypeObjects, NumTypeObjects, FeatureBitsets, ComplexPredicateFns, CustomRenderers)</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GLOBALISEL_TEMPORARIES_INIT</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>static const TargetRegisterClass *getRegClass(LLT Ty, const RegisterBank *RB) {</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>  if (RB-&gt;getID() == PPC::GPRRegBankID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>177</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    if (Ty.getSizeInBits() == 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      return &amp;PPC::G8RCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (Ty.getSizeInBits() &lt;= 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return &amp;PPC::GPRCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>  if (RB-&gt;getID() == PPC::FPRRegBankID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    if (Ty.getSizeInBits() == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      return &amp;PPC::F4RCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    if (Ty.getSizeInBits() == 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      return &amp;PPC::F8RCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  if (RB-&gt;getID() == PPC::VECRegBankID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    if (Ty.getSizeInBits() == 128)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>      return &amp;PPC::VSRCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>RB-&gt;getID() == PPC::CRRegBankID</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Ty.getSizeInBits() == 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return &amp;PPC::CRBITRCRegClass</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>Ty.getSizeInBits() == 4</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return &amp;PPC::CRRCRegClass</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown RegBank!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool selectCopy(MachineInstr &amp;I, const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>                       const RegisterBankInfo &amp;RBI) {</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  Register DstReg = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  if (DstReg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>257</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  const RegisterBank *DstRegBank = RBI.getRegBank(DstReg, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  const TargetRegisterClass *DstRC =</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>      getRegClass(MRI.getType(DstReg), DstRegBank);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No need to constrain SrcReg. It will get constrained when we hit another of</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // its use or its defs.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copies do not have constraints.</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  if (!RBI.constrainGenericRegister(DstReg, *DstRC, MRI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>257</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode())</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                      &lt;&lt; &quot; operand\n&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static unsigned selectLoadStoreOp(unsigned GenericOpc, unsigned RegBankID,</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                                  unsigned OpSize) {</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  const bool IsStore = GenericOpc == TargetOpcode::G_STORE;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  switch (RegBankID) {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case PPC::GPRRegBankID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    switch (OpSize) {</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return IsStore ? <div class='tooltip'>PPC::STW<span class='tooltip-content'>1</span></div> : <div class='tooltip'>PPC::LWZ<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return IsStore ? <div class='tooltip'>PPC::STD<span class='tooltip-content'>6</span></div> : <div class='tooltip'>PPC::LD<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Unexpected size!&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case PPC::FPRRegBankID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    switch (OpSize) {</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return IsStore ? <div class='tooltip'>PPC::STFS<span class='tooltip-content'>1</span></div> : <div class='tooltip'>PPC::LFS<span class='tooltip-content'>4</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return IsStore ? <div class='tooltip'>PPC::STFD<span class='tooltip-content'>4</span></div> : <div class='tooltip'>PPC::LFD<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Unexpected size!&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Unexpected register bank!&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return GenericOpc</span>;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PPCInstructionSelector::selectIntToFP(MachineInstr &amp;I,</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  if (!STI.hasDirectMove() || !STI.isPPC64() || !STI.hasFPCVT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:49</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L187'><span>187:7</span></a></span>) to (<span class='line-number'><a href='#L187'><span>187:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (187:7)
     Condition C2 --> (187:31)
     Condition C3 --> (187:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  const DebugLoc &amp;DbgLoc = I.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  const Register DstReg = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  const Register SrcReg = I.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  Register MoveReg = MRI.createVirtualRegister(&amp;PPC::VSFRCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For now, only handle the case for 64 bit integer.</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  BuildMI(MBB, I, DbgLoc, TII.get(PPC::MTVSRD), MoveReg).addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  bool IsSingle = MRI.getType(DstReg).getSizeInBits() == 32;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  bool IsSigned = I.getOpcode() == TargetOpcode::G_SITOFP;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  unsigned ConvOp = IsSingle ? <div class='tooltip'>(<span class='tooltip-content'>4</span></div><div class='tooltip'>IsSigned<span class='tooltip-content'>4</span></div> ? <div class='tooltip'>PPC::XSCVSXDSP<span class='tooltip-content'>2</span></div> : <div class='tooltip'>PPC::XSCVUXDSP<span class='tooltip-content'>2</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L201' href='#L201'><span>201:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L201' href='#L201'><span>201:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                             : <div class='tooltip'>(<span class='tooltip-content'>6</span></div><div class='tooltip'>IsSigned<span class='tooltip-content'>6</span></div> ? <div class='tooltip'>PPC::XSCVSXDDP<span class='tooltip-content'>3</span></div> : <div class='tooltip'>PPC::XSCVUXDDP<span class='tooltip-content'>3</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  MachineInstr *MI =</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      BuildMI(MBB, I, DbgLoc, TII.get(ConvOp), DstReg).addReg(MoveReg);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  I.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return constrainSelectedInstRegOperands(*MI, TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PPCInstructionSelector::selectFPToInt(MachineInstr &amp;I,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  if (!STI.hasDirectMove() || !STI.isPPC64() || !STI.hasFPCVT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:49</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L214'><span>214:7</span></a></span>) to (<span class='line-number'><a href='#L214'><span>214:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (214:7)
     Condition C2 --> (214:31)
     Condition C3 --> (214:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  const DebugLoc &amp;DbgLoc = I.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  const Register DstReg = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  const Register SrcReg = I.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  Register CopyReg = MRI.createVirtualRegister(&amp;PPC::VSFRCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  BuildMI(MBB, I, DbgLoc, TII.get(TargetOpcode::COPY), CopyReg).addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  Register ConvReg = MRI.createVirtualRegister(&amp;PPC::VSFRCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  bool IsSigned = I.getOpcode() == TargetOpcode::G_FPTOSI;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // single-precision is stored as double-precision on PPC in registers, so</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // always use double-precision convertions.</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  unsigned ConvOp = IsSigned ? <div class='tooltip'>PPC::XSCVDPSXDS<span class='tooltip-content'>5</span></div> : <div class='tooltip'>PPC::XSCVDPUXDS<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  BuildMI(MBB, I, DbgLoc, TII.get(ConvOp), ConvReg).addReg(CopyReg);</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  MachineInstr *MI =</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      BuildMI(MBB, I, DbgLoc, TII.get(PPC::MFVSRD), DstReg).addReg(ConvReg);</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  I.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return constrainSelectedInstRegOperands(*MI, TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PPCInstructionSelector::selectZExt(MachineInstr &amp;I, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                                        MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  const Register DstReg = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  const LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  const RegisterBank *DstRegBank = RBI.getRegBank(DstReg, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  const Register SrcReg = I.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  assert(DstTy.getSizeInBits() == 64 &amp;&amp; &quot;Unexpected dest size!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  assert(MRI.getType(SrcReg).getSizeInBits() == 32 &amp;&amp; &quot;Unexpected src size!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  Register ImpDefReg =</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MRI.createVirtualRegister(getRegClass(DstTy, DstRegBank));</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  BuildMI(MBB, I, I.getDebugLoc(), TII.get(TargetOpcode::IMPLICIT_DEF),</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          ImpDefReg);</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  Register NewDefReg =</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MRI.createVirtualRegister(getRegClass(DstTy, DstRegBank));</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  BuildMI(MBB, I, I.getDebugLoc(), TII.get(TargetOpcode::INSERT_SUBREG),</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          NewDefReg)</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addReg(ImpDefReg)</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addImm(PPC::sub_32);</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MachineInstr *MI =</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          .addReg(NewDefReg)</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          .addImm(32);</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  I.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return constrainSelectedInstRegOperands(*MI, TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For any 32 &lt; Num &lt; 64, check if the Imm contains at least Num consecutive</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// zeros and return the number of bits by the left of these consecutive zeros.</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>static uint32_t findContiguousZerosAtLeast(uint64_t Imm, unsigned Num) {</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  uint32_t HiTZ = llvm::countr_zero&lt;uint32_t&gt;(Hi_32(Imm));</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  uint32_t LoLZ = llvm::countl_zero&lt;uint32_t&gt;(Lo_32(Imm));</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  if ((HiTZ + LoLZ) &gt;= Num)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return (32 + HiTZ);</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Direct materialization of 64-bit constants by enumerated patterns.</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Similar to PPCISelDAGToDAG::selectI64ImmDirect().</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;bool&gt; PPCInstructionSelector::selectI64ImmDirect(MachineInstr &amp;I,</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                                                uint64_t Imm) const {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  unsigned TZ = llvm::countr_zero&lt;uint64_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  unsigned LZ = llvm::countl_zero&lt;uint64_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  unsigned TO = llvm::countr_one&lt;uint64_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  unsigned LO = llvm::countl_one&lt;uint64_t&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  uint32_t Hi32 = Hi_32(Imm);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  uint32_t Lo32 = Lo_32(Imm);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  uint32_t Shift = 0;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Following patterns use 1 instructions to materialize the Imm.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1-1) Patterns : {zeros}{15-bit valve}</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{15-bit valve}</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (isInt&lt;16&gt;(Imm))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LI8), Reg)</span></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .addImm(Imm)</span></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .constrainAllUses(TII, TRI, RBI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1-2) Patterns : {zeros}{15-bit valve}{16 zeros}</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{15-bit valve}{16 zeros}</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (TZ &gt; 15 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>11</span></div><div class='tooltip'>LZ &gt; 32<span class='tooltip-content'>11</span></div> || <div class='tooltip'>LO &gt; 32<span class='tooltip-content'>11</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L310'><span>310:7</span></a></span>) to (<span class='line-number'><a href='#L310'><span>310:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (310:7)
     Condition C2 --> (310:19)
     Condition C3 --> (310:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LIS8), Reg)</span></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .addImm((Imm &gt;&gt; 16) &amp; 0xffff)</span></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .constrainAllUses(TII, TRI, RBI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Following patterns use 2 instructions to materialize the Imm.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  assert(LZ &lt; 64 &amp;&amp; &quot;Unexpected leading zeros here.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Count of ones follwing the leading zeros.</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  unsigned FO = llvm::countl_one&lt;uint64_t&gt;(Imm &lt;&lt; LZ);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2-1) Patterns : {zeros}{31-bit value}</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{31-bit value}</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (isInt&lt;32&gt;(Imm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    uint64_t ImmHi16 = (Imm &gt;&gt; 16) &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    unsigned Opcode = ImmHi16 ? PPC::LIS8 : <div class='tooltip'><span class='red'>PPC::LI8</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(Opcode), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; 16) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), Reg)</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(Imm &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2-2) Patterns : {zeros}{ones}{15-bit value}{zeros}</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {zeros}{15-bit value}{zeros}</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {zeros}{ones}{15-bit value}</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{15-bit value}{zeros}</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can take advantage of LI&apos;s sign-extension semantics to generate leading</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ones, and then use RLDIC to mask off the ones in both sides after rotation.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  if ((LZ + FO + TZ) &gt; 48) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LI8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; TZ) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDIC), Reg)</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        .addImm(TZ)</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        .addImm(LZ)</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2-3) Pattern : {zeros}{15-bit value}{ones}</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shift right the Imm by (48 - LZ) bits to construct a negtive 16 bits value,</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // therefore we can take advantage of LI&apos;s sign-extension semantics, and then</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mask them off after rotation.</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +--LZ--||-15-bit-||--TO--+     +-------------|--16-bit--+</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // |00000001bbbbbbbbb1111111| -&gt;  |00000000000001bbbbbbbbb1|</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +------------------------+     +------------------------+</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 63                      0      63                      0</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //          Imm                   (Imm &gt;&gt; (48 - LZ) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +----sext-----|--16-bit--+     +clear-|-----------------+</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // |11111111111111bbbbbbbbb1| -&gt;  |00000001bbbbbbbbb1111111|</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +------------------------+     +------------------------+</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 63                      0      63                      0</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LI8: sext many leading zeros   RLDICL: rotate left (48 - LZ), clear left LZ</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if ((LZ + TO) &gt; 48) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Since the immediates with (LZ &gt; 32) have been handled by previous</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // patterns, here we have (LZ &lt;= 32) to make sure we will not shift right</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the Imm by a negative value.</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    assert(LZ &lt;= 32 &amp;&amp; &quot;Unexpected shift value.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LI8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             .addImm(Imm &gt;&gt; (48 - LZ) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), Reg)</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addImm(48 - LZ)</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addImm(LZ)</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2-4) Patterns : {zeros}{ones}{15-bit value}{ones}</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{15-bit value}{ones}</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can take advantage of LI&apos;s sign-extension semantics to generate leading</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ones, and then use RLDICL to mask off the ones in left sides (if required)</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // after rotation.</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +-LZ-FO||-15-bit-||--TO--+     +-------------|--16-bit--+</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // |00011110bbbbbbbbb1111111| -&gt;  |000000000011110bbbbbbbbb|</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +------------------------+     +------------------------+</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 63                      0      63                      0</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //            Imm                    (Imm &gt;&gt; TO) &amp; 0xffff</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +----sext-----|--16-bit--+     +LZ|---------------------+</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // |111111111111110bbbbbbbbb| -&gt;  |00011110bbbbbbbbb1111111|</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +------------------------+     +------------------------+</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 63                      0      63                      0</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LI8: sext many leading zeros   RLDICL: rotate left TO, clear left LZ</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if ((LZ + FO + TO) &gt; 48) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LI8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; TO) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), Reg)</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(TO)</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(LZ)</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2-5) Pattern : {32 zeros}{****}{0}{15-bit value}</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If Hi32 is zero and the Lo16(in Lo32) can be presented as a positive 16 bit</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // value, we can use LI for Lo16 without generating leading ones then add the</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Hi16(in Lo32).</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  if (LZ == 32 &amp;&amp; <div class='tooltip'>((Lo32 &amp; 0x8000) == 0)<span class='tooltip-content'>1</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L416' href='#L416'><span>416:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L416' href='#L416'><span>416:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L416'><span>416:7</span></a></span>) to (<span class='line-number'><a href='#L416'><span>416:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (416:7)
     Condition C2 --> (416:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LI8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm(Lo32 &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORIS8), Reg)</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(Lo32 &gt;&gt; 16)</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2-6) Patterns : {******}{49 zeros}{******}</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {******}{49 ones}{******}</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the Imm contains 49 consecutive zeros/ones, it means that a total of 15</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bits remain on both sides. Rotate right the Imm to construct an int&lt;16&gt;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // value, use LI for int&lt;16&gt; value and then use RLDICL without mask to rotate</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it back.</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1) findContiguousZerosAtLeast(Imm, 49)</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +------|--zeros-|------+     +---ones--||---15 bit--+</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // |bbbbbb0000000000aaaaaa| -&gt;  |0000000000aaaaaabbbbbb|</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +----------------------+     +----------------------+</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 63                    0      63                    0</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2) findContiguousZerosAtLeast(~Imm, 49)</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +------|--ones--|------+     +---ones--||---15 bit--+</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // |bbbbbb1111111111aaaaaa| -&gt;  |1111111111aaaaaabbbbbb|</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // +----------------------+     +----------------------+</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 63                    0      63                    0</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if ((Shift = findContiguousZerosAtLeast(Imm, 49)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      <div class='tooltip'>(Shift = findContiguousZerosAtLeast(~Imm, 49))<span class='tooltip-content'>10</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L445'><span>445:7</span></a></span>) to (<span class='line-number'><a href='#L445'><span>446:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (445:7)
     Condition C2 --> (446:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    uint64_t RotImm = APInt(64, Imm).rotr(Shift).getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LI8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm(RotImm &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), Reg)</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(Shift)</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Following patterns use 3 instructions to materialize the Imm.</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3-1) Patterns : {zeros}{ones}{31-bit value}{zeros}</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {zeros}{31-bit value}{zeros}</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {zeros}{ones}{31-bit value}</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{31-bit value}{zeros}</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can take advantage of LIS&apos;s sign-extension semantics to generate leading</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ones, add the remaining bits with ORI, and then use RLDIC to mask off the</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ones in both sides after rotation.</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  if ((LZ + FO + TZ) &gt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    uint64_t ImmHi16 = (Imm &gt;&gt; (TZ + 16)) &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    unsigned Opcode = ImmHi16 ? PPC::LIS8 : <div class='tooltip'><span class='red'>PPC::LI8</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register Tmp2Reg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(Opcode), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addImm(ImmHi16)</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), Tmp2Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; TZ) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDIC), Reg)</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addReg(Tmp2Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(TZ)</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(LZ)</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3-2) Pattern : {zeros}{31-bit value}{ones}</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shift right the Imm by (32 - LZ) bits to construct a negative 32 bits</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // value, therefore we can take advantage of LIS&apos;s sign-extension semantics,</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // add the remaining bits with ORI, and then mask them off after rotation.</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is similar to Pattern 2-3, please refer to the diagram there.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if ((LZ + TO) &gt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L494' href='#L494'><span>494:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Since the immediates with (LZ &gt; 32) have been handled by previous</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // patterns, here we have (LZ &lt;= 32) to make sure we will not shift right</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the Imm by a negative value.</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    assert(LZ &lt;= 32 &amp;&amp; &quot;Unexpected shift value.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register Tmp2Reg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LIS8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            .addImm((Imm &gt;&gt; (48 - LZ)) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), Tmp2Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; (32 - LZ)) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), Reg)</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(Tmp2Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(32 - LZ)</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(LZ)</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3-3) Patterns : {zeros}{ones}{31-bit value}{ones}</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {ones}{31-bit value}{ones}</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can take advantage of LIS&apos;s sign-extension semantics to generate leading</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ones, add the remaining bits with ORI, and then use RLDICL to mask off the</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ones in left sides (if required) after rotation.</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is similar to Pattern 2-4, please refer to the diagram there.</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  if ((LZ + FO + TO) &gt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register Tmp2Reg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::LIS8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; (TO + 16)) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), Tmp2Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm((Imm &gt;&gt; TO) &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), Reg)</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(Tmp2Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(TO)</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(LZ)</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3-4) Patterns : High word == Low word</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  if (Hi32 == Lo32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L541' href='#L541'><span>541:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle the first 32 bits.</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    uint64_t ImmHi16 = (Lo32 &gt;&gt; 16) &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    unsigned Opcode = ImmHi16 ? PPC::LIS8 : <div class='tooltip'><span class='red'>PPC::LI8</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register Tmp2Reg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(Opcode), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm(ImmHi16)</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), Tmp2Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm(Lo32 &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDIMI), Reg)</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(Tmp2Reg)</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(Tmp2Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(32)</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3-5) Patterns : {******}{33 zeros}{******}</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                 {******}{33 ones}{******}</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the Imm contains 33 consecutive zeros/ones, it means that a total of 31</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bits remain on both sides. Rotate right the Imm to construct an int&lt;32&gt;</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // value, use LIS + ORI for int&lt;32&gt; value and then use RLDICL without mask to</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // rotate it back.</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is similar to Pattern 2-6, please refer to the diagram there.</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  if ((Shift = findContiguousZerosAtLeast(Imm, 33)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      <div class='tooltip'>(Shift = findContiguousZerosAtLeast(~Imm, 33))<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L570'><span>570:7</span></a></span>) to (<span class='line-number'><a href='#L570'><span>571:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (570:7)
     Condition C2 --> (571:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    uint64_t RotImm = APInt(64, Imm).rotr(Shift).getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    uint64_t ImmHi16 = (RotImm &gt;&gt; 16) &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    unsigned Opcode = ImmHi16 ? PPC::LIS8 : <div class='tooltip'><span class='red'>PPC::LI8</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register TmpReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register Tmp2Reg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(Opcode), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addImm(ImmHi16)</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), Tmp2Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L581' href='#L581'><span>581:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addReg(TmpReg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .addImm(RotImm &amp; 0xffff)</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::RLDICL), Reg)</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addReg(Tmp2Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(Shift)</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .constrainAllUses(TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we end up here then no instructions were inserted.</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Derived from PPCISelDAGToDAG::selectI64Imm().</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: Add support for prefixed instructions.</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PPCInstructionSelector::selectI64Imm(MachineInstr &amp;I,</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                                          MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  assert(I.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; &quot;Unexpected G code&quot;);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  Register DstReg = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  int64_t Imm = I.getOperand(1).getCImm()-&gt;getValue().getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No more than 3 instructions are used if we can select the i64 immediate</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // directly.</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  if (std::optional&lt;bool&gt; Res = selectI64ImmDirect(I, MBB, MRI, DstReg, Imm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    I.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return *Res;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Calculate the last bits as required.</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  uint32_t Hi16 = (Lo_32(Imm) &gt;&gt; 16) &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  uint32_t Lo16 = Lo_32(Imm) &amp; 0xffff;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  Register Reg =</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      (Hi16 || <div class='tooltip'><span class='red'>Lo16</span><span class='tooltip-content'>0</span></div>) ? MRI.createVirtualRegister(&amp;PPC::G8RCRegClass) : <div class='tooltip'><span class='red'>DstReg</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L618'><span>618:8</span></a></span>) to (<span class='line-number'><a href='#L618'><span>618:20</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (618:8)
     Condition C2 --> (618:16)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle the upper 32 bit value.</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  std::optional&lt;bool&gt; Res =</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      selectI64ImmDirect(I, MBB, MRI, Reg, Imm &amp; 0xffffffff00000000);</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  if (!Res || !*Res)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L623'><span>623:7</span></a></span>) to (<span class='line-number'><a href='#L623'><span>623:20</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (623:7)
     Condition C2 --> (623:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add in the last bits as required.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  if (Hi16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register TmpReg =</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        Lo16 ? MRI.createVirtualRegister(&amp;PPC::G8RCRegClass) : <div class='tooltip'><span class='red'>DstReg</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORIS8), TmpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addReg(Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm(Hi16)</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Reg = TmpReg;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  if (Lo16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (!BuildMI(MBB, I, I.getDebugLoc(), TII.get(PPC::ORI8), DstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addReg(Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .addImm(Lo16)</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             .constrainAllUses(TII, TRI, RBI))</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  I.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PPCInstructionSelector::selectConstantPool(</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MachineInstr &amp;I, MachineBasicBlock &amp;MBB, MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  const DebugLoc &amp;DbgLoc = I.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MachineFunction *MF = MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: handle 32-bit.</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Enabling floating point constant pool selection on AIX requires</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // global isel on big endian target enabled first.</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See CallLowering::enableBigEndian().</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  if (!STI.isPPC64() || !STI.isLittleEndian())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L657'><span>657:7</span></a></span>) to (<span class='line-number'><a href='#L657'><span>657:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (657:7)
     Condition C2 --> (657:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MF-&gt;getInfo&lt;PPCFunctionInfo&gt;()-&gt;setUsesTOCBasePtr();</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  const Register DstReg = I.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  unsigned CPI = I.getOperand(1).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Address stored in the TOC entry. This is related to code model and the ABI</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we are currently using. For now we only handle 64-bit Linux LE. PowerPC</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // only supports small, medium and large code model.</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  const CodeModel::Model CModel = TM.getCodeModel();</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  assert(!(CModel == CodeModel::Tiny || CModel == CodeModel::Kernel) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>         &quot;PowerPC doesn&apos;t support tiny or kernel code models.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  const MCRegister TOCReg = STI.getTOCPointerRegister();</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF-&gt;getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MachinePointerInfo::getGOT(*MF), MachineMemOperand::MOLoad,</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MRI.getType(DstReg), MF-&gt;getDataLayout().getPointerABIAlignment(0));</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MachineInstr *MI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For now we only handle 64-bit Linux.</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  if (CModel == CodeModel::Small) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For small code model, generate LDtocCPT(CPI, X2).</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MI = BuildMI(MBB, I, DbgLoc, TII.get(PPC::LDtocCPT), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             .addConstantPoolIndex(CPI)</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             .addReg(TOCReg)</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Register HaAddrReg = MRI.createVirtualRegister(&amp;PPC::G8RCRegClass);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    BuildMI(MBB, I, DbgLoc, TII.get(PPC::ADDIStocHA8), HaAddrReg)</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addReg(TOCReg)</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addConstantPoolIndex(CPI);</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (CModel == CodeModel::Large)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For large code model, generate LDtocL(CPI, ADDIStocHA8(X2, CPI))</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MI = BuildMI(MBB, I, DbgLoc, TII.get(PPC::LDtocL), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>               .addConstantPoolIndex(CPI)</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>               .addReg(HaAddrReg)</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>               .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For medium code model, generate ADDItocL8(CPI, ADDIStocHA8(X2, CPI))</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MI = BuildMI(MBB, I, DbgLoc, TII.get(PPC::ADDItocL8), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>               .addReg(HaAddrReg)</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>               .addConstantPoolIndex(CPI);</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  I.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return constrainSelectedInstRegOperands(*MI, TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>920</pre></td><td class='code'><pre>bool PPCInstructionSelector::select(MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>920</pre></td><td class='code'><pre>  auto &amp;MBB = *I.getParent();</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>920</pre></td><td class='code'><pre>  auto &amp;MF = *MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>920</pre></td><td class='code'><pre>  auto &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>920</pre></td><td class='code'><pre>  if (!isPreISelGenericOpcode(I.getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>640</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>640</pre></td><td class='code'><pre>    if (I.isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>442</span>, <span class='None'>False</span>: <span class='covered-line'>198</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>      return selectCopy(I, TII, MRI, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>640</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  if (selectImpl(I, *CoverageInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L720' href='#L720'><span>720:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>189</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  unsigned Opcode = I.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case TargetOpcode::G_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  case TargetOpcode::G_STORE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    GLoadStore &amp;LdSt = cast&lt;GLoadStore&gt;(I);</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    LLT PtrTy = MRI.getType(LdSt.getPointerReg());</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    if (PtrTy != LLT::pointer(0, 64)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Load/Store pointer has type: &quot; &lt;&lt; PtrTy</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                        &lt;&lt; &quot;, expected: &quot; &lt;&lt; LLT::pointer(0, 64) &lt;&lt; &apos;\n&apos;);</span></pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    auto SelectLoadStoreAddressingMode = [&amp;]() -&gt; MachineInstr * {</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      const unsigned NewOpc = selectLoadStoreOp(</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>          I.getOpcode(), RBI.getRegBank(LdSt.getReg(0), MRI, TRI)-&gt;getID(),</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>          LdSt.getMemSizeInBits().getValue());</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      if (NewOpc == I.getOpcode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For now, simply use DForm with load/store addr as base and 0 as imm.</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: optimize load/store with some specific address patterns.</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      I.setDesc(TII.get(NewOpc));</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      Register AddrReg = I.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      bool IsKill = I.getOperand(1).isKill();</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      I.getOperand(1).ChangeToImmediate(0);</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      I.addOperand(*I.getParent()-&gt;getParent(),</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                   MachineOperand::CreateReg(AddrReg, /* isDef */ false,</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                                             /* isImp */ false, IsKill));</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      return &amp;I;</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    MachineInstr *LoadStore = SelectLoadStoreAddressingMode();</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    if (!LoadStore)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    return constrainSelectedInstRegOperands(*LoadStore, TII, TRI, RBI);</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case TargetOpcode::G_SITOFP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L765' href='#L765'><span>765:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case TargetOpcode::G_UITOFP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L766' href='#L766'><span>766:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return selectIntToFP(I, MBB, MRI);</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTOSI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L768' href='#L768'><span>768:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTOUI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return selectFPToInt(I, MBB, MRI);</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // G_SEXT will be selected in tb-gen pattern.</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L772' href='#L772'><span>772:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return selectZExt(I, MBB, MRI);</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    return selectI64Imm(I, MBB, MRI);</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT_POOL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L776' href='#L776'><span>776:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return selectConstantPool(I, MBB, MRI);</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>InstructionSelector *</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>createPPCInstructionSelector(const PPCTargetMachine &amp;TM,</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const PPCSubtarget &amp;Subtarget,</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>                             const PPCRegisterBankInfo &amp;RBI) {</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>  return new PPCInstructionSelector(TM, Subtarget, RBI);</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr></table></div></body></html>