

================================================================
== Synthesis Summary Report of 'forward'
================================================================
+ General Information: 
    * Date:           Thu Oct  3 12:36:55 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_mvt
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----------+------------+------------+-----+
    |     Modules     |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |         |          |            |            |     |
    |     & Loops     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----------+------------+------------+-----+
    |+ forward*       |  Timing|  -0.17|   160020|  5.329e+05|         -|   160018|       -|  dataflow|  5 (~0%)|  12 (~0%)|  2504 (~0%)|  2093 (~0%)|    -|
    | + node4         |  Timing|  -0.08|   160017|  5.329e+05|         -|   160017|       -|        no|  1 (~0%)|   6 (~0%)|  1112 (~0%)|   750 (~0%)|    -|
    |  o loop6_loop7  |       -|   2.43|   160015|  5.328e+05|        17|        1|  160000|       yes|        -|         -|           -|           -|    -|
    | + node3         |  Timing|  -0.08|   160006|  5.328e+05|         -|   160006|       -|        no|        -|   1 (~0%)|    99 (~0%)|   203 (~0%)|    -|
    |  o loop4_loop5  |       -|   2.43|   160004|  5.328e+05|         6|        1|  160000|       yes|        -|         -|           -|           -|    -|
    | + node2         |  Timing|  -0.17|   160014|  5.328e+05|         -|   160014|       -|        no|  1 (~0%)|   5 (~0%)|   963 (~0%)|   695 (~0%)|    -|
    |  o loop2_loop3  |       -|   2.43|   160012|  5.328e+05|        14|        1|  160000|       yes|        -|         -|           -|           -|    -|
    | + node1         |       -|   0.04|      402|  1.339e+03|         -|      402|       -|        no|        -|         -|    21 (~0%)|    83 (~0%)|    -|
    |  o loop1        |       -|   2.43|      400|  1.332e+03|         2|        1|     400|       yes|        -|         -|           -|           -|    -|
    | + node0         |       -|   0.04|      402|  1.339e+03|         -|      402|       -|        no|        -|         -|    21 (~0%)|    83 (~0%)|    -|
    |  o loop0        |       -|   2.43|      400|  1.332e+03|         2|        1|     400|       yes|        -|         -|           -|           -|    -|
    +-----------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| v39_address0 | out       | 18       |
| v39_address1 | out       | 18       |
| v39_d0       | out       | 32       |
| v39_d1       | out       | 32       |
| v39_q0       | in        | 32       |
| v39_q1       | in        | 32       |
| v40_address0 | out       | 18       |
| v40_address1 | out       | 18       |
| v40_d0       | out       | 32       |
| v40_d1       | out       | 32       |
| v40_q0       | in        | 32       |
| v40_q1       | in        | 32       |
| v41_address0 | out       | 9        |
| v41_address1 | out       | 9        |
| v41_d0       | out       | 32       |
| v41_d1       | out       | 32       |
| v41_q0       | in        | 32       |
| v41_q1       | in        | 32       |
| v42_address0 | out       | 9        |
| v42_address1 | out       | 9        |
| v42_d0       | out       | 32       |
| v42_d1       | out       | 32       |
| v42_q0       | in        | 32       |
| v42_q1       | in        | 32       |
| v43_address0 | out       | 9        |
| v43_address1 | out       | 9        |
| v43_d0       | out       | 32       |
| v43_d1       | out       | 32       |
| v43_q0       | in        | 32       |
| v43_q1       | in        | 32       |
| v44_address0 | out       | 9        |
| v44_address1 | out       | 9        |
| v44_d0       | out       | 32       |
| v44_d1       | out       | 32       |
| v44_q0       | in        | 32       |
| v44_q1       | in        | 32       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v39      | in        | float*   |
| v40      | in        | float*   |
| v41      | in        | float*   |
| v42      | in        | float*   |
| v43      | out       | float*   |
| v44      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| v39      | v39_address0 | port    | offset   |
| v39      | v39_ce0      | port    |          |
| v39      | v39_d0       | port    |          |
| v39      | v39_q0       | port    |          |
| v39      | v39_we0      | port    |          |
| v39      | v39_address1 | port    | offset   |
| v39      | v39_ce1      | port    |          |
| v39      | v39_d1       | port    |          |
| v39      | v39_q1       | port    |          |
| v39      | v39_we1      | port    |          |
| v40      | v40_address0 | port    | offset   |
| v40      | v40_ce0      | port    |          |
| v40      | v40_d0       | port    |          |
| v40      | v40_q0       | port    |          |
| v40      | v40_we0      | port    |          |
| v40      | v40_address1 | port    | offset   |
| v40      | v40_ce1      | port    |          |
| v40      | v40_d1       | port    |          |
| v40      | v40_q1       | port    |          |
| v40      | v40_we1      | port    |          |
| v41      | v41_address0 | port    | offset   |
| v41      | v41_ce0      | port    |          |
| v41      | v41_d0       | port    |          |
| v41      | v41_q0       | port    |          |
| v41      | v41_we0      | port    |          |
| v41      | v41_address1 | port    | offset   |
| v41      | v41_ce1      | port    |          |
| v41      | v41_d1       | port    |          |
| v41      | v41_q1       | port    |          |
| v41      | v41_we1      | port    |          |
| v42      | v42_address0 | port    | offset   |
| v42      | v42_ce0      | port    |          |
| v42      | v42_d0       | port    |          |
| v42      | v42_q0       | port    |          |
| v42      | v42_we0      | port    |          |
| v42      | v42_address1 | port    | offset   |
| v42      | v42_ce1      | port    |          |
| v42      | v42_d1       | port    |          |
| v42      | v42_q1       | port    |          |
| v42      | v42_we1      | port    |          |
| v43      | v43_address0 | port    | offset   |
| v43      | v43_ce0      | port    |          |
| v43      | v43_d0       | port    |          |
| v43      | v43_q0       | port    |          |
| v43      | v43_we0      | port    |          |
| v43      | v43_address1 | port    | offset   |
| v43      | v43_ce1      | port    |          |
| v43      | v43_d1       | port    |          |
| v43      | v43_q1       | port    |          |
| v43      | v43_we1      | port    |          |
| v44      | v44_address0 | port    | offset   |
| v44      | v44_ce0      | port    |          |
| v44      | v44_d0       | port    |          |
| v44      | v44_q0       | port    |          |
| v44      | v44_we0      | port    |          |
| v44      | v44_address1 | port    | offset   |
| v44      | v44_ce1      | port    |          |
| v44      | v44_d1       | port    |          |
| v44      | v44_q1       | port    |          |
| v44      | v44_we1      | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+------+-----------+---------+
| Name                                  | DSP | Pragma | Variable   | Op   | Impl      | Latency |
+---------------------------------------+-----+--------+------------+------+-----------+---------+
| + forward                             | 12  |        |            |      |           |         |
|  + node4                              | 6   |        |            |      |           |         |
|    add_ln94_1_fu_170_p2               |     |        | add_ln94_1 | add  | fabric    | 0       |
|    add_ln94_fu_222_p2                 |     |        | add_ln94   | add  | fabric    | 0       |
|    mac_muladd_9ns_9ns_9ns_18_4_1_U3   | 1   |        | mul_ln98   | mul  | dsp_slice | 3       |
|    mac_muladd_9ns_9ns_9ns_18_4_1_U3   | 1   |        | add_ln98   | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2   | 3   |        | v36        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U1  | 2   |        | v37        | fadd | fulldsp   | 6       |
|    add_ln95_fu_203_p2                 |     |        | add_ln95   | add  | fabric    | 0       |
|  + node3                              | 1   |        |            |      |           |         |
|    add_ln76_1_fu_102_p2               |     |        | add_ln76_1 | add  | fabric    | 0       |
|    add_ln76_fu_114_p2                 |     |        | add_ln76   | add  | fabric    | 0       |
|    mac_muladd_9ns_9ns_9ns_18_4_1_U11  | 1   |        | mul_ln80   | mul  | dsp_slice | 3       |
|    mac_muladd_9ns_9ns_9ns_18_4_1_U11  | 1   |        | add_ln80   | add  | dsp_slice | 3       |
|    add_ln77_fu_146_p2                 |     |        | add_ln77   | add  | fabric    | 0       |
|  + node2                              | 5   |        |            |      |           |         |
|    add_ln50_1_fu_163_p2               |     |        | add_ln50_1 | add  | fabric    | 0       |
|    add_ln50_fu_175_p2                 |     |        | add_ln50   | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U15  | 3   |        | v18        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U14 | 2   |        | v19        | fadd | fulldsp   | 6       |
|    add_ln51_fu_226_p2                 |     |        | add_ln51   | add  | fabric    | 0       |
|  + node1                              | 0   |        |            |      |           |         |
|    add_ln34_fu_76_p2                  |     |        | add_ln34   | add  | fabric    | 0       |
|  + node0                              | 0   |        |            |      |           |         |
|    add_ln21_fu_76_p2                  |     |        | add_ln21   | add  | fabric    | 0       |
+---------------------------------------+-----+--------+------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+-----------+---------------+--------+------+------+--------+----------+--------+---------+------------------+
| Name      | Usage         | Type   | BRAM | URAM | Pragma | Variable | Impl   | Latency | Bitwidth, Depth, |
|           |               |        |      |      |        |          |        |         | Banks            |
+-----------+---------------+--------+------+------+--------+----------+--------+---------+------------------+
| + forward |               |        | 5    | 0    |        |          |        |         |                  |
|   v47_U   | fifo channel  | stream | 1    |      |        | v47      | memory | 0       | 32, 400, 1       |
|   v46_U   | fifo channel  | stream | 1    |      |        | v46      | memory | 0       | 32, 160000, 1    |
|   v45_U   | fifo channel  | stream | 1    |      |        | v45      | memory | 0       | 32, 400, 1       |
|  + node4  |               |        | 1    | 0    |        |          |        |         |                  |
|    v30_U  | ram_s2p array |        | 1    |      |        | v30      | auto   | 1       | 32, 400, 1       |
|  + node2  |               |        | 1    | 0    |        |          |        |         |                  |
|    v12_U  | ram_s2p array |        | 1    |      |        | v12      | auto   | 1       | 32, 400, 1       |
+-----------+---------------+--------+------+------+--------+----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+---------------------------+---------------------------------+
| Type         | Options                   | Location                        |
+--------------+---------------------------+---------------------------------+
| pipeline     | II=1                      | src/mvt.cpp:22 in node0         |
| loop_flatten |                           | src/mvt.cpp:23 in node0         |
| pipeline     | II=1                      | src/mvt.cpp:35 in node1         |
| loop_flatten |                           | src/mvt.cpp:36 in node1         |
| pipeline     | II=1                      | src/mvt.cpp:52 in node2         |
| loop_flatten |                           | src/mvt.cpp:53 in node2         |
| pipeline     | II=1                      | src/mvt.cpp:78 in node3         |
| loop_flatten |                           | src/mvt.cpp:79 in node3         |
| pipeline     | II=1                      | src/mvt.cpp:96 in node4         |
| loop_flatten |                           | src/mvt.cpp:97 in node4         |
| dataflow     |                           | src/mvt.cpp:124 in forward      |
| stream       | variable=v45 depth=400    | src/mvt.cpp:126 in forward, v45 |
| stream       | variable=v46 depth=160000 | src/mvt.cpp:128 in forward, v46 |
| stream       | variable=v47 depth=400    | src/mvt.cpp:130 in forward, v47 |
+--------------+---------------------------+---------------------------------+


