# Generated from config.json
set ::env(DESIGN_NAME) "lab6_verilog_modules"
set ::env(CLOCK_PERIOD) "10"
set ::env(TOP_MODULE) "top_module"
set ::env(INPUT_PORTS) "CLK100MHZ BTNU BTNR"
set ::env(OUTPUT_PORTS) "seg an"
set ::env(PIN_ORDER_FILE) "pin_order.cfg"
set ::env(PDK) "sky130A"
