#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep 18 13:03:34 2025
# Process ID         : 46260
# Current directory  : C:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/qpsk_for_htg_QPSK_0_0_synth_1
# Command line       : vivado.exe -log qpsk_for_htg_QPSK_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source qpsk_for_htg_QPSK_0_0.tcl
# Log file           : C:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/qpsk_for_htg_QPSK_0_0_synth_1/qpsk_for_htg_QPSK_0_0.vds
# Journal file       : C:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/qpsk_for_htg_QPSK_0_0_synth_1\vivado.jou
# Running On         : ENG_8JCHGB4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 275HX
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 24
# Host memory        : 33777 MB
# Swap memory        : 23622 MB
# Total Virtual      : 57399 MB
# Available Virtual  : 19308 MB
#-----------------------------------------------------------
source qpsk_for_htg_QPSK_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Vivado 12-1790}  -string {{Evaluation} {features} {should} {NOT} {be} {used} {in} {production} {systems.}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1343}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1306}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-3656}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-4623}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-459}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Place 30-73}  -string {{axi_spi}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -string {{PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Vivado 12-1790}  -string {{Evaluation} {features} {should} {NOT} {be} {used} {in} {production} {systems.}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1343}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1306}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1306}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-3656}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-4623}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-459}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Place 30-73}  -string {{axi_spi}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -string {{PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {BD 41-1276}  -severity {CRITICAL WARNING}  -new_severity {ERROR} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-3656}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-4623}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {IP_Flow 19-459}  -new_severity {INFO} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Place 30-73}  -string {{axi_spi}}  -new_severity {WARNING} '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -string {{PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY}}  -new_severity {WARNING} '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/QPSK/hdl_prj_zcu111/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qpsk_for_htg_QPSK_0_0
Command: synth_design -top qpsk_for_htg_QPSK_0_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1993.426 ; gain = 383.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'qpsk_for_htg_QPSK_0_0' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ip/qpsk_for_htg_QPSK_0_0/synth/qpsk_for_htg_QPSK_0_0.vhd:95]
INFO: [Synth 8-3491] module 'QPSK' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:29' bound to instance 'U0' of component 'QPSK' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ip/qpsk_for_htg_QPSK_0_0/synth/qpsk_for_htg_QPSK_0_0.vhd:189]
INFO: [Synth 8-638] synthesizing module 'QPSK' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:68]
INFO: [Synth 8-3491] module 'QPSK_axi4_stream_dma_master' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_master.vhd:22' bound to instance 'u_QPSK_axi4_stream_dma_master_inst' of component 'QPSK_axi4_stream_dma_master' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:274]
INFO: [Synth 8-638] synthesizing module 'QPSK_axi4_stream_dma_master' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_master.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_fifo_data_OUT' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data_OUT.vhd:22' bound to instance 'u_QPSK_fifo_data_OUT_inst' of component 'QPSK_fifo_data_OUT' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_master.vhd:79]
INFO: [Synth 8-638] synthesizing module 'QPSK_fifo_data_OUT' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data_OUT.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_SimpleDualPortRAM_generic' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_QPSK_fifo_data_OUT_classic_ram_generic' of component 'QPSK_SimpleDualPortRAM_generic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data_OUT.vhd:119]
INFO: [Synth 8-638] synthesizing module 'QPSK_SimpleDualPortRAM_generic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_SimpleDualPortRAM_generic' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_generic.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_fifo_data_OUT' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data_OUT.vhd:36]
INFO: [Synth 8-3491] module 'QPSK_fifo_TLAST_OUT' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_TLAST_OUT.vhd:22' bound to instance 'u_QPSK_fifo_TLAST_OUT_inst' of component 'QPSK_fifo_TLAST_OUT' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_master.vhd:91]
INFO: [Synth 8-638] synthesizing module 'QPSK_fifo_TLAST_OUT' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_TLAST_OUT.vhd:34]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_SimpleDualPortRAM_singlebit' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_singlebit.vhd:22' bound to instance 'u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit' of component 'QPSK_SimpleDualPortRAM_singlebit' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_TLAST_OUT.vhd:114]
INFO: [Synth 8-638] synthesizing module 'QPSK_SimpleDualPortRAM_singlebit' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_singlebit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_SimpleDualPortRAM_singlebit' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_singlebit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_fifo_TLAST_OUT' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_TLAST_OUT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_axi4_stream_dma_master' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_master.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_axi4_stream_dma_slave' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_slave.vhd:22' bound to instance 'u_QPSK_axi4_stream_dma_slave_inst' of component 'QPSK_axi4_stream_dma_slave' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:288]
INFO: [Synth 8-638] synthesizing module 'QPSK_axi4_stream_dma_slave' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_slave.vhd:36]
INFO: [Synth 8-3491] module 'QPSK_fifo_data' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data.vhd:22' bound to instance 'u_QPSK_fifo_data_inst' of component 'QPSK_fifo_data' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_slave.vhd:65]
INFO: [Synth 8-638] synthesizing module 'QPSK_fifo_data' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data.vhd:36]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_SimpleDualPortRAM_generic' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_SimpleDualPortRAM_generic.vhd:22' bound to instance 'u_QPSK_fifo_data_classic_ram' of component 'QPSK_SimpleDualPortRAM_generic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'QPSK_fifo_data' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_fifo_data.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_axi4_stream_dma_slave' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi4_stream_dma_slave.vhd:36]
INFO: [Synth 8-3491] module 'QPSK_reset_sync' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_reset_sync.vhd:22' bound to instance 'u_QPSK_reset_sync_inst' of component 'QPSK_reset_sync' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:300]
INFO: [Synth 8-638] synthesizing module 'QPSK_reset_sync' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_reset_sync' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'QPSK_axi_lite' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite.vhd:22' bound to instance 'u_QPSK_axi_lite_inst' of component 'QPSK_axi_lite' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:306]
INFO: [Synth 8-638] synthesizing module 'QPSK_axi_lite' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite.vhd:61]
INFO: [Synth 8-3491] module 'QPSK_addr_decoder' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_addr_decoder.vhd:23' bound to instance 'u_QPSK_addr_decoder_inst' of component 'QPSK_addr_decoder' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite.vhd:143]
INFO: [Synth 8-638] synthesizing module 'QPSK_addr_decoder' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_addr_decoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'QPSK_addr_decoder' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_addr_decoder.vhd:49]
INFO: [Synth 8-3491] module 'QPSK_axi_lite_module' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite_module.vhd:22' bound to instance 'u_QPSK_axi_lite_module_inst' of component 'QPSK_axi_lite_module' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite.vhd:167]
INFO: [Synth 8-638] synthesizing module 'QPSK_axi_lite_module' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite_module.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'QPSK_axi_lite_module' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite_module.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'QPSK_axi_lite' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_axi_lite.vhd:61]
INFO: [Synth 8-3491] module 'QPSK_dut' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_dut.vhd:22' bound to instance 'u_QPSK_dut_inst' of component 'QPSK_dut' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:343]
INFO: [Synth 8-638] synthesizing module 'QPSK_dut' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_dut.vhd:67]
INFO: [Synth 8-3491] module 'QPSK_src_QPSK' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:57' bound to instance 'u_QPSK_src_QPSK' of component 'QPSK_src_QPSK' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_dut.vhd:146]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:102]
INFO: [Synth 8-3491] module 'QPSK_src_QPSK_tc' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_tc.vhd:30' bound to instance 'u_QPSK_tc' of component 'QPSK_src_QPSK_tc' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:322]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_tc' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_tc.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_tc' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_tc.vhd:43]
INFO: [Synth 8-3491] module 'QPSK_src_QPSK_Tx' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:23' bound to instance 'u_QPSK_Tx' of component 'QPSK_src_QPSK_Tx' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:333]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_Tx' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_Bit_Packetizer' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bit_Packetizer.vhd:23' bound to instance 'u_Bit_Packetizer' of component 'QPSK_src_Bit_Packetizer' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:156]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Bit_Packetizer' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bit_Packetizer.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_src_Clocks' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Clocks.vhd:23' bound to instance 'u_Clocks' of component 'QPSK_src_Clocks' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bit_Packetizer.vhd:110]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Clocks' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Clocks.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Clocks' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Clocks.vhd:33]
INFO: [Synth 8-3491] module 'QPSK_src_Packet_Controller_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Packet_Controller_block.vhd:23' bound to instance 'u_Packet_Controller' of component 'QPSK_src_Packet_Controller_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bit_Packetizer.vhd:118]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Packet_Controller_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Packet_Controller_block.vhd:39]
INFO: [Synth 8-226] default block is never used [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Packet_Controller_block.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Packet_Controller_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Packet_Controller_block.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Bits_Store' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bits_Store.vhd:23' bound to instance 'u_Bits_Store' of component 'QPSK_src_Bits_Store' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bit_Packetizer.vhd:132]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Bits_Store' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bits_Store.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Training_Data_Source' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Training_Data_Source.vhd:23' bound to instance 'u_Training_Data_Source' of component 'QPSK_src_Training_Data_Source' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bits_Store.vhd:107]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Training_Data_Source' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Training_Data_Source.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Training_Data_Source' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Training_Data_Source.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_Preamble_Bits_Store' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Preamble_Bits_Store.vhd:23' bound to instance 'u_Preamble_Bits_Store' of component 'QPSK_src_Preamble_Bits_Store' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bits_Store.vhd:116]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Preamble_Bits_Store' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Preamble_Bits_Store.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Preamble_Bits_Store' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Preamble_Bits_Store.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_Data_Bits_Store_FIFO' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_Bits_Store_FIFO.vhd:23' bound to instance 'u_Data_Bits_Store_FIFO' of component 'QPSK_src_Data_Bits_Store_FIFO' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bits_Store.vhd:125]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Data_Bits_Store_FIFO' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_Bits_Store_FIFO.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_src_HDL_FIFO_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO_block.vhd:24' bound to instance 'u_HDL_FIFO' of component 'QPSK_src_HDL_FIFO_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_Bits_Store_FIFO.vhd:93]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_FIFO_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO_block.vhd:39]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_HDL_FIFO_classic_ram_generic' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO_block.vhd:127]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SimpleDualPortRAM_generic_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_FIFO_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO_block.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Read_Control' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Read_Control.vhd:23' bound to instance 'u_Read_Control' of component 'QPSK_src_Read_Control' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_Bits_Store_FIFO.vhd:106]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Read_Control' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Read_Control.vhd:37]
INFO: [Synth 8-226] default block is never used [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Read_Control.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Read_Control' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Read_Control.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Data_Bits_Store_FIFO' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_Bits_Store_FIFO.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Bits_Store' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bits_Store.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Bit_Packetizer' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Bit_Packetizer.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_src_HDL_Data_Scrambler' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_Data_Scrambler.vhd:23' bound to instance 'u_HDL_Data_Scrambler' of component 'QPSK_src_HDL_Data_Scrambler' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:169]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_Data_Scrambler' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_Data_Scrambler.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_Data_Scrambler' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_Data_Scrambler.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_QPSK_Modulator' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator.vhd:23' bound to instance 'u_QPSK_Modulator' of component 'QPSK_src_QPSK_Modulator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:181]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_Modulator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator.vhd:36]
INFO: [Synth 8-3491] module 'QPSK_src_QPSK_Modulator_Baseband' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator_Baseband.vhd:24' bound to instance 'u_QPSK_Modulator_Baseband' of component 'QPSK_src_QPSK_Modulator_Baseband' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator.vhd:87]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_Modulator_Baseband' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator_Baseband.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_Modulator_Baseband' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator_Baseband.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_Modulator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Modulator.vhd:36]
INFO: [Synth 8-3491] module 'QPSK_src_RRC_Transmit_Filter' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_RRC_Transmit_Filter.vhd:23' bound to instance 'u_RRC_Transmit_Filter' of component 'QPSK_src_RRC_Transmit_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:192]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_RRC_Transmit_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_RRC_Transmit_Filter.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FIR_Interpolator' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:26' bound to instance 'u_FIR_Interpolator' of component 'QPSK_src_FIR_Interpolator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_RRC_Transmit_Filter.vhd:71]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIR_Interpolator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:40]
INFO: [Synth 8-3491] module 'QPSK_src_FIRFilter2' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:23' bound to instance 'u_filterInstantiation' of component 'QPSK_src_FIRFilter2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:176]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FirRdyLogic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block.vhd:23' bound to instance 'u_firRdyLogic' of component 'QPSK_src_FirRdyLogic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:216]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FirRdyLogic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FirRdyLogic_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block.vhd:40]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block3' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block3.vhd:25' bound to instance 'u_delayLine0' of component 'QPSK_src_Addressable_Delay_Line_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:231]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block3.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block3.vhd:72]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SimpleDualPortRAM_generic_block__parameterized1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SimpleDualPortRAM_generic_block__parameterized1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block3.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block3' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block3.vhd:25' bound to instance 'u_delayLine1' of component 'QPSK_src_Addressable_Delay_Line_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:243]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic.vhd:23' bound to instance 'u_filterTap0' of component 'QPSK_src_FilterTapSystolic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:255]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolic' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic.vhd:23' bound to instance 'u_filterTap1' of component 'QPSK_src_FilterTapSystolic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:264]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block4' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block4.vhd:25' bound to instance 'u_delayLine0_1' of component 'QPSK_src_Addressable_Delay_Line_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:273]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block4.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block4.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block4.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block4' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block4.vhd:25' bound to instance 'u_delayLine1_1' of component 'QPSK_src_Addressable_Delay_Line_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:285]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block.vhd:23' bound to instance 'u_filterTap0_1' of component 'QPSK_src_FilterTapSystolic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:297]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolic_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block.vhd:23' bound to instance 'u_filterTap1_1' of component 'QPSK_src_FilterTapSystolic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FIRFilter1' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:23' bound to instance 'u_filterInstantiation_1' of component 'QPSK_src_FIRFilter1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:188]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FirRdyLogic' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic.vhd:23' bound to instance 'u_firRdyLogic' of component 'QPSK_src_FirRdyLogic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FirRdyLogic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FirRdyLogic' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic.vhd:40]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line.vhd:25' bound to instance 'u_delayLine0' of component 'QPSK_src_Addressable_Delay_Line' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:245]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block.vhd:25' bound to instance 'u_delayLine1' of component 'QPSK_src_Addressable_Delay_Line_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:257]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicPreAdd' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd.vhd:23' bound to instance 'u_filterTap0' of component 'QPSK_src_FilterTapSystolicPreAdd' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:267]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicPreAdd' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicPreAdd' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd.vhd:35]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block1' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block1.vhd:25' bound to instance 'u_delayLine0_1' of component 'QPSK_src_Addressable_Delay_Line_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:277]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block1.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block1.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block1.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block2' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block2.vhd:25' bound to instance 'u_delayLine1_1' of component 'QPSK_src_Addressable_Delay_Line_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:289]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block2.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicPreAdd_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd_block.vhd:23' bound to instance 'u_filterTap0_1' of component 'QPSK_src_FilterTapSystolicPreAdd_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:299]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicPreAdd_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd_block.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicPreAdd_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd_block.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FIRFilter3' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:23' bound to instance 'u_filterInstantiation_2' of component 'QPSK_src_FIRFilter3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:200]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FirRdyLogic_block1' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block1.vhd:23' bound to instance 'u_firRdyLogic' of component 'QPSK_src_FirRdyLogic_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:216]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FirRdyLogic_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FirRdyLogic_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block1.vhd:40]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block5' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block5.vhd:25' bound to instance 'u_delayLine0' of component 'QPSK_src_Addressable_Delay_Line_block5' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:231]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block5' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block5.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block5.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block5' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block5.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block5' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block5.vhd:25' bound to instance 'u_delayLine1' of component 'QPSK_src_Addressable_Delay_Line_block5' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:243]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block1' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block1.vhd:23' bound to instance 'u_filterTap0' of component 'QPSK_src_FilterTapSystolic_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:255]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolic_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolic_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block1.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block1' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block1.vhd:23' bound to instance 'u_filterTap1' of component 'QPSK_src_FilterTapSystolic_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:264]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block6' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block6.vhd:25' bound to instance 'u_delayLine0_1' of component 'QPSK_src_Addressable_Delay_Line_block6' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:273]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block6' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block6.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block6.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block6' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block6.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block6' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block6.vhd:25' bound to instance 'u_delayLine1_1' of component 'QPSK_src_Addressable_Delay_Line_block6' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:285]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block2' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block2.vhd:23' bound to instance 'u_filterTap0_1' of component 'QPSK_src_FilterTapSystolic_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:297]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolic_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block2.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolic_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block2.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block2' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block2.vhd:23' bound to instance 'u_filterTap1_1' of component 'QPSK_src_FilterTapSystolic_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FIRFilter4' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:23' bound to instance 'u_filterInstantiation_3' of component 'QPSK_src_FIRFilter4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:212]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FirRdyLogic_block2' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block2.vhd:23' bound to instance 'u_firRdyLogic' of component 'QPSK_src_FirRdyLogic_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:216]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FirRdyLogic_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FirRdyLogic_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block2.vhd:40]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block7' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block7.vhd:25' bound to instance 'u_delayLine0' of component 'QPSK_src_Addressable_Delay_Line_block7' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:231]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block7' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block7.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block7.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block7' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block7.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block7' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block7.vhd:25' bound to instance 'u_delayLine1' of component 'QPSK_src_Addressable_Delay_Line_block7' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:243]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block3' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block3.vhd:23' bound to instance 'u_filterTap0' of component 'QPSK_src_FilterTapSystolic_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:255]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolic_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block3.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolic_block3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block3.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block3' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block3.vhd:23' bound to instance 'u_filterTap1' of component 'QPSK_src_FilterTapSystolic_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:264]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block8' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block8.vhd:25' bound to instance 'u_delayLine0_1' of component 'QPSK_src_Addressable_Delay_Line_block8' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:273]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Addressable_Delay_Line_block8' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block8.vhd:39]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'QPSK_src_SimpleDualPortRAM_generic_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic_block.vhd:25' bound to instance 'u_simpleDualPortRam' of component 'QPSK_src_SimpleDualPortRAM_generic_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block8.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Addressable_Delay_Line_block8' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block8.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_Addressable_Delay_Line_block8' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Addressable_Delay_Line_block8.vhd:25' bound to instance 'u_delayLine1_1' of component 'QPSK_src_Addressable_Delay_Line_block8' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:285]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block4' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block4.vhd:23' bound to instance 'u_filterTap0_1' of component 'QPSK_src_FilterTapSystolic_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:297]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolic_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block4.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolic_block4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block4.vhd:34]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolic_block4' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolic_block4.vhd:23' bound to instance 'u_filterTap1_1' of component 'QPSK_src_FilterTapSystolic_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIR_Interpolator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_RRC_Transmit_Filter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_RRC_Transmit_Filter.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_Output_Switch' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Output_Switch.vhd:23' bound to instance 'u_Output_Switch' of component 'QPSK_src_Output_Switch' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:204]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Output_Switch' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Output_Switch.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_Zero_On_Invalid' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zero_On_Invalid.vhd:23' bound to instance 'u_Zero_On_Invalid' of component 'QPSK_src_Zero_On_Invalid' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Output_Switch.vhd:63]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Zero_On_Invalid' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zero_On_Invalid.vhd:33]
INFO: [Synth 8-3491] module 'QPSK_src_Zeros_Like' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zeros_Like.vhd:23' bound to instance 'u_Zeros_Like' of component 'QPSK_src_Zeros_Like' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zero_On_Invalid.vhd:59]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Zeros_Like' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zeros_Like.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Zeros_Like' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zeros_Like.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Zero_On_Invalid' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zero_On_Invalid.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Output_Switch' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Output_Switch.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_To_Data_Bus_block' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus_block.vhd:23' bound to instance 'u_To_Data_Bus' of component 'QPSK_src_To_Data_Bus_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:216]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_Data_Bus_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_Data_Bus_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_Tx' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Tx.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_Input_Registers' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Input_Registers.vhd:23' bound to instance 'u_Input_Registers' of component 'QPSK_src_Input_Registers' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:345]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Input_Registers' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Input_Registers.vhd:51]
INFO: [Synth 8-3491] module 'QPSK_src_Detect_Rise_Positive' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive.vhd:23' bound to instance 'u_Detect_Rise_Positive' of component 'QPSK_src_Detect_Rise_Positive' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Input_Registers.vhd:112]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Detect_Rise_Positive' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Detect_Rise_Positive' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive.vhd:33]
INFO: [Synth 8-3491] module 'QPSK_src_Detect_Rise_Positive2' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive2.vhd:23' bound to instance 'u_Detect_Rise_Positive2' of component 'QPSK_src_Detect_Rise_Positive2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Input_Registers.vhd:120]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Detect_Rise_Positive2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Detect_Rise_Positive2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Input_Registers' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Input_Registers.vhd:51]
INFO: [Synth 8-3491] module 'QPSK_src_From_ADC' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC.vhd:24' bound to instance 'u_From_ADC' of component 'QPSK_src_From_ADC' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:371]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_From_ADC' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC.vhd:39]
INFO: [Synth 8-3491] module 'QPSK_src_From_ADC_Interface' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC_Interface.vhd:24' bound to instance 'u_From_ADC_Interface' of component 'QPSK_src_From_ADC_Interface' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC.vhd:120]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_From_ADC_Interface' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC_Interface.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_From_ADC_Interface' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC_Interface.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_src_Vector_Decimation' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Vector_Decimation.vhd:24' bound to instance 'u_Vector_Decimation' of component 'QPSK_src_Vector_Decimation' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC.vhd:132]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Vector_Decimation' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Vector_Decimation.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_src_FIR_Decimator' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Decimator.vhd:26' bound to instance 'u_FIR_Decimator' of component 'QPSK_src_FIR_Decimator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Vector_Decimation.vhd:68]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIR_Decimator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Decimator.vhd:40]
INFO: [Synth 8-3491] module 'QPSK_src_FilterBank' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterBank.vhd:24' bound to instance 'u_FilterBank' of component 'QPSK_src_FilterBank' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Decimator.vhd:84]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterBank' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterBank.vhd:38]
INFO: [Synth 8-3491] module 'QPSK_src_FilterCoef' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef.vhd:24' bound to instance 'u_CoefTable_1' of component 'QPSK_src_FilterCoef' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterBank.vhd:173]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef.vhd:30]
INFO: [Synth 8-3491] module 'QPSK_src_subFilter' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:24' bound to instance 'u_subFilter_1_re' of component 'QPSK_src_subFilter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterBank.vhd:177]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_1' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:100]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:37]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_2' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:111]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_3' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:122]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_4' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:133]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_5' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:144]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_6' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:155]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_7' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:166]
INFO: [Synth 8-3491] module 'QPSK_src_FilterTapSystolicWvldin' declared at 'c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:24' bound to instance 'u_FilterTap_8' of component 'QPSK_src_FilterTapSystolicWvldin' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:177]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block1.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block1.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block2.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block2.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldInC0' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldInC0' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterBank' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterBank.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_sumTree' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_sumTree.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_sumTree' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_sumTree.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIR_Decimator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Decimator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Vector_Decimation' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Vector_Decimation.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Apply_Gain' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Apply_Gain.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Apply_Gain' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Apply_Gain.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_Data_Bus' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_Data_Bus' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_From_ADC' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_ADC.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Rx_Input_Mux' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Rx_Input_Mux.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Rx_Input_Mux' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Rx_Input_Mux.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_Rx' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Rx.vhd:43]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Digital_AGC' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Digital_AGC.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Power_Threshold' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Power_Threshold.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Compute_Power' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Compute_Power.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Compute_Power' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Compute_Power.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Moving_Average' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Moving_Average.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Moving_Average' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Moving_Average.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Power_Threshold' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Power_Threshold.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Automatic_Gain_Control' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Automatic_Gain_Control.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Compute_Error' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Compute_Error.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Magnitude_Squared' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Magnitude_Squared' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Compute_Error' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Compute_Error.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Loop_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Loop_Filter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Automatic_Gain_Control' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Automatic_Gain_Control.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Digital_AGC' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Digital_AGC.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_RRC_Receive_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_RRC_Receive_Filter.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Filter_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block6' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block6.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block6' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block6.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block4.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicPreAddWvlIn' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAddWvlIn.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicPreAddWvlIn' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAddWvlIn.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block4.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Filter_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_RRC_Receive_Filter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_RRC_Receive_Filter.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Frequency_and_Time_Synchronizer' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Frequency_and_Time_Synchronizer.vhd:46]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Symbol_Synchronizer' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Symbol_Synchronizer.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Gardner_TED' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Gardner_TED.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_GTED' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_GTED.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_GTED' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_GTED.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Gardner_TED' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Gardner_TED.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Loop_Filter_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Loop_Filter_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block1.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Interpolation_Control' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Control.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Interpolation_Control' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Control.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Interpolation_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Interpolation_Filter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Rate_Handle_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Rate_Handle_block.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Symbol_FIFO' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Symbol_FIFO.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_FIFO' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO.vhd:41]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SimpleDualPortRAM_generic' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SimpleDualPortRAM_generic' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_FIFO' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Symbol_FIFO' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Symbol_FIFO.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Rate_Handle_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Rate_Handle_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Symbol_Synchronizer' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Symbol_Synchronizer.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Coarse_Frequency_Compensator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Coarse_Frequency_Compensator.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Raise_Power_to_4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Raise_Power_to_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Raise_Power_to_4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Raise_Power_to_4.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Coarse_Frequency_Estimator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Coarse_Frequency_Estimator.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Integrator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Integrator.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Reset_Generator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Reset_Generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Reset_Generator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Reset_Generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Integrator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Integrator.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Extract_Frequency' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Extract_Frequency.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_CMA_core' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_CMA_core.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Quadrant_Mapper' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Quadrant_Mapper' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_CordicKernelMag' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CordicKernelMag.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_CordicKernelMag' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CordicKernelMag.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Quadrant_Correction' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Correction.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Quadrant_Correction' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Correction.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_CMA_core' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_CMA_core.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Extract_Frequency' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Extract_Frequency.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Coarse_Frequency_Estimator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Coarse_Frequency_Estimator.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_NCO_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_NCO_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_WaveformGen_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_WaveformGen_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_CosLookUpTableGen_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CosLookUpTableGen_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_CosLookUpTableGen_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CosLookUpTableGen_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SinLookUpTableGen_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SinLookUpTableGen_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SinLookUpTableGen_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SinLookUpTableGen_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_WaveformGen_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_WaveformGen_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_NCO_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_NCO_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_CFO_step_change_detector' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CFO_step_change_detector.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_CFO_step_change_detector' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CFO_step_change_detector.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Coarse_Frequency_Compensator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Coarse_Frequency_Compensator.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Carrier_Synchronizer' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Phase_Error_Detector' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Error_Detector.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Phase_Error_Detector' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Error_Detector.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Loop_Filter_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Loop_Filter_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Direct_Digital_Synthesis' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Direct_Digital_Synthesis.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_NCO' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_NCO.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_DitherGen' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_DitherGen.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_DitherGen' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_DitherGen.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_WaveformGen' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_WaveformGen.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_CosLookUpTableGen' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CosLookUpTableGen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_CosLookUpTableGen' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CosLookUpTableGen.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SinLookUpTableGen' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SinLookUpTableGen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SinLookUpTableGen' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SinLookUpTableGen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_WaveformGen' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_WaveformGen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_NCO' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_NCO.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Direct_Digital_Synthesis' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Direct_Digital_Synthesis.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Carrier_Synchronizer' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Preamble_Detector' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Preamble_Detector.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Correlator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Correlator.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Discrete_FIR_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Discrete_FIR_Filter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Filter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block3.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block3.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block5' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block5' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block5.vhd:31]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Filter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Discrete_FIR_Filter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Discrete_FIR_Filter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Magnitude_Squared_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_block.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Magnitude_Squared_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_block.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Magnitude_Squared_and_Moving_Sum' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Magnitude_Squared_and_Moving_Sum' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_ThresholdLimiter' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_ThresholdLimiter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_ThresholdLimiter' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_ThresholdLimiter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Correlator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Correlator.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Peak_Search' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Peak_Search.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Peak_Search' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Peak_Search.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Timing_Adjust' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Timing_Adjust.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Timing_Adjust' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Timing_Adjust.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Preamble_Detector' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Preamble_Detector.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Phase_Ambiguity_Estimation_and_Correction' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimation_and_Correction.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Phase_Ambiguity_Estimator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimator.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Subsystem' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Subsystem.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Subsystem' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Subsystem.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Subsystem1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Subsystem1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Subsystem1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Subsystem1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Phase_Ambiguity_Estimator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimator.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Average_Estimates' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Average_Estimates.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Average_Estimates' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Average_Estimates.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Phase_Ambiguity_Corrector' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_CMA_core_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_CMA_core_block.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Quadrant_Mapper_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Quadrant_Mapper_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_CordicKernelMag_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CordicKernelMag_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_CordicKernelMag_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_CordicKernelMag_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_CMA_core_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_CMA_core_block.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Reciprocal' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Reciprocal.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Function_Impl' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Function_Impl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Function_Impl' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Function_Impl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Reciprocal' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Reciprocal.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Phase_Ambiguity_Corrector' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Phase_Ambiguity_Estimation_and_Correction' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimation_and_Correction.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Packet_Controller' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Packet_Controller.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_MATLAB_Function' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_MATLAB_Function.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_MATLAB_Function' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_MATLAB_Function.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_End_Generator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_End_Generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_End_Generator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_End_Generator.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_sample_discard_controller' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_sample_discard_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_sample_discard_controller' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_sample_discard_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Packet_Controller' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Packet_Controller.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Rate_Handle' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Rate_Handle.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Rate_Handle' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Rate_Handle.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Frequency_and_Time_Synchronizer' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Frequency_and_Time_Synchronizer.vhd:46]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_Demodulator' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Demodulator.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_QPSK_Demodulator_Baseband' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Demodulator_Baseband.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_Demodulator_Baseband' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Demodulator_Baseband.vhd:32]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Deserialize_x2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Deserialize_x2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SR_Latch' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SR_Latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SR_Latch' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SR_Latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Deserialize_x2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Deserialize_x2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_Demodulator' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Demodulator.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_Data_Descrambler' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_Data_Descrambler.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_Data_Descrambler' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_Data_Descrambler.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Pack_Bits' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Bits.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Scalar_to_Vector_Stream_Conversion' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Scalar_to_Vector_Stream_Conversion.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Tapped_Delay_Enabled' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Tapped_Delay_Enabled.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Tapped_Delay_Enabled' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Tapped_Delay_Enabled.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Scalar_to_Vector_Stream_Conversion' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Scalar_to_Vector_Stream_Conversion.vhd:35]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Pack_Vector_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Vector_block.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_pack_vector' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_pack_vector.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_pack_vector' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_pack_vector.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Pack_Vector_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Vector_block.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Pack_Bits' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Bits.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK_Rx' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK_Rx.vhd:43]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_DMA' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_DMA.vhd:44]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Capture_Source_Mux' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Capture_Source_Mux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Data_to_uint32' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_to_uint32.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_From_Data_Bus_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Data_Bus_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_From_Data_Bus_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Data_Bus_block.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Pack_Samples' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Samples.vhd:31]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Pack_Samples_Fcn' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Samples_Fcn.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Pack_Samples_Fcn' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Samples_Fcn.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Pack_Samples' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Pack_Samples.vhd:31]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_Data_Bus_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus_block1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_Data_Bus_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Data_Bus_block1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Data_to_uint32' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Data_to_uint32.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Capture_Source_Mux' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Capture_Source_Mux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Triggered_Capture' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Triggered_Capture.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Detect_Rise_Positive_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive_block.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Detect_Rise_Positive_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Detect_Rise_Positive_block.vhd:33]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_One_Shot_Capture_Control' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_One_Shot_Capture_Control.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_One_Shot_Capture_Control' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_One_Shot_Capture_Control.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Stream_FIFO' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Stream_FIFO.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_FIFO_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO_block1.vhd:38]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_FIFO_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO_block1.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_HDL_FIFO1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO1.vhd:36]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QPSK_src_SimpleDualPortRAM_singlebit' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_singlebit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_SimpleDualPortRAM_singlebit' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SimpleDualPortRAM_singlebit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_HDL_FIFO1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_HDL_FIFO1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Stream_FIFO' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Stream_FIFO.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_Stream_Bus' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Stream_Bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_Stream_Bus' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Stream_Bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Triggered_Capture' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Triggered_Capture.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Sync_Controller' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Sync_Controller.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_MATLAB_Function_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_MATLAB_Function_block.vhd:38]
INFO: [Synth 8-226] default block is never used [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_MATLAB_Function_block.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_MATLAB_Function_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_MATLAB_Function_block.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Sync_Controller' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Sync_Controller.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Free_Running_Capture' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Free_Running_Capture.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_Stream_Bus_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Stream_Bus_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_Stream_Bus_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_Stream_Bus_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Free_Running_Capture' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Free_Running_Capture.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Stream_Out_Switch' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Stream_Out_Switch.vhd:41]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_From_Stream_Bus' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Stream_Bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_From_Stream_Bus' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Stream_Bus.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_From_Stream_Bus1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Stream_Bus1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_From_Stream_Bus1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Stream_Bus1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Stream_Out_Switch' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Stream_Out_Switch.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_DMA' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_DMA.vhd:44]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_DAC' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_DAC.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_From_Data_Bus' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Data_Bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_From_Data_Bus' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_From_Data_Bus.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Apply_Gain_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Apply_Gain_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Apply_Gain_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Apply_Gain_block.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Vector_Interpolation' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Vector_Interpolation.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIR_Interpolator_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator_block.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter1_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Filter_block1' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block1.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block7' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block7.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block7' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block7.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block5' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block5.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldInC0_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldInC0_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block4.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block4.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block5' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block5.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Filter_block1' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter1_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter2_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Filter_block2' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block2.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block8' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block8.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block8' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block8.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block6' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block6.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block5' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block5.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block5' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block5.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block6' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block6.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Filter_block2' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter2_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter3_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Filter_block3' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block3.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block9' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block9.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block9' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block9.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block7' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block7.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicPreAddWvlIn_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAddWvlIn_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicPreAddWvlIn_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAddWvlIn_block.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block7' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block7.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Filter_block3' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter3_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3_block.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FIRFilter4_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4_block.vhd:36]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Filter_block4' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block4.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterCoef_block10' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block10.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterCoef_block10' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterCoef_block10.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_subFilter_block8' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block8.vhd:37]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block6' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block6.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FilterTapSystolicWvldin_block6' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block6.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_subFilter_block8' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_subFilter_block8.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Filter_block4' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Filter_block4.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIRFilter4_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4_block.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_FIR_Interpolator_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIR_Interpolator_block.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Vector_Interpolation' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Vector_Interpolation.vhd:38]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_To_DAC_Interface' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_DAC_Interface.vhd:39]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Zero_On_Invalid_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zero_On_Invalid_block.vhd:34]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Zeros_Like_block' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zeros_Like_block.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Zeros_Like_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zeros_Like_block.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Zero_On_Invalid_block' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Zero_On_Invalid_block.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_DAC_Interface' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_DAC_Interface.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_To_DAC' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_To_DAC.vhd:40]
INFO: [Synth 8-638] synthesizing module 'QPSK_src_Output_Registers' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Output_Registers.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_Output_Registers' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Output_Registers.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QPSK_src_QPSK' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_QPSK.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'QPSK_dut' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_dut.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'QPSK' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'qpsk_for_htg_QPSK_0_0' (0#1) [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ip/qpsk_for_htg_QPSK_0_0/synth/qpsk_for_htg_QPSK_0_0.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_re_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_im_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter2.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_re_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_im_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter1.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_re_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block1.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_im_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block1.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block1.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter3.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_re_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block2.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_im_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block2.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FirRdyLogic_block2.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FIRFilter4.vhd:324]
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_rsvd_y_reg' and it is trimmed from '34' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper.vhd:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_rsvd_y_1_reg' and it is trimmed from '34' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper.vhd:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'lutaddr_reg' and it is trimmed from '12' to '11' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_WaveformGen_block.vhd:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'lutaddr_reg' and it is trimmed from '12' to '11' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_WaveformGen.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element Delay2_reg_im_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element Delay2_reg_im_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:142]
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_rsvd_y_reg' and it is trimmed from '14' to '13' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper_block.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'abs_rsvd_y_1_reg' and it is trimmed from '14' to '13' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Quadrant_Mapper_block.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element Delay38_reg_im_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element Delay38_reg_im_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element Delay38_reg_re_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element Delay38_reg_re_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element Delay13_reg_im_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element Delay13_reg_im_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element Delay13_reg_re_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element Delay13_reg_re_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element Delay41_reg_im_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:313]
WARNING: [Synth 8-6014] Unused sequential element Delay41_reg_im_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:313]
WARNING: [Synth 8-6014] Unused sequential element Delay41_reg_re_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element Delay41_reg_re_reg[1] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element Delay41_out1_re_1_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element Delay41_out1_im_1_reg was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:329]
WARNING: [Synth 8-7129] Port u_re[0][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][11] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][10] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][9] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][8] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][7] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][6] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][5] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][4] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][3] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][2] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][1] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[0][0] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][11] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][10] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][9] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][8] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][7] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][6] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][5] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][4] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][3] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][2] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][1] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[1][0] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][11] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][10] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][9] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][8] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][7] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][6] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][5] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][4] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][3] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][2] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][1] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[2][0] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][11] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][10] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][9] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][8] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][7] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][6] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][5] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][4] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][3] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][2] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][1] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_re[3][0] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][11] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][10] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][9] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][8] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][7] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][6] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][5] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][4] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][3] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][2] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][1] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[0][0] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][11] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][10] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][9] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][8] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][7] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][6] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][5] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][4] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][3] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][2] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][1] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[1][0] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[2][15] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[2][14] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[2][13] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_im[2][12] in module QPSK_src_Zeros_Like_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2339.109 ; gain = 729.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2357.035 ; gain = 747.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2357.035 ; gain = 747.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.760 . Memory (MB): peak = 2365.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2531.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.946 . Memory (MB): peak = 2601.207 ; gain = 69.355
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2601.207 ; gain = 991.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2601.207 ; gain = 991.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2601.207 ; gain = 991.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'QPSK_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'QPSK_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'QPSK_src_Packet_Controller_block'
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'QPSK_src_FirRdyLogic_block'
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'QPSK_src_FirRdyLogic'
WARNING: [Synth 8-3936] Found unconnected internal register 'fTap_mult_reg_reg' and it is trimmed from '35' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd.vhd:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'fTap_mult_reg_reg' and it is trimmed from '35' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicPreAdd_block.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'QPSK_src_FirRdyLogic_block1'
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'QPSK_src_FirRdyLogic_block2'
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3936] Found unconnected internal register 'Delay6_reg_re_reg[1]' and it is trimmed from '32' to '30' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:359]
WARNING: [Synth 8-3936] Found unconnected internal register 'Delay6_reg_re_reg[0]' and it is trimmed from '32' to '30' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:359]
WARNING: [Synth 8-3936] Found unconnected internal register 'Delay6_reg_im_reg[1]' and it is trimmed from '32' to '30' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:357]
WARNING: [Synth 8-3936] Found unconnected internal register 'Delay6_reg_im_reg[0]' and it is trimmed from '32' to '30' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:357]
WARNING: [Synth 8-6040] Register Delay7_reg_reg[1] driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Delay7_reg_reg[1]_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-6904] The RAM "QPSK_SimpleDualPortRAM_generic:/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QPSK_SimpleDualPortRAM_singlebit:/ram_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              "00000000" |                                0 |                         00000000
              "00000001" |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'QPSK_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              "00000000" |                              001 |                         00000000
              "00000001" |                              010 |                         00000001
              "00000010" |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'QPSK_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    "11" |                               00 |                               11
                    "00" |                               01 |                               00
                    "01" |                               10 |                               01
                    "10" |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'QPSK_src_Packet_Controller_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   "000" |                              000 |                              000
                   "001" |                              001 |                              001
                   "010" |                              010 |                              010
                   "100" |                              011 |                              100
                   "011" |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'QPSK_src_FirRdyLogic_block'
INFO: [Synth 8-6904] The RAM "QPSK_src_SimpleDualPortRAM_generic_block__parameterized1:/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   "000" |                              000 |                              000
                   "001" |                              001 |                              001
                   "010" |                              010 |                              010
                   "100" |                              011 |                              100
                   "011" |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'QPSK_src_FirRdyLogic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   "000" |                              000 |                              000
                   "001" |                              001 |                              001
                   "010" |                              010 |                              010
                   "100" |                              011 |                              100
                   "011" |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'QPSK_src_FirRdyLogic_block1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   "000" |                              000 |                              000
                   "001" |                              001 |                              001
                   "010" |                              010 |                              010
                   "100" |                              011 |                              100
                   "011" |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'QPSK_src_FirRdyLogic_block2'
INFO: [Synth 8-6904] The RAM "QPSK_src_SimpleDualPortRAM_generic:/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QPSK_src_SimpleDualPortRAM_singlebit:/ram_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2601.207 ; gain = 991.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 2     
	   2 Input   37 Bit       Adders := 1     
	   3 Input   36 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 31    
	   2 Input   35 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 62    
	   2 Input   33 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   6 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 17    
	   3 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 22    
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
	   4 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 28    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 11    
+---Registers : 
	             1133 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               48 Bit    Registers := 63    
	               40 Bit    Registers := 4     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               35 Bit    Registers := 47    
	               34 Bit    Registers := 14    
	               33 Bit    Registers := 173   
	               32 Bit    Registers := 97    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 3     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 10    
	               17 Bit    Registers := 192   
	               16 Bit    Registers := 3594  
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 38    
	               12 Bit    Registers := 62    
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 43    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 109   
	                1 Bit    Registers := 252   
+---Multipliers : 
	              32x32  Multipliers := 1     
	              19x40  Multipliers := 1     
	              13x40  Multipliers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 2     
	             1024 Bit	(1024 X 1 bit)          RAMs := 1     
	              128 Bit	(4 X 32 bit)          RAMs := 3     
	               68 Bit	(4 X 17 bit)          RAMs := 14    
	                4 Bit	(4 X 1 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 3     
	   2 Input   35 Bit        Muxes := 40    
	   4 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 70    
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   3 Input   21 Bit        Muxes := 1     
	   3 Input   19 Bit        Muxes := 14    
	   5 Input   17 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 10    
	   4 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 63    
	   3 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 26    
	   3 Input   13 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 15    
	   2 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 21    
	   5 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 30    
	  16 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 264   
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A''*B''.
DSP Report: register Delay7_reg_re_reg[1] is absorbed into DSP Product_mul_temp.
DSP Report: register Delay8_reg_re_reg[1] is absorbed into DSP Product_mul_temp.
DSP Report: register Delay7_reg_re_reg[0] is absorbed into DSP Product_mul_temp.
DSP Report: register Delay7_reg_re_reg[1] is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Delay5_reg_re_reg[0], operation Mode is: (PCIN-A''*B2)'.
DSP Report: register Delay8_reg_im_reg[1] is absorbed into DSP Delay5_reg_re_reg[0].
DSP Report: register Delay7_reg_im_reg[0] is absorbed into DSP Delay5_reg_re_reg[0].
DSP Report: register Delay7_reg_im_reg[1] is absorbed into DSP Delay5_reg_re_reg[0].
DSP Report: register Delay5_reg_re_reg[0] is absorbed into DSP Delay5_reg_re_reg[0].
DSP Report: operator Product_out1_re is absorbed into DSP Delay5_reg_re_reg[0].
DSP Report: operator Product_mul_temp_1 is absorbed into DSP Delay5_reg_re_reg[0].
DSP Report: Generating DSP Product_mul_temp_2, operation Mode is: A''*B''.
DSP Report: register Delay7_reg_re_reg[1] is absorbed into DSP Product_mul_temp_2.
DSP Report: register Delay8_reg_re_reg[1] is absorbed into DSP Product_mul_temp_2.
DSP Report: register Delay7_reg_im_reg[0] is absorbed into DSP Product_mul_temp_2.
DSP Report: register Delay7_reg_im_reg[1] is absorbed into DSP Product_mul_temp_2.
DSP Report: operator Product_mul_temp_2 is absorbed into DSP Product_mul_temp_2.
DSP Report: Generating DSP Delay5_reg_im_reg[0], operation Mode is: (PCIN+A''*B2)'.
DSP Report: register Delay7_reg_re_reg[0] is absorbed into DSP Delay5_reg_im_reg[0].
DSP Report: register Delay7_reg_re_reg[1] is absorbed into DSP Delay5_reg_im_reg[0].
DSP Report: register Delay8_reg_im_reg[1] is absorbed into DSP Delay5_reg_im_reg[0].
DSP Report: register Delay5_reg_im_reg[0] is absorbed into DSP Delay5_reg_im_reg[0].
DSP Report: operator Product_out1_im is absorbed into DSP Delay5_reg_im_reg[0].
DSP Report: operator Product_mul_temp_3 is absorbed into DSP Delay5_reg_im_reg[0].
WARNING: [Synth 8-6040] Register u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP Product1_mul_temp_1, operation Mode is: A''*B2.
DSP Report: register Delay12_reg_im_reg[1] is absorbed into DSP Product1_mul_temp_1.
DSP Report: register Delay11_reg_im_reg[0] is absorbed into DSP Product1_mul_temp_1.
DSP Report: register Delay11_reg_im_reg[1] is absorbed into DSP Product1_mul_temp_1.
DSP Report: operator Product1_mul_temp_1 is absorbed into DSP Product1_mul_temp_1.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A''*B''.
DSP Report: register Delay12_reg_re_reg[0] is absorbed into DSP Product1_mul_temp.
DSP Report: register Delay12_reg_re_reg[1] is absorbed into DSP Product1_mul_temp.
DSP Report: register Delay11_reg_re_reg[0] is absorbed into DSP Product1_mul_temp.
DSP Report: register Delay11_reg_re_reg[1] is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp_3, operation Mode is: ACIN2*B2.
DSP Report: register Delay12_reg_im_reg[1] is absorbed into DSP Product1_mul_temp_3.
DSP Report: register Delay11_reg_re_reg[1] is absorbed into DSP Product1_mul_temp_3.
DSP Report: operator Product1_mul_temp_3 is absorbed into DSP Product1_mul_temp_3.
DSP Report: Generating DSP Product1_mul_temp_2, operation Mode is: ACIN2*B''.
DSP Report: register Delay12_reg_re_reg[0] is absorbed into DSP Product1_mul_temp_2.
DSP Report: register Delay12_reg_re_reg[1] is absorbed into DSP Product1_mul_temp_2.
DSP Report: register Delay11_reg_im_reg[1] is absorbed into DSP Product1_mul_temp_2.
DSP Report: operator Product1_mul_temp_2 is absorbed into DSP Product1_mul_temp_2.
DSP Report: Generating DSP u_Raise_Power_to_4/Product1_mul_temp_3, operation Mode is: A''*B''.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_3.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_3.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_3.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_3.
DSP Report: operator u_Raise_Power_to_4/Product1_mul_temp_3 is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_3.
DSP Report: Generating DSP u_Raise_Power_to_4/Product1_mul_temp_2, operation Mode is: A''*B''.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_2.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_2.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_2.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_2.
DSP Report: operator u_Raise_Power_to_4/Product1_mul_temp_2 is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_2.
DSP Report: Generating DSP u_Raise_Power_to_4/Product2_mul_temp_1, operation Mode is: A''*B''.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_1.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_1.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_1.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_1.
DSP Report: operator u_Raise_Power_to_4/Product2_mul_temp_1 is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_1.
DSP Report: Generating DSP u_Raise_Power_to_4/Product1_mul_temp_1, operation Mode is: A''*B''.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_1.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_1.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_1.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_1.
DSP Report: operator u_Raise_Power_to_4/Product1_mul_temp_1 is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp_1.
DSP Report: Generating DSP u_Raise_Power_to_4/Product1_mul_temp, operation Mode is: A''*B''.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp.
DSP Report: register u_Raise_Power_to_4/Delay3_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp.
DSP Report: operator u_Raise_Power_to_4/Product1_mul_temp is absorbed into DSP u_Raise_Power_to_4/Product1_mul_temp.
DSP Report: Generating DSP u_Raise_Power_to_4/Product2_mul_temp_3, operation Mode is: A''*BCIN2.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_3.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_re_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_3.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_3.
DSP Report: operator u_Raise_Power_to_4/Product2_mul_temp_3 is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_3.
DSP Report: Generating DSP u_Raise_Power_to_4/Product2_mul_temp, operation Mode is: ACIN2*B''.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_re_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp.
DSP Report: operator u_Raise_Power_to_4/Product2_mul_temp is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp.
DSP Report: Generating DSP u_Raise_Power_to_4/Product2_mul_temp_2, operation Mode is: A''*BCIN2.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_re_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_2.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[0] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_2.
DSP Report: register u_Raise_Power_to_4/Delay6_reg_im_reg[1] is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_2.
DSP Report: operator u_Raise_Power_to_4/Product2_mul_temp_2 is absorbed into DSP u_Raise_Power_to_4/Product2_mul_temp_2.
DSP Report: Generating DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1], operation Mode is: (A''*B'')'.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay1_reg_re_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay1_reg_re_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay8_reg_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay8_reg_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: operator u_Digital_AGC/u_Automatic_Gain_Control/Product_out1_re is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1].
DSP Report: Generating DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay1_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay1_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg.
DSP Report: operator u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Product_out1 is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg.
DSP Report: Generating DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1], operation Mode is: (ACIN2*B'')'.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay1_reg_im_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay1_reg_im_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay8_reg_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1].
DSP Report: operator u_Digital_AGC/u_Automatic_Gain_Control/Product_out1_im is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_im_reg[1].
DSP Report: Generating DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay3_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay3_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay5_out1_reg is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg.
DSP Report: operator u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Add_out1 is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg.
DSP Report: operator u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Product1_out1 is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay7_out1_reg.
DSP Report: Generating DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1], operation Mode is: ((A:0x10625)*B'')'.
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay1_reg_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay1_reg_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1].
DSP Report: register u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[0] is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1].
DSP Report: operator u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Gain_out1 is absorbed into DSP u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1].
DSP Report: Generating DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay1_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay1_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg.
DSP Report: operator u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Product_out1 is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg.
DSP Report: Generating DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay3_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay3_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg.
DSP Report: register u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay5_out1_reg is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg.
DSP Report: operator u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Add_out1 is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg.
DSP Report: operator u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Product1_out1 is absorbed into DSP u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay7_out1_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0x2b8)'')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfe)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfb32)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xf5f5)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xf935)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xa0b)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x250c)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3e64)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(((D:0x0)'+ACIN'')*(B:0x48c5)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0x2b8)'')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfe)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfb32)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xf5f5)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xf935)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xa0b)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x250c)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3e64)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(((D:0x0)'+ACIN'')*(B:0x48c5)'')')'.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din2_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg1_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg2_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_preAdd_reg_reg is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_preAdd_reg0 is absorbed into DSP u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
INFO: [Synth 8-6904] The RAM "qpsk_for_htg_QPSK_0_0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/u_QPSK_fifo_data_OUT_classic_ram_generic/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qpsk_for_htg_QPSK_0_0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit/ram_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qpsk_for_htg_QPSK_0_0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/u_QPSK_fifo_data_classic_ram/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qpsk_for_htg_QPSK_0_0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/u_QPSK_fifo_data_OUT_classic_ram_generic/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qpsk_for_htg_QPSK_0_0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit/ram_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "qpsk_for_htg_QPSK_0_0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/u_QPSK_fifo_data_classic_ram/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'zin2_reg[34]' (FDRE) to 'zin2_reg[33]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[33]' (FDRE) to 'zin2_reg[32]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[32]' (FDRE) to 'zin2_reg[30]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[30]' (FDRE) to 'zin2_reg[29]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[29]' (FDRE) to 'zin2_reg[27]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[27]' (FDRE) to 'zin2_reg[23]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[23]' (FDRE) to 'zin2_reg[22]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[22]' (FDRE) to 'zin2_reg[1]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[1]' (FDRE) to 'zin2_reg[4]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[4]' (FDRE) to 'zin2_reg[8]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[8]' (FDRE) to 'zin2_reg[9]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[9]' (FDRE) to 'zin2_reg[10]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[10]' (FDRE) to 'zin2_reg[12]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[12]' (FDRE) to 'zin2_reg[14]'
INFO: [Synth 8-3886] merging instance 'zin2_reg[14]' (FDRE) to 'zin2_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_QuadrantMapper/\yAbsReg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yin1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yin1_reg[32] )
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Magnitude_Squared/Delay4_out1_reg[15:0]' into 'u_Correlator/u_Magnitude_Squared/Delay4_out1_reg[15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_block.vhd:60]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Magnitude_Squared/Delay6_out1_reg[15:0]' into 'u_Correlator/u_Magnitude_Squared/Delay6_out1_reg[15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_block.vhd:100]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_din_reg1_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_din_reg1_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:73]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[0][15:0]' into 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[0][15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:99]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_din_reg2_reg[16:0]' into 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_din_reg2_reg[16:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block3.vhd:75]
INFO: [Synth 8-4471] merging register 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[1][15:0]' into 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[1][15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:99]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Magnitude_Squared_and_Moving_Sum.vhd:172]
DSP Report: Generating DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp, operation Mode is: A''*B''.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[0] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[1] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[0] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_re_reg[1] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp.
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp.
DSP Report: Generating DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0], operation Mode is: (PCIN-A''*B2)'.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay1_reg_im_reg[1] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0].
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_im_reg[0] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0].
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay6_reg_im_reg[1] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0].
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0].
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_out1_re is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0].
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp_1 is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay2_reg_re_reg[0].
DSP Report: Generating DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp, operation Mode is: A''*B.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp.
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp.
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp.
DSP Report: Generating DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0], operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay3_reg_reg[0] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0].
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay3_reg_reg[1] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0].
DSP Report: register u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0] is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0].
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0].
DSP Report: operator u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp is absorbed into DSP u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0].
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0x6f66)'')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1909a)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1909a)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1909a)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1909a)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6f66)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0x0)'')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_Correlator/Delay6_out1_re_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay4_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg.
DSP Report: register u_Correlator/Delay6_out1_re_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay4_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay9_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg.
DSP Report: operator u_Correlator/u_Magnitude_Squared/Product1_out1 is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay9_out1_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0x12134)'')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0xdecc)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0xdecc)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0xdecc)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0xdecc)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*(B:0x12134)'')')'.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_Correlator/Delay6_out1_im_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay6_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: register u_Correlator/Delay6_out1_im_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay6_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay10_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: register u_Correlator/u_Magnitude_Squared/Delay8_out1_reg is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: operator u_Correlator/u_Magnitude_Squared/Add_out1 is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
DSP Report: operator u_Correlator/u_Magnitude_Squared/Product2_out1 is absorbed into DSP u_Correlator/u_Magnitude_Squared/Delay10_out1_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][46]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][16]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][15]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][14]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][13]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][12]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][11]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][10]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][9]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][8]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][7]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][5]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][4]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][2]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][0]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][1]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][2]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][3]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][4]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][5]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][6]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][7]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][8]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][9]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][10]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][11]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][12]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][13]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][14]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][15]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][16]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][18]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][19]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][20]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][21]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][22]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][23]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][24]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][25]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][26]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][27]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][28]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][29]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][30]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][31]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][32]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][33]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][34]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][35]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][36]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][37]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][38]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][39]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][40]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][41]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][42]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][43]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][44]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[0][45]__1 )
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[1][31]' (FDE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[0][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[1][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[2][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[3][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[4][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[5][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[5][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[6][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[6][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[7][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[7][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[8][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[8][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[9][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[9][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[10][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[10][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[11][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[11][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][31]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[1][30]' (FDE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[0][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[1][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[2][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[3][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[4][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[5][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[5][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[6][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[6][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[7][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[7][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[8][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[8][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[9][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[9][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[10][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[10][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[11][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[11][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][30]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][28]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[1][28]' (FDE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay4_reg_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[0][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[1][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[2][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[3][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[4][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[5][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[5][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[6][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[6][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[7][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[7][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[8][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[8][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[9][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[9][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[10][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[10][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[11][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[11][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][28]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[0]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[1]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[2]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[3]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[4]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[5]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[6]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[7]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[8]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[9]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[10]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[11]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[12]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[13]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[14]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/intdelay_reg_reg[15]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[0]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[1]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[2]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[3]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[4]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[5]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[6]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[7]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[8]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[9]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[10]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[11]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[12]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[13]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[14]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/intdelay_reg_reg[15]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[0]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay12_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay12_reg_reg[0]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/dinRegVld_reg'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[1]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay12_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay12_reg_reg[1]' (FDRE) to 'u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/dinReg2Vld_reg'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[2]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay10_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[3]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay10_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[4]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay9_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[5]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay9_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[6]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay8_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[7]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay8_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Delay7_reg_reg[8]' (FDRE) to 'u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay7_out1_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_GTED/Delay12_reg_reg[0][19:0]' into 'u_GTED/Delay12_reg_reg[0][19:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_GTED.vhd:244]
INFO: [Synth 8-4471] merging register 'u_GTED/Delay9_reg_reg[0][19:0]' into 'u_GTED/Delay9_reg_reg[0][19:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_GTED.vhd:146]
INFO: [Synth 8-4471] merging register 'u_GTED/Delay12_reg_reg[1][19:0]' into 'u_GTED/Delay12_reg_reg[1][19:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_GTED.vhd:244]
INFO: [Synth 8-4471] merging register 'u_GTED/Delay9_reg_reg[1][19:0]' into 'u_GTED/Delay9_reg_reg[1][19:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_GTED.vhd:146]
DSP Report: Generating DSP u_GTED/Delay13_reg_reg[0], operation Mode is: (C' or 0)+A''*B''.
DSP Report: register u_GTED/Delay13_reg_reg[0] is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: register u_GTED/Delay13_reg_reg[0] is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: register u_GTED/Delay12_reg_reg[0] is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: register u_GTED/Delay12_reg_reg[1] is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: register u_GTED/Delay13_reg_reg[0] is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: register u_GTED/Delay13_reg_reg[0] is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: operator u_GTED/Product1_out1 is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: operator u_GTED/Product1_out1 is absorbed into DSP u_GTED/Delay13_reg_reg[0].
DSP Report: Generating DSP u_GTED/Delay10_reg_reg[0], operation Mode is: (C' or 0)+A''*B''.
DSP Report: register u_GTED/Delay10_reg_reg[0] is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: register u_GTED/Delay10_reg_reg[0] is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: register u_GTED/Delay9_reg_reg[0] is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: register u_GTED/Delay9_reg_reg[1] is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: register u_GTED/Delay10_reg_reg[0] is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: register u_GTED/Delay10_reg_reg[0] is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: operator u_GTED/Product_out1 is absorbed into DSP u_GTED/Delay10_reg_reg[0].
DSP Report: operator u_GTED/Product_out1 is absorbed into DSP u_GTED/Delay10_reg_reg[0].
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 3. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block1.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element Delay3_reg_reg[0] was removed.  [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block1.vhd:85]
DSP Report: Generating DSP K1_mul_temp, operation Mode is: (A:0x3ffd814e)*B''.
DSP Report: register K1_mul_temp is absorbed into DSP K1_mul_temp.
DSP Report: register K1_mul_temp is absorbed into DSP K1_mul_temp.
DSP Report: operator K1_mul_temp is absorbed into DSP K1_mul_temp.
DSP Report: operator K1_mul_temp is absorbed into DSP K1_mul_temp.
DSP Report: Generating DSP Delay3_reg_reg[0], operation Mode is: (PCIN>>17)+A2*(B:0x1814e).
DSP Report: register Delay2_reg_reg[1] is absorbed into DSP Delay3_reg_reg[0].
DSP Report: register Delay3_reg_reg[0] is absorbed into DSP Delay3_reg_reg[0].
DSP Report: operator K1_mul_temp is absorbed into DSP Delay3_reg_reg[0].
DSP Report: operator K1_mul_temp is absorbed into DSP Delay3_reg_reg[0].
INFO: [Synth 8-4471] merging register 'Delay14_reg_reg[0][10:0]' into 'Delay14_reg_reg[0][10:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:729]
INFO: [Synth 8-4471] merging register 'Delay14_reg_reg[1][10:0]' into 'Delay14_reg_reg[1][10:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:729]
INFO: [Synth 8-4471] merging register 'Delay7_reg_reg[0][10:0]' into 'Delay7_reg_reg[0][10:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:793]
INFO: [Synth 8-4471] merging register 'Delay7_reg_reg[1][10:0]' into 'Delay7_reg_reg[1][10:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:793]
INFO: [Synth 8-4471] merging register 'Delay14_reg_reg[1][10:0]' into 'Delay14_reg_reg[1][10:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Interpolation_Filter.vhd:729]
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A2*B''.
DSP Report: register Delay14_reg_reg[0] is absorbed into DSP Product1_mul_temp.
DSP Report: register Delay14_reg_reg[1] is absorbed into DSP Product1_mul_temp.
DSP Report: register Delay15_reg_re_reg[1] is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A''*B''.
DSP Report: register Delay6_reg_re_reg[0] is absorbed into DSP Product2_mul_temp.
DSP Report: register Delay6_reg_re_reg[1] is absorbed into DSP Product2_mul_temp.
DSP Report: register Delay7_reg_reg[0] is absorbed into DSP Product2_mul_temp.
DSP Report: register Delay7_reg_reg[1] is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product1_mul_temp_1, operation Mode is: A2*BCIN2.
DSP Report: register Delay15_reg_im_reg[1] is absorbed into DSP Product1_mul_temp_1.
DSP Report: register Delay14_reg_reg[1] is absorbed into DSP Product1_mul_temp_1.
DSP Report: operator Product1_mul_temp_1 is absorbed into DSP Product1_mul_temp_1.
DSP Report: Generating DSP Product2_mul_temp_1, operation Mode is: A''*B''.
DSP Report: register Delay6_reg_im_reg[0] is absorbed into DSP Product2_mul_temp_1.
DSP Report: register Delay6_reg_im_reg[1] is absorbed into DSP Product2_mul_temp_1.
DSP Report: register Delay7_reg_reg[0] is absorbed into DSP Product2_mul_temp_1.
DSP Report: register Delay7_reg_reg[1] is absorbed into DSP Product2_mul_temp_1.
DSP Report: operator Product2_mul_temp_1 is absorbed into DSP Product2_mul_temp_1.
INFO: [Synth 8-6904] The RAM "u_Symbol_Synchronizer/u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/u_HDL_FIFO_ram_generic/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'u_Carrier_Synchronizer/u_Loop_Filter/Delay7_reg_reg[0][12:0]' into 'u_Carrier_Synchronizer/u_Loop_Filter/Delay7_reg_reg[0][12:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block.vhd:140]
INFO: [Synth 8-4471] merging register 'u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutaddrInReg_reg[10:0]' into 'u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg[10:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_SinLookUpTableGen.vhd:569]
INFO: [Synth 8-4471] merging register 'u_Carrier_Synchronizer/Delay3_reg_re_reg[0][15:0]' into 'u_Carrier_Synchronizer/Delay3_reg_re_reg[0][15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:337]
INFO: [Synth 8-4471] merging register 'u_Carrier_Synchronizer/Delay3_reg_im_reg[1][15:0]' into 'u_Carrier_Synchronizer/Delay3_reg_im_reg[1][15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Carrier_Synchronizer.vhd:335]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_im_reg[1][15:0]' into 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_im_reg[1][15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimator.vhd:298]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/u_Function_Impl/Delay15_reg_reg[0][25:25]' into 'u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg[15:15]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Function_Impl.vhd:2837]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_im_reg[1][11:0]' into 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_im_reg[1][11:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:419]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/Delay13_reg_re_reg[0][15:0]' into 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay1_out1_re_reg[15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimation_and_Correction.vhd:227]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/Delay13_reg_im_reg[0][15:0]' into 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay1_out1_im_reg[15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimation_and_Correction.vhd:228]
INFO: [Synth 8-4471] merging register 'u_Carrier_Synchronizer/u_Loop_Filter/Delay7_reg_reg[1][12:0]' into 'u_Carrier_Synchronizer/u_Loop_Filter/Delay7_reg_reg[1][12:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Loop_Filter_block.vhd:140]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_C2ReIm_1_C2ReIm_B_reg[15:0]' into 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_C2ReIm_1_C2ReIm_B_reg[15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Estimator.vhd:315]
INFO: [Synth 8-4471] merging register 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_out1_im_1_reg[15:0]' into 'u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_out1_im_1_reg[15:0]' [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_Phase_Ambiguity_Corrector.vhd:343]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6040] Register u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/u_Function_Impl/Delay7_reg_reg[1]_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/u_Function_Impl/Delay7_reg_reg[1]_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-5544] ROM "u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Direct_Lookup_Table_n_D_table_data_re[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP u_Carrier_Synchronizer/Product_mul_temp_2, operation Mode is: A''*B''.
DSP Report: register u_Carrier_Synchronizer/Delay3_reg_re_reg[0] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp_2.
DSP Report: register u_Carrier_Synchronizer/Delay3_reg_re_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp_2.
DSP Report: register u_Carrier_Synchronizer/Delay4_reg_im_reg[0] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp_2.
DSP Report: register u_Carrier_Synchronizer/Delay4_reg_im_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp_2.
DSP Report: operator u_Carrier_Synchronizer/Product_mul_temp_2 is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp_2.
DSP Report: Generating DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0], operation Mode is: (C+A''*B2)'.
DSP Report: register u_Carrier_Synchronizer/Delay3_reg_im_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0].
DSP Report: register u_Carrier_Synchronizer/Delay4_reg_re_reg[0] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0].
DSP Report: register u_Carrier_Synchronizer/Delay4_reg_re_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0].
DSP Report: register u_Carrier_Synchronizer/Delay6_reg_im_reg[0] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0].
DSP Report: operator u_Carrier_Synchronizer/Product_out1_im is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0].
DSP Report: operator u_Carrier_Synchronizer/Product_mul_temp_3 is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_im_reg[0].
DSP Report: Generating DSP u_Carrier_Synchronizer/Product_mul_temp, operation Mode is: ACIN2*B''.
DSP Report: register u_Carrier_Synchronizer/Delay3_reg_re_reg[0] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp.
DSP Report: register u_Carrier_Synchronizer/Delay4_reg_re_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp.
DSP Report: register u_Carrier_Synchronizer/Delay3_reg_re_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp.
DSP Report: operator u_Carrier_Synchronizer/Product_mul_temp is absorbed into DSP u_Carrier_Synchronizer/Product_mul_temp.
DSP Report: Generating DSP u_Carrier_Synchronizer/Delay6_reg_re_reg[0], operation Mode is: (C-ACIN2*B2)'.
DSP Report: register u_Carrier_Synchronizer/Delay3_reg_im_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_re_reg[0].
DSP Report: register u_Carrier_Synchronizer/Delay4_reg_im_reg[1] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_re_reg[0].
DSP Report: register u_Carrier_Synchronizer/Delay6_reg_re_reg[0] is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_re_reg[0].
DSP Report: operator u_Carrier_Synchronizer/Product_out1_re is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_re_reg[0].
DSP Report: operator u_Carrier_Synchronizer/Product_mul_temp_1 is absorbed into DSP u_Carrier_Synchronizer/Delay6_reg_re_reg[0].
DSP Report: Generating DSP u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1], operation Mode is: (A''*(B:0x62))'.
DSP Report: register u_Carrier_Synchronizer/u_Loop_Filter/Delay7_reg_reg[0] is absorbed into DSP u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1].
DSP Report: register u_Carrier_Synchronizer/u_Loop_Filter/Delay7_reg_reg[1] is absorbed into DSP u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1].
DSP Report: register u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1] is absorbed into DSP u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1].
DSP Report: register u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[0] is absorbed into DSP u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1].
DSP Report: operator u_Carrier_Synchronizer/u_Loop_Filter/Gain1_mul_temp is absorbed into DSP u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1].
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC, operation Mode is: A2*B''.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_re_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_re_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_C2ReIm_1_C2ReIm_A_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC.
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC.
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0], operation Mode is: (PCIN-A2*B2)'.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_im_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_C2ReIm_1_C2ReIm_B_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0].
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/mulOutput_1 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0].
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/mulOutput is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_re_reg[0].
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD, operation Mode is: A2*B2.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_im_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_C2ReIm_1_C2ReIm_A_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD.
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD.
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0], operation Mode is: (PCIN+A2*B'')'.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_re_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_C2ReIm_1_C2ReIm_B_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_re_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0].
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/mulOutput_4 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0].
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/mulOutput_3 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay9_reg_im_reg[0].
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_1, operation Mode is: A2*B2.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_im_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_1.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_out1_im_1_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_1.
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_1 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_1.
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp, operation Mode is: A2*B''.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_re_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_re_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_out1_re_1_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp.
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp.
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0], operation Mode is: (A''*B'')'.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay15_reg_re_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay15_reg_re_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay17_reg_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay17_reg_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0].
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product1_mul_temp is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0].
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_3, operation Mode is: A2*B2.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_im_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_3.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_out1_re_1_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_3.
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_3 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_3.
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_2, operation Mode is: A2*BCIN2.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_out1_im_1_reg is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_2.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_re_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_2.
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_2 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_2.
DSP Report: Generating DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0], operation Mode is: (ACIN2*B'')'.
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay15_reg_im_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay15_reg_im_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay17_reg_reg[1] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0].
DSP Report: register u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0] is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0].
DSP Report: operator u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product1_mul_temp_1 is absorbed into DSP u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_im_reg[0].
INFO: [Synth 8-6904] The RAM "u_Symbol_Synchronizer/u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/u_HDL_FIFO_ram_generic/ram_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Direct_Lookup_Table_n_D_out1_re_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Loop_Filter/Delay3_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/dither_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/fifo_front_dir_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_61/\u_Carrier_Synchronizer/u_Loop_Filter/Unit_Delay_Enabled_Resettable_Synchronous1_out1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Complex_to_Magnitude_Angle /\u_QuadrantMapper/yAbsReg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/u_Function_Impl/Delay15_reg_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Carrier_Synchronizer/u_Loop_Filter/Delay2_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/i_95/\u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/u_HDL_FIFO_ram_generic/data_int_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Complex_to_Magnitude_Angle /\yin1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Carrier_Synchronizer/u_Loop_Filter/Delay2_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/w_d2_re_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Rate_Handle/Downsample_ds_out_re_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Rate_Handle/Downsample_out1_re_reg[1] )
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__1) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__2) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__27) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__28) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__29) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__30) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__31) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__32) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__33) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__34) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__35) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__36) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__37) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__38) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__39) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__40) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__41) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__42) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__43) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__44) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__45) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__46) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__47) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__48) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__49) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__50) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay5_reg_reg[0]__51) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][47]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][46]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][45]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][44]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][43]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][42]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][41]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][40]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][39]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][38]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][37]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][36]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][35]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][34]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][33]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][32]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][31]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][30]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][29]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][28]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][27]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][26]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][25]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][24]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][23]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][22]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][21]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][20]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][19]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][18]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][17]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][16]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][15]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][0]) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][47]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][46]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][45]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][44]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][43]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][42]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][41]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][40]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][39]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][38]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][37]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][36]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][35]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][34]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][33]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][32]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][31]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][30]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][29]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][28]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][27]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][26]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][25]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][24]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][23]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][22]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][21]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][20]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][19]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][18]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][17]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][16]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][15]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][14]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][13]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][12]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
WARNING: [Synth 8-3332] Sequential element (u_Loop_Filter/Delay3_reg_reg[0][11]__0) is unused and will be removed from module QPSK_src_Symbol_Synchronizer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay4_reg_im_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Interpolation_Control/muReg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\Integer_Delay4_out1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Interpolation_Filter/Delay34_out1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Interpolation_Filter/Delay29_out1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Symbol_Synchronizer/\u_Interpolation_Filter/Delay19_out1_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "coeffTableOut1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0/sumOut_tmp_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/sumOut_tmp_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/sumOut_tmp_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/sumOut_tmp_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: operator u_filterTap0/sumOut_tmp0 is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap1/sumOut_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/sumOut_tmp_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1/sumOut_tmp0 is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0_1/sumOut_tmp_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0_1/sumOut_tmp_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/sumOut_tmp_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/sumOut_tmp_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap0_1/sumOut_tmp0 is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap1_1/sumOut_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/sumOut_tmp_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1_1/sumOut_tmp0 is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
INFO: [Synth 8-5544] ROM "coeffTableOut0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0/fTap_addout_reg_reg, operation Mode is: ((C:0x0) or P)+((D'+A'')*B'')'.
DSP Report: register u_filterTap0/fTap_din2_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din1_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din1_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_preAdd_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: ((C:0x0) or P)+((D'+A'')*BCIN2)'.
DSP Report: register u_filterTap0_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
INFO: [Synth 8-5544] ROM "coeffTableOut1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_2/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0/sumOut_tmp_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/sumOut_tmp_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: operator u_filterTap0/sumOut_tmp0 is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_2/u_delayLine1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap1/sumOut_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/sumOut_tmp_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1/sumOut_tmp0 is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_2/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0_1/sumOut_tmp_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/sumOut_tmp_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap0_1/sumOut_tmp0 is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_2/u_delayLine1_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap1_1/sumOut_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/sumOut_tmp_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1_1/sumOut_tmp0 is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
INFO: [Synth 8-5544] ROM "coeffTableOut1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_3/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0/sumOut_tmp_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/sumOut_tmp_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: operator u_filterTap0/sumOut_tmp0 is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterTap0/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_3/u_delayLine1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap1/sumOut_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/sumOut_tmp_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/sumOut_tmp_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/sumOut_tmp_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1/sumOut_tmp0 is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterTap1/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_3/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap0_1/sumOut_tmp_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/sumOut_tmp_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap0_1/sumOut_tmp0 is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterTap0_1/sumOut_tmp_reg.
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/\u_RRC_Transmit_Filter/u_FIR_Interpolator /u_filterInstantiation_3/u_delayLine1_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_filterTap1_1/sumOut_tmp_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1_1/sumOut_tmp_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/sumOut_tmp_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/sumOut_tmp_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1_1/sumOut_tmp0 is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterTap1_1/sumOut_tmp_reg.
INFO: [Synth 8-5544] ROM "u_QPSK_Modulator/u_QPSK_Modulator_Baseband/t1_re[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_QPSK_Modulator/u_QPSK_Modulator_Baseband/t1_im[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block1.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_16/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_15/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_14/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_13/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_12/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_11/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_10/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block2.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_8/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_7/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_6/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_5/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_4/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_3/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldInC0.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg' and it is trimmed from '48' to '33' bits. [c:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.gen/sources_1/bd/qpsk_for_htg/ipshared/d195/hdl/QPSK_src_FilterTapSystolicWvldin_block.vhd:75]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (C'+(A''*(B:0x4000)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfffd)'')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x14)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xffb9)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xbb)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfe5d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x35a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf91c)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1299)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x396a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf578)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4c3)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfda4)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x11d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff8a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x27)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfff7)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfff9)'')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff7e)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x148)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfd37)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x5a6)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf413)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x282a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x282a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf413)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x5a6)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfd37)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x148)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff7e)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfff9)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfff7)'')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x27)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff8a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x11d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfda4)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4c3)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf578)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x396a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1299)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf91c)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x35a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfe5d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xbb)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xffb9)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x14)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfffd)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Apply_Gain/Delay2_reg_re_reg[1], operation Mode is: (A2*B'')'.
DSP Report: register u_Apply_Gain/Delay2_reg_re_reg[1] is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay1_out1_re_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay_out1_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_re_reg[1] is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_re_reg[0] is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: operator u_Apply_Gain/Product_out1_re is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (C'+(A''*(B:0x4000)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfffd)'')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x14)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xffb9)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xbb)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfe5d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x35a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf91c)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1299)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x396a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf578)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4c3)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfda4)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x11d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff8a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x27)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfff7)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfff9)'')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff7e)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x148)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfd37)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x5a6)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf413)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x282a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x282a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf413)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x5a6)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfd37)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x148)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff7e)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfff9)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfff7)'')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x27)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff8a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x11d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfda4)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4c3)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf578)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x396a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x1299)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf91c)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x35a)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfe5d)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xbb)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xffb9)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x14)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfffd)'')')'.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Apply_Gain/Delay2_reg_im_reg[1], operation Mode is: (A2*B'')'.
DSP Report: register u_Apply_Gain/Delay2_reg_im_reg[1] is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay1_out1_im_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay_out1_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_im_reg[1] is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_im_reg[0] is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: operator u_Apply_Gain/Product_out1_im is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
INFO: [Synth 8-6904] The RAM "u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP u_Apply_Gain/Delay2_reg_re_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register u_Apply_Gain/Delay1_out1_re_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay_out1_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_re_reg[1] is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_re_reg[0] is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: operator u_Apply_Gain/Product_out1_re is absorbed into DSP u_Apply_Gain/Delay2_reg_re_reg[1].
DSP Report: Generating DSP u_Apply_Gain/Delay2_reg_im_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register u_Apply_Gain/Delay1_out1_im_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay_out1_reg is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_im_reg[1] is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: register u_Apply_Gain/Delay2_reg_im_reg[0] is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: operator u_Apply_Gain/Product_out1_im is absorbed into DSP u_Apply_Gain/Delay2_reg_im_reg[1].
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (C'+(A''*(B:0x4000)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfffa)'')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff72)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x177)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfcb9)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6b5)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf237)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x2531)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x72d4)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xeaf0)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x987)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfb48)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x23a)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff13)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4f)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xffef)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0xfff1)'')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x51)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfefb)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x290)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfa6d)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xb4b)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xe826)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x5054)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xffef)'')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4f)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff13)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x23a)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfb48)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x987)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xeaf0)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x72d4)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x2531)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf237)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6b5)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfcb9)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x177)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff72)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfffa)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (C'+(A''*(B:0x4000)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xfffa)'')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff72)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x177)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfcb9)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6b5)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf237)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x2531)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x72d4)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xeaf0)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x987)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfb48)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x23a)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff13)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4f)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xffef)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0xfff1)'')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x51)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfefb)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x290)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xfa6d)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xb4b)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0xe826)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x5054)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din2_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_preAdd_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_preAdd_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: (A''*(B:0xffef)'')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x4f)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff13)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x23a)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfb48)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x987)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xeaf0)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x72d4)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x2531)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xf237)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x6b5)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfcb9)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x177)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xff72)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0x28)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+(ACIN''*(B:0xfffa)'')')'.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din_reg1_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din_reg2_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
RAM ("u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram_generic/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1_1/u_simpleDualPortRam/ram_reg" of size (depth=4 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 2601.207 ; gain = 991.273
---------------------------------------------------------------------------------
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC_14 : 0 1 : 2223 4208 : Used 1 time 100
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD_16 : 0 1 : 2112 4081 : Used 1 time 100
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_GTED/Delay10_reg_reg[0]_0 : 0 0 : 2997 2997 : Used 1 time 100
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_GTED/Delay13_reg_reg[0]_2 : 0 0 : 2997 2997 : Used 1 time 100
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 0 : 2164 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 1 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 2 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 3 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 4 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 5 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 6 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 7 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 8 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 9 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 10 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 11 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 12 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 13 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 14 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_25 : 0 15 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 0 : 2164 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 1 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 2 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 3 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 4 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 5 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 6 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 7 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 8 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 9 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 10 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 11 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 12 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 13 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 14 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1e : 0 15 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 0 : 2164 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 1 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 2 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 3 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 4 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 5 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 6 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 7 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 8 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 9 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 10 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 11 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 12 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 13 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 14 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_27 : 0 15 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 0 : 2164 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 1 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 2 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 3 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 4 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 5 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 6 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 7 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 8 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 9 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 10 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 11 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 12 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 13 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 14 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_23 : 0 15 : 2242 35794 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 0 : 2164 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 1 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 2 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 3 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 4 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 5 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 6 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 7 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 8 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 9 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 10 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 11 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 12 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 13 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 14 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_14 : 0 15 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 0 : 2164 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 1 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 2 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 3 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 4 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 5 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 6 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 7 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 8 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 9 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 10 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 11 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 12 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 13 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 14 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_b : 0 15 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 0 : 2164 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 1 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 2 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 3 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 4 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 5 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 6 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 7 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 8 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 9 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 10 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 11 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 12 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 13 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 14 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_im/u_FilterTap_1/fTap_addout_reg_reg_15 : 0 15 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 0 : 2164 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 1 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 2 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 3 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 4 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 5 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 6 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 7 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 8 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 9 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 10 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 11 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 12 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 13 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 14 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_2_re/u_FilterTap_1/fTap_addout_reg_reg_e : 0 15 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 0 : 2164 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 1 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 2 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 3 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 4 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 5 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 6 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 7 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 8 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 9 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 10 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 11 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 12 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 13 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 14 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_im/u_FilterTap_1/fTap_addout_reg_reg_16 : 0 15 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 0 : 2164 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 1 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 2 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 3 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 4 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 5 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 6 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 7 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 8 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 9 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 10 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 11 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 12 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 13 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 14 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_3_re/u_FilterTap_1/fTap_addout_reg_reg_f : 0 15 : 2167 34669 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 0 : 2557 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 1 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 2 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 3 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 4 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 5 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 6 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 7 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 8 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 9 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 10 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 11 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_3 : 0 12 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 0 : 2557 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 1 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 2 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 3 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 4 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 5 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 6 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 7 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 8 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 9 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 10 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 11 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reP/u_FilterTap_1/fTap_addout_reg_reg_4 : 0 12 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 0 : 2557 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 1 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 2 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 3 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 4 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 5 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 6 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 7 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 8 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 9 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 10 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 11 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_1/fTap_addout_reg_reg_0 : 0 12 : 2573 33433 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 0 : 2407 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 1 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 2 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 3 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 4 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 5 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 6 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 7 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_1f : 0 8 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 0 : 2407 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 1 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 2 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 3 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 4 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 5 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 6 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 7 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_1c : 0 8 : 2424 21799 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 0 : 2407 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 1 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 2 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 3 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 4 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 5 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 6 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_26 : 0 7 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 0 : 2407 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 1 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 2 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 3 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 4 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 5 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 6 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_20 : 0 7 : 2424 19375 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product2_mul_temp_1_f : 0 0 : 2001 7956 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product2_mul_temp_1_f : 0 1 : 1985 7956 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product2_mul_temp_1_f : 0 2 : 1985 7956 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product2_mul_temp_1_f : 0 3 : 1985 7956 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0]_1d : 0 0 : 2976 5926 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay39_reg_re_reg[0]_1d : 0 1 : 2950 5926 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1]_13 : 0 0 : 2934 5843 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Automatic_Gain_Control/Delay6_reg_re_reg[1]_13 : 0 1 : 2909 5843 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/fTap_addout_reg_reg_4 : 0 0 : 2723 5429 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/fTap_addout_reg_reg_4 : 0 1 : 2706 5429 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/sumOut_tmp_reg_0 : 0 0 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/sumOut_tmp_reg_0 : 0 1 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/sumOut_tmp_reg_7 : 0 0 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/sumOut_tmp_reg_7 : 0 1 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/sumOut_tmp_reg_9 : 0 0 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0/sumOut_tmp_reg_9 : 0 1 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0_1/sumOut_tmp_reg_3 : 0 0 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0_1/sumOut_tmp_reg_3 : 0 1 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0_1/sumOut_tmp_reg_8 : 0 0 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0_1/sumOut_tmp_reg_8 : 0 1 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0_1/sumOut_tmp_reg_a : 0 0 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_filterTap0_1/sumOut_tmp_reg_a : 0 1 : 2501 5002 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Estimator__GC0 Product_mul_temp_0 : 0 0 : 2001 4240 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Estimator__GC0 Product_mul_temp_0 : 0 1 : 2239 4240 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp_8 : 0 0 : 2001 4240 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Product1_mul_temp_8 : 0 1 : 2239 4240 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Carrier_Synchronizer/Product_mul_temp_2_c : 0 0 : 2001 4208 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Carrier_Synchronizer/Product_mul_temp_2_c : 0 1 : 2207 4208 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Re_AC_14 : 0 0 : 1985 4208 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Magnitude_Squared/Delay9_out1_reg_5 : 0 0 : 2033 4199 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Magnitude_Squared/Delay9_out1_reg_5 : 0 1 : 2166 4199 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg_16 : 0 0 : 2001 4135 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Automatic_Gain_Control/u_Compute_Error/u_Magnitude_Squared/Delay6_out1_reg_16 : 0 1 : 2134 4135 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg_1b : 0 0 : 2001 4135 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Power_Threshold/u_Compute_Power/Delay6_out1_reg_1b : 0 1 : 2134 4135 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp_b : 0 0 : 2194 4128 : Used 1 time 0
 Sort Area is QPSK_src_Preamble_Detector__GB0 u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Gain_mul_temp_b : 0 1 : 1934 4128 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Estimator__GC0 Product_mul_temp_2_3 : 0 0 : 2001 4113 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Estimator__GC0 Product_mul_temp_2_3 : 0 1 : 2112 4113 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Carrier_Synchronizer/Delay6_reg_im_reg[0]_f : 0 0 : 2104 4089 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Carrier_Synchronizer/Delay6_reg_im_reg[0]_f : 0 1 : 1985 4089 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Product_Im_AD_16 : 0 0 : 1969 4081 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 Product1_mul_temp_1_8 : 0 0 : 1985 3970 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 Product1_mul_temp_1_8 : 0 1 : 1985 3970 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 Product1_mul_temp_5 : 0 0 : 2001 3970 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 Product1_mul_temp_5 : 0 1 : 1969 3970 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 K1_mul_temp_3 : 0 0 : 1598 3225 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 K1_mul_temp_3 : 0 1 : 1627 3225 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_19 : 0 0 : 1375 2738 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_19 : 0 1 : 1363 2738 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 Product1_mul_temp_6 : 0 0 : 1273 2535 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 Product1_mul_temp_6 : 0 1 : 1262 2535 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg_24 : 0 0 : 2290 2290 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg_1c : 0 0 : 2290 2290 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Apply_Gain/Delay2_reg_im_reg[1]_18 : 0 0 : 2244 2244 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Apply_Gain/Delay2_reg_re_reg[1]_12 : 0 0 : 2244 2244 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Apply_Gain/Delay2_reg_im_reg[1]_1b : 0 0 : 2228 2228 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Apply_Gain/Delay2_reg_re_reg[1]_19 : 0 0 : 2228 2228 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_9/fTap_addout_reg_reg_17 : 0 0 : 2200 2200 : Used 1 time 0
 Sort Area is QPSK_src_QPSK__GC0 u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_9/fTap_addout_reg_reg_10 : 0 0 : 2200 2200 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product1_mul_temp_1_c : 0 0 : 2001 2001 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product1_mul_temp_2_d : 0 0 : 2001 2001 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product1_mul_temp_3_e : 0 0 : 2001 2001 : Used 1 time 0
 Sort Area is QPSK_src_Coarse_Frequency_Compensator__GC0 u_Raise_Power_to_4/Product1_mul_temp_b : 0 0 : 2001 2001 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_1_1c : 0 0 : 1363 1363 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Product2_mul_temp_3_20 : 0 0 : 1363 1363 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 Product2_mul_temp_1_b : 0 0 : 1289 1289 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 Product2_mul_temp_9 : 0 0 : 1289 1289 : Used 1 time 0
 Sort Area is QPSK_src_QPSK_Rx__GC0 u_Digital_AGC/u_Automatic_Gain_Control/u_Loop_Filter/Delay4_reg_reg[1]_19 : 0 0 : 1087 1087 : Used 1 time 0
 Sort Area is QPSK_src_Frequency_and_Time_Synchronizer__GC0 u_Carrier_Synchronizer/u_Loop_Filter/Delay6_reg_reg[1]_12 : 0 0 : 275 275 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------+--------------------------------------------------------+---------------+----------------+
|Module Name           | RTL Object                                             | Depth x Width | Implemented As | 
+----------------------+--------------------------------------------------------+---------------+----------------+
|qpsk_for_htg_QPSK_0_0 | u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg | 2048x15       | Block RAM      | 
|qpsk_for_htg_QPSK_0_0 | u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg   | 2048x14       | Block RAM      | 
|qpsk_for_htg_QPSK_0_0 | u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg | 2048x15       | Block RAM      | 
|qpsk_for_htg_QPSK_0_0 | u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg   | 2048x14       | Block RAM      | 
+----------------------+--------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_QPSK_Tx   | u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram_generic/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|u_To_DMA    | u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram/ram_reg                            | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                                                                                        | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|u_Symbol_Synchronizer | u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/u_HDL_FIFO_ram_generic/ram_reg                                             | Implied   | 4 x 32               | RAM32M16 x 3   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg           | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg           | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_To_DMA              | u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg                           | Implied   | 1 K x 1              | RAM256X1D x 4  | 
|qpsk_for_htg_QPSK_0_0 | u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/u_QPSK_fifo_data_OUT_classic_ram_generic/ram_reg     | Implied   | 4 x 32               | RAM32M16 x 3   | 
|qpsk_for_htg_QPSK_0_0 | u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
|qpsk_for_htg_QPSK_0_0 | u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/u_QPSK_fifo_data_classic_ram/ram_reg                      | Implied   | 4 x 32               | RAM32M16 x 3   | 
+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------+-------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping                               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+-------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|QPSK_src_Coarse_Frequency_Estimator           | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Estimator           | (PCIN-A''*B2)'                            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Coarse_Frequency_Estimator           | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|qpsk_for_htg_QPSK_0_0                         | (PCIN+A''*B2)'                            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Coarse_Frequency_Compensator         | A''*B2                                    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Compensator         | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Compensator         | ACIN2*B2                                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Compensator         | ACIN2*B''                                 | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*BCIN2                                 | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | ACIN2*B''                                 | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*BCIN2                                 | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Automatic_Gain_Control               | (A''*B'')'                                | 25     | 16     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Magnitude_Squared                    | (A2*B2)'                                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|QPSK_src_Automatic_Gain_Control               | (ACIN2*B'')'                              | 25     | 16     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Magnitude_Squared                    | (PCIN+(A2*B2)')'                          | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Loop_Filter                          | ((A:0x10625)*B'')'                        | 18     | 18     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Compute_Power                        | (A2*B2)'                                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|QPSK_src_Compute_Power                        | (PCIN+(A2*B2)')'                          | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | ((D'+A'')*(B:0x2b8)'')'                   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xfe)'')')'         | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xfb32)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xf5f5)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xf935)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xa0b)'')')'        | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0x250c)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0x3e64)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+(((D:0x0)'+ACIN'')*(B:0x48c5)'')')' | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | ((D'+A'')*(B:0x2b8)'')'                   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xfe)'')')'         | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xfb32)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xf5f5)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xf935)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0xa0b)'')')'        | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0x250c)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+ACIN'')*(B:0x3e64)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+(((D:0x0)'+ACIN'')*(B:0x48c5)'')')' | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_Magnitude_Squared_and_Moving_Sum     | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Magnitude_Squared_and_Moving_Sum     | (PCIN-A''*B2)'                            | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Preamble_Detector__GB0               | A''*B                                     | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Preamble_Detector__GB0               | (PCIN>>17)+A*B''                          | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (A''*(B:0x6f66)'')'                       | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x1909a)'')')'           | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x1909a)'')')'           | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x1909a)'')')'           | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x1909a)'')')'           | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(ACIN''*(B:0x6f66)'')')'            | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (A''*(B:0x0)'')'                          | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x0)'')')'                  | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Preamble_Detector__GB0               | (A''*B'')'                                | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (A''*(B:0x12134)'')'                      | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0xdecc)'')')'               | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0xdecc)'')')'               | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0xdecc)'')')'               | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0xdecc)'')')'               | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*(B:0x12134)'')')'              | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Preamble_Detector__GB0               | (PCIN+(A''*B'')')'                        | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_GTED                                 | (C' or 0)+A''*B''                         | 20     | 18     | 19     | -      | 38     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|QPSK_src_GTED                                 | (C' or 0)+A''*B''                         | 20     | 18     | 19     | -      | 38     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|QPSK_src_Loop_Filter_block1                   | (A:0x3ffd814e)*B''                        | 19     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Loop_Filter_block1                   | (PCIN>>17)+A2*(B:0x1814e)                 | 23     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Interpolation_Filter                 | A2*B''                                    | 16     | 11     | -      | -      | 27     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Interpolation_Filter                 | A''*B''                                   | 16     | 11     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Interpolation_Filter                 | A2*BCIN2                                  | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Interpolation_Filter                 | A''*B''                                   | 16     | 11     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Carrier_Synchronizer                 | A''*B''                                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Carrier_Synchronizer                 | (C+A''*B2)'                               | 16     | 16     | 30     | -      | 30     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
|QPSK_src_Carrier_Synchronizer                 | ACIN2*B''                                 | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Carrier_Synchronizer                 | (C-ACIN2*B2)'                             | 16     | 16     | 30     | -      | 30     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|QPSK_src_Frequency_and_Time_Synchronizer__GC0 | (A''*(B:0x62))'                           | 13     | 8      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Phase_Ambiguity_Estimator            | A2*B''                                    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Estimator            | (PCIN-A2*B2)'                             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Phase_Ambiguity_Estimator            | A2*B2                                     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Estimator            | (PCIN+A2*B'')'                            | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A2*B2                                     | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A2*B''                                    | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | (A''*B'')'                                | 26     | 16     | -      | -      | 42     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A2*B2                                     | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A2*BCIN2                                  | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | (ACIN2*B'')'                              | 26     | 16     | -      | -      | 42     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|QPSK_src_FIRFilter2                           | (A''*B'')'                                | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic                    | (PCIN+(A''*B'')')'                        | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FIRFilter2                           | (A''*B'')'                                | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic                    | (PCIN+(A''*B'')')'                        | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAdd              | ((C:0x0) or P)+((D'+A'')*B'')'            | 17     | 17     | 33     | 17     | 33     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAdd_block        | ((C:0x0) or P)+((D'+A'')*BCIN2)'          | 17     | 17     | 33     | 17     | 33     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | (A''*B'')'                                | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | (PCIN+(A''*B'')')'                        | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | (A''*B'')'                                | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | (PCIN+(A''*B'')')'                        | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block3             | (A''*B'')'                                | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FIRFilter4                           | (PCIN+(A''*B'')')'                        | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block3             | (A''*B'')'                                | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FIRFilter4                           | (PCIN+(A''*B'')')'                        | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block2       | (C'+(A''*(B:0x4000)'')')'                 | 16     | 16     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (A''*(B:0xfffd)'')'                       | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x14)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xffb9)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xbb)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xfe5d)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x35a)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xf91c)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x1299)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x396a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xf578)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x4c3)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xfda4)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x11d)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xff8a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x27)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xfff7)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (A''*(B:0xfff9)'')'                       | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xff7e)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x148)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xfd37)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x5a6)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xf413)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x282a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x282a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xf413)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x5a6)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xfd37)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x148)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xff7e)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xfff9)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (A''*(B:0xfff7)'')'                       | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x27)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xff8a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x11d)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xfda4)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x4c3)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xf578)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x396a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x1299)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xf91c)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x35a)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xfe5d)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xbb)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xffb9)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x14)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xfffd)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_From_ADC                             | (A2*B'')'                                 | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block2       | (C'+(A''*(B:0x4000)'')')'                 | 16     | 16     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (A''*(B:0xfffd)'')'                       | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x14)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xffb9)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xbb)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xfe5d)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x35a)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xf91c)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x1299)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x396a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xf578)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x4c3)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xfda4)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x11d)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xff8a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0x27)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(ACIN''*(B:0xfff7)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (A''*(B:0xfff9)'')'                       | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xff7e)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x148)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xfd37)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x5a6)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xf413)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x282a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x282a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xf413)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x5a6)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xfd37)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x148)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xff7e)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(ACIN''*(B:0xfff9)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (A''*(B:0xfff7)'')'                       | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x27)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xff8a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x11d)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xfda4)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x4c3)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xf578)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x396a)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x1299)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xf91c)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x35a)'')')'             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xfe5d)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xbb)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xffb9)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0x14)'')')'              | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(ACIN''*(B:0xfffd)'')')'            | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_From_ADC                             | (A2*B'')'                                 | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Apply_Gain_block                     | (A2*B2)'                                  | 18     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Apply_Gain_block                     | (A2*B2)'                                  | 18     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block4       | (C'+(A''*(B:0x4000)'')')'                 | 16     | 16     | 48     | -      | 48     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (A''*(B:0xfffa)'')'                       | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xff72)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x177)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xfcb9)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x6b5)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xf237)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x2531)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x72d4)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xeaf0)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x987)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xfb48)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x23a)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xff13)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x4f)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xffef)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | ((D'+A'')*(B:0xfff1)'')'                  | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0x51)'')')'         | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xfefb)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0x290)'')')'        | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xfa6d)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xb4b)'')')'        | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xe826)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0x5054)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (A''*(B:0xffef)'')'                       | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x4f)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xff13)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x23a)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xfb48)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x987)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xeaf0)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x72d4)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x2531)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xf237)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x6b5)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xfcb9)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x177)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xff72)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xfffa)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block4       | (C'+(A''*(B:0x4000)'')')'                 | 16     | 16     | 48     | -      | 48     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (A''*(B:0xfffa)'')'                       | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xff72)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x177)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xfcb9)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x6b5)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xf237)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x2531)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x72d4)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xeaf0)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x987)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xfb48)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x23a)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xff13)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0x4f)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(ACIN''*(B:0xffef)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | ((D'+A'')*(B:0xfff1)'')'                  | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0x51)'')')'         | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xfefb)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0x290)'')')'        | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xfa6d)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xb4b)'')')'        | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0xe826)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+ACIN'')*(B:0x5054)'')')'       | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (A''*(B:0xffef)'')'                       | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x4f)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xff13)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x23a)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xfb48)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x987)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xeaf0)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x72d4)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x2531)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xf237)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x6b5)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xfcb9)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x177)'')')'             | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xff72)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0x28)'')')'              | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(ACIN''*(B:0xfffa)'')')'            | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------+-------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 3049.785 ; gain = 1439.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:38 . Memory (MB): peak = 3089.863 ; gain = 1479.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_QPSK_Tx   | u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram_generic/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|u_To_DMA    | u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram/ram_reg                            | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                                                                                        | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|u_Symbol_Synchronizer | u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/u_HDL_FIFO_ram_generic/ram_reg                                             | Implied   | 4 x 32               | RAM32M16 x 3   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg           | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg           | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1/u_simpleDualPortRam/ram_reg         | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_QPSK_Tx             | u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 4 x 17               | RAM32M16 x 2   | 
|u_To_DMA              | u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg                           | Implied   | 1 K x 1              | RAM256X1D x 4  | 
|qpsk_for_htg_QPSK_0_0 | u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/u_QPSK_fifo_data_OUT_classic_ram_generic/ram_reg     | Implied   | 4 x 32               | RAM32M16 x 3   | 
|qpsk_for_htg_QPSK_0_0 | u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
|qpsk_for_htg_QPSK_0_0 | u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/u_QPSK_fifo_data_classic_ram/ram_reg                      | Implied   | 4 x 32               | RAM32M16 x 3   | 
+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_QPSK_src_QPSKi_9/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram_generic/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_QPSK_src_QPSKi_9/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:50 . Memory (MB): peak = 3113.938 ; gain = 1504.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram_generic/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/u_HDL_FIFO_classic_ram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:02:02 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay9_reg_im_reg[6][11]                                                          | 9      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay12_reg_reg[6]                                                                | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/u_Function_Impl/Delay10_reg_reg[1]                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay7_reg_reg[1][25]                                                             | 5      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_reg_im_reg[1][15]                                                         | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay36_reg_re_reg[1][15]                                                         | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay9_reg_re_reg[6][11]                                                          | 9      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg[15]                                                                                                     | 16     | 16    | NO           | NO                 | NO                | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg[15]                                                                                                     | 16     | 16    | NO           | NO                 | NO                | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_8/fTap_din1_reg2_reg[15]                                                                                     | 16     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/u_FilterTap_16/fTap_addout_reg_reg[31]                                                                                   | 7      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_8/fTap_din1_reg2_reg[15]                                                                                     | 16     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_im/u_FilterTap_16/fTap_addout_reg_reg[31]                                                                                   | 7      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg[29]                                                         | 7      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg[29]                                                         | 7      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg[0]                                                            | 16     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg[0]                                                            | 16     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_Coarse_Frequency_Estimator/u_Extract_Frequency/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[31][4] | 32     | 5     | YES          | NO                 | YES               | 0      | 5       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_Coarse_Frequency_Estimator/u_Extract_Frequency/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[33]      | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_Coarse_Frequency_Estimator/u_Integrator/Delay1_out1_re_reg[31]                                                           | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_Coarse_Frequency_Estimator/u_Integrator/Delay1_out1_im_reg[31]                                                           | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_NCO/outsel_reg_reg_reg[4]                                                                                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/Delay3_reg_im_reg[5][15]                                                                                                   | 27     | 14    | YES          | NO                 | YES               | 0      | 14      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/Delay3_reg_re_reg[5][15]                                                                                                   | 27     | 14    | YES          | NO                 | YES               | 0      | 14      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/Delay15_reg_reg[1]                                                                                                         | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_Coarse_Frequency_Estimator/Delay4_reg_reg[1]                                                                             | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/Delay4_out1_reg[31]                                                                                                      | 21     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/Delay7_reg_reg[2]                                                                                                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/Delay10_reg_reg[1132]                                                                                                                 | 1158   | 1     | YES          | NO                 | YES               | 0      | 37      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Complex_to_Magnitude_Angle/Delay_ValidIn_reg_reg[13]                            | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/Delay2_out1_reg                                                                                                                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/u_Loop_Filter/Delay10_reg_reg[1]                                                                                                   | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/Delay10_reg_im_reg[5][15]                                                                                                          | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/Delay10_reg_re_reg[5][15]                                                                                                          | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/u_Loop_Filter/Delay1_reg_reg[1][12]                                                                                                | 4      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Average_Estimates/Delay2_out1_1_reg                                                                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Average_Estimates/Delay1_out1_1_reg                                                                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay1_out1_re_reg[15]                                                            | 1179   | 16    | YES          | NO                 | YES               | 0      | 592     | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/Delay1_out1_im_reg[15]                                                            | 1179   | 16    | YES          | NO                 | YES               | 0      | 592     | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay1_reg_im_reg[14][11]                                                         | 14     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/Delay2_reg_reg[7]                                                                                             | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay2_reg_reg[1]                                                                 | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay16_reg_reg[1]                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/Delay9_reg_reg[9]                                                                                             | 48     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/Delay2_out1_reg[11]                                                  | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/u_Reciprocal/Delay1_out1_reg                                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay_reg_im_reg[14][15]                                                          | 20     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay_reg_re_reg[14][15]                                                          | 20     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay1_reg_re_reg[14][11]                                                         | 14     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay8_reg_reg[1]                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay_reg_reg[12][29]                                                                 | 13     | 29    | YES          | NO                 | YES               | 29     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Gardner_TED/Delay10_reg_reg[3]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Interpolation_Filter/Delay24_out1_reg[9]                                                                                          | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Interpolation_Filter/Delay5_reg_re_reg[1][15]                                                                                     | 5      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Interpolation_Filter/Delay5_reg_im_reg[1][15]                                                                                     | 5      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Rate_Handle/Delay_reg_reg[3]                                                                                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/Gardner_data_re_reg[0]                                                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/Gardner_data_im_reg[0]                                                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/strobe_reg                                                                                                                          | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/Delay6_out1_reg                                                                                                                     | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Digital_AGC/u_Power_Threshold/Delay3_out1_re_reg[15]                                                                                                                                      | 68     | 16    | YES          | NO                 | YES               | 0      | 48      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Digital_AGC/u_Power_Threshold/Delay3_out1_im_reg[15]                                                                                                                                      | 68     | 16    | YES          | NO                 | YES               | 0      | 48      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Digital_AGC/u_Automatic_Gain_Control/Delay5_reg_reg[1]                                                                                                                                    | 74     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Digital_AGC/u_Power_Threshold/u_Moving_Average/Delay1_reg_reg[63][32]                                                                                                                     | 64     | 19    | YES          | NO                 | YES               | 0      | 38      | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Digital_AGC/u_Automatic_Gain_Control/Delay10_reg_reg[1]                                                                                                                                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_QPSK_Demodulator/u_Deserialize_x2/u_SR_Latch/delayMatch_reg_reg[3]                                                                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/finalSumValidPipe_reg_reg[5]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[6]                                                                                                 | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[4]                                                                                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/finalSumValidPipe_reg_reg[5]                                                                                               | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/validOutLookahead_reg_reg[6]                                                                                               | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/finalSumValidPipe_reg_reg[5]                                                                                               | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/validOutLookahead_reg_reg[6]                                                                                               | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Apply_Gain/Delay6_out1_reg                                                                                                                                                               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Apply_Gain/Delay6_out1_reg                                                                                                                                                                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/intdelay_reg_re_reg[6][29]                                                                                                                         | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/intdelay_reg_im_reg[6][29]                                                                                                                         | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_3/u_FilterBank/u_subFilter_1_re/intdelay_reg_reg[18]                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_2/u_FilterBank/u_subFilter_1_re/intdelay_reg_reg[11]                                                                         | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation_1/u_FilterBank/u_subFilter_1_re/intdelay_reg_reg[18]                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|qpsk_for_htg_QPSK_0_0 | U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/intdelay_reg_reg[18]                                                                           | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|QPSK_src_From_ADC                             | ((A''*B'')')'            | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_From_ADC                             | ((A''*B'')')'            | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 8      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 5      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 13     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 8      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 5      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin              | (PCIN+(A''*B'')')'       | 0      | 13     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block        | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 5      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 8      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 13     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 5      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 8      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 13     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block1       | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block2       | (C+(A''*B'')')'          | 30     | 15     | 0      | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block2       | (C+(A''*B'')')'          | 30     | 15     | 0      | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|QPSK_src_Automatic_Gain_Control               | ((A''*B'')')'            | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Automatic_Gain_Control               | ((A'*B'')')'             | 0      | 18     | -      | -      | 41     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Magnitude_Squared                    | (A'*B')'                 | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Magnitude_Squared                    | (PCIN+(A'*B')')'         | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Loop_Filter                          | ((A''*B)')'              | 30     | 17     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Compute_Power                        | (A''*B'')'               | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Compute_Power                        | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Carrier_Synchronizer                 | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Carrier_Synchronizer                 | (C+A''*B')'              | 30     | 18     | 48     | -      | 30     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
|QPSK_src_Carrier_Synchronizer                 | A'*B''                   | 0      | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Carrier_Synchronizer                 | (C-(A'*B'))'             | 0      | 18     | 48     | -      | 30     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|QPSK_src_Frequency_and_Time_Synchronizer__GC0 | ((A''*B)')'              | 30     | 7      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Coarse_Frequency_Compensator         | A''*B'                   | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Compensator         | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Compensator         | A'*B'                    | 0      | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Compensator         | A'*B''                   | 0      | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Estimator           | A''*B''                  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Coarse_Frequency_Estimator           | (PCIN-(A''*B'))'         | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Coarse_Frequency_Estimator           | A''*B''                  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|qpsk_for_htg_QPSK_0_0                         | (PCIN+A''*B')'           | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B''                  | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B'                   | 30     | 0      | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A'*B''                   | 0      | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Raise_Power_to_4                     | A''*B'                   | 30     | 0      | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A'*B'                    | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A'*B''                   | 30     | 18     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | ((A''*B'')')'            | 30     | 18     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A'*B'                    | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | A'*B'                    | 30     | 0      | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Corrector            | ((A'*B'')')'             | 0      | 18     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Phase_Ambiguity_Estimator            | A'*B''                   | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Estimator            | (PCIN-(A'*B''))'         | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Phase_Ambiguity_Estimator            | A'*B''                   | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Phase_Ambiguity_Estimator            | (PCIN+A'*B'')'           | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | ((A''*B'')')'            | 30     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | ((A''*B)')'              | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B)')'         | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block3       | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Preamble_Detector__GB0               | (A''*B'')'               | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Preamble_Detector__GB0               | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Magnitude_Squared_and_Moving_Sum     | A''*B''                  | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Magnitude_Squared_and_Moving_Sum     | (PCIN-(A''*B'))'         | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Preamble_Detector__GB0               | A''*B                    | 17     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Preamble_Detector__GB0               | (PCIN>>17+A*B'')'        | 14     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|QPSK_src_GTED                                 | Dynamic                  | -      | -      | -      | -      | 38     | -    | -    | -    | -    | -     | 0    | 1    | 
|QPSK_src_GTED                                 | Dynamic                  | -      | -      | -      | -      | 38     | -    | -    | -    | -    | -     | 0    | 1    | 
|QPSK_src_Interpolation_Filter                 | A'*B''                   | 30     | 10     | -      | -      | 27     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Interpolation_Filter                 | A''*B''                  | 30     | 10     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Interpolation_Filter                 | A'*B'                    | 30     | 0      | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Interpolation_Filter                 | A''*B''                  | 30     | 10     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Loop_Filter_block1                   | A*B''                    | 30     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|QPSK_src_Loop_Filter_block1                   | (PCIN>>17+A''*B)'        | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (((D'+A'')'*B'')')'      | 30     | 10     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 8      | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 12     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 14     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 14     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D+A'')'*B'')')'  | 0      | 15     | -      | 0      | 48     | 2    | 2    | -    | 0    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (((D'+A'')'*B'')')'      | 30     | 10     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 8      | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 12     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 14     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D'+A'')'*B'')')' | 0      | 14     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn         | (PCIN+((D+A'')'*B'')')'  | 0      | 15     | -      | 0      | 48     | 2    | 2    | -    | 0    | 1     | 1    | 1    | 
|QPSK_src_FIRFilter2                           | ((A''*B'')')'            | 30     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FIRFilter2                           | ((A''*B'')')'            | 30     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic                    | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic                    | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAdd              | Dynamic                  | -      | -      | -      | -      | 33     | -    | -    | -    | -    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAdd_block        | Dynamic                  | -      | -      | -      | -      | 33     | -    | -    | -    | -    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block1             | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block3             | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolic_block3             | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FIRFilter4                           | (PCIN+(A''*B'')')'       | 30     | 10     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FIRFilter4                           | (PCIN+(A''*B'')')'       | 30     | 10     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Apply_Gain_block                     | ((A''*B'')')'            | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_Apply_Gain_block                     | ((A''*B'')')'            | 30     | 18     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block4       | (C+(A''*B'')')'          | 30     | 15     | 0      | -      | 48     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block4       | (C+(A''*B'')')'          | 30     | 15     | 0      | -      | 48     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 7      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 7      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block5       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (((D'+A'')'*B'')')'      | 30     | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 7      | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 12     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 15     | -      | 27     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (((D'+A'')'*B'')')'      | 30     | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 7      | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 12     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 27     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicPreAddWvlIn_block   | (PCIN+((D'+A'')'*B'')')' | 0      | 15     | -      | 27     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 7      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 11     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 9      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 6      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 7      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 12     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|QPSK_src_FilterTapSystolicWvldin_block6       | (PCIN+(A''*B'')')'       | 0      | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   833|
|2     |DSP_ALU         |   307|
|6     |DSP_A_B_DATA    |   307|
|23    |DSP_C_DATA      |   307|
|25    |DSP_MULTIPLIER  |   307|
|27    |DSP_M_DATA      |   307|
|29    |DSP_OUTPUT      |   307|
|31    |DSP_PREADD      |   307|
|32    |DSP_PREADD_DATA |   307|
|35    |LUT1            |   354|
|36    |LUT2            |  3598|
|37    |LUT3            |  2558|
|38    |LUT4            |   525|
|39    |LUT5            |   564|
|40    |LUT6            |   557|
|41    |MUXF7           |     6|
|42    |MUXF8           |     1|
|43    |RAM16X1D        |     1|
|44    |RAM256X1D       |     4|
|45    |RAM32M          |     3|
|46    |RAM32M16        |    27|
|47    |RAMB36E2        |    12|
|56    |SRL16E          |   524|
|57    |SRLC32E         |  1461|
|58    |FDRE            | 14906|
|59    |FDSE            |    80|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:02:03 . Memory (MB): peak = 3281.312 ; gain = 1671.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 220 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:57 . Memory (MB): peak = 3281.312 ; gain = 1427.207
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:05 . Memory (MB): peak = 3281.312 ; gain = 1671.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 3281.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3285.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 342 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 307 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 27 instances

Synth Design complete | Checksum: 4f444254
INFO: [Common 17-83] Releasing license: Synthesis
968 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:17 . Memory (MB): peak = 3285.855 ; gain = 2608.723
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3285.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/qpsk_for_htg_QPSK_0_0_synth_1/qpsk_for_htg_QPSK_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qpsk_for_htg_QPSK_0_0, cache-ID = a179ef5d810734b3
INFO: [Coretcl 2-1174] Renamed 473 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3285.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Taxi/temp_back_of_v3/Taxi_QPSK_v3/Taxi_QPSK_v3/Taxi_QPSK_v3.runs/qpsk_for_htg_QPSK_0_0_synth_1/qpsk_for_htg_QPSK_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file qpsk_for_htg_QPSK_0_0_utilization_synth.rpt -pb qpsk_for_htg_QPSK_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 13:06:10 2025...
