[{"slide_number": "1", "title": "What is Algotronix?", "slide_type": "Image with Caption", "content": " ", "image_desc": "A title card with the words \"What is Algotronix?\"", "narration": "Today, we'll explore Algotronix, a unique programmable array architecture.", "image_url": "/data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_1.webp", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_1.webp"}, {"slide_number": "2", "title": "Algotronix Architecture: The CALI 024", "slide_type": "Image Left", "content": "A 32x32 matrix of 1024 identical logic cells.\n128 programmable I/O pins for cascading.\nEach cell connects to its North, South, East, and West neighbors.\nTwo global clock signals for low-skew clocking.\nRAM bits within each cell for dynamic customization.", "image_desc": "A diagram showing the 32x32 matrix structure of the CALI 024 chip, highlighting the connections between cells and I/O pins.", "narration": "The CALI 024 is a prime example.  It features one thousand twenty-four identical logic cells arranged in a thirty-two by thirty-two matrix.  One hundred twenty-eight programmable input/output pins allow for cascading chips to create even larger arrays.", "image_url": "/data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_2.webp", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_2.webp"}, {"slide_number": "3", "title": "Cell Interconnect and Global Signals", "slide_type": "Image Left", "content": "Each cell connects to its four neighbors (N, S, E, W).\nTwo global clock signals ensure synchronized operation.\nRow select lines and bit lines program the RAM within each cell.", "image_desc": "A close-up diagram of a single logic cell, showing its connections to neighboring cells and the global clock signals.", "narration": "Notice the cell interconnect. Each cell connects to its north, south, east, and west neighbors.  Crucially, two global clock signals provide low-skew clocking to all cells simultaneously.  Row select lines and bit lines program the RAM within each cell, dynamically customizing its logic function.", "image_url": "/data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_3.webp", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_3.webp"}, {"slide_number": "4", "title": "Logic Cell Design", "slide_type": "Image with Caption", "content": " ", "image_desc": "A detailed diagram of a single logic cell, showing the four through multiplexers, function unit, and RAM cells.", "narration": "This shows the cell design. Four through multiplexers route signals from the four directions.  Multiplexers also route signals to a function unit, including inputs from neighboring cells, the global clock signals, and feedback from the function block itself.  These multiplexers, like in Xilinx arrays, are controlled by small five-transistor static RAM cells.", "image_url": "/data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_4.webp", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_4.webp"}, {"slide_number": "5", "title": "I/O Pad Design and Ternary Logic", "slide_type": "Image Right", "content": "Uses a single pin for both input and output.\nEmploys ternary logic to resolve output contention.\nUses an XOR gate to determine the correct input value.", "image_desc": "A diagram illustrating the I/O pad design, including the ternary logic scheme and XOR gate.", "narration": "A clever design uses only one pin per I/O.  A ternary, or three-level, logic scheme senses when two outputs are driving each other.  An XOR gate then determines the correct input value, resolving potential conflicts.", "image_url": "/data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_5.webp", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_5.webp"}, {"slide_number": "6", "title": "Placement and Routing", "slide_type": "Image Left", "content": "Automatic placement and routing techniques are used.\nAll routing (except global clock) passes through cells.\nSignal delay can be substantial in worst-case scenarios (up to 64 cells).", "image_desc": "A diagram illustrating the routing of signals through the logic cells.", "narration": "Algotronix utilizes largely automated placement and routing.  However, all routing, except for the global clock lines, must pass through cells.  This means a signal could potentially travel through sixty-four cells in the worst case, leading to noticeable delays, despite using fast transmission gates.", "image_url": "https://pfnicholls.com/Electronics_Resources/Images/analogue_digital.png", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_6.webp"}, {"slide_number": "7", "title": "Key Points for Exam:", "slide_type": "Table of Contents", "content": "CALI 024 is a programmable array by Algotronix with 1024 cells in a 32x32 matrix.\nEach logic cell connects to North, South, East, and West neighbors.\n128 I/O pins for cascading into larger arrays.\nGlobal interconnect signals provide low-skew clocking across the chip.\nRAM-controlled multiplexers customize logic cells dynamically.\nTernary logic in I/O pads resolves contention between outputs.\nSignals may traverse up to 64 cells, causing potential delay.\nReal-time reprogramming enables dynamic execution at high speeds.", "image_desc": "An image depicting the concept of real-time reprogramming, perhaps showing code being updated on the chip.", "narration": "Key Points for Exam:\n\nCALI 024 is a programmable array by Algotronix with 1024 cells in a 32x32 matrix.\nEach logic cell connects to North, South, East, and West neighbors.\n128 I/O pins for cascading into larger arrays.\nGlobal interconnect signals provide low-skew clocking across the chip.\nRAM-controlled multiplexers customize logic cells dynamically.\nTernary logic in I/O pads resolves contention between outputs.\nSignals may traverse up to 64 cells, causing potential delay.\nReal-time reprogramming enables dynamic execution at high speeds.", "image_url": "https://content.instructables.com/FCP/QDGH/LJSL8TF2/FCPQDGHLJSL8TF2.jpg?auto=webp&fit=bounds&frame=1auto=webp&frame=1&height=300", "image_path": "data/videos/9078daf1-f259-439d-8165-7078af5396ad/images/image_7.webp"}]