
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 40119
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu50-fsvh2104-2-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_calc_0_1_0/ulp_calc_0_1_0.dcp' for cell 'level0_i/ulp/calc_0_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_workaround_cr1039626_orgate_0/ulp_workaround_cr1039626_orgate_0.dcp' for cell 'level0_i/ulp/interrupt_concat/workaround_cr1039626_orgate'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_0349_lut_buffer_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_0349_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_25/bd_22c0_adder_check_gpio_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/adder_check_gpio'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_5/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_18/bd_22c0_clk_kernel2_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_adapt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_clk_kernel2_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_clk_kernel_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_adapt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_15/bd_22c0_clk_kernel_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_7/bd_22c0_clock_throttling_avg_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_avg'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_44/bd_22c0_fanout_aresetn_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43/bd_22c0_fanout_aresetn_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_42/bd_22c0_fanout_aresetn_kernel_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_fanout_aresetn_kernel_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_pcie_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_fanout_aresetn_pcie_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_31/bd_22c0_frequency_counter_aclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_frequency_counter_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_28/bd_22c0_frequency_counter_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29/bd_22c0_frequency_counter_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_10/bd_22c0_gapping_demand_toggle_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_toggle'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_9/bd_22c0_gapping_demand_update_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_update'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_27/bd_22c0_or_shutdown_clocks_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/or_shutdown_clocks'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_26/bd_22c0_reduce_check_gpio_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/reduce_check_gpio'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_21/bd_22c0_shutdown_clocks_latch_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/shutdown_clocks_latch'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_0/bd_22c0_vip_ctrl_mgmt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/vip_ctrl_mgmt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_4/bd_22c0_xbar_1.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/bd_9997_axi_jtag_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/bd_9997_bs_switch_1_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/bd_9997_bsip_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/bsip'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3897.984 ; gain = 0.000 ; free physical = 28976 ; free virtual = 110616
INFO: [Netlist 29-17] Analyzing 4877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint may not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [bd_eb54_microblaze_cmc_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bd_eb54_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [bd_eb54_microblaze_cmc_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [bd_9bbf_microblaze_ert_0.xdc:189]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:12]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_67'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_68'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_69'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf_i_70'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_3. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
INFO: [Timing 38-2] Deriving generated clocks [impl.clocks.xdc:35]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6155.613 ; gain = 0.000 ; free physical = 27381 ; free virtual = 109027
Restored from archive | CPU: 5.570000 secs | Memory: 198.090416 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6155.613 ; gain = 0.000 ; free physical = 27389 ; free virtual = 109030
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_10/ulp_s00_regslice_10_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, ar.ar_pipe, aw.aw_pipe, b.b_pipe, r.r_pipe, and w.w_pipe' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc:55]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'aw.aw_pipe, b.b_pipe, w.w_pipe, GND, r.r_pipe, and ar.ar_pipe' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc:55]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_1_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect0_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:56]
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:60]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_dynamic_SLR2'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:63]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_calc_0_1_0/ulp_calc_0_1_0_slr.xdc] for cell 'level0_i/ulp/calc_0_1/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, GND_1, VCC, add36_1_reg_1411_reg[0], add36_1_reg_1411_reg[10], add36_1_reg_1411_reg[11], add36_1_reg_1411_reg[12], add36_1_reg_1411_reg[15], add36_1_reg_1411_reg[13], add36_1_reg_1411_reg[14], add36_1_reg_1411_reg[16], add36_1_reg_1411_reg[17], add36_1_reg_1411_reg[18], add36_1_reg_1411_reg[19], add36_1_reg_1411_reg[1], add36_1_reg_1411_reg[20], add36_1_reg_1411_reg[21], add36_1_reg_1411_reg[22], add36_1_reg_1411_reg[23], add36_1_reg_1411_reg[24], add36_1_reg_1411_reg[25], add36_1_reg_1411_reg[26], add36_1_reg_1411_reg[27], add36_1_reg_1411_reg[28], add36_1_reg_1411_reg[29], add36_1_reg_1411_reg[2], add36_1_reg_1411_reg[30], add36_1_reg_1411_reg[31], add36_1_reg_1411_reg[32], add36_1_reg_1411_reg[33], add36_1_reg_1411_reg[34], add36_1_reg_1411_reg[35], add36_1_reg_1411_reg[36], add36_1_reg_1411_reg[37], add36_1_reg_1411_reg[38], add36_1_reg_1411_reg[39], add36_1_reg_1411_reg[3], add36_1_reg_1411_reg[40], add36_1_reg_1411_reg[41], add36_1_reg_1411_reg[42], add36_1_reg_1411_reg[43], add36_1_reg_1411_reg[44], add36_1_reg_1411_reg[45], add36_1_reg_1411_reg[46], add36_1_reg_1411_reg[47], add36_1_reg_1411_reg[48], add36_1_reg_1411_reg[49], add36_1_reg_1411_reg[4], add36_1_reg_1411_reg[50], add36_1_reg_1411_reg[51], add36_1_reg_1411_reg[52], add36_1_reg_1411_reg[53], add36_1_reg_1411_reg[54], add36_1_reg_1411_reg[55], add36_1_reg_1411_reg[56], add36_1_reg_1411_reg[57], add36_1_reg_1411_reg[58], add36_1_reg_1411_reg[59], add36_1_reg_1411_reg[5], add36_1_reg_1411_reg[60], add36_1_reg_1411_reg[61], add36_1_reg_1411_reg[62], add36_1_reg_1411_reg[63], add36_1_reg_1411_reg[6], add36_1_reg_1411_reg[7], add36_1_reg_1411_reg[8], add36_1_reg_1411_reg[9], add36_2_reg_1416_reg[0], add36_2_reg_1416_reg[10], add36_2_reg_1416_reg[11], add36_2_reg_1416_reg[12], add36_2_reg_1416_reg[13], add36_2_reg_1416_reg[14], add36_2_reg_1416_reg[15], add36_2_reg_1416_reg[16], add36_2_reg_1416_reg[17], add36_2_reg_1416_reg[18], add36_2_reg_1416_reg[19], add36_2_reg_1416_reg[1], add36_2_reg_1416_reg[20], add36_2_reg_1416_reg[21], add36_2_reg_1416_reg[22], add36_2_reg_1416_reg[23], add36_2_reg_1416_reg[24], add36_2_reg_1416_reg[25], add36_2_reg_1416_reg[26], add36_2_reg_1416_reg[27], add36_2_reg_1416_reg[28], add36_2_reg_1416_reg[29], add36_2_reg_1416_reg[2], add36_2_reg_1416_reg[30], add36_2_reg_1416_reg[31], add36_2_reg_1416_reg[32], add36_2_reg_1416_reg[33], add36_2_reg_1416_reg[34], add36_2_reg_1416_reg[35], add36_2_reg_1416_reg[36], add36_2_reg_1416_reg[37], add36_2_reg_1416_reg[38], add36_2_reg_1416_reg[39], add36_2_reg_1416_reg[3], add36_2_reg_1416_reg[40], add36_2_reg_1416_reg[41], add36_2_reg_1416_reg[42], add36_2_reg_1416_reg[43], add36_2_reg_1416_reg[44], add36_2_reg_1416_reg[45], add36_2_reg_1416_reg[46], add36_2_reg_1416_reg[47], add36_2_reg_1416_reg[48], add36_2_reg_1416_reg[49], add36_2_reg_1416_reg[4], add36_2_reg_1416_reg[50], add36_2_reg_1416_reg[51], add36_2_reg_1416_reg[52], add36_2_reg_1416_reg[53], add36_2_reg_1416_reg[54], add36_2_reg_1416_reg[55], add36_2_reg_1416_reg[56], add36_2_reg_1416_reg[57], add36_2_reg_1416_reg[58], add36_2_reg_1416_reg[59], add36_2_reg_1416_reg[5], add36_2_reg_1416_reg[60], add36_2_reg_1416_reg[61], add36_2_reg_1416_reg[62], add36_2_reg_1416_reg[63], add36_2_reg_1416_reg[6], add36_2_reg_1416_reg[7], add36_2_reg_1416_reg[8], add36_2_reg_1416_reg[9], add36_3_reg_1421_reg[0], add36_3_reg_1421_reg[10], add36_3_reg_1421_reg[11], add36_3_reg_1421_reg[12], add36_3_reg_1421_reg[13], add36_3_reg_1421_reg[14], add36_3_reg_1421_reg[15], add36_3_reg_1421_reg[16], add36_3_reg_1421_reg[17], add36_3_reg_1421_reg[18], add36_3_reg_1421_reg[19], add36_3_reg_1421_reg[1], add36_3_reg_1421_reg[20], add36_3_reg_1421_reg[21], add36_3_reg_1421_reg[22], add36_3_reg_1421_reg[23], add36_3_reg_1421_reg[24], add36_3_reg_1421_reg[25], add36_3_reg_1421_reg[26], add36_3_reg_1421_reg[27], add36_3_reg_1421_reg[28], add36_3_reg_1421_reg[29], add36_3_reg_1421_reg[2], add36_3_reg_1421_reg[30], add36_3_reg_1421_reg[31], add36_3_reg_1421_reg[32], add36_3_reg_1421_reg[33], add36_3_reg_1421_reg[34], add36_3_reg_1421_reg[35], add36_3_reg_1421_reg[36], add36_3_reg_1421_reg[37], add36_3_reg_1421_reg[38], add36_3_reg_1421_reg[39], add36_3_reg_1421_reg[3], add36_3_reg_1421_reg[40], add36_3_reg_1421_reg[41], add36_3_reg_1421_reg[42], add36_3_reg_1421_reg[43], add36_3_reg_1421_reg[44], add36_3_reg_1421_reg[45], add36_3_reg_1421_reg[46], add36_3_reg_1421_reg[47], add36_3_reg_1421_reg[48], add36_3_reg_1421_reg[49], add36_3_reg_1421_reg[4], add36_3_reg_1421_reg[50], add36_3_reg_1421_reg[51], add36_3_reg_1421_reg[52], add36_3_reg_1421_reg[53], add36_3_reg_1421_reg[54], add36_3_reg_1421_reg[55], add36_3_reg_1421_reg[56], add36_3_reg_1421_reg[57], add36_3_reg_1421_reg[58], add36_3_reg_1421_reg[59], add36_3_reg_1421_reg[5], add36_3_reg_1421_reg[60], add36_3_reg_1421_reg[61], add36_3_reg_1421_reg[62], add36_3_reg_1421_reg[63], add36_3_reg_1421_reg[6], add36_3_reg_1421_reg[7], add36_3_reg_1421_reg[8], add36_3_reg_1421_reg[9], add36_4_reg_1426_reg[0], add36_4_reg_1426_reg[10], add36_4_reg_1426_reg[11], add36_4_reg_1426_reg[12], add36_4_reg_1426_reg[13], add36_4_reg_1426_reg[14], add36_4_reg_1426_reg[15], add36_4_reg_1426_reg[16], add36_4_reg_1426_reg[17], add36_4_reg_1426_reg[18], add36_4_reg_1426_reg[19], add36_4_reg_1426_reg[1], add36_4_reg_1426_reg[20], add36_4_reg_1426_reg[21], add36_4_reg_1426_reg[22], add36_4_reg_1426_reg[23], add36_4_reg_1426_reg[24], add36_4_reg_1426_reg[25], add36_4_reg_1426_reg[26], add36_4_reg_1426_reg[27], add36_4_reg_1426_reg[28], add36_4_reg_1426_reg[29], add36_4_reg_1426_reg[2], add36_4_reg_1426_reg[30], add36_4_reg_1426_reg[31], add36_4_reg_1426_reg[32], add36_4_reg_1426_reg[33], add36_4_reg_1426_reg[34], add36_4_reg_1426_reg[35], add36_4_reg_1426_reg[36], add36_4_reg_1426_reg[37], add36_4_reg_1426_reg[38], add36_4_reg_1426_reg[39], add36_4_reg_1426_reg[3], add36_4_reg_1426_reg[40], add36_4_reg_1426_reg[41], add36_4_reg_1426_reg[42], add36_4_reg_1426_reg[43], add36_4_reg_1426_reg[44], add36_4_reg_1426_reg[45], add36_4_reg_1426_reg[46], add36_4_reg_1426_reg[47], add36_4_reg_1426_reg[48], add36_4_reg_1426_reg[49], add36_4_reg_1426_reg[4], add36_4_reg_1426_reg[50], add36_4_reg_1426_reg[51], add36_4_reg_1426_reg[52], add36_4_reg_1426_reg[53], add36_4_reg_1426_reg[54], add36_4_reg_1426_reg[55], add36_4_reg_1426_reg[56], add36_4_reg_1426_reg[57], add36_4_reg_1426_reg[58], add36_4_reg_1426_reg[59], add36_4_reg_1426_reg[5], add36_4_reg_1426_reg[60], add36_4_reg_1426_reg[61], add36_4_reg_1426_reg[62], add36_4_reg_1426_reg[63], add36_4_reg_1426_reg[6], add36_4_reg_1426_reg[7], add36_4_reg_1426_reg[8], add36_4_reg_1426_reg[9], add36_5_reg_1431_reg[0], add36_5_reg_1431_reg[10], add36_5_reg_1431_reg[11], add36_5_reg_1431_reg[12], add36_5_reg_1431_reg[13], add36_5_reg_1431_reg[14], add36_5_reg_1431_reg[15], add36_5_reg_1431_reg[16], add36_5_reg_1431_reg[17], add36_5_reg_1431_reg[18], add36_5_reg_1431_reg[19], add36_5_reg_1431_reg[1], add36_5_reg_1431_reg[20], add36_5_reg_1431_reg[21], add36_5_reg_1431_reg[22], add36_5_reg_1431_reg[23], add36_5_reg_1431_reg[24], add36_5_reg_1431_reg[25], add36_5_reg_1431_reg[26], add36_5_reg_1431_reg[27], add36_5_reg_1431_reg[28], add36_5_reg_1431_reg[29], add36_5_reg_1431_reg[2], add36_5_reg_1431_reg[30], add36_5_reg_1431_reg[31], add36_5_reg_1431_reg[32], add36_5_reg_1431_reg[33], add36_5_reg_1431_reg[34], add36_5_reg_1431_reg[35], add36_5_reg_1431_reg[36], add36_5_reg_1431_reg[37], add36_5_reg_1431_reg[38], add36_5_reg_1431_reg[39], add36_5_reg_1431_reg[3], add36_5_reg_1431_reg[40], add36_5_reg_1431_reg[41], add36_5_reg_1431_reg[42], add36_5_reg_1431_reg[43], add36_5_reg_1431_reg[44], add36_5_reg_1431_reg[45], add36_5_reg_1431_reg[46], add36_5_reg_1431_reg[47], add36_5_reg_1431_reg[48], add36_5_reg_1431_reg[49], add36_5_reg_1431_reg[4], add36_5_reg_1431_reg[50], add36_5_reg_1431_reg[51], add36_5_reg_1431_reg[52], add36_5_reg_1431_reg[53], add36_5_reg_1431_reg[54], add36_5_reg_1431_reg[55], add36_5_reg_1431_reg[56], add36_5_reg_1431_reg[57], add36_5_reg_1431_reg[58], add36_5_reg_1431_reg[59], add36_5_reg_1431_reg[5], add36_5_reg_1431_reg[60], add36_5_reg_1431_reg[61], add36_5_reg_1431_reg[62], add36_5_reg_1431_reg[63], add36_5_reg_1431_reg[6], add36_5_reg_1431_reg[7], add36_5_reg_1431_reg[8], add36_5_reg_1431_reg[9], add36_6_reg_1436_reg[0], add36_6_reg_1436_reg[10], add36_6_reg_1436_reg[11], add36_6_reg_1436_reg[12], add36_6_reg_1436_reg[13], add36_6_reg_1436_reg[14], add36_6_reg_1436_reg[15], add36_6_reg_1436_reg[16], add36_6_reg_1436_reg[17], add36_6_reg_1436_reg[18], add36_6_reg_1436_reg[19], add36_6_reg_1436_reg[1], add36_6_reg_1436_reg[20], add36_6_reg_1436_reg[21], add36_6_reg_1436_reg[22], add36_6_reg_1436_reg[23], add36_6_reg_1436_reg[24], add36_6_reg_1436_reg[25], add36_6_reg_1436_reg[26], add36_6_reg_1436_reg[27], add36_6_reg_1436_reg[28], add36_6_reg_1436_reg[29], add36_6_reg_1436_reg[2], add36_6_reg_1436_reg[30], add36_6_reg_1436_reg[31], add36_6_reg_1436_reg[32], add36_6_reg_1436_reg[33], add36_6_reg_1436_reg[34], add36_6_reg_1436_reg[35], add36_6_reg_1436_reg[36], add36_6_reg_1436_reg[37], add36_6_reg_1436_reg[38], add36_6_reg_1436_reg[39], add36_6_reg_1436_reg[3], add36_6_reg_1436_reg[40], add36_6_reg_1436_reg[41], add36_6_reg_1436_reg[42], add36_6_reg_1436_reg[43], add36_6_reg_1436_reg[44], add36_6_reg_1436_reg[45], add36_6_reg_1436_reg[46], add36_6_reg_1436_reg[47], add36_6_reg_1436_reg[48], add36_6_reg_1436_reg[49], add36_6_reg_1436_reg[4], add36_6_reg_1436_reg[50], add36_6_reg_1436_reg[51], add36_6_reg_1436_reg[52], add36_6_reg_1436_reg[53], add36_6_reg_1436_reg[54], add36_6_reg_1436_reg[55], add36_6_reg_1436_reg[56], add36_6_reg_1436_reg[57], add36_6_reg_1436_reg[58], add36_6_reg_1436_reg[59], add36_6_reg_1436_reg[5], add36_6_reg_1436_reg[60], add36_6_reg_1436_reg[61], add36_6_reg_1436_reg[62], add36_6_reg_1436_reg[63], add36_6_reg_1436_reg[6], add36_6_reg_1436_reg[7], add36_6_reg_1436_reg[8], add36_6_reg_1436_reg[9], add36_7_reg_1441_reg[0], add36_7_reg_1441_reg[10], add36_7_reg_1441_reg[11], add36_7_reg_1441_reg[12], add36_7_reg_1441_reg[13], add36_7_reg_1441_reg[14], add36_7_reg_1441_reg[15], add36_7_reg_1441_reg[16], add36_7_reg_1441_reg[17], add36_7_reg_1441_reg[18], add36_7_reg_1441_reg[19], add36_7_reg_1441_reg[1], add36_7_reg_1441_reg[20], add36_7_reg_1441_reg[21], add36_7_reg_1441_reg[22], add36_7_reg_1441_reg[23], add36_7_reg_1441_reg[24], add36_7_reg_1441_reg[25], add36_7_reg_1441_reg[26], add36_7_reg_1441_reg[27], add36_7_reg_1441_reg[28], add36_7_reg_1441_reg[29], add36_7_reg_1441_reg[2], add36_7_reg_1441_reg[30], add36_7_reg_1441_reg[31], add36_7_reg_1441_reg[32], add36_7_reg_1441_reg[33], add36_7_reg_1441_reg[34], add36_7_reg_1441_reg[35], add36_7_reg_1441_reg[36], add36_7_reg_1441_reg[37], add36_7_reg_1441_reg[38], add36_7_reg_1441_reg[39], add36_7_reg_1441_reg[3], add36_7_reg_1441_reg[40], add36_7_reg_1441_reg[41], add36_7_reg_1441_reg[42], add36_7_reg_1441_reg[43], add36_7_reg_1441_reg[44], add36_7_reg_1441_reg[45], add36_7_reg_1441_reg[46], add36_7_reg_1441_reg[47], add36_7_reg_1441_reg[48], add36_7_reg_1441_reg[49], add36_7_reg_1441_reg[4], add36_7_reg_1441_reg[50], add36_7_reg_1441_reg[51], add36_7_reg_1441_reg[52], add36_7_reg_1441_reg[53], add36_7_reg_1441_reg[54], add36_7_reg_1441_reg[55], add36_7_reg_1441_reg[56], add36_7_reg_1441_reg[57], add36_7_reg_1441_reg[58], add36_7_reg_1441_reg[59], add36_7_reg_1441_reg[5], add36_7_reg_1441_reg[60], add36_7_reg_1441_reg[61], add36_7_reg_1441_reg[62], add36_7_reg_1441_reg[63], add36_7_reg_1441_reg[6], add36_7_reg_1441_reg[7], add36_7_reg_1441_reg[8], add36_7_reg_1441_reg[9], add_ln41_reg_1051[0]_i_1, add_ln41_reg_1051_reg[0], add_ln41_reg_1051_reg[10], add_ln41_reg_1051_reg[11], add_ln41_reg_1051_reg[12], add_ln41_reg_1051_reg[13], add_ln41_reg_1051_reg[14], add_ln41_reg_1051_reg[15], add_ln41_reg_1051_reg[16], add_ln41_reg_1051_reg[16]_i_1, add_ln41_reg_1051_reg[17], add_ln41_reg_1051_reg[18], add_ln41_reg_1051_reg[19], add_ln41_reg_1051_reg[19]_i_1, add_ln41_reg_1051_reg[1], add_ln41_reg_1051_reg[2], add_ln41_reg_1051_reg[3], add_ln41_reg_1051_reg[4], add_ln41_reg_1051_reg[5], add_ln41_reg_1051_reg[6], add_ln41_reg_1051_reg[7], add_ln41_reg_1051_reg[8], add_ln41_reg_1051_reg[8]_i_1, add_ln41_reg_1051_reg[9], add_ln50_1_reg_1210_reg[10], add_ln50_1_reg_1210_reg[11], add_ln50_1_reg_1210_reg[12], add_ln50_1_reg_1210_reg[13], add_ln50_1_reg_1210_reg[14], add_ln50_1_reg_1210_reg[15], add_ln50_1_reg_1210_reg[16], add_ln50_1_reg_1210_reg[17], add_ln50_1_reg_1210_reg[18], add_ln50_1_reg_1210_reg[19], add_ln50_1_reg_1210_reg[20], add_ln50_1_reg_1210_reg[21], add_ln50_1_reg_1210_reg[22], add_ln50_1_reg_1210_reg[23], add_ln50_1_reg_1210_reg[24], add_ln50_1_reg_1210_reg[25], add_ln50_1_reg_1210_reg[26], add_ln50_1_reg_1210_reg[27], add_ln50_1_reg_1210_reg[28], add_ln50_1_reg_1210_reg[29], add_ln50_1_reg_1210_reg[30], add_ln50_1_reg_1210_reg[31], add_ln50_1_reg_1210_reg[32], add_ln50_1_reg_1210_reg[33], add_ln50_1_reg_1210_reg[34], add_ln50_1_reg_1210_reg[35], add_ln50_1_reg_1210_reg[36], add_ln50_1_reg_1210_reg[37], add_ln50_1_reg_1210_reg[38], add_ln50_1_reg_1210_reg[39], add_ln50_1_reg_1210_reg[40], add_ln50_1_reg_1210_reg[41], add_ln50_1_reg_1210_reg[42], add_ln50_1_reg_1210_reg[43], add_ln50_1_reg_1210_reg[44], add_ln50_1_reg_1210_reg[45], add_ln50_1_reg_1210_reg[46], add_ln50_1_reg_1210_reg[47], add_ln50_1_reg_1210_reg[48], add_ln50_1_reg_1210_reg[49], add_ln50_1_reg_1210_reg[50], add_ln50_1_reg_1210_reg[51], add_ln50_1_reg_1210_reg[52], add_ln50_1_reg_1210_reg[53], add_ln50_1_reg_1210_reg[54], add_ln50_1_reg_1210_reg[55], add_ln50_1_reg_1210_reg[56], add_ln50_1_reg_1210_reg[57], add_ln50_1_reg_1210_reg[58], add_ln50_1_reg_1210_reg[59], add_ln50_1_reg_1210_reg[60], add_ln50_1_reg_1210_reg[61], add_ln50_1_reg_1210_reg[62], add_ln50_1_reg_1210_reg[63], add_ln50_1_reg_1210_reg[6], add_ln50_1_reg_1210_reg[7], add_ln50_1_reg_1210_reg[8], add_ln50_1_reg_1210_reg[9], add_reg_1406_reg[0], add_reg_1406_reg[10], add_reg_1406_reg[11], add_reg_1406_reg[12], add_reg_1406_reg[13], add_reg_1406_reg[14], add_reg_1406_reg[15], add_reg_1406_reg[16], add_reg_1406_reg[17], add_reg_1406_reg[18], add_reg_1406_reg[19], add_reg_1406_reg[1], add_reg_1406_reg[20], add_reg_1406_reg[21], add_reg_1406_reg[22], add_reg_1406_reg[23], add_reg_1406_reg[24], add_reg_1406_reg[25], add_reg_1406_reg[26], add_reg_1406_reg[27], add_reg_1406_reg[28], add_reg_1406_reg[29], add_reg_1406_reg[2], add_reg_1406_reg[30], add_reg_1406_reg[31], add_reg_1406_reg[32], add_reg_1406_reg[33], add_reg_1406_reg[34], add_reg_1406_reg[35], add_reg_1406_reg[36], add_reg_1406_reg[37], add_reg_1406_reg[38], add_reg_1406_reg[39], add_reg_1406_reg[3], add_reg_1406_reg[40], add_reg_1406_reg[41], add_reg_1406_reg[42], add_reg_1406_reg[43], add_reg_1406_reg[44], add_reg_1406_reg[45], add_reg_1406_reg[46], add_reg_1406_reg[47], add_reg_1406_reg[48], add_reg_1406_reg[49], add_reg_1406_reg[4], add_reg_1406_reg[50], add_reg_1406_reg[51], add_reg_1406_reg[52], add_reg_1406_reg[53], add_reg_1406_reg[54], add_reg_1406_reg[55], add_reg_1406_reg[56], add_reg_1406_reg[57], add_reg_1406_reg[58], add_reg_1406_reg[59], add_reg_1406_reg[5], add_reg_1406_reg[60], add_reg_1406_reg[61], add_reg_1406_reg[62], add_reg_1406_reg[63], add_reg_1406_reg[6], add_reg_1406_reg[7], add_reg_1406_reg[8], add_reg_1406_reg[9], ap_CS_fsm[123]_i_1, ap_CS_fsm[123]_i_10, ap_CS_fsm[123]_i_11, ap_CS_fsm[123]_i_12, ap_CS_fsm[123]_i_13, ap_CS_fsm[123]_i_14, ap_CS_fsm[123]_i_15, ap_CS_fsm[123]_i_16, ap_CS_fsm[123]_i_17, ap_CS_fsm[123]_i_18, ap_CS_fsm[123]_i_19, ap_CS_fsm[123]_i_2, ap_CS_fsm[123]_i_20, ap_CS_fsm[123]_i_21, ap_CS_fsm[123]_i_22, ap_CS_fsm[123]_i_23, ap_CS_fsm[123]_i_24, ap_CS_fsm[123]_i_25, ap_CS_fsm[123]_i_26, ap_CS_fsm[123]_i_27, ap_CS_fsm[123]_i_28, ap_CS_fsm[123]_i_29, ap_CS_fsm[123]_i_3, ap_CS_fsm[123]_i_30, ap_CS_fsm[123]_i_31, ap_CS_fsm[123]_i_32, ap_CS_fsm[123]_i_33, ap_CS_fsm[123]_i_34, ap_CS_fsm[123]_i_35, ap_CS_fsm[123]_i_36, ap_CS_fsm[123]_i_37, ap_CS_fsm[123]_i_38, ap_CS_fsm[123]_i_39, ap_CS_fsm[123]_i_4, ap_CS_fsm[123]_i_40, ap_CS_fsm[123]_i_41, ap_CS_fsm[123]_i_42, ap_CS_fsm[123]_i_43, ap_CS_fsm[123]_i_5, ap_CS_fsm[123]_i_6, ap_CS_fsm[123]_i_7, ap_CS_fsm[123]_i_8, ap_CS_fsm[123]_i_9, ap_CS_fsm[145]_i_2, ap_CS_fsm[148]_i_2, ap_CS_fsm[74]_i_2, ap_CS_fsm_reg[0], ap_CS_fsm_reg[100], ap_CS_fsm_reg[101], ap_CS_fsm_reg[102], ap_CS_fsm_reg[103], ap_CS_fsm_reg[104], ap_CS_fsm_reg[105], ap_CS_fsm_reg[106], ap_CS_fsm_reg[107], ap_CS_fsm_reg[108], ap_CS_fsm_reg[109], ap_CS_fsm_reg[10], ap_CS_fsm_reg[110], ap_CS_fsm_reg[111], ap_CS_fsm_reg[112], ap_CS_fsm_reg[113], ap_CS_fsm_reg[114], ap_CS_fsm_reg[115], ap_CS_fsm_reg[116], ap_CS_fsm_reg[117], ap_CS_fsm_reg[118], ap_CS_fsm_reg[119], ap_CS_fsm_reg[11], ap_CS_fsm_reg[120], ap_CS_fsm_reg[121], ap_CS_fsm_reg[123], ap_CS_fsm_reg[124], ap_CS_fsm_reg[125], ap_CS_fsm_reg[126], ap_CS_fsm_reg[127], ap_CS_fsm_reg[128], ap_CS_fsm_reg[129], ap_CS_fsm_reg[12], ap_CS_fsm_reg[130], ap_CS_fsm_reg[131], ap_CS_fsm_reg[132], ap_CS_fsm_reg[133], ap_CS_fsm_reg[134], ap_CS_fsm_reg[135], ap_CS_fsm_reg[136], ap_CS_fsm_reg[137], ap_CS_fsm_reg[138], ap_CS_fsm_reg[139], ap_CS_fsm_reg[13], ap_CS_fsm_reg[140], ap_CS_fsm_reg[141], ap_CS_fsm_reg[142], ap_CS_fsm_reg[143], ap_CS_fsm_reg[144], ap_CS_fsm_reg[145], ap_CS_fsm_reg[146], ap_CS_fsm_reg[147], ap_CS_fsm_reg[148], ap_CS_fsm_reg[149], ap_CS_fsm_reg[14], ap_CS_fsm_reg[150], ap_CS_fsm_reg[151], ap_CS_fsm_reg[152], ap_CS_fsm_reg[153], ap_CS_fsm_reg[154], ap_CS_fsm_reg[155], ap_CS_fsm_reg[156], ap_CS_fsm_reg[157], ap_CS_fsm_reg[158], ap_CS_fsm_reg[159], ap_CS_fsm_reg[15], ap_CS_fsm_reg[160], ap_CS_fsm_reg[161], ap_CS_fsm_reg[162], ap_CS_fsm_reg[163], ap_CS_fsm_reg[164], ap_CS_fsm_reg[165], ap_CS_fsm_reg[166], ap_CS_fsm_reg[167], ap_CS_fsm_reg[168], ap_CS_fsm_reg[169], ap_CS_fsm_reg[16], ap_CS_fsm_reg[170], ap_CS_fsm_reg[171], ap_CS_fsm_reg[172], ap_CS_fsm_reg[173], ap_CS_fsm_reg[174], ap_CS_fsm_reg[175], ap_CS_fsm_reg[176], ap_CS_fsm_reg[177], ap_CS_fsm_reg[178], ap_CS_fsm_reg[179], ap_CS_fsm_reg[17], ap_CS_fsm_reg[180], ap_CS_fsm_reg[181], ap_CS_fsm_reg[182], ap_CS_fsm_reg[183], ap_CS_fsm_reg[184], ap_CS_fsm_reg[185], ap_CS_fsm_reg[186], ap_CS_fsm_reg[187], ap_CS_fsm_reg[188], ap_CS_fsm_reg[189], ap_CS_fsm_reg[18], ap_CS_fsm_reg[190], ap_CS_fsm_reg[191], ap_CS_fsm_reg[192], ap_CS_fsm_reg[193], ap_CS_fsm_reg[194], ap_CS_fsm_reg[195], ap_CS_fsm_reg[196], ap_CS_fsm_reg[197], ap_CS_fsm_reg[198], ap_CS_fsm_reg[199], ap_CS_fsm_reg[19], ap_CS_fsm_reg[1], ap_CS_fsm_reg[200], ap_CS_fsm_reg[201], ap_CS_fsm_reg[202], ap_CS_fsm_reg[203], ap_CS_fsm_reg[204], ap_CS_fsm_reg[205], ap_CS_fsm_reg[206], ap_CS_fsm_reg[207], ap_CS_fsm_reg[208], ap_CS_fsm_reg[209], ap_CS_fsm_reg[20], ap_CS_fsm_reg[210], ap_CS_fsm_reg[211], ap_CS_fsm_reg[212], ap_CS_fsm_reg[213], ap_CS_fsm_reg[214], ap_CS_fsm_reg[215], ap_CS_fsm_reg[21], ap_CS_fsm_reg[22], ap_CS_fsm_reg[23], ap_CS_fsm_reg[24], ap_CS_fsm_reg[25], ap_CS_fsm_reg[26], ap_CS_fsm_reg[27], ap_CS_fsm_reg[28], ap_CS_fsm_reg[29], ap_CS_fsm_reg[2], ap_CS_fsm_reg[30], ap_CS_fsm_reg[31], ap_CS_fsm_reg[32], ap_CS_fsm_reg[33], ap_CS_fsm_reg[34], ap_CS_fsm_reg[35], ap_CS_fsm_reg[36], ap_CS_fsm_reg[37], ap_CS_fsm_reg[38], ap_CS_fsm_reg[39], ap_CS_fsm_reg[3], ap_CS_fsm_reg[40], ap_CS_fsm_reg[41], ap_CS_fsm_reg[42], ap_CS_fsm_reg[43], ap_CS_fsm_reg[44], ap_CS_fsm_reg[45], ap_CS_fsm_reg[46], ap_CS_fsm_reg[47], ap_CS_fsm_reg[48], ap_CS_fsm_reg[49], ap_CS_fsm_reg[4], ap_CS_fsm_reg[50], ap_CS_fsm_reg[51], ap_CS_fsm_reg[52], ap_CS_fsm_reg[53], ap_CS_fsm_reg[54], ap_CS_fsm_reg[55], ap_CS_fsm_reg[56], ap_CS_fsm_reg[57], ap_CS_fsm_reg[58], ap_CS_fsm_reg[59], ap_CS_fsm_reg[5], ap_CS_fsm_reg[60], ap_CS_fsm_reg[61], ap_CS_fsm_reg[62], ap_CS_fsm_reg[63], ap_CS_fsm_reg[64], ap_CS_fsm_reg[65], ap_CS_fsm_reg[66], ap_CS_fsm_reg[67], ap_CS_fsm_reg[68], ap_CS_fsm_reg[69], ap_CS_fsm_reg[6], ap_CS_fsm_reg[70], ap_CS_fsm_reg[71], ap_CS_fsm_reg[72], ap_CS_fsm_reg[73], ap_CS_fsm_reg[74], ap_CS_fsm_reg[75], ap_CS_fsm_reg[76], ap_CS_fsm_reg[77], ap_CS_fsm_reg[78], ap_CS_fsm_reg[79], ap_CS_fsm_reg[7], ap_CS_fsm_reg[80], ap_CS_fsm_reg[81], ap_CS_fsm_reg[82], ap_CS_fsm_reg[83], ap_CS_fsm_reg[84], ap_CS_fsm_reg[85], ap_CS_fsm_reg[86], ap_CS_fsm_reg[87], ap_CS_fsm_reg[88], ap_CS_fsm_reg[89], ap_CS_fsm_reg[8], ap_CS_fsm_reg[90], ap_CS_fsm_reg[91], ap_CS_fsm_reg[92], ap_CS_fsm_reg[93], ap_CS_fsm_reg[94], ap_CS_fsm_reg[95], ap_CS_fsm_reg[96], ap_CS_fsm_reg[97], ap_CS_fsm_reg[98], ap_CS_fsm_reg[99], ap_CS_fsm_reg[9], ap_done_reg_reg, ap_enable_reg_pp0_iter0_reg, ap_enable_reg_pp0_iter10_reg, ap_enable_reg_pp0_iter1_reg, ap_enable_reg_pp0_iter2_reg, ap_enable_reg_pp0_iter3_reg, ap_enable_reg_pp0_iter4_reg, ap_enable_reg_pp0_iter5_reg, ap_enable_reg_pp0_iter6_reg, ap_enable_reg_pp0_iter7_reg, ap_enable_reg_pp0_iter8_reg, ap_enable_reg_pp0_iter9_reg, ap_enable_reg_pp1_iter0_reg, ap_enable_reg_pp1_iter10_reg, ap_enable_reg_pp1_iter10_reg_rep, ap_enable_reg_pp1_iter10_reg_rep__0, ap_enable_reg_pp1_iter10_reg_rep__1, ap_enable_reg_pp1_iter10_reg_rep__2, ap_enable_reg_pp1_iter1_reg, ap_enable_reg_pp1_iter2_reg, ap_enable_reg_pp1_iter3_reg, ap_enable_reg_pp1_iter4_reg, ap_enable_reg_pp1_iter5_reg, ap_enable_reg_pp1_iter6_reg, ap_enable_reg_pp1_iter7_reg, ap_enable_reg_pp1_iter8_reg, ap_enable_reg_pp1_iter9_reg, ap_enable_reg_pp2_iter0_reg, ap_enable_reg_pp2_iter1_reg, ap_enable_reg_pp2_iter2_reg, ap_rst_n_inv_reg, ap_rst_reg_1_reg, ap_rst_reg_2_i_1, ap_rst_reg_2_reg, buffer1_U, buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[0], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[1], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[2], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[3], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[4], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[5], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[6], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[7], buffer1_addr_1_reg_1235_pp1_iter1_reg_reg[8], buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[0]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[1]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[2]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[3]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[4]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[5]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[6]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[7]_srl7, buffer1_addr_1_reg_1235_pp1_iter8_reg_reg[8]_srl7, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[0]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[1]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[2]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[3]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[4]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[5]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[6]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[7]__0, buffer1_addr_1_reg_1235_pp1_iter9_reg_reg[8]__0, buffer1_addr_1_reg_1235_reg[0], buffer1_addr_1_reg_1235_reg[1], buffer1_addr_1_reg_1235_reg[2], buffer1_addr_1_reg_1235_reg[3], buffer1_addr_1_reg_1235_reg[4], buffer1_addr_1_reg_1235_reg[5], buffer1_addr_1_reg_1235_reg[6], buffer1_addr_1_reg_1235_reg[7], buffer1_addr_1_reg_1235_reg[8], buffer1_load_1_reg_1466_reg[0], buffer1_load_1_reg_1466_reg[100], buffer1_load_1_reg_1466_reg[101], buffer1_load_1_reg_1466_reg[102], buffer1_load_1_reg_1466_reg[103], buffer1_load_1_reg_1466_reg[104], buffer1_load_1_reg_1466_reg[105], buffer1_load_1_reg_1466_reg[106], buffer1_load_1_reg_1466_reg[107], buffer1_load_1_reg_1466_reg[108], buffer1_load_1_reg_1466_reg[109], buffer1_load_1_reg_1466_reg[10], buffer1_load_1_reg_1466_reg[110], buffer1_load_1_reg_1466_reg[111], buffer1_load_1_reg_1466_reg[112], buffer1_load_1_reg_1466_reg[113], buffer1_load_1_reg_1466_reg[114], buffer1_load_1_reg_1466_reg[115], buffer1_load_1_reg_1466_reg[116], buffer1_load_1_reg_1466_reg[117], buffer1_load_1_reg_1466_reg[118], buffer1_load_1_reg_1466_reg[119], buffer1_load_1_reg_1466_reg[11], buffer1_load_1_reg_1466_reg[120], buffer1_load_1_reg_1466_reg[121], buffer1_load_1_reg_1466_reg[122], buffer1_load_1_reg_1466_reg[123], buffer1_load_1_reg_1466_reg[124], buffer1_load_1_reg_1466_reg[125], buffer1_load_1_reg_1466_reg[126], buffer1_load_1_reg_1466_reg[127], buffer1_load_1_reg_1466_reg[128], buffer1_load_1_reg_1466_reg[129], buffer1_load_1_reg_1466_reg[12], buffer1_load_1_reg_1466_reg[130], buffer1_load_1_reg_1466_reg[131], buffer1_load_1_reg_1466_reg[132], buffer1_load_1_reg_1466_reg[133], buffer1_load_1_reg_1466_reg[134], buffer1_load_1_reg_1466_reg[135], buffer1_load_1_reg_1466_reg[136], buffer1_load_1_reg_1466_reg[137], buffer1_load_1_reg_1466_reg[138], buffer1_load_1_reg_1466_reg[139], buffer1_load_1_reg_1466_reg[13], buffer1_load_1_reg_1466_reg[140], buffer1_load_1_reg_1466_reg[141], buffer1_load_1_reg_1466_reg[142], buffer1_load_1_reg_1466_reg[143], buffer1_load_1_reg_1466_reg[144], buffer1_load_1_reg_1466_reg[145], buffer1_load_1_reg_1466_reg[146], buffer1_load_1_reg_1466_reg[147], buffer1_load_1_reg_1466_reg[148], buffer1_load_1_reg_1466_reg[149], buffer1_load_1_reg_1466_reg[14], buffer1_load_1_reg_1466_reg[150], buffer1_load_1_reg_1466_reg[151], buffer1_load_1_reg_1466_reg[152], buffer1_load_1_reg_1466_reg[153], buffer1_load_1_reg_1466_reg[154], buffer1_load_1_reg_1466_reg[155], buffer1_load_1_reg_1466_reg[156], buffer1_load_1_reg_1466_reg[157], buffer1_load_1_reg_1466_reg[158], buffer1_load_1_reg_1466_reg[159], buffer1_load_1_reg_1466_reg[15], buffer1_load_1_reg_1466_reg[160], buffer1_load_1_reg_1466_reg[161], buffer1_load_1_reg_1466_reg[162], buffer1_load_1_reg_1466_reg[163], buffer1_load_1_reg_1466_reg[164], buffer1_load_1_reg_1466_reg[165], buffer1_load_1_reg_1466_reg[166], buffer1_load_1_reg_1466_reg[167], buffer1_load_1_reg_1466_reg[168], buffer1_load_1_reg_1466_reg[169], buffer1_load_1_reg_1466_reg[16], buffer1_load_1_reg_1466_reg[170], buffer1_load_1_reg_1466_reg[171], buffer1_load_1_reg_1466_reg[172], buffer1_load_1_reg_1466_reg[173], buffer1_load_1_reg_1466_reg[174], buffer1_load_1_reg_1466_reg[175], buffer1_load_1_reg_1466_reg[176], buffer1_load_1_reg_1466_reg[177], buffer1_load_1_reg_1466_reg[178], buffer1_load_1_reg_1466_reg[179], buffer1_load_1_reg_1466_reg[17], buffer1_load_1_reg_1466_reg[180], buffer1_load_1_reg_1466_reg[181], buffer1_load_1_reg_1466_reg[182], buffer1_load_1_reg_1466_reg[183], buffer1_load_1_reg_1466_reg[184], buffer1_load_1_reg_1466_reg[185], buffer1_load_1_reg_1466_reg[186], buffer1_load_1_reg_1466_reg[187], buffer1_load_1_reg_1466_reg[188], buffer1_load_1_reg_1466_reg[189], buffer1_load_1_reg_1466_reg[18], buffer1_load_1_reg_1466_reg[190], buffer1_load_1_reg_1466_reg[191], buffer1_load_1_reg_1466_reg[192], buffer1_load_1_reg_1466_reg[193], buffer1_load_1_reg_1466_reg[194], buffer1_load_1_reg_1466_reg[195], buffer1_load_1_reg_1466_reg[196], buffer1_load_1_reg_1466_reg[197], buffer1_load_1_reg_1466_reg[198], buffer1_load_1_reg_1466_reg[199], buffer1_load_1_reg_1466_reg[19], buffer1_load_1_reg_1466_reg[1], buffer1_load_1_reg_1466_reg[200], buffer1_load_1_reg_1466_reg[201], buffer1_load_1_reg_1466_reg[202], buffer1_load_1_reg_1466_reg[203], buffer1_load_1_reg_1466_reg[204], buffer1_load_1_reg_1466_reg[205], buffer1_load_1_reg_1466_reg[206], buffer1_load_1_reg_1466_reg[207], buffer1_load_1_reg_1466_reg[208], buffer1_load_1_reg_1466_reg[209], buffer1_load_1_reg_1466_reg[20], buffer1_load_1_reg_1466_reg[210], buffer1_load_1_reg_1466_reg[211], buffer1_load_1_reg_1466_reg[212], buffer1_load_1_reg_1466_reg[213], buffer1_load_1_reg_1466_reg[214], buffer1_load_1_reg_1466_reg[215], buffer1_load_1_reg_1466_reg[216], buffer1_load_1_reg_1466_reg[217], buffer1_load_1_reg_1466_reg[218], buffer1_load_1_reg_1466_reg[219], buffer1_load_1_reg_1466_reg[21], buffer1_load_1_reg_1466_reg[220], buffer1_load_1_reg_1466_reg[221], buffer1_load_1_reg_1466_reg[222], buffer1_load_1_reg_1466_reg[223], buffer1_load_1_reg_1466_reg[224], buffer1_load_1_reg_1466_reg[225], buffer1_load_1_reg_1466_reg[226], buffer1_load_1_reg_1466_reg[227], buffer1_load_1_reg_1466_reg[228], buffer1_load_1_reg_1466_reg[229], buffer1_load_1_reg_1466_reg[22], buffer1_load_1_reg_1466_reg[230], buffer1_load_1_reg_1466_reg[231], buffer1_load_1_reg_1466_reg[232], buffer1_load_1_reg_1466_reg[233], buffer1_load_1_reg_1466_reg[234], buffer1_load_1_reg_1466_reg[235], buffer1_load_1_reg_1466_reg[236], buffer1_load_1_reg_1466_reg[237], buffer1_load_1_reg_1466_reg[238], buffer1_load_1_reg_1466_reg[239], buffer1_load_1_reg_1466_reg[23], buffer1_load_1_reg_1466_reg[240], buffer1_load_1_reg_1466_reg[241], buffer1_load_1_reg_1466_reg[242], buffer1_load_1_reg_1466_reg[243], buffer1_load_1_reg_1466_reg[244], buffer1_load_1_reg_1466_reg[245], buffer1_load_1_reg_1466_reg[246], buffer1_load_1_reg_1466_reg[247], buffer1_load_1_reg_1466_reg[248], buffer1_load_1_reg_1466_reg[249], buffer1_load_1_reg_1466_reg[24], buffer1_load_1_reg_1466_reg[250], buffer1_load_1_reg_1466_reg[251], buffer1_load_1_reg_1466_reg[252], buffer1_load_1_reg_1466_reg[253], buffer1_load_1_reg_1466_reg[254], buffer1_load_1_reg_1466_reg[255], buffer1_load_1_reg_1466_reg[256], buffer1_load_1_reg_1466_reg[257], buffer1_load_1_reg_1466_reg[258], buffer1_load_1_reg_1466_reg[259], buffer1_load_1_reg_1466_reg[25], buffer1_load_1_reg_1466_reg[260], buffer1_load_1_reg_1466_reg[261], buffer1_load_1_reg_1466_reg[262], buffer1_load_1_reg_1466_reg[263], buffer1_load_1_reg_1466_reg[264], buffer1_load_1_reg_1466_reg[265], buffer1_load_1_reg_1466_reg[266], buffer1_load_1_reg_1466_reg[267], buffer1_load_1_reg_1466_reg[268], buffer1_load_1_reg_1466_reg[269], buffer1_load_1_reg_1466_reg[26], buffer1_load_1_reg_1466_reg[270], buffer1_load_1_reg_1466_reg[271], buffer1_load_1_reg_1466_reg[272], buffer1_load_1_reg_1466_reg[273], buffer1_load_1_reg_1466_reg[274], buffer1_load_1_reg_1466_reg[275], buffer1_load_1_reg_1466_reg[276], buffer1_load_1_reg_1466_reg[277], buffer1_load_1_reg_1466_reg[278], buffer1_load_1_reg_1466_reg[279], buffer1_load_1_reg_1466_reg[27], buffer1_load_1_reg_1466_reg[280], buffer1_load_1_reg_1466_reg[281], buffer1_load_1_reg_1466_reg[282], buffer1_load_1_reg_1466_reg[283], buffer1_load_1_reg_1466_reg[284], buffer1_load_1_reg_1466_reg[285], buffer1_load_1_reg_1466_reg[286], buffer1_load_1_reg_1466_reg[287], buffer1_load_1_reg_1466_reg[288], buffer1_load_1_reg_1466_reg[289], buffer1_load_1_reg_1466_reg[28], buffer1_load_1_reg_1466_reg[290], buffer1_load_1_reg_1466_reg[291], buffer1_load_1_reg_1466_reg[292], buffer1_load_1_reg_1466_reg[293], buffer1_load_1_reg_1466_reg[294], buffer1_load_1_reg_1466_reg[295], buffer1_load_1_reg_1466_reg[296], buffer1_load_1_reg_1466_reg[297], buffer1_load_1_reg_1466_reg[298], buffer1_load_1_reg_1466_reg[299], buffer1_load_1_reg_1466_reg[29], buffer1_load_1_reg_1466_reg[2], buffer1_load_1_reg_1466_reg[300], buffer1_load_1_reg_1466_reg[301], buffer1_load_1_reg_1466_reg[302], buffer1_load_1_reg_1466_reg[303], buffer1_load_1_reg_1466_reg[304], buffer1_load_1_reg_1466_reg[305], buffer1_load_1_reg_1466_reg[306], buffer1_load_1_reg_1466_reg[307], buffer1_load_1_reg_1466_reg[308], buffer1_load_1_reg_1466_reg[309], buffer1_load_1_reg_1466_reg[30], buffer1_load_1_reg_1466_reg[310], buffer1_load_1_reg_1466_reg[311], buffer1_load_1_reg_1466_reg[312], buffer1_load_1_reg_1466_reg[313], buffer1_load_1_reg_1466_reg[314], buffer1_load_1_reg_1466_reg[315], buffer1_load_1_reg_1466_reg[316], buffer1_load_1_reg_1466_reg[317], buffer1_load_1_reg_1466_reg[318], buffer1_load_1_reg_1466_reg[319], buffer1_load_1_reg_1466_reg[31], buffer1_load_1_reg_1466_reg[320], buffer1_load_1_reg_1466_reg[321], buffer1_load_1_reg_1466_reg[322], buffer1_load_1_reg_1466_reg[323], buffer1_load_1_reg_1466_reg[324], buffer1_load_1_reg_1466_reg[325], buffer1_load_1_reg_1466_reg[326], buffer1_load_1_reg_1466_reg[327], buffer1_load_1_reg_1466_reg[328], buffer1_load_1_reg_1466_reg[329], buffer1_load_1_reg_1466_reg[32], buffer1_load_1_reg_1466_reg[330], buffer1_load_1_reg_1466_reg[331], buffer1_load_1_reg_1466_reg[332], buffer1_load_1_reg_1466_reg[333], buffer1_load_1_reg_1466_reg[334], buffer1_load_1_reg_1466_reg[335], buffer1_load_1_reg_1466_reg[336], buffer1_load_1_reg_1466_reg[337], buffer1_load_1_reg_1466_reg[338], buffer1_load_1_reg_1466_reg[339], buffer1_load_1_reg_1466_reg[33], buffer1_load_1_reg_1466_reg[340], buffer1_load_1_reg_1466_reg[341], buffer1_load_1_reg_1466_reg[342], buffer1_load_1_reg_1466_reg[343], buffer1_load_1_reg_1466_reg[344], buffer1_load_1_reg_1466_reg[345], buffer1_load_1_reg_1466_reg[346], buffer1_load_1_reg_1466_reg[347], buffer1_load_1_reg_1466_reg[348], buffer1_load_1_reg_1466_reg[349], buffer1_load_1_reg_1466_reg[34], buffer1_load_1_reg_1466_reg[350], buffer1_load_1_reg_1466_reg[351], buffer1_load_1_reg_1466_reg[352], buffer1_load_1_reg_1466_reg[353], buffer1_load_1_reg_1466_reg[354], buffer1_load_1_reg_1466_reg[355], buffer1_load_1_reg_1466_reg[356], buffer1_load_1_reg_1466_reg[357], buffer1_load_1_reg_1466_reg[358], buffer1_load_1_reg_1466_reg[359], buffer1_load_1_reg_1466_reg[35], buffer1_load_1_reg_1466_reg[360], buffer1_load_1_reg_1466_reg[361], buffer1_load_1_reg_1466_reg[362], buffer1_load_1_reg_1466_reg[363], buffer1_load_1_reg_1466_reg[364], buffer1_load_1_reg_1466_reg[365], buffer1_load_1_reg_1466_reg[366], buffer1_load_1_reg_1466_reg[367], buffer1_load_1_reg_1466_reg[368], buffer1_load_1_reg_1466_reg[369], buffer1_load_1_reg_1466_reg[36], buffer1_load_1_reg_1466_reg[370], buffer1_load_1_reg_1466_reg[371], buffer1_load_1_reg_1466_reg[372], buffer1_load_1_reg_1466_reg[373], buffer1_load_1_reg_1466_reg[374], buffer1_load_1_reg_1466_reg[375], buffer1_load_1_reg_1466_reg[376], buffer1_load_1_reg_1466_reg[377], buffer1_load_1_reg_1466_reg[378], buffer1_load_1_reg_1466_reg[379], buffer1_load_1_reg_1466_reg[37], buffer1_load_1_reg_1466_reg[380], buffer1_load_1_reg_1466_reg[381], buffer1_load_1_reg_1466_reg[382], buffer1_load_1_reg_1466_reg[383], buffer1_load_1_reg_1466_reg[384], buffer1_load_1_reg_1466_reg[385], buffer1_load_1_reg_1466_reg[386], buffer1_load_1_reg_1466_reg[387], buffer1_load_1_reg_1466_reg[388], buffer1_load_1_reg_1466_reg[389], buffer1_load_1_reg_1466_reg[38], buffer1_load_1_reg_1466_reg[390], buffer1_load_1_reg_1466_reg[391], buffer1_load_1_reg_1466_reg[392], buffer1_load_1_reg_1466_reg[393], buffer1_load_1_reg_1466_reg[394], buffer1_load_1_reg_1466_reg[395], buffer1_load_1_reg_1466_reg[396], buffer1_load_1_reg_1466_reg[397], buffer1_load_1_reg_1466_reg[398], buffer1_load_1_reg_1466_reg[399], buffer1_load_1_reg_1466_reg[39], buffer1_load_1_reg_1466_reg[3], buffer1_load_1_reg_1466_reg[400], buffer1_load_1_reg_1466_reg[401], buffer1_load_1_reg_1466_reg[402], buffer1_load_1_reg_1466_reg[403], buffer1_load_1_reg_1466_reg[404], buffer1_load_1_reg_1466_reg[405], buffer1_load_1_reg_1466_reg[406], buffer1_load_1_reg_1466_reg[407], buffer1_load_1_reg_1466_reg[408], buffer1_load_1_reg_1466_reg[409], buffer1_load_1_reg_1466_reg[40], buffer1_load_1_reg_1466_reg[410], buffer1_load_1_reg_1466_reg[411], buffer1_load_1_reg_1466_reg[412], buffer1_load_1_reg_1466_reg[413], buffer1_load_1_reg_1466_reg[414], buffer1_load_1_reg_1466_reg[415], buffer1_load_1_reg_1466_reg[416], buffer1_load_1_reg_1466_reg[417], buffer1_load_1_reg_1466_reg[418], buffer1_load_1_reg_1466_reg[419], buffer1_load_1_reg_1466_reg[41], buffer1_load_1_reg_1466_reg[420], buffer1_load_1_reg_1466_reg[421], buffer1_load_1_reg_1466_reg[422], buffer1_load_1_reg_1466_reg[423], buffer1_load_1_reg_1466_reg[424], buffer1_load_1_reg_1466_reg[425], buffer1_load_1_reg_1466_reg[426], buffer1_load_1_reg_1466_reg[427], buffer1_load_1_reg_1466_reg[428], buffer1_load_1_reg_1466_reg[429], buffer1_load_1_reg_1466_reg[42], buffer1_load_1_reg_1466_reg[430], buffer1_load_1_reg_1466_reg[431], buffer1_load_1_reg_1466_reg[432], buffer1_load_1_reg_1466_reg[433], buffer1_load_1_reg_1466_reg[434], buffer1_load_1_reg_1466_reg[435], buffer1_load_1_reg_1466_reg[436], buffer1_load_1_reg_1466_reg[437], buffer1_load_1_reg_1466_reg[438], buffer1_load_1_reg_1466_reg[439], buffer1_load_1_reg_1466_reg[43], buffer1_load_1_reg_1466_reg[440], buffer1_load_1_reg_1466_reg[441], buffer1_load_1_reg_1466_reg[442], buffer1_load_1_reg_1466_reg[443], buffer1_load_1_reg_1466_reg[444], buffer1_load_1_reg_1466_reg[445], buffer1_load_1_reg_1466_reg[446], buffer1_load_1_reg_1466_reg[447], buffer1_load_1_reg_1466_reg[448], buffer1_load_1_reg_1466_reg[449], buffer1_load_1_reg_1466_reg[44], buffer1_load_1_reg_1466_reg[450], buffer1_load_1_reg_1466_reg[451], buffer1_load_1_reg_1466_reg[452], buffer1_load_1_reg_1466_reg[453], buffer1_load_1_reg_1466_reg[454], buffer1_load_1_reg_1466_reg[455], buffer1_load_1_reg_1466_reg[456], buffer1_load_1_reg_1466_reg[457], buffer1_load_1_reg_1466_reg[458], buffer1_load_1_reg_1466_reg[459], buffer1_load_1_reg_1466_reg[45], buffer1_load_1_reg_1466_reg[460], buffer1_load_1_reg_1466_reg[461], buffer1_load_1_reg_1466_reg[462], buffer1_load_1_reg_1466_reg[463], buffer1_load_1_reg_1466_reg[464], buffer1_load_1_reg_1466_reg[465], buffer1_load_1_reg_1466_reg[466], buffer1_load_1_reg_1466_reg[467], buffer1_load_1_reg_1466_reg[468], buffer1_load_1_reg_1466_reg[469], buffer1_load_1_reg_1466_reg[46], buffer1_load_1_reg_1466_reg[470], buffer1_load_1_reg_1466_reg[471], buffer1_load_1_reg_1466_reg[472], buffer1_load_1_reg_1466_reg[473], buffer1_load_1_reg_1466_reg[474], buffer1_load_1_reg_1466_reg[475], buffer1_load_1_reg_1466_reg[476], buffer1_load_1_reg_1466_reg[477], buffer1_load_1_reg_1466_reg[478], buffer1_load_1_reg_1466_reg[479], buffer1_load_1_reg_1466_reg[47], buffer1_load_1_reg_1466_reg[480], buffer1_load_1_reg_1466_reg[481], buffer1_load_1_reg_1466_reg[482], buffer1_load_1_reg_1466_reg[483], buffer1_load_1_reg_1466_reg[484], buffer1_load_1_reg_1466_reg[485], buffer1_load_1_reg_1466_reg[486], buffer1_load_1_reg_1466_reg[487], buffer1_load_1_reg_1466_reg[488], buffer1_load_1_reg_1466_reg[489], buffer1_load_1_reg_1466_reg[48], buffer1_load_1_reg_1466_reg[490], buffer1_load_1_reg_1466_reg[491], buffer1_load_1_reg_1466_reg[492], buffer1_load_1_reg_1466_reg[493], buffer1_load_1_reg_1466_reg[494], buffer1_load_1_reg_1466_reg[495], buffer1_load_1_reg_1466_reg[496], buffer1_load_1_reg_1466_reg[497], buffer1_load_1_reg_1466_reg[498], buffer1_load_1_reg_1466_reg[499], buffer1_load_1_reg_1466_reg[49], buffer1_load_1_reg_1466_reg[4], buffer1_load_1_reg_1466_reg[500], buffer1_load_1_reg_1466_reg[501], buffer1_load_1_reg_1466_reg[502], buffer1_load_1_reg_1466_reg[503], buffer1_load_1_reg_1466_reg[504], buffer1_load_1_reg_1466_reg[505], buffer1_load_1_reg_1466_reg[506], buffer1_load_1_reg_1466_reg[507], buffer1_load_1_reg_1466_reg[508], buffer1_load_1_reg_1466_reg[509], buffer1_load_1_reg_1466_reg[50], buffer1_load_1_reg_1466_reg[510], buffer1_load_1_reg_1466_reg[511], buffer1_load_1_reg_1466_reg[51], buffer1_load_1_reg_1466_reg[52], buffer1_load_1_reg_1466_reg[53], buffer1_load_1_reg_1466_reg[54], buffer1_load_1_reg_1466_reg[55], buffer1_load_1_reg_1466_reg[56], buffer1_load_1_reg_1466_reg[57], buffer1_load_1_reg_1466_reg[58], buffer1_load_1_reg_1466_reg[59], buffer1_load_1_reg_1466_reg[5], buffer1_load_1_reg_1466_reg[60], buffer1_load_1_reg_1466_reg[61], buffer1_load_1_reg_1466_reg[62], buffer1_load_1_reg_1466_reg[63], buffer1_load_1_reg_1466_reg[64], buffer1_load_1_reg_1466_reg[65], buffer1_load_1_reg_1466_reg[66], buffer1_load_1_reg_1466_reg[67], buffer1_load_1_reg_1466_reg[68], buffer1_load_1_reg_1466_reg[69], buffer1_load_1_reg_1466_reg[6], buffer1_load_1_reg_1466_reg[70], buffer1_load_1_reg_1466_reg[71], buffer1_load_1_reg_1466_reg[72], buffer1_load_1_reg_1466_reg[73], buffer1_load_1_reg_1466_reg[74], buffer1_load_1_reg_1466_reg[75], buffer1_load_1_reg_1466_reg[76], buffer1_load_1_reg_1466_reg[77], buffer1_load_1_reg_1466_reg[78], buffer1_load_1_reg_1466_reg[79], buffer1_load_1_reg_1466_reg[7], buffer1_load_1_reg_1466_reg[80], buffer1_load_1_reg_1466_reg[81], buffer1_load_1_reg_1466_reg[82], buffer1_load_1_reg_1466_reg[83], buffer1_load_1_reg_1466_reg[84], buffer1_load_1_reg_1466_reg[85], buffer1_load_1_reg_1466_reg[86], buffer1_load_1_reg_1466_reg[87], buffer1_load_1_reg_1466_reg[88], buffer1_load_1_reg_1466_reg[89], buffer1_load_1_reg_1466_reg[8], buffer1_load_1_reg_1466_reg[90], buffer1_load_1_reg_1466_reg[91], buffer1_load_1_reg_1466_reg[92], buffer1_load_1_reg_1466_reg[93], buffer1_load_1_reg_1466_reg[94], buffer1_load_1_reg_1466_reg[95], buffer1_load_1_reg_1466_reg[96], buffer1_load_1_reg_1466_reg[97], buffer1_load_1_reg_1466_reg[98], buffer1_load_1_reg_1466_reg[99], buffer1_load_1_reg_1466_reg[9], control_s_axi_U, dadd_64ns_64ns_64_8_full_dsp_1_U1, dadd_64ns_64ns_64_8_full_dsp_1_U2, dadd_64ns_64ns_64_8_full_dsp_1_U3, dadd_64ns_64ns_64_8_full_dsp_1_U4, dadd_64ns_64ns_64_8_full_dsp_1_U5, dadd_64ns_64ns_64_8_full_dsp_1_U6, dadd_64ns_64ns_64_8_full_dsp_1_U7, dadd_64ns_64ns_64_8_full_dsp_1_U8, dmul_64ns_64ns_64_8_max_dsp_1_U10, dmul_64ns_64ns_64_8_max_dsp_1_U11, dmul_64ns_64ns_64_8_max_dsp_1_U12, dmul_64ns_64ns_64_8_max_dsp_1_U13, dmul_64ns_64ns_64_8_max_dsp_1_U14, dmul_64ns_64ns_64_8_max_dsp_1_U15, dmul_64ns_64ns_64_8_max_dsp_1_U16, dmul_64ns_64ns_64_8_max_dsp_1_U9, gmem_m_axi_U, i_1_reg_1471[18]_i_2, i_1_reg_1471_reg[11], i_1_reg_1471_reg[12], i_1_reg_1471_reg[13], i_1_reg_1471_reg[14], i_1_reg_1471_reg[15], i_1_reg_1471_reg[16], i_1_reg_1471_reg[17], i_1_reg_1471_reg[18], i_1_reg_1471_reg[18]_i_1, i_1_reg_1471_reg[19], i_1_reg_1471_reg[20], i_1_reg_1471_reg[21], i_1_reg_1471_reg[22], i_1_reg_1471_reg[23], i_1_reg_1471_reg[24], i_1_reg_1471_reg[25], i_1_reg_1471_reg[26], i_1_reg_1471_reg[26]_i_1, i_1_reg_1471_reg[27], i_1_reg_1471_reg[28], i_1_reg_1471_reg[29], i_1_reg_1471_reg[30], i_1_reg_1471_reg[31], i_1_reg_1471_reg[31]_i_1, i_reg_281_reg[11], i_reg_281_reg[12], i_reg_281_reg[13], i_reg_281_reg[14], i_reg_281_reg[15], i_reg_281_reg[16], i_reg_281_reg[17], i_reg_281_reg[18], i_reg_281_reg[19], i_reg_281_reg[20], i_reg_281_reg[21], i_reg_281_reg[22], i_reg_281_reg[23], i_reg_281_reg[24], i_reg_281_reg[25], i_reg_281_reg[26], i_reg_281_reg[27], i_reg_281_reg[28], i_reg_281_reg[29], i_reg_281_reg[30], i_reg_281_reg[31], icmp_ln102_reg_1457[0]_i_2, icmp_ln102_reg_1457[0]_i_3, icmp_ln102_reg_1457_pp2_iter1_reg_reg[0], icmp_ln102_reg_1457_reg[0], icmp_ln50_reg_1081[0]_i_1, icmp_ln50_reg_1081[0]_i_2, icmp_ln50_reg_1081[0]_i_3, icmp_ln50_reg_1081_pp0_iter1_reg_reg[0], icmp_ln50_reg_1081_pp0_iter7_reg_reg[0]_srl6, icmp_ln50_reg_1081_pp0_iter8_reg_reg[0]__0, icmp_ln50_reg_1081_pp0_iter9_reg_reg[0], icmp_ln50_reg_1081_reg[0], icmp_ln75_reg_1231[0]_i_1, icmp_ln75_reg_1231[0]_i_2, icmp_ln75_reg_1231_pp1_iter1_reg_reg[0], icmp_ln75_reg_1231_pp1_iter7_reg_reg[0]_srl6, icmp_ln75_reg_1231_pp1_iter8_reg_reg[0]__0, icmp_ln75_reg_1231_pp1_iter9_reg_reg[0], icmp_ln75_reg_1231_reg[0], icmp_reg_1047[0]_i_1, icmp_reg_1047[0]_i_2, icmp_reg_1047[0]_i_3, icmp_reg_1047[0]_i_4, icmp_reg_1047[0]_i_5, icmp_reg_1047[0]_i_6, icmp_reg_1047[0]_i_7, icmp_reg_1047_reg[0], indvar62_reg_293[0]_i_1, indvar62_reg_293[1]_i_1, indvar62_reg_293[2]_i_1, indvar62_reg_293[3]_i_1, indvar62_reg_293[4]_i_1, indvar62_reg_293[5]_i_1, indvar62_reg_293[6]_i_1, indvar62_reg_293[7]_i_1, indvar62_reg_293[8]_i_1, indvar62_reg_293[9]_i_2, indvar62_reg_293[9]_i_3, indvar62_reg_293_reg[0], indvar62_reg_293_reg[1], indvar62_reg_293_reg[2], indvar62_reg_293_reg[3], indvar62_reg_293_reg[4], indvar62_reg_293_reg[5], indvar62_reg_293_reg[6], indvar62_reg_293_reg[7], indvar62_reg_293_reg[8], indvar62_reg_293_reg[9], indvar66_reg_304[0]_i_1, indvar66_reg_304[1]_i_1, indvar66_reg_304[2]_i_1, indvar66_reg_304[3]_i_1, indvar66_reg_304[4]_i_1, indvar66_reg_304[5]_i_1, indvar66_reg_304[6]_i_1, indvar66_reg_304[7]_i_1, indvar66_reg_304[8]_i_1, indvar66_reg_304[9]_i_1, indvar66_reg_304[9]_i_2, indvar66_reg_304_reg[0], indvar66_reg_304_reg[1], indvar66_reg_304_reg[2], indvar66_reg_304_reg[3], indvar66_reg_304_reg[4], indvar66_reg_304_reg[5], indvar66_reg_304_reg[6], indvar66_reg_304_reg[7], indvar66_reg_304_reg[8], indvar66_reg_304_reg[9], indvar69_reg_326[0]_i_1, indvar69_reg_326[1]_i_1, indvar69_reg_326[2]_i_1, indvar69_reg_326[3]_i_1, indvar69_reg_326[4]_i_1, indvar69_reg_326[5]_i_1, indvar69_reg_326[6]_i_1, indvar69_reg_326[7]_i_1, indvar69_reg_326[8]_i_1, indvar69_reg_326[9]_i_3, indvar69_reg_326[9]_i_4, indvar69_reg_326_reg[0], indvar69_reg_326_reg[1], indvar69_reg_326_reg[2], indvar69_reg_326_reg[3], indvar69_reg_326_reg[4], indvar69_reg_326_reg[5], indvar69_reg_326_reg[6], indvar69_reg_326_reg[7], indvar69_reg_326_reg[8], indvar69_reg_326_reg[9], indvar_reg_270_reg[0], indvar_reg_270_reg[10], indvar_reg_270_reg[11], indvar_reg_270_reg[12], indvar_reg_270_reg[13], indvar_reg_270_reg[14], indvar_reg_270_reg[15], indvar_reg_270_reg[16], indvar_reg_270_reg[17], indvar_reg_270_reg[18], indvar_reg_270_reg[19], indvar_reg_270_reg[1], indvar_reg_270_reg[2], indvar_reg_270_reg[3], indvar_reg_270_reg[4], indvar_reg_270_reg[5], indvar_reg_270_reg[6], indvar_reg_270_reg[7], indvar_reg_270_reg[8], indvar_reg_270_reg[9], k_reg_315[9]_i_2, k_reg_315_reg[10], k_reg_315_reg[11], k_reg_315_reg[11]_i_2, k_reg_315_reg[2], k_reg_315_reg[3], k_reg_315_reg[4], k_reg_315_reg[5], k_reg_315_reg[6], k_reg_315_reg[7], k_reg_315_reg[8], k_reg_315_reg[9], k_reg_315_reg[9]_i_1, mul_1_reg_1175_reg[0], mul_1_reg_1175_reg[10], mul_1_reg_1175_reg[11], mul_1_reg_1175_reg[12], mul_1_reg_1175_reg[13], mul_1_reg_1175_reg[14], mul_1_reg_1175_reg[15], mul_1_reg_1175_reg[16], mul_1_reg_1175_reg[17], mul_1_reg_1175_reg[18], mul_1_reg_1175_reg[19], mul_1_reg_1175_reg[1], mul_1_reg_1175_reg[20], mul_1_reg_1175_reg[21], mul_1_reg_1175_reg[22], mul_1_reg_1175_reg[23], mul_1_reg_1175_reg[24], mul_1_reg_1175_reg[25], mul_1_reg_1175_reg[26], mul_1_reg_1175_reg[27], mul_1_reg_1175_reg[28], mul_1_reg_1175_reg[29], mul_1_reg_1175_reg[2], mul_1_reg_1175_reg[30], mul_1_reg_1175_reg[31], mul_1_reg_1175_reg[32], mul_1_reg_1175_reg[33], mul_1_reg_1175_reg[34], mul_1_reg_1175_reg[35], mul_1_reg_1175_reg[36], mul_1_reg_1175_reg[37], mul_1_reg_1175_reg[38], mul_1_reg_1175_reg[39], mul_1_reg_1175_reg[3], mul_1_reg_1175_reg[40], mul_1_reg_1175_reg[41], mul_1_reg_1175_reg[42], mul_1_reg_1175_reg[43], mul_1_reg_1175_reg[44], mul_1_reg_1175_reg[45], mul_1_reg_1175_reg[46], mul_1_reg_1175_reg[47], mul_1_reg_1175_reg[48], mul_1_reg_1175_reg[49], mul_1_reg_1175_reg[4], mul_1_reg_1175_reg[50], mul_1_reg_1175_reg[51], mul_1_reg_1175_reg[52], mul_1_reg_1175_reg[53], mul_1_reg_1175_reg[54], mul_1_reg_1175_reg[55], mul_1_reg_1175_reg[56], mul_1_reg_1175_reg[57], mul_1_reg_1175_reg[58], mul_1_reg_1175_reg[59], mul_1_reg_1175_reg[5], mul_1_reg_1175_reg[60], mul_1_reg_1175_reg[61], mul_1_reg_1175_reg[62], mul_1_reg_1175_reg[63], mul_1_reg_1175_reg[6], mul_1_reg_1175_reg[7], mul_1_reg_1175_reg[8], mul_1_reg_1175_reg[9], mul_2_reg_1180_reg[0], mul_2_reg_1180_reg[10], mul_2_reg_1180_reg[11], mul_2_reg_1180_reg[12], mul_2_reg_1180_reg[13], mul_2_reg_1180_reg[14], mul_2_reg_1180_reg[15], mul_2_reg_1180_reg[16], mul_2_reg_1180_reg[17], mul_2_reg_1180_reg[18], mul_2_reg_1180_reg[19], mul_2_reg_1180_reg[1], mul_2_reg_1180_reg[20], mul_2_reg_1180_reg[21], mul_2_reg_1180_reg[22], mul_2_reg_1180_reg[23], mul_2_reg_1180_reg[24], mul_2_reg_1180_reg[25], mul_2_reg_1180_reg[26], mul_2_reg_1180_reg[27], mul_2_reg_1180_reg[28], mul_2_reg_1180_reg[29], mul_2_reg_1180_reg[2], mul_2_reg_1180_reg[30], mul_2_reg_1180_reg[31], mul_2_reg_1180_reg[32], mul_2_reg_1180_reg[33], mul_2_reg_1180_reg[34], mul_2_reg_1180_reg[35], mul_2_reg_1180_reg[36], mul_2_reg_1180_reg[37], mul_2_reg_1180_reg[38], mul_2_reg_1180_reg[39], mul_2_reg_1180_reg[3], mul_2_reg_1180_reg[40], mul_2_reg_1180_reg[41], mul_2_reg_1180_reg[42], mul_2_reg_1180_reg[43], mul_2_reg_1180_reg[44], mul_2_reg_1180_reg[45], mul_2_reg_1180_reg[46], mul_2_reg_1180_reg[47], mul_2_reg_1180_reg[48], mul_2_reg_1180_reg[49], mul_2_reg_1180_reg[4], mul_2_reg_1180_reg[50], mul_2_reg_1180_reg[51], mul_2_reg_1180_reg[52], mul_2_reg_1180_reg[53], mul_2_reg_1180_reg[54], mul_2_reg_1180_reg[55], mul_2_reg_1180_reg[56], mul_2_reg_1180_reg[57], mul_2_reg_1180_reg[58], mul_2_reg_1180_reg[59], mul_2_reg_1180_reg[5], mul_2_reg_1180_reg[60], mul_2_reg_1180_reg[61], mul_2_reg_1180_reg[62], mul_2_reg_1180_reg[63], mul_2_reg_1180_reg[6], mul_2_reg_1180_reg[7], mul_2_reg_1180_reg[8], mul_2_reg_1180_reg[9], mul_3_reg_1185_reg[0], mul_3_reg_1185_reg[10], mul_3_reg_1185_reg[11], mul_3_reg_1185_reg[12], mul_3_reg_1185_reg[13], mul_3_reg_1185_reg[14], mul_3_reg_1185_reg[15], mul_3_reg_1185_reg[16], mul_3_reg_1185_reg[17], mul_3_reg_1185_reg[18], mul_3_reg_1185_reg[19], mul_3_reg_1185_reg[1], mul_3_reg_1185_reg[20], mul_3_reg_1185_reg[21], mul_3_reg_1185_reg[22], mul_3_reg_1185_reg[23], mul_3_reg_1185_reg[24], mul_3_reg_1185_reg[25], mul_3_reg_1185_reg[26], mul_3_reg_1185_reg[27], mul_3_reg_1185_reg[28], mul_3_reg_1185_reg[29], mul_3_reg_1185_reg[2], mul_3_reg_1185_reg[30], mul_3_reg_1185_reg[31], mul_3_reg_1185_reg[32], mul_3_reg_1185_reg[33], mul_3_reg_1185_reg[34], mul_3_reg_1185_reg[35], mul_3_reg_1185_reg[36], mul_3_reg_1185_reg[37], mul_3_reg_1185_reg[38], mul_3_reg_1185_reg[39], mul_3_reg_1185_reg[3], mul_3_reg_1185_reg[40], mul_3_reg_1185_reg[41], mul_3_reg_1185_reg[42], mul_3_reg_1185_reg[43], mul_3_reg_1185_reg[44], mul_3_reg_1185_reg[45], mul_3_reg_1185_reg[46], mul_3_reg_1185_reg[47], mul_3_reg_1185_reg[48], mul_3_reg_1185_reg[49], mul_3_reg_1185_reg[4], mul_3_reg_1185_reg[50], mul_3_reg_1185_reg[51], mul_3_reg_1185_reg[52], mul_3_reg_1185_reg[53], mul_3_reg_1185_reg[54], mul_3_reg_1185_reg[55], mul_3_reg_1185_reg[56], mul_3_reg_1185_reg[57], mul_3_reg_1185_reg[58], mul_3_reg_1185_reg[59], mul_3_reg_1185_reg[5], mul_3_reg_1185_reg[60], mul_3_reg_1185_reg[61], mul_3_reg_1185_reg[62], mul_3_reg_1185_reg[63], mul_3_reg_1185_reg[6], mul_3_reg_1185_reg[7], mul_3_reg_1185_reg[8], mul_3_reg_1185_reg[9], mul_4_reg_1190_reg[0], mul_4_reg_1190_reg[10], mul_4_reg_1190_reg[11], mul_4_reg_1190_reg[12], mul_4_reg_1190_reg[13], mul_4_reg_1190_reg[14], mul_4_reg_1190_reg[15], mul_4_reg_1190_reg[16], mul_4_reg_1190_reg[17], mul_4_reg_1190_reg[18], mul_4_reg_1190_reg[19], mul_4_reg_1190_reg[1], mul_4_reg_1190_reg[20], mul_4_reg_1190_reg[21], mul_4_reg_1190_reg[22], mul_4_reg_1190_reg[23], mul_4_reg_1190_reg[24], mul_4_reg_1190_reg[25], mul_4_reg_1190_reg[26], mul_4_reg_1190_reg[27], mul_4_reg_1190_reg[28], mul_4_reg_1190_reg[29], mul_4_reg_1190_reg[2], mul_4_reg_1190_reg[30], mul_4_reg_1190_reg[31], mul_4_reg_1190_reg[32], mul_4_reg_1190_reg[33], mul_4_reg_1190_reg[34], mul_4_reg_1190_reg[35], mul_4_reg_1190_reg[36], mul_4_reg_1190_reg[37], mul_4_reg_1190_reg[38], mul_4_reg_1190_reg[39], mul_4_reg_1190_reg[3], mul_4_reg_1190_reg[40], mul_4_reg_1190_reg[41], mul_4_reg_1190_reg[42], mul_4_reg_1190_reg[43], mul_4_reg_1190_reg[44], mul_4_reg_1190_reg[45], mul_4_reg_1190_reg[46], mul_4_reg_1190_reg[47], mul_4_reg_1190_reg[48], mul_4_reg_1190_reg[49], mul_4_reg_1190_reg[4], mul_4_reg_1190_reg[50], mul_4_reg_1190_reg[51], mul_4_reg_1190_reg[52], mul_4_reg_1190_reg[53], mul_4_reg_1190_reg[54], mul_4_reg_1190_reg[55], mul_4_reg_1190_reg[56], mul_4_reg_1190_reg[57], mul_4_reg_1190_reg[58], mul_4_reg_1190_reg[59], mul_4_reg_1190_reg[5], mul_4_reg_1190_reg[60], mul_4_reg_1190_reg[61], mul_4_reg_1190_reg[62], mul_4_reg_1190_reg[63], mul_4_reg_1190_reg[6], mul_4_reg_1190_reg[7], mul_4_reg_1190_reg[8], mul_4_reg_1190_reg[9], mul_5_reg_1195_reg[0], mul_5_reg_1195_reg[10], mul_5_reg_1195_reg[11], mul_5_reg_1195_reg[12], mul_5_reg_1195_reg[13], mul_5_reg_1195_reg[14], mul_5_reg_1195_reg[15], mul_5_reg_1195_reg[16], mul_5_reg_1195_reg[17], mul_5_reg_1195_reg[18], mul_5_reg_1195_reg[19], mul_5_reg_1195_reg[1], mul_5_reg_1195_reg[20], mul_5_reg_1195_reg[21], mul_5_reg_1195_reg[22], mul_5_reg_1195_reg[23], mul_5_reg_1195_reg[24], mul_5_reg_1195_reg[25], mul_5_reg_1195_reg[26], mul_5_reg_1195_reg[27], mul_5_reg_1195_reg[28], mul_5_reg_1195_reg[29], mul_5_reg_1195_reg[2], mul_5_reg_1195_reg[30], mul_5_reg_1195_reg[31], mul_5_reg_1195_reg[32], mul_5_reg_1195_reg[33], mul_5_reg_1195_reg[34], mul_5_reg_1195_reg[35], mul_5_reg_1195_reg[36], mul_5_reg_1195_reg[37], mul_5_reg_1195_reg[38], mul_5_reg_1195_reg[39], mul_5_reg_1195_reg[3], mul_5_reg_1195_reg[40], mul_5_reg_1195_reg[41], mul_5_reg_1195_reg[42], mul_5_reg_1195_reg[43], mul_5_reg_1195_reg[44], mul_5_reg_1195_reg[45], mul_5_reg_1195_reg[46], mul_5_reg_1195_reg[47], mul_5_reg_1195_reg[48], mul_5_reg_1195_reg[49], mul_5_reg_1195_reg[4], mul_5_reg_1195_reg[50], mul_5_reg_1195_reg[51], mul_5_reg_1195_reg[52], mul_5_reg_1195_reg[53], mul_5_reg_1195_reg[54], mul_5_reg_1195_reg[55], mul_5_reg_1195_reg[56], mul_5_reg_1195_reg[57], mul_5_reg_1195_reg[58], mul_5_reg_1195_reg[59], mul_5_reg_1195_reg[5], mul_5_reg_1195_reg[60], mul_5_reg_1195_reg[61], mul_5_reg_1195_reg[62], mul_5_reg_1195_reg[63], mul_5_reg_1195_reg[6], mul_5_reg_1195_reg[7], mul_5_reg_1195_reg[8], mul_5_reg_1195_reg[9], mul_6_reg_1200_reg[0], mul_6_reg_1200_reg[10], mul_6_reg_1200_reg[11], mul_6_reg_1200_reg[12], mul_6_reg_1200_reg[13], mul_6_reg_1200_reg[14], mul_6_reg_1200_reg[15], mul_6_reg_1200_reg[16], mul_6_reg_1200_reg[17], mul_6_reg_1200_reg[18], mul_6_reg_1200_reg[19], mul_6_reg_1200_reg[1], mul_6_reg_1200_reg[20], mul_6_reg_1200_reg[21], mul_6_reg_1200_reg[22], mul_6_reg_1200_reg[23], mul_6_reg_1200_reg[24], mul_6_reg_1200_reg[25], mul_6_reg_1200_reg[26], mul_6_reg_1200_reg[27], mul_6_reg_1200_reg[28], mul_6_reg_1200_reg[29], mul_6_reg_1200_reg[2], mul_6_reg_1200_reg[30], mul_6_reg_1200_reg[31], mul_6_reg_1200_reg[32], mul_6_reg_1200_reg[33], mul_6_reg_1200_reg[34], mul_6_reg_1200_reg[35], mul_6_reg_1200_reg[36], mul_6_reg_1200_reg[37], mul_6_reg_1200_reg[38], mul_6_reg_1200_reg[39], mul_6_reg_1200_reg[3], mul_6_reg_1200_reg[40], mul_6_reg_1200_reg[41], mul_6_reg_1200_reg[42], mul_6_reg_1200_reg[43], mul_6_reg_1200_reg[44], mul_6_reg_1200_reg[45], mul_6_reg_1200_reg[46], mul_6_reg_1200_reg[47], mul_6_reg_1200_reg[48], mul_6_reg_1200_reg[49], mul_6_reg_1200_reg[4], mul_6_reg_1200_reg[50], mul_6_reg_1200_reg[51], mul_6_reg_1200_reg[52], mul_6_reg_1200_reg[53], mul_6_reg_1200_reg[54], mul_6_reg_1200_reg[55], mul_6_reg_1200_reg[56], mul_6_reg_1200_reg[57], mul_6_reg_1200_reg[58], mul_6_reg_1200_reg[59], mul_6_reg_1200_reg[5], mul_6_reg_1200_reg[60], mul_6_reg_1200_reg[61], mul_6_reg_1200_reg[62], mul_6_reg_1200_reg[63], mul_6_reg_1200_reg[6], mul_6_reg_1200_reg[7], mul_6_reg_1200_reg[8], mul_6_reg_1200_reg[9], mul_7_reg_1205_reg[0], mul_7_reg_1205_reg[10], mul_7_reg_1205_reg[11], mul_7_reg_1205_reg[12], mul_7_reg_1205_reg[13], mul_7_reg_1205_reg[14], mul_7_reg_1205_reg[15], mul_7_reg_1205_reg[16], mul_7_reg_1205_reg[17], mul_7_reg_1205_reg[18], mul_7_reg_1205_reg[19], mul_7_reg_1205_reg[1], mul_7_reg_1205_reg[20], mul_7_reg_1205_reg[21], mul_7_reg_1205_reg[22], mul_7_reg_1205_reg[23], mul_7_reg_1205_reg[24], mul_7_reg_1205_reg[25], mul_7_reg_1205_reg[26], mul_7_reg_1205_reg[27], mul_7_reg_1205_reg[28], mul_7_reg_1205_reg[29], mul_7_reg_1205_reg[2], mul_7_reg_1205_reg[30], mul_7_reg_1205_reg[31], mul_7_reg_1205_reg[32], mul_7_reg_1205_reg[33], mul_7_reg_1205_reg[34], mul_7_reg_1205_reg[35], mul_7_reg_1205_reg[36], mul_7_reg_1205_reg[37], mul_7_reg_1205_reg[38], mul_7_reg_1205_reg[39], mul_7_reg_1205_reg[3], mul_7_reg_1205_reg[40], mul_7_reg_1205_reg[41], mul_7_reg_1205_reg[42], mul_7_reg_1205_reg[43], mul_7_reg_1205_reg[44], mul_7_reg_1205_reg[45], mul_7_reg_1205_reg[46], mul_7_reg_1205_reg[47], mul_7_reg_1205_reg[48], mul_7_reg_1205_reg[49], mul_7_reg_1205_reg[4], mul_7_reg_1205_reg[50], mul_7_reg_1205_reg[51], mul_7_reg_1205_reg[52], mul_7_reg_1205_reg[53], mul_7_reg_1205_reg[54], mul_7_reg_1205_reg[55], mul_7_reg_1205_reg[56], mul_7_reg_1205_reg[57], mul_7_reg_1205_reg[58], mul_7_reg_1205_reg[59], mul_7_reg_1205_reg[5], mul_7_reg_1205_reg[60], mul_7_reg_1205_reg[61], mul_7_reg_1205_reg[62], mul_7_reg_1205_reg[63], mul_7_reg_1205_reg[6], mul_7_reg_1205_reg[7], mul_7_reg_1205_reg[8], mul_7_reg_1205_reg[9], mul_reg_1170_reg[0], mul_reg_1170_reg[10], mul_reg_1170_reg[11], mul_reg_1170_reg[12], mul_reg_1170_reg[13], mul_reg_1170_reg[14], mul_reg_1170_reg[15], mul_reg_1170_reg[16], mul_reg_1170_reg[17], mul_reg_1170_reg[18], mul_reg_1170_reg[19], mul_reg_1170_reg[1], mul_reg_1170_reg[20], mul_reg_1170_reg[21], mul_reg_1170_reg[22], mul_reg_1170_reg[23], mul_reg_1170_reg[24], mul_reg_1170_reg[25], mul_reg_1170_reg[26], mul_reg_1170_reg[27], mul_reg_1170_reg[28], mul_reg_1170_reg[29], mul_reg_1170_reg[2], mul_reg_1170_reg[30], mul_reg_1170_reg[31], mul_reg_1170_reg[32], mul_reg_1170_reg[33], mul_reg_1170_reg[34], mul_reg_1170_reg[35], mul_reg_1170_reg[36], mul_reg_1170_reg[37], mul_reg_1170_reg[38], mul_reg_1170_reg[39], mul_reg_1170_reg[3], mul_reg_1170_reg[40], mul_reg_1170_reg[41], mul_reg_1170_reg[42], mul_reg_1170_reg[43], mul_reg_1170_reg[44], mul_reg_1170_reg[45], mul_reg_1170_reg[46], mul_reg_1170_reg[47], mul_reg_1170_reg[48], mul_reg_1170_reg[49], mul_reg_1170_reg[4], mul_reg_1170_reg[50], mul_reg_1170_reg[51], mul_reg_1170_reg[52], mul_reg_1170_reg[53], mul_reg_1170_reg[54], mul_reg_1170_reg[55], mul_reg_1170_reg[56], mul_reg_1170_reg[57], mul_reg_1170_reg[58], mul_reg_1170_reg[59], mul_reg_1170_reg[5], mul_reg_1170_reg[60], mul_reg_1170_reg[61], mul_reg_1170_reg[62], mul_reg_1170_reg[63], mul_reg_1170_reg[6], mul_reg_1170_reg[7], mul_reg_1170_reg[8], mul_reg_1170_reg[9], tmp_reg_1010_reg[0], tmp_reg_1010_reg[10], tmp_reg_1010_reg[11], tmp_reg_1010_reg[12], tmp_reg_1010_reg[13], tmp_reg_1010_reg[14], tmp_reg_1010_reg[15], tmp_reg_1010_reg[16], tmp_reg_1010_reg[17], tmp_reg_1010_reg[18], tmp_reg_1010_reg[19], tmp_reg_1010_reg[1], tmp_reg_1010_reg[20], tmp_reg_1010_reg[21], tmp_reg_1010_reg[22], tmp_reg_1010_reg[23], tmp_reg_1010_reg[24], tmp_reg_1010_reg[25], tmp_reg_1010_reg[26], tmp_reg_1010_reg[27], tmp_reg_1010_reg[28], tmp_reg_1010_reg[29], tmp_reg_1010_reg[2], tmp_reg_1010_reg[30], tmp_reg_1010_reg[3], tmp_reg_1010_reg[4], tmp_reg_1010_reg[5], tmp_reg_1010_reg[6], tmp_reg_1010_reg[7], tmp_reg_1010_reg[8], tmp_reg_1010_reg[9], trunc_ln3_reg_1215[57]_i_1, trunc_ln3_reg_1215_reg[0], trunc_ln3_reg_1215_reg[10], trunc_ln3_reg_1215_reg[11], trunc_ln3_reg_1215_reg[12], trunc_ln3_reg_1215_reg[13], trunc_ln3_reg_1215_reg[14], trunc_ln3_reg_1215_reg[15], trunc_ln3_reg_1215_reg[16], trunc_ln3_reg_1215_reg[17], trunc_ln3_reg_1215_reg[18], trunc_ln3_reg_1215_reg[19], trunc_ln3_reg_1215_reg[1], trunc_ln3_reg_1215_reg[20], trunc_ln3_reg_1215_reg[21], trunc_ln3_reg_1215_reg[22], trunc_ln3_reg_1215_reg[23], trunc_ln3_reg_1215_reg[24], trunc_ln3_reg_1215_reg[25], trunc_ln3_reg_1215_reg[26], trunc_ln3_reg_1215_reg[27], trunc_ln3_reg_1215_reg[28], trunc_ln3_reg_1215_reg[29], trunc_ln3_reg_1215_reg[2], trunc_ln3_reg_1215_reg[30], trunc_ln3_reg_1215_reg[31], trunc_ln3_reg_1215_reg[32], trunc_ln3_reg_1215_reg[33], trunc_ln3_reg_1215_reg[34], trunc_ln3_reg_1215_reg[35], trunc_ln3_reg_1215_reg[36], trunc_ln3_reg_1215_reg[37], trunc_ln3_reg_1215_reg[38], trunc_ln3_reg_1215_reg[39], trunc_ln3_reg_1215_reg[3], trunc_ln3_reg_1215_reg[40], trunc_ln3_reg_1215_reg[41], trunc_ln3_reg_1215_reg[42], trunc_ln3_reg_1215_reg[43], trunc_ln3_reg_1215_reg[44], trunc_ln3_reg_1215_reg[45], trunc_ln3_reg_1215_reg[46], trunc_ln3_reg_1215_reg[47], trunc_ln3_reg_1215_reg[48], trunc_ln3_reg_1215_reg[49], trunc_ln3_reg_1215_reg[4], trunc_ln3_reg_1215_reg[50], trunc_ln3_reg_1215_reg[51], trunc_ln3_reg_1215_reg[52], trunc_ln3_reg_1215_reg[53], trunc_ln3_reg_1215_reg[54], trunc_ln3_reg_1215_reg[55], trunc_ln3_reg_1215_reg[56], trunc_ln3_reg_1215_reg[57], trunc_ln3_reg_1215_reg[5], trunc_ln3_reg_1215_reg[6], trunc_ln3_reg_1215_reg[7], trunc_ln3_reg_1215_reg[8], trunc_ln3_reg_1215_reg[9], trunc_ln59_1_reg_1095_reg[0], trunc_ln59_1_reg_1095_reg[10], trunc_ln59_1_reg_1095_reg[11], trunc_ln59_1_reg_1095_reg[12], trunc_ln59_1_reg_1095_reg[13], trunc_ln59_1_reg_1095_reg[14], trunc_ln59_1_reg_1095_reg[15], trunc_ln59_1_reg_1095_reg[16], trunc_ln59_1_reg_1095_reg[17], trunc_ln59_1_reg_1095_reg[18], trunc_ln59_1_reg_1095_reg[19], trunc_ln59_1_reg_1095_reg[1], trunc_ln59_1_reg_1095_reg[20], trunc_ln59_1_reg_1095_reg[21], trunc_ln59_1_reg_1095_reg[22], trunc_ln59_1_reg_1095_reg[23], trunc_ln59_1_reg_1095_reg[24], trunc_ln59_1_reg_1095_reg[25], trunc_ln59_1_reg_1095_reg[26], trunc_ln59_1_reg_1095_reg[27], trunc_ln59_1_reg_1095_reg[28], trunc_ln59_1_reg_1095_reg[29], trunc_ln59_1_reg_1095_reg[2], trunc_ln59_1_reg_1095_reg[30], trunc_ln59_1_reg_1095_reg[31], trunc_ln59_1_reg_1095_reg[32], trunc_ln59_1_reg_1095_reg[33], trunc_ln59_1_reg_1095_reg[34], trunc_ln59_1_reg_1095_reg[35], trunc_ln59_1_reg_1095_reg[36], trunc_ln59_1_reg_1095_reg[37], trunc_ln59_1_reg_1095_reg[38], trunc_ln59_1_reg_1095_reg[39], trunc_ln59_1_reg_1095_reg[3], trunc_ln59_1_reg_1095_reg[40], trunc_ln59_1_reg_1095_reg[41], trunc_ln59_1_reg_1095_reg[42], trunc_ln59_1_reg_1095_reg[43], trunc_ln59_1_reg_1095_reg[44], trunc_ln59_1_reg_1095_reg[45], trunc_ln59_1_reg_1095_reg[46], trunc_ln59_1_reg_1095_reg[47], trunc_ln59_1_reg_1095_reg[48], trunc_ln59_1_reg_1095_reg[49], trunc_ln59_1_reg_1095_reg[4], trunc_ln59_1_reg_1095_reg[50], trunc_ln59_1_reg_1095_reg[51], trunc_ln59_1_reg_1095_reg[52], trunc_ln59_1_reg_1095_reg[53], trunc_ln59_1_reg_1095_reg[54], trunc_ln59_1_reg_1095_reg[55], trunc_ln59_1_reg_1095_reg[56], trunc_ln59_1_reg_1095_reg[57], trunc_ln59_1_reg_1095_reg[58], trunc_ln59_1_reg_1095_reg[59], trunc_ln59_1_reg_1095_reg[5], trunc_ln59_1_reg_1095_reg[60], trunc_ln59_1_reg_1095_reg[61], trunc_ln59_1_reg_1095_reg[62], trunc_ln59_1_reg_1095_reg[63], trunc_ln59_1_reg_1095_reg[6], trunc_ln59_1_reg_1095_reg[7], trunc_ln59_1_reg_1095_reg[8], trunc_ln59_1_reg_1095_reg[9], trunc_ln59_2_reg_1100_reg[0], trunc_ln59_2_reg_1100_reg[10], trunc_ln59_2_reg_1100_reg[11], trunc_ln59_2_reg_1100_reg[12], trunc_ln59_2_reg_1100_reg[13], trunc_ln59_2_reg_1100_reg[14], trunc_ln59_2_reg_1100_reg[15], trunc_ln59_2_reg_1100_reg[16], trunc_ln59_2_reg_1100_reg[17], trunc_ln59_2_reg_1100_reg[18], trunc_ln59_2_reg_1100_reg[19], trunc_ln59_2_reg_1100_reg[1], trunc_ln59_2_reg_1100_reg[20], trunc_ln59_2_reg_1100_reg[21], trunc_ln59_2_reg_1100_reg[22], trunc_ln59_2_reg_1100_reg[23], trunc_ln59_2_reg_1100_reg[24], trunc_ln59_2_reg_1100_reg[25], trunc_ln59_2_reg_1100_reg[26], trunc_ln59_2_reg_1100_reg[27], trunc_ln59_2_reg_1100_reg[28], trunc_ln59_2_reg_1100_reg[29], trunc_ln59_2_reg_1100_reg[2], trunc_ln59_2_reg_1100_reg[30], trunc_ln59_2_reg_1100_reg[31], trunc_ln59_2_reg_1100_reg[32], trunc_ln59_2_reg_1100_reg[33], trunc_ln59_2_reg_1100_reg[34], trunc_ln59_2_reg_1100_reg[35], trunc_ln59_2_reg_1100_reg[36], trunc_ln59_2_reg_1100_reg[37], trunc_ln59_2_reg_1100_reg[38], trunc_ln59_2_reg_1100_reg[39], trunc_ln59_2_reg_1100_reg[3], trunc_ln59_2_reg_1100_reg[40], trunc_ln59_2_reg_1100_reg[41], trunc_ln59_2_reg_1100_reg[42], trunc_ln59_2_reg_1100_reg[43], trunc_ln59_2_reg_1100_reg[44], trunc_ln59_2_reg_1100_reg[45], trunc_ln59_2_reg_1100_reg[46], trunc_ln59_2_reg_1100_reg[47], trunc_ln59_2_reg_1100_reg[48], trunc_ln59_2_reg_1100_reg[49], trunc_ln59_2_reg_1100_reg[4], trunc_ln59_2_reg_1100_reg[50], trunc_ln59_2_reg_1100_reg[51], trunc_ln59_2_reg_1100_reg[52], trunc_ln59_2_reg_1100_reg[53], trunc_ln59_2_reg_1100_reg[54], trunc_ln59_2_reg_1100_reg[55], trunc_ln59_2_reg_1100_reg[56], trunc_ln59_2_reg_1100_reg[57], trunc_ln59_2_reg_1100_reg[58], trunc_ln59_2_reg_1100_reg[59], trunc_ln59_2_reg_1100_reg[5], trunc_ln59_2_reg_1100_reg[60], trunc_ln59_2_reg_1100_reg[61], trunc_ln59_2_reg_1100_reg[62], trunc_ln59_2_reg_1100_reg[63], trunc_ln59_2_reg_1100_reg[6], trunc_ln59_2_reg_1100_reg[7], trunc_ln59_2_reg_1100_reg[8], trunc_ln59_2_reg_1100_reg[9], trunc_ln59_3_reg_1105_reg[0], trunc_ln59_3_reg_1105_reg[10], trunc_ln59_3_reg_1105_reg[11], trunc_ln59_3_reg_1105_reg[12], trunc_ln59_3_reg_1105_reg[13], trunc_ln59_3_reg_1105_reg[14], trunc_ln59_3_reg_1105_reg[15], trunc_ln59_3_reg_1105_reg[16], trunc_ln59_3_reg_1105_reg[17], trunc_ln59_3_reg_1105_reg[18], trunc_ln59_3_reg_1105_reg[19], trunc_ln59_3_reg_1105_reg[1], trunc_ln59_3_reg_1105_reg[20], trunc_ln59_3_reg_1105_reg[21], trunc_ln59_3_reg_1105_reg[22], trunc_ln59_3_reg_1105_reg[23], trunc_ln59_3_reg_1105_reg[24], trunc_ln59_3_reg_1105_reg[25], trunc_ln59_3_reg_1105_reg[26], trunc_ln59_3_reg_1105_reg[27], trunc_ln59_3_reg_1105_reg[28], trunc_ln59_3_reg_1105_reg[29], trunc_ln59_3_reg_1105_reg[2], trunc_ln59_3_reg_1105_reg[30], trunc_ln59_3_reg_1105_reg[31], trunc_ln59_3_reg_1105_reg[32], trunc_ln59_3_reg_1105_reg[33], trunc_ln59_3_reg_1105_reg[34], trunc_ln59_3_reg_1105_reg[35], trunc_ln59_3_reg_1105_reg[36], trunc_ln59_3_reg_1105_reg[37], trunc_ln59_3_reg_1105_reg[38], trunc_ln59_3_reg_1105_reg[39], trunc_ln59_3_reg_1105_reg[3], trunc_ln59_3_reg_1105_reg[40], trunc_ln59_3_reg_1105_reg[41], trunc_ln59_3_reg_1105_reg[42], trunc_ln59_3_reg_1105_reg[43], trunc_ln59_3_reg_1105_reg[44], trunc_ln59_3_reg_1105_reg[45], trunc_ln59_3_reg_1105_reg[46], trunc_ln59_3_reg_1105_reg[47], trunc_ln59_3_reg_1105_reg[48], trunc_ln59_3_reg_1105_reg[49], trunc_ln59_3_reg_1105_reg[4], trunc_ln59_3_reg_1105_reg[50], trunc_ln59_3_reg_1105_reg[51], trunc_ln59_3_reg_1105_reg[52], trunc_ln59_3_reg_1105_reg[53], trunc_ln59_3_reg_1105_reg[54], trunc_ln59_3_reg_1105_reg[55], trunc_ln59_3_reg_1105_reg[56], trunc_ln59_3_reg_1105_reg[57], trunc_ln59_3_reg_1105_reg[58], trunc_ln59_3_reg_1105_reg[59], trunc_ln59_3_reg_1105_reg[5], trunc_ln59_3_reg_1105_reg[60], trunc_ln59_3_reg_1105_reg[61], trunc_ln59_3_reg_1105_reg[62], trunc_ln59_3_reg_1105_reg[63], trunc_ln59_3_reg_1105_reg[6], trunc_ln59_3_reg_1105_reg[7], trunc_ln59_3_reg_1105_reg[8], trunc_ln59_3_reg_1105_reg[9], trunc_ln59_4_reg_1110_reg[0], trunc_ln59_4_reg_1110_reg[10], trunc_ln59_4_reg_1110_reg[11], trunc_ln59_4_reg_1110_reg[12], trunc_ln59_4_reg_1110_reg[13], trunc_ln59_4_reg_1110_reg[14], trunc_ln59_4_reg_1110_reg[15], trunc_ln59_4_reg_1110_reg[16], trunc_ln59_4_reg_1110_reg[17], trunc_ln59_4_reg_1110_reg[18], trunc_ln59_4_reg_1110_reg[19], trunc_ln59_4_reg_1110_reg[1], trunc_ln59_4_reg_1110_reg[20], trunc_ln59_4_reg_1110_reg[21], trunc_ln59_4_reg_1110_reg[22], trunc_ln59_4_reg_1110_reg[23], trunc_ln59_4_reg_1110_reg[24], trunc_ln59_4_reg_1110_reg[25], trunc_ln59_4_reg_1110_reg[26], trunc_ln59_4_reg_1110_reg[27], trunc_ln59_4_reg_1110_reg[28], trunc_ln59_4_reg_1110_reg[29], trunc_ln59_4_reg_1110_reg[2], trunc_ln59_4_reg_1110_reg[30], trunc_ln59_4_reg_1110_reg[31], trunc_ln59_4_reg_1110_reg[32], trunc_ln59_4_reg_1110_reg[33], trunc_ln59_4_reg_1110_reg[34], trunc_ln59_4_reg_1110_reg[35], trunc_ln59_4_reg_1110_reg[36], trunc_ln59_4_reg_1110_reg[37], trunc_ln59_4_reg_1110_reg[38], trunc_ln59_4_reg_1110_reg[39], trunc_ln59_4_reg_1110_reg[3], trunc_ln59_4_reg_1110_reg[40], trunc_ln59_4_reg_1110_reg[41], trunc_ln59_4_reg_1110_reg[42], trunc_ln59_4_reg_1110_reg[43], trunc_ln59_4_reg_1110_reg[44], trunc_ln59_4_reg_1110_reg[45], trunc_ln59_4_reg_1110_reg[46], trunc_ln59_4_reg_1110_reg[47], trunc_ln59_4_reg_1110_reg[48], trunc_ln59_4_reg_1110_reg[49], trunc_ln59_4_reg_1110_reg[4], trunc_ln59_4_reg_1110_reg[50], trunc_ln59_4_reg_1110_reg[51], trunc_ln59_4_reg_1110_reg[52], trunc_ln59_4_reg_1110_reg[53], trunc_ln59_4_reg_1110_reg[54], trunc_ln59_4_reg_1110_reg[55], trunc_ln59_4_reg_1110_reg[56], trunc_ln59_4_reg_1110_reg[57], trunc_ln59_4_reg_1110_reg[58], trunc_ln59_4_reg_1110_reg[59], trunc_ln59_4_reg_1110_reg[5], trunc_ln59_4_reg_1110_reg[60], trunc_ln59_4_reg_1110_reg[61], trunc_ln59_4_reg_1110_reg[62], trunc_ln59_4_reg_1110_reg[63], trunc_ln59_4_reg_1110_reg[6], trunc_ln59_4_reg_1110_reg[7], trunc_ln59_4_reg_1110_reg[8], trunc_ln59_4_reg_1110_reg[9], trunc_ln59_5_reg_1115_reg[0], trunc_ln59_5_reg_1115_reg[10], trunc_ln59_5_reg_1115_reg[11], trunc_ln59_5_reg_1115_reg[12], trunc_ln59_5_reg_1115_reg[13], trunc_ln59_5_reg_1115_reg[14], trunc_ln59_5_reg_1115_reg[15], trunc_ln59_5_reg_1115_reg[16], trunc_ln59_5_reg_1115_reg[17], trunc_ln59_5_reg_1115_reg[18], trunc_ln59_5_reg_1115_reg[19], trunc_ln59_5_reg_1115_reg[1], trunc_ln59_5_reg_1115_reg[20], trunc_ln59_5_reg_1115_reg[21], trunc_ln59_5_reg_1115_reg[22], trunc_ln59_5_reg_1115_reg[23], trunc_ln59_5_reg_1115_reg[24], trunc_ln59_5_reg_1115_reg[25], trunc_ln59_5_reg_1115_reg[26], trunc_ln59_5_reg_1115_reg[27], trunc_ln59_5_reg_1115_reg[28], trunc_ln59_5_reg_1115_reg[29], trunc_ln59_5_reg_1115_reg[2], trunc_ln59_5_reg_1115_reg[30], trunc_ln59_5_reg_1115_reg[31], trunc_ln59_5_reg_1115_reg[32], trunc_ln59_5_reg_1115_reg[33], trunc_ln59_5_reg_1115_reg[34], trunc_ln59_5_reg_1115_reg[35], trunc_ln59_5_reg_1115_reg[36], trunc_ln59_5_reg_1115_reg[37], trunc_ln59_5_reg_1115_reg[38], trunc_ln59_5_reg_1115_reg[39], trunc_ln59_5_reg_1115_reg[3], trunc_ln59_5_reg_1115_reg[40], trunc_ln59_5_reg_1115_reg[41], trunc_ln59_5_reg_1115_reg[42], trunc_ln59_5_reg_1115_reg[43], trunc_ln59_5_reg_1115_reg[44], trunc_ln59_5_reg_1115_reg[45], trunc_ln59_5_reg_1115_reg[46], trunc_ln59_5_reg_1115_reg[47], trunc_ln59_5_reg_1115_reg[48], trunc_ln59_5_reg_1115_reg[49], trunc_ln59_5_reg_1115_reg[4], trunc_ln59_5_reg_1115_reg[50], trunc_ln59_5_reg_1115_reg[51], trunc_ln59_5_reg_1115_reg[52], trunc_ln59_5_reg_1115_reg[53], trunc_ln59_5_reg_1115_reg[54], trunc_ln59_5_reg_1115_reg[55], trunc_ln59_5_reg_1115_reg[56], trunc_ln59_5_reg_1115_reg[57], trunc_ln59_5_reg_1115_reg[58], trunc_ln59_5_reg_1115_reg[59], trunc_ln59_5_reg_1115_reg[5], trunc_ln59_5_reg_1115_reg[60], trunc_ln59_5_reg_1115_reg[61], trunc_ln59_5_reg_1115_reg[62], trunc_ln59_5_reg_1115_reg[63], trunc_ln59_5_reg_1115_reg[6], trunc_ln59_5_reg_1115_reg[7], trunc_ln59_5_reg_1115_reg[8], trunc_ln59_5_reg_1115_reg[9], trunc_ln59_6_reg_1120_reg[0], trunc_ln59_6_reg_1120_reg[10], trunc_ln59_6_reg_1120_reg[11], trunc_ln59_6_reg_1120_reg[12], trunc_ln59_6_reg_1120_reg[13], trunc_ln59_6_reg_1120_reg[14], trunc_ln59_6_reg_1120_reg[15], trunc_ln59_6_reg_1120_reg[16], trunc_ln59_6_reg_1120_reg[17], trunc_ln59_6_reg_1120_reg[18], trunc_ln59_6_reg_1120_reg[19], trunc_ln59_6_reg_1120_reg[1], trunc_ln59_6_reg_1120_reg[20], trunc_ln59_6_reg_1120_reg[21], trunc_ln59_6_reg_1120_reg[22], trunc_ln59_6_reg_1120_reg[23], trunc_ln59_6_reg_1120_reg[24], trunc_ln59_6_reg_1120_reg[25], trunc_ln59_6_reg_1120_reg[26], trunc_ln59_6_reg_1120_reg[27], trunc_ln59_6_reg_1120_reg[28], trunc_ln59_6_reg_1120_reg[29], trunc_ln59_6_reg_1120_reg[2], trunc_ln59_6_reg_1120_reg[30], trunc_ln59_6_reg_1120_reg[31], trunc_ln59_6_reg_1120_reg[32], trunc_ln59_6_reg_1120_reg[33], trunc_ln59_6_reg_1120_reg[34], trunc_ln59_6_reg_1120_reg[35], trunc_ln59_6_reg_1120_reg[36], trunc_ln59_6_reg_1120_reg[37], trunc_ln59_6_reg_1120_reg[38], trunc_ln59_6_reg_1120_reg[39], trunc_ln59_6_reg_1120_reg[3], trunc_ln59_6_reg_1120_reg[40], trunc_ln59_6_reg_1120_reg[41], trunc_ln59_6_reg_1120_reg[42], trunc_ln59_6_reg_1120_reg[43], trunc_ln59_6_reg_1120_reg[44], trunc_ln59_6_reg_1120_reg[45], trunc_ln59_6_reg_1120_reg[46], trunc_ln59_6_reg_1120_reg[47], trunc_ln59_6_reg_1120_reg[48], trunc_ln59_6_reg_1120_reg[49], trunc_ln59_6_reg_1120_reg[4], trunc_ln59_6_reg_1120_reg[50], trunc_ln59_6_reg_1120_reg[51], trunc_ln59_6_reg_1120_reg[52], trunc_ln59_6_reg_1120_reg[53], trunc_ln59_6_reg_1120_reg[54], trunc_ln59_6_reg_1120_reg[55], trunc_ln59_6_reg_1120_reg[56], trunc_ln59_6_reg_1120_reg[57], trunc_ln59_6_reg_1120_reg[58], trunc_ln59_6_reg_1120_reg[59], trunc_ln59_6_reg_1120_reg[5], trunc_ln59_6_reg_1120_reg[60], trunc_ln59_6_reg_1120_reg[61], trunc_ln59_6_reg_1120_reg[62], trunc_ln59_6_reg_1120_reg[63], trunc_ln59_6_reg_1120_reg[6], trunc_ln59_6_reg_1120_reg[7], trunc_ln59_6_reg_1120_reg[8], trunc_ln59_6_reg_1120_reg[9], trunc_ln59_7_reg_1125_reg[0], trunc_ln59_7_reg_1125_reg[10], trunc_ln59_7_reg_1125_reg[11], trunc_ln59_7_reg_1125_reg[12], trunc_ln59_7_reg_1125_reg[13], trunc_ln59_7_reg_1125_reg[14], trunc_ln59_7_reg_1125_reg[15], trunc_ln59_7_reg_1125_reg[16], trunc_ln59_7_reg_1125_reg[17], trunc_ln59_7_reg_1125_reg[18], trunc_ln59_7_reg_1125_reg[19], trunc_ln59_7_reg_1125_reg[1], trunc_ln59_7_reg_1125_reg[20], trunc_ln59_7_reg_1125_reg[21], trunc_ln59_7_reg_1125_reg[22], trunc_ln59_7_reg_1125_reg[23], trunc_ln59_7_reg_1125_reg[24], trunc_ln59_7_reg_1125_reg[25], trunc_ln59_7_reg_1125_reg[26], trunc_ln59_7_reg_1125_reg[27], trunc_ln59_7_reg_1125_reg[28], trunc_ln59_7_reg_1125_reg[29], trunc_ln59_7_reg_1125_reg[2], trunc_ln59_7_reg_1125_reg[30], trunc_ln59_7_reg_1125_reg[31], trunc_ln59_7_reg_1125_reg[32], trunc_ln59_7_reg_1125_reg[33], trunc_ln59_7_reg_1125_reg[34], trunc_ln59_7_reg_1125_reg[35], trunc_ln59_7_reg_1125_reg[36], trunc_ln59_7_reg_1125_reg[37], trunc_ln59_7_reg_1125_reg[38], trunc_ln59_7_reg_1125_reg[39], trunc_ln59_7_reg_1125_reg[3], trunc_ln59_7_reg_1125_reg[40], trunc_ln59_7_reg_1125_reg[41], trunc_ln59_7_reg_1125_reg[42], trunc_ln59_7_reg_1125_reg[43], trunc_ln59_7_reg_1125_reg[44], trunc_ln59_7_reg_1125_reg[45], trunc_ln59_7_reg_1125_reg[46], trunc_ln59_7_reg_1125_reg[47], trunc_ln59_7_reg_1125_reg[48], trunc_ln59_7_reg_1125_reg[49], trunc_ln59_7_reg_1125_reg[4], trunc_ln59_7_reg_1125_reg[50], trunc_ln59_7_reg_1125_reg[51], trunc_ln59_7_reg_1125_reg[52], trunc_ln59_7_reg_1125_reg[53], trunc_ln59_7_reg_1125_reg[54], trunc_ln59_7_reg_1125_reg[55], trunc_ln59_7_reg_1125_reg[56], trunc_ln59_7_reg_1125_reg[57], trunc_ln59_7_reg_1125_reg[58], trunc_ln59_7_reg_1125_reg[59], trunc_ln59_7_reg_1125_reg[5], trunc_ln59_7_reg_1125_reg[60], trunc_ln59_7_reg_1125_reg[61], trunc_ln59_7_reg_1125_reg[62], trunc_ln59_7_reg_1125_reg[63], trunc_ln59_7_reg_1125_reg[6], trunc_ln59_7_reg_1125_reg[7], trunc_ln59_7_reg_1125_reg[8], trunc_ln59_7_reg_1125_reg[9], trunc_ln59_reg_1090_reg[0], trunc_ln59_reg_1090_reg[10], trunc_ln59_reg_1090_reg[11], trunc_ln59_reg_1090_reg[12], trunc_ln59_reg_1090_reg[13], trunc_ln59_reg_1090_reg[14], trunc_ln59_reg_1090_reg[15], trunc_ln59_reg_1090_reg[16], trunc_ln59_reg_1090_reg[17], trunc_ln59_reg_1090_reg[18], trunc_ln59_reg_1090_reg[19], trunc_ln59_reg_1090_reg[1], trunc_ln59_reg_1090_reg[20], trunc_ln59_reg_1090_reg[21], trunc_ln59_reg_1090_reg[22], trunc_ln59_reg_1090_reg[23], trunc_ln59_reg_1090_reg[24], trunc_ln59_reg_1090_reg[25], trunc_ln59_reg_1090_reg[26], trunc_ln59_reg_1090_reg[27], trunc_ln59_reg_1090_reg[28], trunc_ln59_reg_1090_reg[29], trunc_ln59_reg_1090_reg[2], trunc_ln59_reg_1090_reg[30], trunc_ln59_reg_1090_reg[31], trunc_ln59_reg_1090_reg[32], trunc_ln59_reg_1090_reg[33], trunc_ln59_reg_1090_reg[34], trunc_ln59_reg_1090_reg[35], trunc_ln59_reg_1090_reg[36], trunc_ln59_reg_1090_reg[37], trunc_ln59_reg_1090_reg[38], trunc_ln59_reg_1090_reg[39], trunc_ln59_reg_1090_reg[3], trunc_ln59_reg_1090_reg[40], trunc_ln59_reg_1090_reg[41], trunc_ln59_reg_1090_reg[42], trunc_ln59_reg_1090_reg[43], trunc_ln59_reg_1090_reg[44], trunc_ln59_reg_1090_reg[45], trunc_ln59_reg_1090_reg[46], trunc_ln59_reg_1090_reg[47], trunc_ln59_reg_1090_reg[48], trunc_ln59_reg_1090_reg[49], trunc_ln59_reg_1090_reg[4], trunc_ln59_reg_1090_reg[50], trunc_ln59_reg_1090_reg[51], trunc_ln59_reg_1090_reg[52], trunc_ln59_reg_1090_reg[53], trunc_ln59_reg_1090_reg[54], trunc_ln59_reg_1090_reg[55], trunc_ln59_reg_1090_reg[56], trunc_ln59_reg_1090_reg[57], trunc_ln59_reg_1090_reg[58], trunc_ln59_reg_1090_reg[59], trunc_ln59_reg_1090_reg[5], trunc_ln59_reg_1090_reg[60], trunc_ln59_reg_1090_reg[61], trunc_ln59_reg_1090_reg[62], trunc_ln59_reg_1090_reg[63], trunc_ln59_reg_1090_reg[6], trunc_ln59_reg_1090_reg[7], trunc_ln59_reg_1090_reg[8], trunc_ln59_reg_1090_reg[9], trunc_ln65_reg_1085_pp0_iter1_reg_reg[0], trunc_ln65_reg_1085_pp0_iter1_reg_reg[1], trunc_ln65_reg_1085_pp0_iter1_reg_reg[2], trunc_ln65_reg_1085_pp0_iter1_reg_reg[3], trunc_ln65_reg_1085_pp0_iter1_reg_reg[4], trunc_ln65_reg_1085_pp0_iter1_reg_reg[5], trunc_ln65_reg_1085_pp0_iter1_reg_reg[6], trunc_ln65_reg_1085_pp0_iter1_reg_reg[7], trunc_ln65_reg_1085_pp0_iter1_reg_reg[8], trunc_ln65_reg_1085_pp0_iter8_reg_reg[0]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[1]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[2]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[3]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[4]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[5]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[6]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[7]_srl7, trunc_ln65_reg_1085_pp0_iter8_reg_reg[8]_srl7, trunc_ln65_reg_1085_pp0_iter9_reg_reg[0]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[1]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[2]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[3]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[4]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[5]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[6]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[7]__0, trunc_ln65_reg_1085_pp0_iter9_reg_reg[8]__0, trunc_ln65_reg_1085_reg[0], trunc_ln65_reg_1085_reg[1], trunc_ln65_reg_1085_reg[2], trunc_ln65_reg_1085_reg[3], trunc_ln65_reg_1085_reg[4], trunc_ln65_reg_1085_reg[5], trunc_ln65_reg_1085_reg[6], trunc_ln65_reg_1085_reg[7], trunc_ln65_reg_1085_reg[8], trunc_ln84_1_reg_1251_reg[0], trunc_ln84_1_reg_1251_reg[10], trunc_ln84_1_reg_1251_reg[11], trunc_ln84_1_reg_1251_reg[12], trunc_ln84_1_reg_1251_reg[13], trunc_ln84_1_reg_1251_reg[14], trunc_ln84_1_reg_1251_reg[15], trunc_ln84_1_reg_1251_reg[16], trunc_ln84_1_reg_1251_reg[17], trunc_ln84_1_reg_1251_reg[18], trunc_ln84_1_reg_1251_reg[19], trunc_ln84_1_reg_1251_reg[1], trunc_ln84_1_reg_1251_reg[20], trunc_ln84_1_reg_1251_reg[21], trunc_ln84_1_reg_1251_reg[22], trunc_ln84_1_reg_1251_reg[23], trunc_ln84_1_reg_1251_reg[24], trunc_ln84_1_reg_1251_reg[25], trunc_ln84_1_reg_1251_reg[26], trunc_ln84_1_reg_1251_reg[27], trunc_ln84_1_reg_1251_reg[28], trunc_ln84_1_reg_1251_reg[29], trunc_ln84_1_reg_1251_reg[2], trunc_ln84_1_reg_1251_reg[30], trunc_ln84_1_reg_1251_reg[31], trunc_ln84_1_reg_1251_reg[32], trunc_ln84_1_reg_1251_reg[33], trunc_ln84_1_reg_1251_reg[34], trunc_ln84_1_reg_1251_reg[35], trunc_ln84_1_reg_1251_reg[36], trunc_ln84_1_reg_1251_reg[37], trunc_ln84_1_reg_1251_reg[38], trunc_ln84_1_reg_1251_reg[39], trunc_ln84_1_reg_1251_reg[3], trunc_ln84_1_reg_1251_reg[40], trunc_ln84_1_reg_1251_reg[41], trunc_ln84_1_reg_1251_reg[42], trunc_ln84_1_reg_1251_reg[43], trunc_ln84_1_reg_1251_reg[44], trunc_ln84_1_reg_1251_reg[45], trunc_ln84_1_reg_1251_reg[46], trunc_ln84_1_reg_1251_reg[47], trunc_ln84_1_reg_1251_reg[48], trunc_ln84_1_reg_1251_reg[49], trunc_ln84_1_reg_1251_reg[4], trunc_ln84_1_reg_1251_reg[50], trunc_ln84_1_reg_1251_reg[51], trunc_ln84_1_reg_1251_reg[52], trunc_ln84_1_reg_1251_reg[53], trunc_ln84_1_reg_1251_reg[54], trunc_ln84_1_reg_1251_reg[55], trunc_ln84_1_reg_1251_reg[56], trunc_ln84_1_reg_1251_reg[57], trunc_ln84_1_reg_1251_reg[58], trunc_ln84_1_reg_1251_reg[59], trunc_ln84_1_reg_1251_reg[5], trunc_ln84_1_reg_1251_reg[60], trunc_ln84_1_reg_1251_reg[61], trunc_ln84_1_reg_1251_reg[62], trunc_ln84_1_reg_1251_reg[63], trunc_ln84_1_reg_1251_reg[6], trunc_ln84_1_reg_1251_reg[7], trunc_ln84_1_reg_1251_reg[8], trunc_ln84_1_reg_1251_reg[9], trunc_ln84_2_reg_1256_reg[0], trunc_ln84_2_reg_1256_reg[10], trunc_ln84_2_reg_1256_reg[11], trunc_ln84_2_reg_1256_reg[12], trunc_ln84_2_reg_1256_reg[13], trunc_ln84_2_reg_1256_reg[14], trunc_ln84_2_reg_1256_reg[15], trunc_ln84_2_reg_1256_reg[16], trunc_ln84_2_reg_1256_reg[17], trunc_ln84_2_reg_1256_reg[18], trunc_ln84_2_reg_1256_reg[19], trunc_ln84_2_reg_1256_reg[1], trunc_ln84_2_reg_1256_reg[20], trunc_ln84_2_reg_1256_reg[21], trunc_ln84_2_reg_1256_reg[22], trunc_ln84_2_reg_1256_reg[23], trunc_ln84_2_reg_1256_reg[24], trunc_ln84_2_reg_1256_reg[25], trunc_ln84_2_reg_1256_reg[26], trunc_ln84_2_reg_1256_reg[27], trunc_ln84_2_reg_1256_reg[28], trunc_ln84_2_reg_1256_reg[29], trunc_ln84_2_reg_1256_reg[2], trunc_ln84_2_reg_1256_reg[30], trunc_ln84_2_reg_1256_reg[31], trunc_ln84_2_reg_1256_reg[32], trunc_ln84_2_reg_1256_reg[33], trunc_ln84_2_reg_1256_reg[34], trunc_ln84_2_reg_1256_reg[35], trunc_ln84_2_reg_1256_reg[36], trunc_ln84_2_reg_1256_reg[37], trunc_ln84_2_reg_1256_reg[38], trunc_ln84_2_reg_1256_reg[39], trunc_ln84_2_reg_1256_reg[3], trunc_ln84_2_reg_1256_reg[40], trunc_ln84_2_reg_1256_reg[41], trunc_ln84_2_reg_1256_reg[42], trunc_ln84_2_reg_1256_reg[43], trunc_ln84_2_reg_1256_reg[44], trunc_ln84_2_reg_1256_reg[45], trunc_ln84_2_reg_1256_reg[46], trunc_ln84_2_reg_1256_reg[47], trunc_ln84_2_reg_1256_reg[48], trunc_ln84_2_reg_1256_reg[49], trunc_ln84_2_reg_1256_reg[4], trunc_ln84_2_reg_1256_reg[50], trunc_ln84_2_reg_1256_reg[51], trunc_ln84_2_reg_1256_reg[52], trunc_ln84_2_reg_1256_reg[53], trunc_ln84_2_reg_1256_reg[54], trunc_ln84_2_reg_1256_reg[55], trunc_ln84_2_reg_1256_reg[56], trunc_ln84_2_reg_1256_reg[57], trunc_ln84_2_reg_1256_reg[58], trunc_ln84_2_reg_1256_reg[59], trunc_ln84_2_reg_1256_reg[5], trunc_ln84_2_reg_1256_reg[60], trunc_ln84_2_reg_1256_reg[61], trunc_ln84_2_reg_1256_reg[62], trunc_ln84_2_reg_1256_reg[63], trunc_ln84_2_reg_1256_reg[6], trunc_ln84_2_reg_1256_reg[7], trunc_ln84_2_reg_1256_reg[8], trunc_ln84_2_reg_1256_reg[9], trunc_ln84_3_reg_1261_reg[0], trunc_ln84_3_reg_1261_reg[10], trunc_ln84_3_reg_1261_reg[11], trunc_ln84_3_reg_1261_reg[12], trunc_ln84_3_reg_1261_reg[13], trunc_ln84_3_reg_1261_reg[14], trunc_ln84_3_reg_1261_reg[15], trunc_ln84_3_reg_1261_reg[16], trunc_ln84_3_reg_1261_reg[17], trunc_ln84_3_reg_1261_reg[18], trunc_ln84_3_reg_1261_reg[19], trunc_ln84_3_reg_1261_reg[1], trunc_ln84_3_reg_1261_reg[20], trunc_ln84_3_reg_1261_reg[21], trunc_ln84_3_reg_1261_reg[22], trunc_ln84_3_reg_1261_reg[23], trunc_ln84_3_reg_1261_reg[24], trunc_ln84_3_reg_1261_reg[25], trunc_ln84_3_reg_1261_reg[26], trunc_ln84_3_reg_1261_reg[27], trunc_ln84_3_reg_1261_reg[28], trunc_ln84_3_reg_1261_reg[29], trunc_ln84_3_reg_1261_reg[2], trunc_ln84_3_reg_1261_reg[30], trunc_ln84_3_reg_1261_reg[31], trunc_ln84_3_reg_1261_reg[32], trunc_ln84_3_reg_1261_reg[33], trunc_ln84_3_reg_1261_reg[34], trunc_ln84_3_reg_1261_reg[35], trunc_ln84_3_reg_1261_reg[36], trunc_ln84_3_reg_1261_reg[37], trunc_ln84_3_reg_1261_reg[38], trunc_ln84_3_reg_1261_reg[39], trunc_ln84_3_reg_1261_reg[3], trunc_ln84_3_reg_1261_reg[40], trunc_ln84_3_reg_1261_reg[41], trunc_ln84_3_reg_1261_reg[42], trunc_ln84_3_reg_1261_reg[43], trunc_ln84_3_reg_1261_reg[44], trunc_ln84_3_reg_1261_reg[45], trunc_ln84_3_reg_1261_reg[46], trunc_ln84_3_reg_1261_reg[47], trunc_ln84_3_reg_1261_reg[48], trunc_ln84_3_reg_1261_reg[49], trunc_ln84_3_reg_1261_reg[4], trunc_ln84_3_reg_1261_reg[50], trunc_ln84_3_reg_1261_reg[51], trunc_ln84_3_reg_1261_reg[52], trunc_ln84_3_reg_1261_reg[53], trunc_ln84_3_reg_1261_reg[54], trunc_ln84_3_reg_1261_reg[55], trunc_ln84_3_reg_1261_reg[56], trunc_ln84_3_reg_1261_reg[57], trunc_ln84_3_reg_1261_reg[58], trunc_ln84_3_reg_1261_reg[59], trunc_ln84_3_reg_1261_reg[5], trunc_ln84_3_reg_1261_reg[60], trunc_ln84_3_reg_1261_reg[61], trunc_ln84_3_reg_1261_reg[62], trunc_ln84_3_reg_1261_reg[63], trunc_ln84_3_reg_1261_reg[6], trunc_ln84_3_reg_1261_reg[7], trunc_ln84_3_reg_1261_reg[8], trunc_ln84_3_reg_1261_reg[9], trunc_ln84_4_reg_1266_reg[0], trunc_ln84_4_reg_1266_reg[10], trunc_ln84_4_reg_1266_reg[11], trunc_ln84_4_reg_1266_reg[12], trunc_ln84_4_reg_1266_reg[13], trunc_ln84_4_reg_1266_reg[14], trunc_ln84_4_reg_1266_reg[15], trunc_ln84_4_reg_1266_reg[16], trunc_ln84_4_reg_1266_reg[17], trunc_ln84_4_reg_1266_reg[18], trunc_ln84_4_reg_1266_reg[19], trunc_ln84_4_reg_1266_reg[1], trunc_ln84_4_reg_1266_reg[20], trunc_ln84_4_reg_1266_reg[21], trunc_ln84_4_reg_1266_reg[22], trunc_ln84_4_reg_1266_reg[23], trunc_ln84_4_reg_1266_reg[24], trunc_ln84_4_reg_1266_reg[25], trunc_ln84_4_reg_1266_reg[26], trunc_ln84_4_reg_1266_reg[27], trunc_ln84_4_reg_1266_reg[28], trunc_ln84_4_reg_1266_reg[29], trunc_ln84_4_reg_1266_reg[2], trunc_ln84_4_reg_1266_reg[30], trunc_ln84_4_reg_1266_reg[31], trunc_ln84_4_reg_1266_reg[32], trunc_ln84_4_reg_1266_reg[33], trunc_ln84_4_reg_1266_reg[34], trunc_ln84_4_reg_1266_reg[35], trunc_ln84_4_reg_1266_reg[36], trunc_ln84_4_reg_1266_reg[37], trunc_ln84_4_reg_1266_reg[38], trunc_ln84_4_reg_1266_reg[39], trunc_ln84_4_reg_1266_reg[3], trunc_ln84_4_reg_1266_reg[40], trunc_ln84_4_reg_1266_reg[41], trunc_ln84_4_reg_1266_reg[42], trunc_ln84_4_reg_1266_reg[43], trunc_ln84_4_reg_1266_reg[44], trunc_ln84_4_reg_1266_reg[45], trunc_ln84_4_reg_1266_reg[46], trunc_ln84_4_reg_1266_reg[47], trunc_ln84_4_reg_1266_reg[48], trunc_ln84_4_reg_1266_reg[49], trunc_ln84_4_reg_1266_reg[4], trunc_ln84_4_reg_1266_reg[50], trunc_ln84_4_reg_1266_reg[51], trunc_ln84_4_reg_1266_reg[52], trunc_ln84_4_reg_1266_reg[53], trunc_ln84_4_reg_1266_reg[54], trunc_ln84_4_reg_1266_reg[55], trunc_ln84_4_reg_1266_reg[56], trunc_ln84_4_reg_1266_reg[57], trunc_ln84_4_reg_1266_reg[58], trunc_ln84_4_reg_1266_reg[59], trunc_ln84_4_reg_1266_reg[5], trunc_ln84_4_reg_1266_reg[60], trunc_ln84_4_reg_1266_reg[61], trunc_ln84_4_reg_1266_reg[62], trunc_ln84_4_reg_1266_reg[63], trunc_ln84_4_reg_1266_reg[6], trunc_ln84_4_reg_1266_reg[7], trunc_ln84_4_reg_1266_reg[8], trunc_ln84_4_reg_1266_reg[9], trunc_ln84_5_reg_1271_reg[0], trunc_ln84_5_reg_1271_reg[10], trunc_ln84_5_reg_1271_reg[11], trunc_ln84_5_reg_1271_reg[12], trunc_ln84_5_reg_1271_reg[13], trunc_ln84_5_reg_1271_reg[14], trunc_ln84_5_reg_1271_reg[15], trunc_ln84_5_reg_1271_reg[16], trunc_ln84_5_reg_1271_reg[17], trunc_ln84_5_reg_1271_reg[18], trunc_ln84_5_reg_1271_reg[19], trunc_ln84_5_reg_1271_reg[1], trunc_ln84_5_reg_1271_reg[20], trunc_ln84_5_reg_1271_reg[21], trunc_ln84_5_reg_1271_reg[22], trunc_ln84_5_reg_1271_reg[23], trunc_ln84_5_reg_1271_reg[24], trunc_ln84_5_reg_1271_reg[25], trunc_ln84_5_reg_1271_reg[26], trunc_ln84_5_reg_1271_reg[27], trunc_ln84_5_reg_1271_reg[28], trunc_ln84_5_reg_1271_reg[29], trunc_ln84_5_reg_1271_reg[2], trunc_ln84_5_reg_1271_reg[30], trunc_ln84_5_reg_1271_reg[31], trunc_ln84_5_reg_1271_reg[32], trunc_ln84_5_reg_1271_reg[33], trunc_ln84_5_reg_1271_reg[34], trunc_ln84_5_reg_1271_reg[35], trunc_ln84_5_reg_1271_reg[36], trunc_ln84_5_reg_1271_reg[37], trunc_ln84_5_reg_1271_reg[38], trunc_ln84_5_reg_1271_reg[39], trunc_ln84_5_reg_1271_reg[3], trunc_ln84_5_reg_1271_reg[40], trunc_ln84_5_reg_1271_reg[41], trunc_ln84_5_reg_1271_reg[42], trunc_ln84_5_reg_1271_reg[43], trunc_ln84_5_reg_1271_reg[44], trunc_ln84_5_reg_1271_reg[45], trunc_ln84_5_reg_1271_reg[46], trunc_ln84_5_reg_1271_reg[47], trunc_ln84_5_reg_1271_reg[48], trunc_ln84_5_reg_1271_reg[49], trunc_ln84_5_reg_1271_reg[4], trunc_ln84_5_reg_1271_reg[50], trunc_ln84_5_reg_1271_reg[51], trunc_ln84_5_reg_1271_reg[52], trunc_ln84_5_reg_1271_reg[53], trunc_ln84_5_reg_1271_reg[54], trunc_ln84_5_reg_1271_reg[55], trunc_ln84_5_reg_1271_reg[56], trunc_ln84_5_reg_1271_reg[57], trunc_ln84_5_reg_1271_reg[58], trunc_ln84_5_reg_1271_reg[59], trunc_ln84_5_reg_1271_reg[5], trunc_ln84_5_reg_1271_reg[60], trunc_ln84_5_reg_1271_reg[61], trunc_ln84_5_reg_1271_reg[62], trunc_ln84_5_reg_1271_reg[63], trunc_ln84_5_reg_1271_reg[6], trunc_ln84_5_reg_1271_reg[7], trunc_ln84_5_reg_1271_reg[8], trunc_ln84_5_reg_1271_reg[9], trunc_ln84_6_reg_1276_reg[0], trunc_ln84_6_reg_1276_reg[10], trunc_ln84_6_reg_1276_reg[11], trunc_ln84_6_reg_1276_reg[12], trunc_ln84_6_reg_1276_reg[13], trunc_ln84_6_reg_1276_reg[14], trunc_ln84_6_reg_1276_reg[15], trunc_ln84_6_reg_1276_reg[16], trunc_ln84_6_reg_1276_reg[17], trunc_ln84_6_reg_1276_reg[18], trunc_ln84_6_reg_1276_reg[19], trunc_ln84_6_reg_1276_reg[1], trunc_ln84_6_reg_1276_reg[20], trunc_ln84_6_reg_1276_reg[21], trunc_ln84_6_reg_1276_reg[22], trunc_ln84_6_reg_1276_reg[23], trunc_ln84_6_reg_1276_reg[24], trunc_ln84_6_reg_1276_reg[25], trunc_ln84_6_reg_1276_reg[26], trunc_ln84_6_reg_1276_reg[27], trunc_ln84_6_reg_1276_reg[28], trunc_ln84_6_reg_1276_reg[29], trunc_ln84_6_reg_1276_reg[2], trunc_ln84_6_reg_1276_reg[30], trunc_ln84_6_reg_1276_reg[31], trunc_ln84_6_reg_1276_reg[32], trunc_ln84_6_reg_1276_reg[33], trunc_ln84_6_reg_1276_reg[34], trunc_ln84_6_reg_1276_reg[35], trunc_ln84_6_reg_1276_reg[36], trunc_ln84_6_reg_1276_reg[37], trunc_ln84_6_reg_1276_reg[38], trunc_ln84_6_reg_1276_reg[39], trunc_ln84_6_reg_1276_reg[3], trunc_ln84_6_reg_1276_reg[40], trunc_ln84_6_reg_1276_reg[41], trunc_ln84_6_reg_1276_reg[42], trunc_ln84_6_reg_1276_reg[43], trunc_ln84_6_reg_1276_reg[44], trunc_ln84_6_reg_1276_reg[45], trunc_ln84_6_reg_1276_reg[46], trunc_ln84_6_reg_1276_reg[47], trunc_ln84_6_reg_1276_reg[48], trunc_ln84_6_reg_1276_reg[49], trunc_ln84_6_reg_1276_reg[4], trunc_ln84_6_reg_1276_reg[50], trunc_ln84_6_reg_1276_reg[51], trunc_ln84_6_reg_1276_reg[52], trunc_ln84_6_reg_1276_reg[53], trunc_ln84_6_reg_1276_reg[54], trunc_ln84_6_reg_1276_reg[55], trunc_ln84_6_reg_1276_reg[56], trunc_ln84_6_reg_1276_reg[57], trunc_ln84_6_reg_1276_reg[58], trunc_ln84_6_reg_1276_reg[59], trunc_ln84_6_reg_1276_reg[5], trunc_ln84_6_reg_1276_reg[60], trunc_ln84_6_reg_1276_reg[61], trunc_ln84_6_reg_1276_reg[62], trunc_ln84_6_reg_1276_reg[63], trunc_ln84_6_reg_1276_reg[6], trunc_ln84_6_reg_1276_reg[7], trunc_ln84_6_reg_1276_reg[8], trunc_ln84_6_reg_1276_reg[9], trunc_ln84_7_reg_1281_reg[0], trunc_ln84_7_reg_1281_reg[10], trunc_ln84_7_reg_1281_reg[11], trunc_ln84_7_reg_1281_reg[12], trunc_ln84_7_reg_1281_reg[13], trunc_ln84_7_reg_1281_reg[14], trunc_ln84_7_reg_1281_reg[15], trunc_ln84_7_reg_1281_reg[16], trunc_ln84_7_reg_1281_reg[17], trunc_ln84_7_reg_1281_reg[18], trunc_ln84_7_reg_1281_reg[19], trunc_ln84_7_reg_1281_reg[1], trunc_ln84_7_reg_1281_reg[20], trunc_ln84_7_reg_1281_reg[21], trunc_ln84_7_reg_1281_reg[22], trunc_ln84_7_reg_1281_reg[23], trunc_ln84_7_reg_1281_reg[24], trunc_ln84_7_reg_1281_reg[25], trunc_ln84_7_reg_1281_reg[26], trunc_ln84_7_reg_1281_reg[27], trunc_ln84_7_reg_1281_reg[28], trunc_ln84_7_reg_1281_reg[29], trunc_ln84_7_reg_1281_reg[2], trunc_ln84_7_reg_1281_reg[30], trunc_ln84_7_reg_1281_reg[31], trunc_ln84_7_reg_1281_reg[32], trunc_ln84_7_reg_1281_reg[33], trunc_ln84_7_reg_1281_reg[34], trunc_ln84_7_reg_1281_reg[35], trunc_ln84_7_reg_1281_reg[36], trunc_ln84_7_reg_1281_reg[37], trunc_ln84_7_reg_1281_reg[38], trunc_ln84_7_reg_1281_reg[39], trunc_ln84_7_reg_1281_reg[3], trunc_ln84_7_reg_1281_reg[40], trunc_ln84_7_reg_1281_reg[41], trunc_ln84_7_reg_1281_reg[42], trunc_ln84_7_reg_1281_reg[43], trunc_ln84_7_reg_1281_reg[44], trunc_ln84_7_reg_1281_reg[45], trunc_ln84_7_reg_1281_reg[46], trunc_ln84_7_reg_1281_reg[47], trunc_ln84_7_reg_1281_reg[48], trunc_ln84_7_reg_1281_reg[49], trunc_ln84_7_reg_1281_reg[4], trunc_ln84_7_reg_1281_reg[50], trunc_ln84_7_reg_1281_reg[51], trunc_ln84_7_reg_1281_reg[52], trunc_ln84_7_reg_1281_reg[53], trunc_ln84_7_reg_1281_reg[54], trunc_ln84_7_reg_1281_reg[55], trunc_ln84_7_reg_1281_reg[56], trunc_ln84_7_reg_1281_reg[57], trunc_ln84_7_reg_1281_reg[58], trunc_ln84_7_reg_1281_reg[59], trunc_ln84_7_reg_1281_reg[5], trunc_ln84_7_reg_1281_reg[60], trunc_ln84_7_reg_1281_reg[61], trunc_ln84_7_reg_1281_reg[62], trunc_ln84_7_reg_1281_reg[63], trunc_ln84_7_reg_1281_reg[6], trunc_ln84_7_reg_1281_reg[7], trunc_ln84_7_reg_1281_reg[8], trunc_ln84_7_reg_1281_reg[9], trunc_ln84_reg_1246_reg[0], trunc_ln84_reg_1246_reg[10], trunc_ln84_reg_1246_reg[11], trunc_ln84_reg_1246_reg[12], trunc_ln84_reg_1246_reg[13], trunc_ln84_reg_1246_reg[14], trunc_ln84_reg_1246_reg[15], trunc_ln84_reg_1246_reg[16], trunc_ln84_reg_1246_reg[17], trunc_ln84_reg_1246_reg[18], trunc_ln84_reg_1246_reg[19], trunc_ln84_reg_1246_reg[1], trunc_ln84_reg_1246_reg[20], trunc_ln84_reg_1246_reg[21], trunc_ln84_reg_1246_reg[22], trunc_ln84_reg_1246_reg[23], trunc_ln84_reg_1246_reg[24], trunc_ln84_reg_1246_reg[25], trunc_ln84_reg_1246_reg[26], trunc_ln84_reg_1246_reg[27], trunc_ln84_reg_1246_reg[28], trunc_ln84_reg_1246_reg[29], trunc_ln84_reg_1246_reg[2], trunc_ln84_reg_1246_reg[30], trunc_ln84_reg_1246_reg[31], trunc_ln84_reg_1246_reg[32], trunc_ln84_reg_1246_reg[33], trunc_ln84_reg_1246_reg[34], trunc_ln84_reg_1246_reg[35], trunc_ln84_reg_1246_reg[36], trunc_ln84_reg_1246_reg[37], trunc_ln84_reg_1246_reg[38], trunc_ln84_reg_1246_reg[39], trunc_ln84_reg_1246_reg[3], trunc_ln84_reg_1246_reg[40], trunc_ln84_reg_1246_reg[41], trunc_ln84_reg_1246_reg[42], trunc_ln84_reg_1246_reg[43], trunc_ln84_reg_1246_reg[44], trunc_ln84_reg_1246_reg[45], trunc_ln84_reg_1246_reg[46], trunc_ln84_reg_1246_reg[47], trunc_ln84_reg_1246_reg[48], trunc_ln84_reg_1246_reg[49], trunc_ln84_reg_1246_reg[4], trunc_ln84_reg_1246_reg[50], trunc_ln84_reg_1246_reg[51], trunc_ln84_reg_1246_reg[52], trunc_ln84_reg_1246_reg[53], trunc_ln84_reg_1246_reg[54], trunc_ln84_reg_1246_reg[55], trunc_ln84_reg_1246_reg[56], trunc_ln84_reg_1246_reg[57], trunc_ln84_reg_1246_reg[58], trunc_ln84_reg_1246_reg[59], trunc_ln84_reg_1246_reg[5], trunc_ln84_reg_1246_reg[60], trunc_ln84_reg_1246_reg[61], trunc_ln84_reg_1246_reg[62], trunc_ln84_reg_1246_reg[63], trunc_ln84_reg_1246_reg[6], trunc_ln84_reg_1246_reg[7], trunc_ln84_reg_1246_reg[8], trunc_ln84_reg_1246_reg[9], trunc_ln91_1_reg_1291_reg[0], trunc_ln91_1_reg_1291_reg[10], trunc_ln91_1_reg_1291_reg[11], trunc_ln91_1_reg_1291_reg[12], trunc_ln91_1_reg_1291_reg[13], trunc_ln91_1_reg_1291_reg[14], trunc_ln91_1_reg_1291_reg[15], trunc_ln91_1_reg_1291_reg[16], trunc_ln91_1_reg_1291_reg[17], trunc_ln91_1_reg_1291_reg[18], trunc_ln91_1_reg_1291_reg[19], trunc_ln91_1_reg_1291_reg[1], trunc_ln91_1_reg_1291_reg[20], trunc_ln91_1_reg_1291_reg[21], trunc_ln91_1_reg_1291_reg[22], trunc_ln91_1_reg_1291_reg[23], trunc_ln91_1_reg_1291_reg[24], trunc_ln91_1_reg_1291_reg[25], trunc_ln91_1_reg_1291_reg[26], trunc_ln91_1_reg_1291_reg[27], trunc_ln91_1_reg_1291_reg[28], trunc_ln91_1_reg_1291_reg[29], trunc_ln91_1_reg_1291_reg[2], trunc_ln91_1_reg_1291_reg[30], trunc_ln91_1_reg_1291_reg[31], trunc_ln91_1_reg_1291_reg[32], trunc_ln91_1_reg_1291_reg[33], trunc_ln91_1_reg_1291_reg[34], trunc_ln91_1_reg_1291_reg[35], trunc_ln91_1_reg_1291_reg[36], trunc_ln91_1_reg_1291_reg[37], trunc_ln91_1_reg_1291_reg[38], trunc_ln91_1_reg_1291_reg[39], trunc_ln91_1_reg_1291_reg[3], trunc_ln91_1_reg_1291_reg[40], trunc_ln91_1_reg_1291_reg[41], trunc_ln91_1_reg_1291_reg[42], trunc_ln91_1_reg_1291_reg[43], trunc_ln91_1_reg_1291_reg[44], trunc_ln91_1_reg_1291_reg[45], trunc_ln91_1_reg_1291_reg[46], trunc_ln91_1_reg_1291_reg[47], trunc_ln91_1_reg_1291_reg[48], trunc_ln91_1_reg_1291_reg[49], trunc_ln91_1_reg_1291_reg[4], trunc_ln91_1_reg_1291_reg[50], trunc_ln91_1_reg_1291_reg[51], trunc_ln91_1_reg_1291_reg[52], trunc_ln91_1_reg_1291_reg[53], trunc_ln91_1_reg_1291_reg[54], trunc_ln91_1_reg_1291_reg[55], trunc_ln91_1_reg_1291_reg[56], trunc_ln91_1_reg_1291_reg[57], trunc_ln91_1_reg_1291_reg[58], trunc_ln91_1_reg_1291_reg[59], trunc_ln91_1_reg_1291_reg[5], trunc_ln91_1_reg_1291_reg[60], trunc_ln91_1_reg_1291_reg[61], trunc_ln91_1_reg_1291_reg[62], trunc_ln91_1_reg_1291_reg[63], trunc_ln91_1_reg_1291_reg[6], trunc_ln91_1_reg_1291_reg[7], trunc_ln91_1_reg_1291_reg[8], trunc_ln91_1_reg_1291_reg[9], trunc_ln91_2_reg_1296_reg[0], trunc_ln91_2_reg_1296_reg[10], trunc_ln91_2_reg_1296_reg[11], trunc_ln91_2_reg_1296_reg[12], trunc_ln91_2_reg_1296_reg[13], trunc_ln91_2_reg_1296_reg[14], trunc_ln91_2_reg_1296_reg[15], trunc_ln91_2_reg_1296_reg[16], trunc_ln91_2_reg_1296_reg[17], trunc_ln91_2_reg_1296_reg[18], trunc_ln91_2_reg_1296_reg[19], trunc_ln91_2_reg_1296_reg[1], trunc_ln91_2_reg_1296_reg[20], trunc_ln91_2_reg_1296_reg[21], trunc_ln91_2_reg_1296_reg[22], trunc_ln91_2_reg_1296_reg[23], trunc_ln91_2_reg_1296_reg[24], trunc_ln91_2_reg_1296_reg[25], trunc_ln91_2_reg_1296_reg[26], trunc_ln91_2_reg_1296_reg[27], trunc_ln91_2_reg_1296_reg[28], trunc_ln91_2_reg_1296_reg[29], trunc_ln91_2_reg_1296_reg[2], trunc_ln91_2_reg_1296_reg[30], trunc_ln91_2_reg_1296_reg[31], trunc_ln91_2_reg_1296_reg[32], trunc_ln91_2_reg_1296_reg[33], trunc_ln91_2_reg_1296_reg[34], trunc_ln91_2_reg_1296_reg[35], trunc_ln91_2_reg_1296_reg[36], trunc_ln91_2_reg_1296_reg[37], trunc_ln91_2_reg_1296_reg[38], trunc_ln91_2_reg_1296_reg[39], trunc_ln91_2_reg_1296_reg[3], trunc_ln91_2_reg_1296_reg[40], trunc_ln91_2_reg_1296_reg[41], trunc_ln91_2_reg_1296_reg[42], trunc_ln91_2_reg_1296_reg[43], trunc_ln91_2_reg_1296_reg[44], trunc_ln91_2_reg_1296_reg[45], trunc_ln91_2_reg_1296_reg[46], trunc_ln91_2_reg_1296_reg[47], trunc_ln91_2_reg_1296_reg[48], trunc_ln91_2_reg_1296_reg[49], trunc_ln91_2_reg_1296_reg[4], trunc_ln91_2_reg_1296_reg[50], trunc_ln91_2_reg_1296_reg[51], trunc_ln91_2_reg_1296_reg[52], trunc_ln91_2_reg_1296_reg[53], trunc_ln91_2_reg_1296_reg[54], trunc_ln91_2_reg_1296_reg[55], trunc_ln91_2_reg_1296_reg[56], trunc_ln91_2_reg_1296_reg[57], trunc_ln91_2_reg_1296_reg[58], trunc_ln91_2_reg_1296_reg[59], trunc_ln91_2_reg_1296_reg[5], trunc_ln91_2_reg_1296_reg[60], trunc_ln91_2_reg_1296_reg[61], trunc_ln91_2_reg_1296_reg[62], trunc_ln91_2_reg_1296_reg[63], trunc_ln91_2_reg_1296_reg[6], trunc_ln91_2_reg_1296_reg[7], trunc_ln91_2_reg_1296_reg[8], trunc_ln91_2_reg_1296_reg[9], trunc_ln91_3_reg_1301_reg[0], trunc_ln91_3_reg_1301_reg[10], trunc_ln91_3_reg_1301_reg[11], trunc_ln91_3_reg_1301_reg[12], trunc_ln91_3_reg_1301_reg[13], trunc_ln91_3_reg_1301_reg[14], trunc_ln91_3_reg_1301_reg[15], trunc_ln91_3_reg_1301_reg[16], trunc_ln91_3_reg_1301_reg[17], trunc_ln91_3_reg_1301_reg[18], trunc_ln91_3_reg_1301_reg[19], trunc_ln91_3_reg_1301_reg[1], trunc_ln91_3_reg_1301_reg[20], trunc_ln91_3_reg_1301_reg[21], trunc_ln91_3_reg_1301_reg[22], trunc_ln91_3_reg_1301_reg[23], trunc_ln91_3_reg_1301_reg[24], trunc_ln91_3_reg_1301_reg[25], trunc_ln91_3_reg_1301_reg[26], trunc_ln91_3_reg_1301_reg[27], trunc_ln91_3_reg_1301_reg[28], trunc_ln91_3_reg_1301_reg[29], trunc_ln91_3_reg_1301_reg[2], trunc_ln91_3_reg_1301_reg[30], trunc_ln91_3_reg_1301_reg[31], trunc_ln91_3_reg_1301_reg[32], trunc_ln91_3_reg_1301_reg[33], trunc_ln91_3_reg_1301_reg[34], trunc_ln91_3_reg_1301_reg[35], trunc_ln91_3_reg_1301_reg[36], trunc_ln91_3_reg_1301_reg[37], trunc_ln91_3_reg_1301_reg[38], trunc_ln91_3_reg_1301_reg[39], trunc_ln91_3_reg_1301_reg[3], trunc_ln91_3_reg_1301_reg[40], trunc_ln91_3_reg_1301_reg[41], trunc_ln91_3_reg_1301_reg[42], trunc_ln91_3_reg_1301_reg[43], trunc_ln91_3_reg_1301_reg[44], trunc_ln91_3_reg_1301_reg[45], trunc_ln91_3_reg_1301_reg[46], trunc_ln91_3_reg_1301_reg[47], trunc_ln91_3_reg_1301_reg[48], trunc_ln91_3_reg_1301_reg[49], trunc_ln91_3_reg_1301_reg[4], trunc_ln91_3_reg_1301_reg[50], trunc_ln91_3_reg_1301_reg[51], trunc_ln91_3_reg_1301_reg[52], trunc_ln91_3_reg_1301_reg[53], trunc_ln91_3_reg_1301_reg[54], trunc_ln91_3_reg_1301_reg[55], trunc_ln91_3_reg_1301_reg[56], trunc_ln91_3_reg_1301_reg[57], trunc_ln91_3_reg_1301_reg[58], trunc_ln91_3_reg_1301_reg[59], trunc_ln91_3_reg_1301_reg[5], trunc_ln91_3_reg_1301_reg[60], trunc_ln91_3_reg_1301_reg[61], trunc_ln91_3_reg_1301_reg[62], trunc_ln91_3_reg_1301_reg[63], trunc_ln91_3_reg_1301_reg[6], trunc_ln91_3_reg_1301_reg[7], trunc_ln91_3_reg_1301_reg[8], trunc_ln91_3_reg_1301_reg[9], trunc_ln91_4_reg_1306_reg[0], trunc_ln91_4_reg_1306_reg[10], trunc_ln91_4_reg_1306_reg[11], trunc_ln91_4_reg_1306_reg[12], trunc_ln91_4_reg_1306_reg[13], trunc_ln91_4_reg_1306_reg[14], trunc_ln91_4_reg_1306_reg[15], trunc_ln91_4_reg_1306_reg[16], trunc_ln91_4_reg_1306_reg[17], trunc_ln91_4_reg_1306_reg[18], trunc_ln91_4_reg_1306_reg[19], trunc_ln91_4_reg_1306_reg[1], trunc_ln91_4_reg_1306_reg[20], trunc_ln91_4_reg_1306_reg[21], trunc_ln91_4_reg_1306_reg[22], trunc_ln91_4_reg_1306_reg[23], trunc_ln91_4_reg_1306_reg[24], trunc_ln91_4_reg_1306_reg[25], trunc_ln91_4_reg_1306_reg[26], trunc_ln91_4_reg_1306_reg[27], trunc_ln91_4_reg_1306_reg[28], trunc_ln91_4_reg_1306_reg[29], trunc_ln91_4_reg_1306_reg[2], trunc_ln91_4_reg_1306_reg[30], trunc_ln91_4_reg_1306_reg[31], trunc_ln91_4_reg_1306_reg[32], trunc_ln91_4_reg_1306_reg[33], trunc_ln91_4_reg_1306_reg[34], trunc_ln91_4_reg_1306_reg[35], trunc_ln91_4_reg_1306_reg[36], trunc_ln91_4_reg_1306_reg[37], trunc_ln91_4_reg_1306_reg[38], trunc_ln91_4_reg_1306_reg[39], trunc_ln91_4_reg_1306_reg[3], trunc_ln91_4_reg_1306_reg[40], trunc_ln91_4_reg_1306_reg[41], trunc_ln91_4_reg_1306_reg[42], trunc_ln91_4_reg_1306_reg[43], trunc_ln91_4_reg_1306_reg[44], trunc_ln91_4_reg_1306_reg[45], trunc_ln91_4_reg_1306_reg[46], trunc_ln91_4_reg_1306_reg[47], trunc_ln91_4_reg_1306_reg[48], trunc_ln91_4_reg_1306_reg[49], trunc_ln91_4_reg_1306_reg[4], trunc_ln91_4_reg_1306_reg[50], trunc_ln91_4_reg_1306_reg[51], trunc_ln91_4_reg_1306_reg[52], trunc_ln91_4_reg_1306_reg[53], trunc_ln91_4_reg_1306_reg[54], trunc_ln91_4_reg_1306_reg[55], trunc_ln91_4_reg_1306_reg[56], trunc_ln91_4_reg_1306_reg[57], trunc_ln91_4_reg_1306_reg[58], trunc_ln91_4_reg_1306_reg[59], trunc_ln91_4_reg_1306_reg[5], trunc_ln91_4_reg_1306_reg[60], trunc_ln91_4_reg_1306_reg[61], trunc_ln91_4_reg_1306_reg[62], trunc_ln91_4_reg_1306_reg[63], trunc_ln91_4_reg_1306_reg[6], trunc_ln91_4_reg_1306_reg[7], trunc_ln91_4_reg_1306_reg[8], trunc_ln91_4_reg_1306_reg[9], trunc_ln91_5_reg_1311_reg[0], trunc_ln91_5_reg_1311_reg[10], trunc_ln91_5_reg_1311_reg[11], trunc_ln91_5_reg_1311_reg[12], trunc_ln91_5_reg_1311_reg[13], trunc_ln91_5_reg_1311_reg[14], trunc_ln91_5_reg_1311_reg[15], trunc_ln91_5_reg_1311_reg[16], trunc_ln91_5_reg_1311_reg[17], trunc_ln91_5_reg_1311_reg[18], trunc_ln91_5_reg_1311_reg[19], trunc_ln91_5_reg_1311_reg[1], trunc_ln91_5_reg_1311_reg[20], trunc_ln91_5_reg_1311_reg[21], trunc_ln91_5_reg_1311_reg[22], trunc_ln91_5_reg_1311_reg[23], trunc_ln91_5_reg_1311_reg[24], trunc_ln91_5_reg_1311_reg[25], trunc_ln91_5_reg_1311_reg[26], trunc_ln91_5_reg_1311_reg[27], trunc_ln91_5_reg_1311_reg[28], trunc_ln91_5_reg_1311_reg[29], trunc_ln91_5_reg_1311_reg[2], trunc_ln91_5_reg_1311_reg[30], trunc_ln91_5_reg_1311_reg[31], trunc_ln91_5_reg_1311_reg[32], trunc_ln91_5_reg_1311_reg[33], trunc_ln91_5_reg_1311_reg[34], trunc_ln91_5_reg_1311_reg[35], trunc_ln91_5_reg_1311_reg[36], trunc_ln91_5_reg_1311_reg[37], trunc_ln91_5_reg_1311_reg[38], trunc_ln91_5_reg_1311_reg[39], trunc_ln91_5_reg_1311_reg[3], trunc_ln91_5_reg_1311_reg[40], trunc_ln91_5_reg_1311_reg[41], trunc_ln91_5_reg_1311_reg[42], trunc_ln91_5_reg_1311_reg[43], trunc_ln91_5_reg_1311_reg[44], trunc_ln91_5_reg_1311_reg[45], trunc_ln91_5_reg_1311_reg[46], trunc_ln91_5_reg_1311_reg[47], trunc_ln91_5_reg_1311_reg[48], trunc_ln91_5_reg_1311_reg[49], trunc_ln91_5_reg_1311_reg[4], trunc_ln91_5_reg_1311_reg[50], trunc_ln91_5_reg_1311_reg[51], trunc_ln91_5_reg_1311_reg[52], trunc_ln91_5_reg_1311_reg[53], trunc_ln91_5_reg_1311_reg[54], trunc_ln91_5_reg_1311_reg[55], trunc_ln91_5_reg_1311_reg[56], trunc_ln91_5_reg_1311_reg[57], trunc_ln91_5_reg_1311_reg[58], trunc_ln91_5_reg_1311_reg[59], trunc_ln91_5_reg_1311_reg[5], trunc_ln91_5_reg_1311_reg[60], trunc_ln91_5_reg_1311_reg[61], trunc_ln91_5_reg_1311_reg[62], trunc_ln91_5_reg_1311_reg[63], trunc_ln91_5_reg_1311_reg[6], trunc_ln91_5_reg_1311_reg[7], trunc_ln91_5_reg_1311_reg[8], trunc_ln91_5_reg_1311_reg[9], trunc_ln91_6_reg_1316_reg[0], trunc_ln91_6_reg_1316_reg[10], trunc_ln91_6_reg_1316_reg[11], trunc_ln91_6_reg_1316_reg[12], trunc_ln91_6_reg_1316_reg[13], trunc_ln91_6_reg_1316_reg[14], trunc_ln91_6_reg_1316_reg[15], trunc_ln91_6_reg_1316_reg[16], trunc_ln91_6_reg_1316_reg[17], trunc_ln91_6_reg_1316_reg[18], trunc_ln91_6_reg_1316_reg[19], trunc_ln91_6_reg_1316_reg[1], trunc_ln91_6_reg_1316_reg[20], trunc_ln91_6_reg_1316_reg[21], trunc_ln91_6_reg_1316_reg[22], trunc_ln91_6_reg_1316_reg[23], trunc_ln91_6_reg_1316_reg[24], trunc_ln91_6_reg_1316_reg[25], trunc_ln91_6_reg_1316_reg[26], trunc_ln91_6_reg_1316_reg[27], trunc_ln91_6_reg_1316_reg[28], trunc_ln91_6_reg_1316_reg[29], trunc_ln91_6_reg_1316_reg[2], trunc_ln91_6_reg_1316_reg[30], trunc_ln91_6_reg_1316_reg[31], trunc_ln91_6_reg_1316_reg[32], trunc_ln91_6_reg_1316_reg[33], trunc_ln91_6_reg_1316_reg[34], trunc_ln91_6_reg_1316_reg[35], trunc_ln91_6_reg_1316_reg[36], trunc_ln91_6_reg_1316_reg[37], trunc_ln91_6_reg_1316_reg[38], trunc_ln91_6_reg_1316_reg[39], trunc_ln91_6_reg_1316_reg[3], trunc_ln91_6_reg_1316_reg[40], trunc_ln91_6_reg_1316_reg[41], trunc_ln91_6_reg_1316_reg[42], trunc_ln91_6_reg_1316_reg[43], trunc_ln91_6_reg_1316_reg[44], trunc_ln91_6_reg_1316_reg[45], trunc_ln91_6_reg_1316_reg[46], trunc_ln91_6_reg_1316_reg[47], trunc_ln91_6_reg_1316_reg[48], trunc_ln91_6_reg_1316_reg[49], trunc_ln91_6_reg_1316_reg[4], trunc_ln91_6_reg_1316_reg[50], trunc_ln91_6_reg_1316_reg[51], trunc_ln91_6_reg_1316_reg[52], trunc_ln91_6_reg_1316_reg[53], trunc_ln91_6_reg_1316_reg[54], trunc_ln91_6_reg_1316_reg[55], trunc_ln91_6_reg_1316_reg[56], trunc_ln91_6_reg_1316_reg[57], trunc_ln91_6_reg_1316_reg[58], trunc_ln91_6_reg_1316_reg[59], trunc_ln91_6_reg_1316_reg[5], trunc_ln91_6_reg_1316_reg[60], trunc_ln91_6_reg_1316_reg[61], trunc_ln91_6_reg_1316_reg[62], trunc_ln91_6_reg_1316_reg[63], trunc_ln91_6_reg_1316_reg[6], trunc_ln91_6_reg_1316_reg[7], trunc_ln91_6_reg_1316_reg[8], trunc_ln91_6_reg_1316_reg[9], trunc_ln91_7_reg_1321_reg[0], trunc_ln91_7_reg_1321_reg[10], trunc_ln91_7_reg_1321_reg[11], trunc_ln91_7_reg_1321_reg[12], trunc_ln91_7_reg_1321_reg[13], trunc_ln91_7_reg_1321_reg[14], trunc_ln91_7_reg_1321_reg[15], trunc_ln91_7_reg_1321_reg[16], trunc_ln91_7_reg_1321_reg[17], trunc_ln91_7_reg_1321_reg[18], trunc_ln91_7_reg_1321_reg[19], trunc_ln91_7_reg_1321_reg[1], trunc_ln91_7_reg_1321_reg[20], trunc_ln91_7_reg_1321_reg[21], trunc_ln91_7_reg_1321_reg[22], trunc_ln91_7_reg_1321_reg[23], trunc_ln91_7_reg_1321_reg[24], trunc_ln91_7_reg_1321_reg[25], trunc_ln91_7_reg_1321_reg[26], trunc_ln91_7_reg_1321_reg[27], trunc_ln91_7_reg_1321_reg[28], trunc_ln91_7_reg_1321_reg[29], trunc_ln91_7_reg_1321_reg[2], trunc_ln91_7_reg_1321_reg[30], trunc_ln91_7_reg_1321_reg[31], trunc_ln91_7_reg_1321_reg[32], trunc_ln91_7_reg_1321_reg[33], trunc_ln91_7_reg_1321_reg[34], trunc_ln91_7_reg_1321_reg[35], trunc_ln91_7_reg_1321_reg[36], trunc_ln91_7_reg_1321_reg[37], trunc_ln91_7_reg_1321_reg[38], trunc_ln91_7_reg_1321_reg[39], trunc_ln91_7_reg_1321_reg[3], trunc_ln91_7_reg_1321_reg[40], trunc_ln91_7_reg_1321_reg[41], trunc_ln91_7_reg_1321_reg[42], trunc_ln91_7_reg_1321_reg[43], trunc_ln91_7_reg_1321_reg[44], trunc_ln91_7_reg_1321_reg[45], trunc_ln91_7_reg_1321_reg[46], trunc_ln91_7_reg_1321_reg[47], trunc_ln91_7_reg_1321_reg[48], trunc_ln91_7_reg_1321_reg[49], trunc_ln91_7_reg_1321_reg[4], trunc_ln91_7_reg_1321_reg[50], trunc_ln91_7_reg_1321_reg[51], trunc_ln91_7_reg_1321_reg[52], trunc_ln91_7_reg_1321_reg[53], trunc_ln91_7_reg_1321_reg[54], trunc_ln91_7_reg_1321_reg[55], trunc_ln91_7_reg_1321_reg[56], trunc_ln91_7_reg_1321_reg[57], trunc_ln91_7_reg_1321_reg[58], trunc_ln91_7_reg_1321_reg[59], trunc_ln91_7_reg_1321_reg[5], trunc_ln91_7_reg_1321_reg[60], trunc_ln91_7_reg_1321_reg[61], trunc_ln91_7_reg_1321_reg[62], trunc_ln91_7_reg_1321_reg[63], trunc_ln91_7_reg_1321_reg[6], trunc_ln91_7_reg_1321_reg[7], trunc_ln91_7_reg_1321_reg[8], trunc_ln91_7_reg_1321_reg[9], trunc_ln91_reg_1286_reg[0], trunc_ln91_reg_1286_reg[10], trunc_ln91_reg_1286_reg[11], trunc_ln91_reg_1286_reg[12], trunc_ln91_reg_1286_reg[13], trunc_ln91_reg_1286_reg[14], trunc_ln91_reg_1286_reg[15], trunc_ln91_reg_1286_reg[16], trunc_ln91_reg_1286_reg[17], trunc_ln91_reg_1286_reg[18], trunc_ln91_reg_1286_reg[19], trunc_ln91_reg_1286_reg[1], trunc_ln91_reg_1286_reg[20], trunc_ln91_reg_1286_reg[21], trunc_ln91_reg_1286_reg[22], trunc_ln91_reg_1286_reg[23], trunc_ln91_reg_1286_reg[24], trunc_ln91_reg_1286_reg[25], trunc_ln91_reg_1286_reg[26], trunc_ln91_reg_1286_reg[27], trunc_ln91_reg_1286_reg[28], trunc_ln91_reg_1286_reg[29], trunc_ln91_reg_1286_reg[2], trunc_ln91_reg_1286_reg[30], trunc_ln91_reg_1286_reg[31], trunc_ln91_reg_1286_reg[32], trunc_ln91_reg_1286_reg[33], trunc_ln91_reg_1286_reg[34], trunc_ln91_reg_1286_reg[35], trunc_ln91_reg_1286_reg[36], trunc_ln91_reg_1286_reg[37], trunc_ln91_reg_1286_reg[38], trunc_ln91_reg_1286_reg[39], trunc_ln91_reg_1286_reg[3], trunc_ln91_reg_1286_reg[40], trunc_ln91_reg_1286_reg[41], trunc_ln91_reg_1286_reg[42], trunc_ln91_reg_1286_reg[43], trunc_ln91_reg_1286_reg[44], trunc_ln91_reg_1286_reg[45], trunc_ln91_reg_1286_reg[46], trunc_ln91_reg_1286_reg[47], trunc_ln91_reg_1286_reg[48], trunc_ln91_reg_1286_reg[49], trunc_ln91_reg_1286_reg[4], trunc_ln91_reg_1286_reg[50], trunc_ln91_reg_1286_reg[51], trunc_ln91_reg_1286_reg[52], trunc_ln91_reg_1286_reg[53], trunc_ln91_reg_1286_reg[54], trunc_ln91_reg_1286_reg[55], trunc_ln91_reg_1286_reg[56], trunc_ln91_reg_1286_reg[57], trunc_ln91_reg_1286_reg[58], trunc_ln91_reg_1286_reg[59], trunc_ln91_reg_1286_reg[5], trunc_ln91_reg_1286_reg[60], trunc_ln91_reg_1286_reg[61], trunc_ln91_reg_1286_reg[62], trunc_ln91_reg_1286_reg[63], trunc_ln91_reg_1286_reg[6], trunc_ln91_reg_1286_reg[7], trunc_ln91_reg_1286_reg[8], trunc_ln91_reg_1286_reg[9], trunc_ln_reg_1065_reg[0], trunc_ln_reg_1065_reg[10], trunc_ln_reg_1065_reg[11], trunc_ln_reg_1065_reg[12], trunc_ln_reg_1065_reg[13], trunc_ln_reg_1065_reg[14], trunc_ln_reg_1065_reg[15], trunc_ln_reg_1065_reg[16], trunc_ln_reg_1065_reg[17], trunc_ln_reg_1065_reg[18], trunc_ln_reg_1065_reg[19], trunc_ln_reg_1065_reg[1], trunc_ln_reg_1065_reg[20], trunc_ln_reg_1065_reg[21], trunc_ln_reg_1065_reg[22], trunc_ln_reg_1065_reg[23], trunc_ln_reg_1065_reg[24], trunc_ln_reg_1065_reg[25], trunc_ln_reg_1065_reg[26], trunc_ln_reg_1065_reg[27], trunc_ln_reg_1065_reg[28], trunc_ln_reg_1065_reg[29], trunc_ln_reg_1065_reg[2], trunc_ln_reg_1065_reg[30], trunc_ln_reg_1065_reg[31], trunc_ln_reg_1065_reg[32], trunc_ln_reg_1065_reg[33], trunc_ln_reg_1065_reg[34], trunc_ln_reg_1065_reg[35], trunc_ln_reg_1065_reg[36], trunc_ln_reg_1065_reg[37], trunc_ln_reg_1065_reg[38], trunc_ln_reg_1065_reg[39], trunc_ln_reg_1065_reg[3], trunc_ln_reg_1065_reg[40], trunc_ln_reg_1065_reg[41], trunc_ln_reg_1065_reg[42], trunc_ln_reg_1065_reg[43], trunc_ln_reg_1065_reg[44], trunc_ln_reg_1065_reg[45], trunc_ln_reg_1065_reg[46], trunc_ln_reg_1065_reg[47], trunc_ln_reg_1065_reg[48], trunc_ln_reg_1065_reg[49], trunc_ln_reg_1065_reg[4], trunc_ln_reg_1065_reg[50], trunc_ln_reg_1065_reg[51], trunc_ln_reg_1065_reg[52], trunc_ln_reg_1065_reg[53], trunc_ln_reg_1065_reg[54], trunc_ln_reg_1065_reg[55], trunc_ln_reg_1065_reg[56], trunc_ln_reg_1065_reg[57], trunc_ln_reg_1065_reg[5], trunc_ln_reg_1065_reg[6], trunc_ln_reg_1065_reg[7], trunc_ln_reg_1065_reg[8], trunc_ln_reg_1065_reg[9], zext_ln50_reg_1059_reg[15], zext_ln50_reg_1059_reg[16], zext_ln50_reg_1059_reg[17], zext_ln50_reg_1059_reg[18], zext_ln50_reg_1059_reg[19], zext_ln50_reg_1059_reg[20], zext_ln50_reg_1059_reg[21], zext_ln50_reg_1059_reg[22], zext_ln50_reg_1059_reg[23], zext_ln50_reg_1059_reg[24], zext_ln50_reg_1059_reg[25], zext_ln50_reg_1059_reg[26], zext_ln50_reg_1059_reg[27], zext_ln50_reg_1059_reg[28], zext_ln50_reg_1059_reg[29], zext_ln50_reg_1059_reg[30], zext_ln50_reg_1059_reg[31], zext_ln50_reg_1059_reg[32], zext_ln50_reg_1059_reg[33], and zext_ln50_reg_1059_reg[34]' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_calc_0_1_0/ulp_calc_0_1_0_slr.xdc:55]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_calc_0_1_0/ulp_calc_0_1_0_slr.xdc] for cell 'level0_i/ulp/calc_0_1/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1715] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 95 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6155.613 ; gain = 0.000 ; free physical = 27298 ; free virtual = 108947
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1481 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 36 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 354 instances
  RAM16X1S => RAM32X1S (RAMS32): 77 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 635 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 55 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 54 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR1 is specified before parent pblock pblock_level0_ulp, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR0 is specified before parent pblock pblock_level0_ulp, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
111 Infos, 360 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:17 . Memory (MB): peak = 6155.613 ; gain = 3749.637 ; free physical = 27292 ; free virtual = 108941
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [runtcl-4] Executing : report_utilization -file init_report_utilization_0.rpt -pb init_report_utilization_0.pb
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6155.613 ; gain = 0.000 ; free physical = 27283 ; free virtual = 108933
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_init.rpt -pb hw_bb_locked_timing_summary_init.pb -rpx hw_bb_locked_timing_summary_init.rpx
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 7335.727 ; gain = 1180.113 ; free physical = 25903 ; free virtual = 107582
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 22753
   registers : 36903
   brams     : 25
   dsps      : 88
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
report_accelerator_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7335.727 ; gain = 0.000 ; free physical = 25907 ; free virtual = 107583
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7335.727 ; gain = 0.000 ; free physical = 25904 ; free virtual = 107584
INFO: System Diagram: Run step: synthed

WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7399.758 ; gain = 64.031 ; free physical = 25864 ; free virtual = 107544

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15732d34e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7399.758 ; gain = 0.000 ; free physical = 25849 ; free virtual = 107530

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 117 inverter(s) to 1361 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ab2b01b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 26221 ; free virtual = 107899
INFO: [Opt 31-389] Phase Retarget created 142 cells and removed 346 cells
INFO: [Opt 31-1021] In phase Retarget, 8526 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 12d5f286e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 26213 ; free virtual = 107892
INFO: [Opt 31-389] Phase Constant propagation created 146 cells and removed 672 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1455 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f5b4c914

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 25959 ; free virtual = 107643
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1662 cells
INFO: [Opt 31-1021] In phase Sweep, 1210666 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: f5b4c914

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 26204 ; free virtual = 107891
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f5b4c914

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 26206 ; free virtual = 107890
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f5b4c914

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 26205 ; free virtual = 107888
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1382 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             142  |             346  |                                           8526  |
|  Constant propagation         |             146  |             672  |                                           1455  |
|  Sweep                        |               0  |            1662  |                                        1210666  |
|  BUFG optimization            |               0  |               0  |                                             65  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1382  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 7626.180 ; gain = 0.000 ; free physical = 26195 ; free virtual = 107884
Ending Logic Optimization Task | Checksum: 145d09e7f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 7626.180 ; gain = 226.422 ; free physical = 26210 ; free virtual = 107890

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 207 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 145d09e7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7946.180 ; gain = 320.000 ; free physical = 26207 ; free virtual = 107892

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 145d09e7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7946.180 ; gain = 0.000 ; free physical = 26209 ; free virtual = 107894

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7946.180 ; gain = 0.000 ; free physical = 26209 ; free virtual = 107894
Ending Netlist Obfuscation Task | Checksum: 145d09e7f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7946.180 ; gain = 0.000 ; free physical = 26197 ; free virtual = 107878
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 388 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 7946.180 ; gain = 610.453 ; free physical = 26197 ; free virtual = 107878
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_opt_post.tcl
 -I- design metrics completed in 0 seconds
 -I- Generated file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.DONT_TOUCH.rpt
 -I- DONT_TOUCH metric completed in 15 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 6 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 12 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 22 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu50-fsvh2104-2-e                                                                      |
#  | Cell: level0_i/ulp                                                                      |
#  | Pblock: pblock_level0_ulp                                                               |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.93%  | OK     |
#  | FD                                                        | 50%       | 2.41%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.82%  | OK     |
#  | CARRY8                                                    | 25%       | 0.60%  | OK     |
#  | MUXF7                                                     | 15%       | 0.16%  | OK     |
#  | DSP                                                       | 80%       | 1.65%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 2.22%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.94%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 8      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 186    | REVIEW |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 13932     | 823    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.failfast.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 59 seconds
WARNING: [Power 33-711] The follwoing XDC constraint overrides the xilinx.com:au50:1.0 design_power_budget default value of 60.0 : set_operating_conditions -design_power_budget 63 
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 8024.410 ; gain = 0.000 ; free physical = 24960 ; free virtual = 107021
INFO: [Common 17-1381] The checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 8024.410 ; gain = 0.000 ; free physical = 25287 ; free virtual = 107103
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8244.297 ; gain = 0.000 ; free physical = 25016 ; free virtual = 106837
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3717ad1

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.85 . Memory (MB): peak = 8244.297 ; gain = 0.000 ; free physical = 25017 ; free virtual = 106833
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8244.297 ; gain = 0.000 ; free physical = 25015 ; free virtual = 106831

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2ecddd3c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:20 . Memory (MB): peak = 8460.516 ; gain = 216.219 ; free physical = 24952 ; free virtual = 106772

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_1be0_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_1be0_clkwiz_level0_periph_0_1
Phase 1.3 Build Placer Netlist Model | Checksum: 9f2b3395

Time (s): cpu = 00:02:44 ; elapsed = 00:01:51 . Memory (MB): peak = 8998.828 ; gain = 754.531 ; free physical = 24501 ; free virtual = 106327

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9f2b3395

Time (s): cpu = 00:02:46 ; elapsed = 00:01:52 . Memory (MB): peak = 8998.828 ; gain = 754.531 ; free physical = 24504 ; free virtual = 106330
Phase 1 Placer Initialization | Checksum: 9f2b3395

Time (s): cpu = 00:02:47 ; elapsed = 00:01:54 . Memory (MB): peak = 8998.828 ; gain = 754.531 ; free physical = 24487 ; free virtual = 106309

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-1882] Failed to find partition obeying USER_SLR_ASSIGNMENT constraint for group  for Cell level0_i/ulp/calc_0_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 81a8a267

Time (s): cpu = 00:03:38 ; elapsed = 00:02:13 . Memory (MB): peak = 9078.867 ; gain = 834.570 ; free physical = 24366 ; free virtual = 106193

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-822] Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out has a user defined clock root in clock region X3Y3. Therefore, clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out_Cont will use a clock root in the same clock region, as these nets should have matching clock routes.
INFO: [Place 30-822] Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out has a user defined clock root in clock region X3Y3. Therefore, clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out_Cont will use a clock root in the same clock region, as these nets should have matching clock routes.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 93229c77

Time (s): cpu = 00:04:08 ; elapsed = 00:02:48 . Memory (MB): peak = 9078.867 ; gain = 834.570 ; free physical = 24299 ; free virtual = 106124

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 93229c77

Time (s): cpu = 00:04:10 ; elapsed = 00:02:50 . Memory (MB): peak = 9193.977 ; gain = 949.680 ; free physical = 24232 ; free virtual = 106057

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 636801df

Time (s): cpu = 00:04:36 ; elapsed = 00:02:56 . Memory (MB): peak = 9193.977 ; gain = 949.680 ; free physical = 24203 ; free virtual = 106028

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 636801df

Time (s): cpu = 00:04:37 ; elapsed = 00:02:56 . Memory (MB): peak = 9193.977 ; gain = 949.680 ; free physical = 24197 ; free virtual = 106022
Phase 2.1.1 Partition Driven Placement | Checksum: 636801df

Time (s): cpu = 00:04:38 ; elapsed = 00:02:57 . Memory (MB): peak = 9193.977 ; gain = 949.680 ; free physical = 24243 ; free virtual = 106072
Phase 2.1 Floorplanning | Checksum: 636801df

Time (s): cpu = 00:04:38 ; elapsed = 00:02:57 . Memory (MB): peak = 9193.977 ; gain = 949.680 ; free physical = 24243 ; free virtual = 106072

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 6416e27f

Time (s): cpu = 00:04:40 ; elapsed = 00:02:58 . Memory (MB): peak = 9193.977 ; gain = 949.680 ; free physical = 24257 ; free virtual = 106086

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5     0    99     1   920   617  1098  1295  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5     1    81    18   828   708  1075  1319  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5     1    81    18   883   657  1083  1307  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5     2    81    17   828   708  1076  1318  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    29    61    10   882   658  1079  1311  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    30    60    10   828   708  1074  1320  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    35    56     9   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    35    56     9   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    35    56     9   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    35    56     9   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    35    56     9   883   657  1079  1311  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   883   657  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   883   657  1082  1308  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   828   708  1075  1319  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   883   657  1079  1311  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   828   708  1075  1319  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   883   657  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    46    45     9   828   708  1075  1319  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    45    45    10   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    45    45    10   828   708  1074  1320  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   883   657  1083  1307  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   828   708  1075  1319  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   883   657  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   883   657  1076  1314  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   883   657  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   882   658  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    44    45    11   828   708  1074  1320  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   882   658  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   828   708  1074  1320  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   882   658  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   828   708  1074  1320  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   882   658  1079  1311  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   828   708  1074  1320  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    43    45    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    41    47    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    40    48    12   883   657  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1076  1314  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1079  1311  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    38    50    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1076  1314  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1083  1307  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1075  1319  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1073  1321  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1078  1312  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1079  1315  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1080  1310  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1080  1310  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    39    49    12   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    36    52    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1078  1316  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1080  1310  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    36    52    12   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   828   708  1071  1323  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    34    53    13   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    30    57    13   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    30    55    15   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    30    55    15   828   708  1072  1322  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    30    55    15   883   657  1077  1313  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     5    30    55    15   828   708  1072  1322  Total:  4035

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 42 LUTNM shape to break, 1138 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 30, two critical 12, total 38, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 429 nets or cells. Created 38 new cells, deleted 391 existing cells and moved 0 existing cell
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/calc_0_1/inst.
INFO: [Physopt 32-943] No candidate net found for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 10 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 35 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 35 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9638.598 ; gain = 0.000 ; free physical = 24181 ; free virtual = 106014
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/ap_rst_n_inv. Replicated 28 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/aclken. Replicated 18 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/ce_r. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 75 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 75 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 9638.598 ; gain = 0.000 ; free physical = 24169 ; free virtual = 106010
INFO: [Physopt 32-76] Pass 1. Identified 24 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[10]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[11]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[13]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[12]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[17]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[9]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[14]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[22]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[20]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[21]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[8]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[23]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[16]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[18]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[19]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/s_axis_b_tdata[15]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 91 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 91 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 9638.598 ; gain = 0.000 ; free physical = 24173 ; free virtual = 106007
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_read/rs_rdata/buffer1_ce1 could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0] could not be optimized because driver level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-571] Net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_write/buff_wdata/gmem_WREADY was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 7 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP. 28 registers were pushed out.
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-775] End 2 Pass. Optimized 7 nets or cells. Created 196 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9638.598 ; gain = 0.000 ; free physical = 24176 ; free virtual = 106010
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 35 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9638.598 ; gain = 0.000 ; free physical = 24175 ; free virtual = 106010
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9638.598 ; gain = 0.000 ; free physical = 24190 ; free virtual = 106024

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           38  |            391  |                   429  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     9  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           75  |              0  |                     4  |           0  |           1  |  00:00:03  |
|  Fanout                                           |           91  |              0  |                    24  |           0  |           1  |  00:00:03  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          196  |              0  |                     7  |           8  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           35  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |         181  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          435  |            391  |                   478  |         189  |          12  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1f1de8395

Time (s): cpu = 00:10:13 ; elapsed = 00:05:46 . Memory (MB): peak = 9638.598 ; gain = 1394.301 ; free physical = 24181 ; free virtual = 106016
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     4    40    59     2   920   617  1084  1309  Total:  4035
Phase 2.3 Global Placement Core | Checksum: 1528eec80

Time (s): cpu = 00:10:34 ; elapsed = 00:06:03 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24069 ; free virtual = 105908
Phase 2 Global Placement | Checksum: 1528eec80

Time (s): cpu = 00:10:34 ; elapsed = 00:06:03 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24198 ; free virtual = 106041

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e366a4e8

Time (s): cpu = 00:10:41 ; elapsed = 00:06:06 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24234 ; free virtual = 106069

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     4    38    61     2   920   617  1085  1308  Total:  4035
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d1f8d511

Time (s): cpu = 00:10:50 ; elapsed = 00:06:12 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24201 ; free virtual = 106041

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     4    45    54     2   919   618  1083  1310  Total:  4035
Phase 3.3.1 Small Shape Clustering | Checksum: 129d3ec8d

Time (s): cpu = 00:11:35 ; elapsed = 00:06:32 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24124 ; free virtual = 105965

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1a1d55fc7

Time (s): cpu = 00:11:40 ; elapsed = 00:06:36 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24119 ; free virtual = 105956

Phase 3.3.3 Slice Area Swap
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     4    44    54     3   919   618  1083  1310  Total:  4035
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     4    62    36     3   919   618  1083  1310  Total:  4035
Phase 3.3.3 Slice Area Swap | Checksum: 1279cf084

Time (s): cpu = 00:11:52 ; elapsed = 00:06:45 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24032 ; free virtual = 105874
Phase 3.3 Small Shape DP | Checksum: ab57fd04

Time (s): cpu = 00:12:03 ; elapsed = 00:06:51 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24153 ; free virtual = 105991

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: ab57fd04

Time (s): cpu = 00:12:05 ; elapsed = 00:06:53 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24122 ; free virtual = 105964

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 44d97202

Time (s): cpu = 00:12:08 ; elapsed = 00:06:56 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24135 ; free virtual = 105974

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 44d97202

Time (s): cpu = 00:12:11 ; elapsed = 00:06:59 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24131 ; free virtual = 105978

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: b89d0418

Time (s): cpu = 00:13:01 ; elapsed = 00:07:09 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24114 ; free virtual = 105952
Phase 3 Detail Placement | Checksum: b89d0418

Time (s): cpu = 00:13:02 ; elapsed = 00:07:10 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24113 ; free virtual = 105951

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16895ec03

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-0.353 |
Phase 1 Physical Synthesis Initialization | Checksum: 14af97125

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24151 ; free virtual = 105997
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[145][0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/calc_0_1/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln75_reg_1231_reg[0][0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 2, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 120568120

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24142 ; free virtual = 105987
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d3c4a1e

Time (s): cpu = 00:14:40 ; elapsed = 00:07:45 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24155 ; free virtual = 105996

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 11d3c4a1e

Time (s): cpu = 00:14:41 ; elapsed = 00:07:46 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24146 ; free virtual = 105991
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.044. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.044. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 9c905b29

Time (s): cpu = 00:14:56 ; elapsed = 00:08:00 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24155 ; free virtual = 105997

Time (s): cpu = 00:14:56 ; elapsed = 00:08:00 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24157 ; free virtual = 105999
Phase 4.1 Post Commit Optimization | Checksum: 9c905b29

Time (s): cpu = 00:14:57 ; elapsed = 00:08:01 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24148 ; free virtual = 105994
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24147 ; free virtual = 105990

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c64bf2cf

Time (s): cpu = 00:15:21 ; elapsed = 00:08:17 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24192 ; free virtual = 106039

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                4x4|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                8x8|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c64bf2cf

Time (s): cpu = 00:15:24 ; elapsed = 00:08:20 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24198 ; free virtual = 106041
Phase 4.3 Placer Reporting | Checksum: c64bf2cf

Time (s): cpu = 00:15:27 ; elapsed = 00:08:23 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24203 ; free virtual = 106046

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24203 ; free virtual = 106050

Time (s): cpu = 00:15:27 ; elapsed = 00:08:23 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24203 ; free virtual = 106050
Phase 4 Post Placement Optimization and Clean-Up | Checksum: edf74ea9

Time (s): cpu = 00:15:30 ; elapsed = 00:08:25 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24188 ; free virtual = 106036
Ending Placer Task | Checksum: a4462234

Time (s): cpu = 00:15:30 ; elapsed = 00:08:26 . Memory (MB): peak = 9654.605 ; gain = 1410.309 ; free physical = 24244 ; free virtual = 106092
INFO: [Common 17-83] Releasing license: Implementation
254 Infos, 407 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:18 ; elapsed = 00:08:46 . Memory (MB): peak = 9654.605 ; gain = 1630.195 ; free physical = 24854 ; free virtual = 106702
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24869 ; free virtual = 106716
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24842 ; free virtual = 106687
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24861 ; free virtual = 106706
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24329 ; free virtual = 106642
INFO: [Common 17-1381] The checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24699 ; free virtual = 106687
INFO: [runtcl-4] Executing : report_io -file hw_bb_locked_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.34 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24650 ; free virtual = 106637
INFO: [runtcl-4] Executing : report_utilization -file hw_bb_locked_utilization_placed.rpt -pb hw_bb_locked_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24658 ; free virtual = 106651
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hw_bb_locked_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.86 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24663 ; free virtual = 106658
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_placed.rpt -pb hw_bb_locked_timing_summary_placed.pb -rpx hw_bb_locked_timing_summary_placed.rpx
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:01 ; elapsed = 00:00:13 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24506 ; free virtual = 106529
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24502 ; free virtual = 106525

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-0.052 |
Phase 1 Physical Synthesis Initialization | Checksum: 14aea87d9

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24257 ; free virtual = 106284
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 1 high priority path group.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-0.052 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14aea87d9

Time (s): cpu = 00:01:43 ; elapsed = 00:01:26 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24216 ; free virtual = 106245

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-0.052 |
INFO: [Physopt 32-662] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_normal_area.fifo_node_payld_empty.  Did not re-place instance level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg
INFO: [Physopt 32-702] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_normal_area.fifo_node_payld_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid.  Re-placed instance level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-735] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DOE0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DOE0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
Phase 3 Critical Path Optimization | Checksum: 14aea87d9

Time (s): cpu = 00:01:46 ; elapsed = 00:01:27 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24222 ; free virtual = 106246

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DOE0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DOE0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
Phase 4 Critical Path Optimization | Checksum: 14aea87d9

Time (s): cpu = 00:01:46 ; elapsed = 00:01:27 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24221 ; free virtual = 106245
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24235 ; free virtual = 106263
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24230 ; free virtual = 106259
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.007 | TNS=-0.007 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:00  |
|  Critical Path  |          0.037  |          0.044  |            0  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total          |          0.037  |          0.044  |            0  |              0  |                     1  |           4  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24253 ; free virtual = 106277
Ending Physical Synthesis Task | Checksum: 21ac5ccf6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:30 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24343 ; free virtual = 106294
INFO: [Common 17-83] Releasing license: Implementation
288 Infos, 410 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:39 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24609 ; free virtual = 106564
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24053 ; free virtual = 106465
INFO: [Common 17-1381] The checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24431 ; free virtual = 106524
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9abd0454 ConstDB: 0 ShapeSum: cb40c5a9 RouteDB: 9bae9906

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.93 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24034 ; free virtual = 106130
Phase 1 Build RT Design | Checksum: 21a4b48fc

Time (s): cpu = 00:01:26 ; elapsed = 00:00:28 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 24017 ; free virtual = 106109
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out does not have complete placer guidance tree.
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out does not have complete placer guidance tree.
Post Restoration Checksum: NetGraph: fef79f16 NumContArr: 78e37c8 Constraints: 8b721b89 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23509 ; free virtual = 105605
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out does not have complete placer guidance tree.
Clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Clk_Out does not have complete placer guidance tree.
Phase 2.1 Fix Topology Constraints | Checksum: 55cdec1d

Time (s): cpu = 00:02:13 ; elapsed = 00:01:22 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23760 ; free virtual = 105856

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 55cdec1d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:23 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23761 ; free virtual = 105858

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: faf27260

Time (s): cpu = 00:02:26 ; elapsed = 00:01:31 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23765 ; free virtual = 105862

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c0b39d06

Time (s): cpu = 00:03:16 ; elapsed = 00:01:50 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23627 ; free virtual = 105725
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=-0.158 | THS=-24.819|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a743fb54

Time (s): cpu = 00:04:50 ; elapsed = 00:02:15 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23599 ; free virtual = 105707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 26ca3cba7

Time (s): cpu = 00:04:56 ; elapsed = 00:02:19 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23574 ; free virtual = 105678
Phase 2 Router Initialization | Checksum: 267b078ce

Time (s): cpu = 00:04:57 ; elapsed = 00:02:21 . Memory (MB): peak = 9654.605 ; gain = 0.000 ; free physical = 23583 ; free virtual = 105686

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00016941 %
  Global Horizontal Routing Utilization  = 0.000326073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 58788
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 52635
  Number of Partially Routed Nets     = 6153
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 267b078ce

Time (s): cpu = 00:05:04 ; elapsed = 00:02:23 . Memory (MB): peak = 9831.082 ; gain = 176.477 ; free physical = 23587 ; free virtual = 105690
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 146f3f70e

Time (s): cpu = 00:05:30 ; elapsed = 00:02:37 . Memory (MB): peak = 9831.082 ; gain = 176.477 ; free physical = 23501 ; free virtual = 105602
CRITICAL WARNING: [Route 35-586] BUFG route-thru used for routing clock net level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Clk_Out. This indicates a missing BUFG on the net and should be fixed in the pre-route netlist to avoid possible clock routing contention later in the the flow.
Resolution: Run report_route_status -of_objects [ get_nets <net_name> ] on the post-route clock net and search the output for "RouteThru" to identify the BUFG route-thru site to identify the net that requires a BUFG

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.02|     4x4|      0.29|     4x4|      0.09|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.02|     4x4|      0.09|     4x4|      0.06|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.02|     2x2|      0.06|     4x4|      0.06|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.05|   16x16|      0.21|     4x4|      0.06|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
WEST
	INT_X20Y20->INT_X35Y27 (CLEM_X20Y20->CLEL_R_X35Y27)
	INT_X20Y24->INT_X23Y27 (CLEM_X20Y24->CLEL_R_X23Y27)
	INT_X28Y24->INT_X31Y27 (CLEM_X28Y24->CLEL_R_X31Y27)
	INT_X32Y24->INT_X35Y27 (CLEM_X32Y24->CLEL_R_X35Y27)
	INT_X20Y20->INT_X23Y23 (CLEM_X20Y20->CLEL_R_X23Y23)
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX10DATA[16]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX11DATA[25]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX09DATA[16]|
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1 |            level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX11DATA[13]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7118
 Number of Nodes with overlaps = 605
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.300 | TNS=-8.459 | WHS=-0.028 | THS=-0.283 |

Phase 4.1 Global Iteration 0 | Checksum: 232988782

Time (s): cpu = 00:08:23 ; elapsed = 00:04:09 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23375 ; free virtual = 105484

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.088 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17196486e

Time (s): cpu = 00:08:58 ; elapsed = 00:04:32 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23375 ; free virtual = 105485

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13f096d57

Time (s): cpu = 00:09:24 ; elapsed = 00:04:49 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23450 ; free virtual = 105557
Phase 4 Rip-up And Reroute | Checksum: 13f096d57

Time (s): cpu = 00:09:25 ; elapsed = 00:04:50 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23445 ; free virtual = 105560

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 160701079

Time (s): cpu = 00:10:06 ; elapsed = 00:05:03 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23453 ; free virtual = 105561
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 10fdd0403

Time (s): cpu = 00:10:11 ; elapsed = 00:05:05 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23463 ; free virtual = 105571

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10fdd0403

Time (s): cpu = 00:10:12 ; elapsed = 00:05:07 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23460 ; free virtual = 105572
Phase 5 Delay and Skew Optimization | Checksum: 10fdd0403

Time (s): cpu = 00:10:14 ; elapsed = 00:05:09 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23461 ; free virtual = 105577

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1782ef024

Time (s): cpu = 00:10:44 ; elapsed = 00:05:19 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23456 ; free virtual = 105568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ae865631

Time (s): cpu = 00:10:49 ; elapsed = 00:05:21 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23457 ; free virtual = 105566
Phase 6 Post Hold Fix | Checksum: 1ae865631

Time (s): cpu = 00:10:50 ; elapsed = 00:05:23 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23459 ; free virtual = 105572

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 172704747

Time (s): cpu = 00:11:32 ; elapsed = 00:05:36 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23434 ; free virtual = 105548

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.79825 %
  Global Horizontal Routing Utilization  = 1.95705 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 104f75cd8

Time (s): cpu = 00:11:38 ; elapsed = 00:05:39 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23415 ; free virtual = 105529

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 104f75cd8

Time (s): cpu = 00:11:39 ; elapsed = 00:05:40 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23417 ; free virtual = 105531

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 104f75cd8

Time (s): cpu = 00:11:53 ; elapsed = 00:05:50 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23415 ; free virtual = 105530
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.05|     4x4|      0.59|     4x4|      0.19|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.05|     4x4|      0.18|     4x4|      0.13|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.03|     2x2|      0.12|     4x4|      0.13|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.11|   16x16|      0.41|     8x8|      0.12|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 104f75cd8

Time (s): cpu = 00:11:57 ; elapsed = 00:05:52 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23435 ; free virtual = 105554
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:25 ; elapsed = 00:07:11 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23850 ; free virtual = 105970

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
308 Infos, 411 Warnings, 19 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:32 ; elapsed = 00:07:37 . Memory (MB): peak = 9863.098 ; gain = 208.492 ; free physical = 23850 ; free virtual = 105970
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9863.098 ; gain = 0.000 ; free physical = 23847 ; free virtual = 105968
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 9863.098 ; gain = 0.000 ; free physical = 23837 ; free virtual = 105960
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9863.098 ; gain = 0.000 ; free physical = 23831 ; free virtual = 105958
 -I- design metrics completed in 3 seconds
 -I- utilization metrics completed in 9 seconds
 -I- control set metrics completed in 1 seconds
 -I- non-FD high fanout nets completed in 6 seconds
#  +-------------------------------------------------------------------+
#  | Design Summary                                                    |
#  | design_1                                                          |
#  | xcu50-fsvh2104-2-e                                                |
#  | SLR: SLR0                                                         |
#  +-------------------------------------+-----------+--------+--------+
#  | Criteria                            | Guideline | Actual | Status |
#  +-------------------------------------+-----------+--------+--------+
#  | LUT                                 | 70%       | 13.53% | OK     |
#  | FD                                  | 50%       | 11.50% | OK     |
#  | LUTRAM+SRL                          | 25%       | 2.79%  | OK     |
#  | CARRY8                              | 25%       | 1.97%  | OK     |
#  | MUXF7                               | 15%       | 0.44%  | OK     |
#  | DSP                                 | 80%       | 3.21%  | OK     |
#  | RAMB/FIFO                           | 80%       | 17.86% | OK     |
#  | URAM                                | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                 | 70%       | 10.54% | OK     |
#  | BUFGCE* + BUFGCTRL                  | 24        | 15     | OK     |
#  | Control Sets                        | 8231      | 3780   | OK     |
#  | Non-FD high fanout nets > 10k loads | 0         | 0      | OK     |
#  +-------------------------------------+-----------+--------+--------+
 -I- Generated file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/bySLR.postplace.failfast.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 19 seconds
 -I- design metrics completed in 2 seconds
 -I- utilization metrics completed in 8 seconds
 -I- control set metrics completed in 0 seconds
 -I- non-FD high fanout nets completed in 4 seconds
#  +-------------------------------------------------------------------+
#  | Design Summary                                                    |
#  | design_1                                                          |
#  | xcu50-fsvh2104-2-e                                                |
#  | SLR: SLR1                                                         |
#  +-------------------------------------+-----------+--------+--------+
#  | Criteria                            | Guideline | Actual | Status |
#  +-------------------------------------+-----------+--------+--------+
#  | LUT                                 | 70%       | 11.87% | OK     |
#  | FD                                  | 50%       | 4.83%  | OK     |
#  | LUTRAM+SRL                          | 25%       | 1.96%  | OK     |
#  | CARRY8                              | 25%       | 0.87%  | OK     |
#  | MUXF7                               | 15%       | 0.33%  | OK     |
#  | DSP                                 | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                           | 80%       | 12.05% | OK     |
#  | URAM                                | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                 | 70%       | 12.05% | OK     |
#  | BUFGCE* + BUFGCTRL                  | 24        | 1      | OK     |
#  | Control Sets                        | 8082      | 1721   | OK     |
#  | Non-FD high fanout nets > 10k loads | 0         | 0      | OK     |
#  +-------------------------------------+-----------+--------+--------+
 -I- Generated file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/bySLR.postplace.failfast.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
WARNING: Unable to find metadata file: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/debug_ip_layout.rtd
Command: report_power
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Sun Nov 28 22:41:40 2021
| Host             : nclhpm-Intel-Z590 running 64-bit Ubuntu 22.04.1 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu50-fsvh2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 14.102       |
|   FPGA Power (W)         | 13.131       |
|   HBM Power (W)          | 0.971        |
| Design Power Budget (W)  | 63.000       |
| Power Budget Margin (W)  | 48.898 (MET) |
| Dynamic (W)              | 9.408        |
| Device Static (W)        | 4.694        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 89.4         |
| Junction Temperature (C) | 65.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.201 |       55 |       --- |             --- |
| CLB Logic                |     0.896 |   293368 |       --- |             --- |
|   LUT as Logic           |     0.466 |   100956 |    870016 |           11.60 |
|   LUT as Distributed RAM |     0.288 |     6077 |    402016 |            1.51 |
|   Register               |     0.075 |   142575 |   1740032 |            8.19 |
|   LUT as Shift Register  |     0.062 |     3511 |    402016 |            0.87 |
|   CARRY8                 |     0.006 |     1549 |    108752 |            1.42 |
|   Others                 |    <0.001 |     7607 |       --- |             --- |
|   BUFG                   |    <0.001 |        3 |        64 |            4.69 |
|   F7/F8 Muxes            |     0.000 |     1864 |    870016 |            0.21 |
| Signals                  |     1.353 |   234818 |       --- |             --- |
| Block RAM                |     1.181 |      201 |      1344 |           14.96 |
| HBM                      |     1.183 |        1 |         2 |           50.00 |
| MMCM                     |    <0.001 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.127 |       92 |      5940 |            1.55 |
| I/O                      |     0.006 |       10 |       416 |            2.40 |
| GTY                      |     2.863 |       16 |        20 |           80.00 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     4.694 |          |           |                 |
|   HBM Static             |     0.387 |          |           |                 |
|   Device Static          |     4.307 |          |           |                 |
| Total                    |    14.097 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Vccint     |       0.850 |    10.096 |       6.821 |      3.275 |       NA    |      42.000 | 31.904 (MET) |
| Vccint_io  |       0.850 |     0.933 |       0.426 |      0.507 |       NA    |       7.380 | 6.447 (MET)  |
| Vccbram    |       0.850 |     0.244 |       0.156 |      0.088 |       NA    |       1.620 | 1.376 (MET)  |
| Vccaux     |       1.800 |     0.566 |       0.077 |      0.489 |       NA    |       1.190 | 0.624 (MET)  |
| Vccaux_io  |       1.800 |     0.027 |       0.003 |      0.024 |       NA    |       0.056 | 0.029 (MET)  |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.014 | 0.014 (MET)  |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    |       0.020 | 0.004 (MET)  |
| VCC_IO_HBM |       1.200 |     0.402 |       0.277 |      0.125 |       NA    |       3.840 | 3.438 (MET)  |
| VCC_HBM    |       1.200 |     0.445 |       0.297 |      0.148 |       NA    |       4.160 | 3.715 (MET)  |
| VCCAUX_HBM |       2.500 |     0.030 |       0.006 |      0.024 |       NA    |       0.200 | 0.170 (MET)  |
| MGTYAVcc   |       0.900 |     0.381 |       0.332 |      0.049 |       NA    |       1.400 | 1.019 (MET)  |
| MGTYAVtt   |       1.200 |     1.517 |       1.502 |      0.015 |       NA    |       3.600 | 2.083 (MET)  |
| MGTYVccaux |       1.800 |     0.095 |       0.093 |      0.001 |       NA    |       0.144 | 0.049 (MET)  |
+------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                             |             3.3 |
| clk_out1_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                         |            10.0 |
| clk_out2_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                         |            20.0 |
| diablo_gt.diablo_gt_phy_wrapper/pclk2_gt_1                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                 |             4.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                  |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                           |             2.2 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                          |            10.0 |
| io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                      | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                     |            50.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                               |           100.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                     |           160.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                |             2.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                   |          1000.0 |
| level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                         |           160.0 |
| level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                 | level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                        |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                  |             8.0 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                      |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll0outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                   |            10.0 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                      |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
| qpll1outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                   |            10.0 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| level0_wrapper          |     9.403 |
|   level0_i              |     9.402 |
|     blp                 |     6.527 |
|       blp_i             |     6.527 |
|     ii_level0_pipe      |     0.070 |
|       inst              |     0.070 |
|     ulp                 |     2.804 |
|       SLR0              |     0.007 |
|       SLR1              |     0.001 |
|       calc_0_1          |     0.957 |
|       hmss_0            |     1.711 |
|       ulp_ucs           |     0.124 |
|       user_debug_bridge |     0.001 |
+-------------------------+-----------+


309 Infos, 414 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:36 ; elapsed = 00:00:27 . Memory (MB): peak = 11733.641 ; gain = 56.027 ; free physical = 22712 ; free virtual = 104838
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22098 ; free virtual = 104698
INFO: [Common 17-1381] The checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22490 ; free virtual = 104760
INFO: [runtcl-4] Executing : report_drc -file hw_bb_locked_drc_routed.rpt -pb hw_bb_locked_drc_routed.pb -rpx hw_bb_locked_drc_routed.rpx
Command: report_drc -file hw_bb_locked_drc_routed.rpt -pb hw_bb_locked_drc_routed.pb -rpx hw_bb_locked_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/hw_bb_locked_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22443 ; free virtual = 104713
INFO: [runtcl-4] Executing : report_methodology -file hw_bb_locked_methodology_drc_routed.rpt -pb hw_bb_locked_methodology_drc_routed.pb -rpx hw_bb_locked_methodology_drc_routed.rpx
Command: report_methodology -file hw_bb_locked_methodology_drc_routed.rpt -pb hw_bb_locked_methodology_drc_routed.pb -rpx hw_bb_locked_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/hw_bb_locked_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:26 ; elapsed = 00:00:22 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22476 ; free virtual = 104748
INFO: [runtcl-4] Executing : report_power -file hw_bb_locked_power_routed.rpt -pb hw_bb_locked_power_summary_routed.pb -rpx hw_bb_locked_power_routed.rpx
Command: report_power -file hw_bb_locked_power_routed.rpt -pb hw_bb_locked_power_summary_routed.pb -rpx hw_bb_locked_power_routed.rpx
Running Vector-less Activity Propagation...
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
321 Infos, 450 Warnings, 19 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22434 ; free virtual = 104727
INFO: [runtcl-4] Executing : report_route_status -file hw_bb_locked_route_status.rpt -pb hw_bb_locked_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22320 ; free virtual = 104637
INFO: [runtcl-4] Executing : report_clock_utilization -file hw_bb_locked_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 22198 ; free virtual = 104520
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hw_bb_locked_bus_skew_routed.rpt -pb hw_bb_locked_bus_skew_routed.pb -rpx hw_bb_locked_bus_skew_routed.rpx
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_post_route_phys_opt_post.tcl
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 21556 ; free virtual = 104368
INFO: [Common 17-1381] The checkpoint '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 21962 ; free virtual = 104434
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 11733.641 ; gain = 0.000 ; free physical = 21928 ; free virtual = 104427
Finished optional post-route physical design optimization.
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clk_kernel2_in':
   clock pin path     : level0_i/ulp/clk_kernel2_in
   original frequency : 500.0 MHz
kernel clock 'clk_kernel_in':
   clock pin path     : level0_i/ulp/clk_kernel_in
   original frequency : 300.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_kernel2_unbuffered' for pin 'level0_i/ulp/clk_kernel2_in'
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
INFO: [OCL_UTIL] clock is 'clk_kernel_unbuffered' for pin 'level0_i/ulp/clk_kernel_in'
Auto-frequency scaling completed
kernel clock 'clk_kernel2_in':
   original frequency : 500.0 MHz
   scaled frequency   : 794.2 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
kernel clock 'clk_kernel_in':
   original frequency : 300.0 MHz
   scaled frequency   : 305.2 MHz
WARNING: The auto scaled frequency '305.2 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '300.0' MHz.
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 473.2 MHz
WARNING: The auto scaled frequency '473.2 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input level0_i/blp/blp_i/blp_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_plp:16.18%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_plp overlaps with pblock_level0_blp:99.86%, pblock_blp:11.73%.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] Net segment not driven by buffer: Net (segment) level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 168 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Gate_Div_d1, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 87 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U1/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U2/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U3/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U4/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U5/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U6/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U7/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_U8/calc_0_ap_dadd_6_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U10/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U11/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U12/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U13/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U14/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U15/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U16/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/calc_0_1/inst/dmul_64ns_64ns_64_8_max_dsp_1_U9/calc_0_ap_dmul_6_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 242 Warnings, 150 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_level0_ulp" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_level0_ulp"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 248282432 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:06:40 ; elapsed = 00:04:06 . Memory (MB): peak = 13797.648 ; gain = 2064.008 ; free physical = 21832 ; free virtual = 104373
source /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 22:48:50 2021...
