/*!
******************************************************************************
@file   : /home/jenkins/builds/workspace/ISP_PKG/build/CI/felix/regdefs2.7/regdefs//registers/core.h

@brief  

@Author <Autogenerated>

		<b>Copyright 2005 by Imagination Technologies Limited.</b>
		All rights reserved.  No part of this software, either
		material or conceptual may be copied or distributed,
		transmitted, transcribed, stored in a retrieval system
		or translated into any human or computer language in any
		form by any means, electronic, mechanical, manual or
		other-wise, or disclosed to third parties without the
		express written permission of Imagination Technologies
		Limited, Unit 8, HomePark Industrial Estate,
		King's Langley, Hertfordshire, WD4 8LZ, U.K.

<b>Description:</b>\n
		This file contains the CORE_H Defintions.


 Register Attributes meaning:
 @li <REG>_OFFSET <int> offset in bytes from the register bank
 @li <REG>_STRIDE <int> [table register only] distance in bytes between table entries
 @li <REG>_NO_ENTRIES <int> [table register only] number of entries in the table
 @li <REG>_TRUSTED <bool> [only if register is trusted] if the register can only be written by trusted source

 Fields Attributes meaning:
 @li <FIELD>_MASK <int> in register
 @li <FIELD>_LSBMASK <int> when field is shifted to LSBs
 @li <FIELD>_SHIFT <int> in bits from LSB
 @li <FIELD>_LENGTH <int> in bits
 @li <FIELD>_DEFAULT <int>
 @li <FIELD>_SIGNED_FIELD <bool>
 @li <FIELD>_NO_REPS <int> [repeated field only] number of time the field is repeated
 @li <FIELD>_SIZE <int> [repeated field only] size of repeated field (same than LENGTH)

 If the register bank is a structure <BANK>_BYTE_SIZE <int> is defined as the size in memory.
******************************************************************************/

#if !defined (__CORE_H__)
#define __CORE_H__

#ifdef __cplusplus
extern "C" {
#endif


#define FELIX_CORE_CORE_ID_PADDING_OFFSET		(0x0008)
#define FELIX_CORE_CORE_ID_PADDING_STRIDE		(4)
#define FELIX_CORE_CORE_ID_PADDING_NO_ENTRIES		(2)

/* FELIX_CORE, CORE_ID_PADDING, CORE_ID_RESERVED
*/
#define FELIX_CORE_CORE_ID_PADDING_CORE_ID_RESERVED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_CORE_ID_PADDING_CORE_ID_RESERVED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_CORE_ID_PADDING_CORE_ID_RESERVED_SHIFT		(0)
#define FELIX_CORE_CORE_ID_PADDING_CORE_ID_RESERVED_LENGTH		(32)
#define FELIX_CORE_CORE_ID_PADDING_CORE_ID_RESERVED_DEFAULT		(0)
#define FELIX_CORE_CORE_ID_PADDING_CORE_ID_RESERVED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_CORE_REVISION_PADDING_OFFSET		(0x0018)
#define FELIX_CORE_CORE_REVISION_PADDING_STRIDE		(4)
#define FELIX_CORE_CORE_REVISION_PADDING_NO_ENTRIES		(2)

/* FELIX_CORE, CORE_REVISION_PADDING, CORE_REVISION_PAD_RESERVED
*/
#define FELIX_CORE_CORE_REVISION_PADDING_CORE_REVISION_PAD_RESERVED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_CORE_REVISION_PADDING_CORE_REVISION_PAD_RESERVED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_CORE_REVISION_PADDING_CORE_REVISION_PAD_RESERVED_SHIFT		(0)
#define FELIX_CORE_CORE_REVISION_PADDING_CORE_REVISION_PAD_RESERVED_LENGTH		(32)
#define FELIX_CORE_CORE_REVISION_PADDING_CORE_REVISION_PAD_RESERVED_DEFAULT		(0)
#define FELIX_CORE_CORE_REVISION_PADDING_CORE_REVISION_PAD_RESERVED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_CORE_REV_FIELD1_PADDING_OFFSET		(0x0024)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_STRIDE		(4)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_NO_ENTRIES		(3)

/* FELIX_CORE, CORE_REV_FIELD1_PADDING, CORE_REV_FIELD1_RESERVED
*/
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_CORE_REV_FIELD1_RESERVED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_CORE_REV_FIELD1_RESERVED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_CORE_REV_FIELD1_RESERVED_SHIFT		(0)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_CORE_REV_FIELD1_RESERVED_LENGTH		(32)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_CORE_REV_FIELD1_RESERVED_DEFAULT		(0)
#define FELIX_CORE_CORE_REV_FIELD1_PADDING_CORE_REV_FIELD1_RESERVED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DESIGNER_REV_FIELD4_OFFSET		(0x0044)
#define FELIX_CORE_DESIGNER_REV_FIELD4_STRIDE		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD4_NO_ENTRIES		(3)

/* FELIX_CORE, DESIGNER_REV_FIELD4, DESIGNER_REV_FIELD4_RESERVED
*/
#define FELIX_CORE_DESIGNER_REV_FIELD4_DESIGNER_REV_FIELD4_RESERVED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DESIGNER_REV_FIELD4_DESIGNER_REV_FIELD4_RESERVED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DESIGNER_REV_FIELD4_DESIGNER_REV_FIELD4_RESERVED_SHIFT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD4_DESIGNER_REV_FIELD4_RESERVED_LENGTH		(32)
#define FELIX_CORE_DESIGNER_REV_FIELD4_DESIGNER_REV_FIELD4_RESERVED_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD4_DESIGNER_REV_FIELD4_RESERVED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DESIGNER_REV_FIELD5_OFFSET		(0x0120)
#define FELIX_CORE_DESIGNER_REV_FIELD5_STRIDE		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD5_NO_ENTRIES		(16)

/* FELIX_CORE, DESIGNER_REV_FIELD5, IMGR_PORT_WIDTH
*/
#define FELIX_CORE_DESIGNER_REV_FIELD5_IMGR_PORT_WIDTH_MASK		(0x03C00000)
#define FELIX_CORE_DESIGNER_REV_FIELD5_IMGR_PORT_WIDTH_LSBMASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD5_IMGR_PORT_WIDTH_SHIFT		(22)
#define FELIX_CORE_DESIGNER_REV_FIELD5_IMGR_PORT_WIDTH_LENGTH		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD5_IMGR_PORT_WIDTH_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD5_IMGR_PORT_WIDTH_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD5, GASKET_TYPE
*/
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_TYPE_MASK		(0x00300000)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_TYPE_LSBMASK		(0x00000003)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_TYPE_SHIFT		(20)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_TYPE_LENGTH		(2)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_TYPE_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_TYPE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD5, GASKET_BIT_DEPTH
*/
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_BIT_DEPTH_MASK		(0x000F0000)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_BIT_DEPTH_LSBMASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_BIT_DEPTH_SHIFT		(16)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_BIT_DEPTH_LENGTH		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_BIT_DEPTH_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_BIT_DEPTH_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD5, GASKET_MAX_FRAME_WIDTH
*/
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_MAX_FRAME_WIDTH_MASK		(0x0000FFFF)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_MAX_FRAME_WIDTH_LSBMASK		(0x0000FFFF)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_MAX_FRAME_WIDTH_SHIFT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_MAX_FRAME_WIDTH_LENGTH		(16)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_MAX_FRAME_WIDTH_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD5_GASKET_MAX_FRAME_WIDTH_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_DRIVER_INFO_OFFSET		(0x0300)
#define FELIX_CORE_DEBUG_DRIVER_INFO_STRIDE		(4)
#define FELIX_CORE_DEBUG_DRIVER_INFO_NO_ENTRIES		(16)

/* FELIX_CORE, DEBUG_DRIVER_INFO, DEBUG_DRIVER_ADDR
*/
#define FELIX_CORE_DEBUG_DRIVER_INFO_DEBUG_DRIVER_ADDR_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_DRIVER_INFO_DEBUG_DRIVER_ADDR_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_DRIVER_INFO_DEBUG_DRIVER_ADDR_SHIFT		(0)
#define FELIX_CORE_DEBUG_DRIVER_INFO_DEBUG_DRIVER_ADDR_LENGTH		(32)
#define FELIX_CORE_DEBUG_DRIVER_INFO_DEBUG_DRIVER_ADDR_DEFAULT		(0)
#define FELIX_CORE_DEBUG_DRIVER_INFO_DEBUG_DRIVER_ADDR_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_MMU_CMD_STALL_CTRL_OFFSET		(0x0600)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_STRIDE		(4)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_NO_ENTRIES		(9)

/* FELIX_CORE, MMU_CMD_STALL_CTRL, MMU_CMD_STALL_ENABLE
*/
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_STALL_ENABLE_MASK		(0x80000000)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_STALL_ENABLE_LSBMASK		(0x00000001)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_STALL_ENABLE_SHIFT		(31)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_STALL_ENABLE_LENGTH		(1)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_STALL_ENABLE_DEFAULT		(0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_STALL_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_CMD_STALL_CTRL, MMU_CMD_SEED_GAP
*/
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_GAP_MASK		(0x3FF80000)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_GAP_LSBMASK		(0x000007FF)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_GAP_SHIFT		(19)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_GAP_LENGTH		(11)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_GAP_DEFAULT		(0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_GAP_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_CMD_STALL_CTRL, MMU_CMD_SEED_BURST
*/
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_BURST_MASK		(0x0007FF00)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_BURST_LSBMASK		(0x000007FF)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_BURST_SHIFT		(8)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_BURST_LENGTH		(11)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_BURST_DEFAULT		(0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_SEED_BURST_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_CMD_STALL_CTRL, MMU_CMD_MAX_GAP
*/
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_GAP_MASK		(0x000000F0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_GAP_LSBMASK		(0x0000000F)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_GAP_SHIFT		(4)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_GAP_LENGTH		(4)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_GAP_DEFAULT		(0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_GAP_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_CMD_STALL_CTRL, MMU_CMD_MAX_BURST
*/
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_BURST_MASK		(0x0000000F)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_BURST_LSBMASK		(0x0000000F)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_BURST_SHIFT		(0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_BURST_LENGTH		(4)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_BURST_DEFAULT		(0)
#define FELIX_CORE_MMU_CMD_STALL_CTRL_MMU_CMD_MAX_BURST_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_CORE_ID_OFFSET		(0x0000)

/* FELIX_CORE, CORE_ID, GROUP_ID
*/
#define FELIX_CORE_CORE_ID_GROUP_ID_MASK		(0xFF000000)
#define FELIX_CORE_CORE_ID_GROUP_ID_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_ID_GROUP_ID_SHIFT		(24)
#define FELIX_CORE_CORE_ID_GROUP_ID_LENGTH		(8)
#define FELIX_CORE_CORE_ID_GROUP_ID_DEFAULT		(0)
#define FELIX_CORE_CORE_ID_GROUP_ID_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_ID, ALLOCATION_ID
*/
#define FELIX_CORE_CORE_ID_ALLOCATION_ID_MASK		(0x00FF0000)
#define FELIX_CORE_CORE_ID_ALLOCATION_ID_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_ID_ALLOCATION_ID_SHIFT		(16)
#define FELIX_CORE_CORE_ID_ALLOCATION_ID_LENGTH		(8)
#define FELIX_CORE_CORE_ID_ALLOCATION_ID_DEFAULT		(0)
#define FELIX_CORE_CORE_ID_ALLOCATION_ID_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_ID, CONFIG_ID
*/
#define FELIX_CORE_CORE_ID_CONFIG_ID_MASK		(0x0000FFFF)
#define FELIX_CORE_CORE_ID_CONFIG_ID_LSBMASK		(0x0000FFFF)
#define FELIX_CORE_CORE_ID_CONFIG_ID_SHIFT		(0)
#define FELIX_CORE_CORE_ID_CONFIG_ID_LENGTH		(16)
#define FELIX_CORE_CORE_ID_CONFIG_ID_DEFAULT		(0)
#define FELIX_CORE_CORE_ID_CONFIG_ID_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_CORE_ID2_OFFSET		(0x0004)

/* FELIX_CORE, CORE_ID2, FELIX_NUM_IMAGERS
*/
#define FELIX_CORE_CORE_ID2_FELIX_NUM_IMAGERS_MASK		(0xFF000000)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_IMAGERS_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_IMAGERS_SHIFT		(24)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_IMAGERS_LENGTH		(8)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_IMAGERS_DEFAULT		(0)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_IMAGERS_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_ID2, FELIX_BIT_DEPTH
*/
#define FELIX_CORE_CORE_ID2_FELIX_BIT_DEPTH_MASK		(0x00FF0000)
#define FELIX_CORE_CORE_ID2_FELIX_BIT_DEPTH_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_ID2_FELIX_BIT_DEPTH_SHIFT		(16)
#define FELIX_CORE_CORE_ID2_FELIX_BIT_DEPTH_LENGTH		(8)
#define FELIX_CORE_CORE_ID2_FELIX_BIT_DEPTH_DEFAULT		(0)
#define FELIX_CORE_CORE_ID2_FELIX_BIT_DEPTH_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_ID2, FELIX_NUM_CONTEXT
*/
#define FELIX_CORE_CORE_ID2_FELIX_NUM_CONTEXT_MASK		(0x0000FF00)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_CONTEXT_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_CONTEXT_SHIFT		(8)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_CONTEXT_LENGTH		(8)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_CONTEXT_DEFAULT		(0)
#define FELIX_CORE_CORE_ID2_FELIX_NUM_CONTEXT_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_ID2, FELIX_PARALLELISM
*/
#define FELIX_CORE_CORE_ID2_FELIX_PARALLELISM_MASK		(0x000000FF)
#define FELIX_CORE_CORE_ID2_FELIX_PARALLELISM_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_ID2_FELIX_PARALLELISM_SHIFT		(0)
#define FELIX_CORE_CORE_ID2_FELIX_PARALLELISM_LENGTH		(8)
#define FELIX_CORE_CORE_ID2_FELIX_PARALLELISM_DEFAULT		(0)
#define FELIX_CORE_CORE_ID2_FELIX_PARALLELISM_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_CORE_REVISION_OFFSET		(0x0010)

/* FELIX_CORE, CORE_REVISION, CORE_DESIGNER
*/
#define FELIX_CORE_CORE_REVISION_CORE_DESIGNER_MASK		(0xFF000000)
#define FELIX_CORE_CORE_REVISION_CORE_DESIGNER_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_REVISION_CORE_DESIGNER_SHIFT		(24)
#define FELIX_CORE_CORE_REVISION_CORE_DESIGNER_LENGTH		(8)
#define FELIX_CORE_CORE_REVISION_CORE_DESIGNER_DEFAULT		(0)
#define FELIX_CORE_CORE_REVISION_CORE_DESIGNER_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_REVISION, CORE_MAJOR_REV
*/
#define FELIX_CORE_CORE_REVISION_CORE_MAJOR_REV_MASK		(0x00FF0000)
#define FELIX_CORE_CORE_REVISION_CORE_MAJOR_REV_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_REVISION_CORE_MAJOR_REV_SHIFT		(16)
#define FELIX_CORE_CORE_REVISION_CORE_MAJOR_REV_LENGTH		(8)
#define FELIX_CORE_CORE_REVISION_CORE_MAJOR_REV_DEFAULT		(1)
#define FELIX_CORE_CORE_REVISION_CORE_MAJOR_REV_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_REVISION, CORE_MINOR_REV
*/
#define FELIX_CORE_CORE_REVISION_CORE_MINOR_REV_MASK		(0x0000FF00)
#define FELIX_CORE_CORE_REVISION_CORE_MINOR_REV_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_REVISION_CORE_MINOR_REV_SHIFT		(8)
#define FELIX_CORE_CORE_REVISION_CORE_MINOR_REV_LENGTH		(8)
#define FELIX_CORE_CORE_REVISION_CORE_MINOR_REV_DEFAULT		(1)
#define FELIX_CORE_CORE_REVISION_CORE_MINOR_REV_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_REVISION, CORE_MAINT_REV
*/
#define FELIX_CORE_CORE_REVISION_CORE_MAINT_REV_MASK		(0x000000FF)
#define FELIX_CORE_CORE_REVISION_CORE_MAINT_REV_LSBMASK		(0x000000FF)
#define FELIX_CORE_CORE_REVISION_CORE_MAINT_REV_SHIFT		(0)
#define FELIX_CORE_CORE_REVISION_CORE_MAINT_REV_LENGTH		(8)
#define FELIX_CORE_CORE_REVISION_CORE_MAINT_REV_DEFAULT		(1)
#define FELIX_CORE_CORE_REVISION_CORE_MAINT_REV_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_UID_NUM_OFFSET		(0x0014)

/* FELIX_CORE, UID_NUM, UID_NUM
*/
#define FELIX_CORE_UID_NUM_UID_NUM_MASK		(0xFFFFFFFF)
#define FELIX_CORE_UID_NUM_UID_NUM_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_UID_NUM_UID_NUM_SHIFT		(0)
#define FELIX_CORE_UID_NUM_UID_NUM_LENGTH		(32)
#define FELIX_CORE_UID_NUM_UID_NUM_DEFAULT		(0)
#define FELIX_CORE_UID_NUM_UID_NUM_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DESIGNER_REV_FIELD1_OFFSET		(0x0020)

/* FELIX_CORE, DESIGNER_REV_FIELD1, DG_IIF_ACTIVE
*/
#define FELIX_CORE_DESIGNER_REV_FIELD1_DG_IIF_ACTIVE_MASK		(0x00100000)
#define FELIX_CORE_DESIGNER_REV_FIELD1_DG_IIF_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DESIGNER_REV_FIELD1_DG_IIF_ACTIVE_SHIFT		(20)
#define FELIX_CORE_DESIGNER_REV_FIELD1_DG_IIF_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DESIGNER_REV_FIELD1_DG_IIF_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD1_DG_IIF_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD1, BLACK_LEV_SUPPORTED
*/
#define FELIX_CORE_DESIGNER_REV_FIELD1_BLACK_LEV_SUPPORTED_MASK		(0x00040000)
#define FELIX_CORE_DESIGNER_REV_FIELD1_BLACK_LEV_SUPPORTED_LSBMASK		(0x00000001)
#define FELIX_CORE_DESIGNER_REV_FIELD1_BLACK_LEV_SUPPORTED_SHIFT		(18)
#define FELIX_CORE_DESIGNER_REV_FIELD1_BLACK_LEV_SUPPORTED_LENGTH		(1)
#define FELIX_CORE_DESIGNER_REV_FIELD1_BLACK_LEV_SUPPORTED_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD1_BLACK_LEV_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD1, GASKET_PIXELS_PER_CLOCK
*/
#define FELIX_CORE_DESIGNER_REV_FIELD1_GASKET_PIXELS_PER_CLOCK_MASK		(0x00030000)
#define FELIX_CORE_DESIGNER_REV_FIELD1_GASKET_PIXELS_PER_CLOCK_LSBMASK		(0x00000003)
#define FELIX_CORE_DESIGNER_REV_FIELD1_GASKET_PIXELS_PER_CLOCK_SHIFT		(16)
#define FELIX_CORE_DESIGNER_REV_FIELD1_GASKET_PIXELS_PER_CLOCK_LENGTH		(2)
#define FELIX_CORE_DESIGNER_REV_FIELD1_GASKET_PIXELS_PER_CLOCK_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD1_GASKET_PIXELS_PER_CLOCK_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD1, MEMORY_LATENCY
*/
#define FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_MASK		(0x0000F000)
#define FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_LSBMASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_SHIFT		(12)
#define FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_LENGTH		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_DESIGNER_REV_FIELD1_MEMORY_LATENCY_ENUM {
	FELIX_CORE_MEMORY_LATENCY_LATENCY_1024 = 0xf,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_960 = 0xe,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_896 = 0xd,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_832 = 0xc,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_768 = 0xb,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_704 = 0xa,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_640 = 0x9,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_576 = 0x8,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_512 = 0x7,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_448 = 0x6,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_384 = 0x5,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_320 = 0x4,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_256 = 0x3,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_192 = 0x2,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_128 = 0x1,
	FELIX_CORE_MEMORY_LATENCY_LATENCY_64 = 0x0,
};

#define FELIX_CORE_DESIGNER_REV_FIELD2_OFFSET		(0x0030)

/* FELIX_CORE, DESIGNER_REV_FIELD2, DESIGNER_FIELD2
*/
#define FELIX_CORE_DESIGNER_REV_FIELD2_DESIGNER_FIELD2_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DESIGNER_REV_FIELD2_DESIGNER_FIELD2_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DESIGNER_REV_FIELD2_DESIGNER_FIELD2_SHIFT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD2_DESIGNER_FIELD2_LENGTH		(32)
#define FELIX_CORE_DESIGNER_REV_FIELD2_DESIGNER_FIELD2_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD2_DESIGNER_FIELD2_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_OFFSET		(0x0034)

/* FELIX_CORE, HDF_CONTEXTS_SUPPORTED, HDF_CONTEXTS_SUPPORTED
*/
#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_HDF_CONTEXTS_SUPPORTED_MASK		(0x0000000F)
#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_HDF_CONTEXTS_SUPPORTED_LSBMASK		(0x0000000F)
#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_HDF_CONTEXTS_SUPPORTED_SHIFT		(0)
#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_HDF_CONTEXTS_SUPPORTED_LENGTH		(4)
#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_HDF_CONTEXTS_SUPPORTED_DEFAULT		(0)
#define FELIX_CORE_HDF_CONTEXTS_SUPPORTED_HDF_CONTEXTS_SUPPORTED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_MAX_ACTIVE_WIDTH_OFFSET		(0x0038)

/* FELIX_CORE, MAX_ACTIVE_WIDTH, MAX_ACTIVE_WIDTH
*/
#define FELIX_CORE_MAX_ACTIVE_WIDTH_MAX_ACTIVE_WIDTH_MASK		(0xFFFFFFFF)
#define FELIX_CORE_MAX_ACTIVE_WIDTH_MAX_ACTIVE_WIDTH_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_MAX_ACTIVE_WIDTH_MAX_ACTIVE_WIDTH_SHIFT		(0)
#define FELIX_CORE_MAX_ACTIVE_WIDTH_MAX_ACTIVE_WIDTH_LENGTH		(32)
#define FELIX_CORE_MAX_ACTIVE_WIDTH_MAX_ACTIVE_WIDTH_DEFAULT		(0)
#define FELIX_CORE_MAX_ACTIVE_WIDTH_MAX_ACTIVE_WIDTH_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_OFFSET		(0x003C)

/* FELIX_CORE, DPF_READ_MAP_FIFO_SIZE, DPF_READ_MAP_BUF_FIFO_SIZE
*/
#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_DPF_READ_MAP_BUF_FIFO_SIZE_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_DPF_READ_MAP_BUF_FIFO_SIZE_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_DPF_READ_MAP_BUF_FIFO_SIZE_SHIFT		(0)
#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_DPF_READ_MAP_BUF_FIFO_SIZE_LENGTH		(32)
#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_DPF_READ_MAP_BUF_FIFO_SIZE_DEFAULT		(0)
#define FELIX_CORE_DPF_READ_MAP_FIFO_SIZE_DPF_READ_MAP_BUF_FIFO_SIZE_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DESIGNER_REV_FIELD3_OFFSET		(0x0040)

/* FELIX_CORE, DESIGNER_REV_FIELD3, ENC_SCALER_H_LUMA_TAPS
*/
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_H_LUMA_TAPS_MASK		(0x1F000000)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_H_LUMA_TAPS_LSBMASK		(0x0000001F)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_H_LUMA_TAPS_SHIFT		(24)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_H_LUMA_TAPS_LENGTH		(5)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_H_LUMA_TAPS_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_H_LUMA_TAPS_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD3, ENC_SCALER_V_LUMA_TAPS
The number of vertical taps minus 1 used by the encoder pipeline scaler for the luma component.
*/
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_LUMA_TAPS_MASK		(0x001F0000)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_LUMA_TAPS_LSBMASK		(0x0000001F)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_LUMA_TAPS_SHIFT		(16)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_LUMA_TAPS_LENGTH		(5)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_LUMA_TAPS_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_LUMA_TAPS_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD3, ENC_SCALER_V_CHROMA_TAPS
The number of vertical taps minus 1 used by the encoder pipeline scaler for the chroma component.
*/
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_CHROMA_TAPS_MASK		(0x00000F00)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_CHROMA_TAPS_LSBMASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_CHROMA_TAPS_SHIFT		(8)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_CHROMA_TAPS_LENGTH		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_CHROMA_TAPS_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_ENC_SCALER_V_CHROMA_TAPS_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD3, DISP_SCALER_H_LUMA_TAPS
The number of horizontal taps minus 1 used by the display pipeline scaler.
*/
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_H_LUMA_TAPS_MASK		(0x000000F0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_H_LUMA_TAPS_LSBMASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_H_LUMA_TAPS_SHIFT		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_H_LUMA_TAPS_LENGTH		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_H_LUMA_TAPS_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_H_LUMA_TAPS_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DESIGNER_REV_FIELD3, DISP_SCALER_V_LUMA_TAPS
number of vertical taps minus 1 used by the display Luma pipeline scaler. Chroma uses half.
*/
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_V_LUMA_TAPS_MASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_V_LUMA_TAPS_LSBMASK		(0x0000000F)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_V_LUMA_TAPS_SHIFT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_V_LUMA_TAPS_LENGTH		(4)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_V_LUMA_TAPS_DEFAULT		(0)
#define FELIX_CORE_DESIGNER_REV_FIELD3_DISP_SCALER_V_LUMA_TAPS_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FELIX_CONTROL_OFFSET		(0x0050)

/* FELIX_CORE, FELIX_CONTROL, TS_ENABLE
*/
#define FELIX_CORE_FELIX_CONTROL_TS_ENABLE_MASK		(0x00000001)
#define FELIX_CORE_FELIX_CONTROL_TS_ENABLE_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_CONTROL_TS_ENABLE_SHIFT		(0)
#define FELIX_CORE_FELIX_CONTROL_TS_ENABLE_LENGTH		(1)
#define FELIX_CORE_FELIX_CONTROL_TS_ENABLE_DEFAULT		(0)
#define FELIX_CORE_FELIX_CONTROL_TS_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_CONTROL, MMU_TILING_SCHEME
*/
#define FELIX_CORE_FELIX_CONTROL_MMU_TILING_SCHEME_MASK		(0x00000100)
#define FELIX_CORE_FELIX_CONTROL_MMU_TILING_SCHEME_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_CONTROL_MMU_TILING_SCHEME_SHIFT		(8)
#define FELIX_CORE_FELIX_CONTROL_MMU_TILING_SCHEME_LENGTH		(1)
#define FELIX_CORE_FELIX_CONTROL_MMU_TILING_SCHEME_DEFAULT		(0)
#define FELIX_CORE_FELIX_CONTROL_MMU_TILING_SCHEME_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FELIX_PWR_CTRL_OFFSET		(0x0054)

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_MEM
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_MASK		(0x0C000000)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_SHIFT		(26)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_MEM_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_MEM_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_MEM_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_MEM_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_CTRL
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_MASK		(0x03000000)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_SHIFT		(24)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_CTRL_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTRL_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTRL_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTRL_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_6
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_MASK		(0x00003000)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_SHIFT		(12)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_6_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_6_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_6_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_6_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_5
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_MASK		(0x00000C00)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_SHIFT		(10)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_5_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_5_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_5_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_5_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_4
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_MASK		(0x00000300)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_SHIFT		(8)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_4_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_4_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_4_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_4_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_3
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_MASK		(0x000000C0)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_SHIFT		(6)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_3_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_3_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_3_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_3_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_2
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_MASK		(0x00000030)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_SHIFT		(4)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_2_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_2_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_2_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_2_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_1
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_MASK		(0x0000000C)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_SHIFT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_1_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_1_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_1_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_1_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL, CLOCK_GATECTRL_GRP_0
*/
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_MASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_SHIFT		(0)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL_CLOCK_GATECTRL_GRP_0_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_0_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_0_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_GRP_0_FORCE_CLOCK_GATE = 0x0,
};

#define FELIX_CORE_FELIX_PWR_STATUS_OFFSET		(0x0058)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_MEM
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_MEM_MASK		(0x04000000)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_MEM_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_MEM_SHIFT		(26)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_MEM_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_MEM_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_MEM_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_CTRL
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_CTRL_MASK		(0x01000000)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_CTRL_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_CTRL_SHIFT		(24)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_CTRL_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_CTRL_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_CTRL_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_6
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_6_MASK		(0x00001000)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_6_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_6_SHIFT		(12)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_6_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_6_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_6_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_5
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_5_MASK		(0x00000400)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_5_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_5_SHIFT		(10)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_5_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_5_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_5_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_4
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_4_MASK		(0x00000100)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_4_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_4_SHIFT		(8)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_4_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_4_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_4_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_3
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_3_MASK		(0x00000040)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_3_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_3_SHIFT		(6)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_3_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_3_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_3_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_2
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_2_MASK		(0x00000010)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_2_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_2_SHIFT		(4)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_2_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_2_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_2_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_1
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_1_MASK		(0x00000004)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_1_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_1_SHIFT		(2)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_1_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_1_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_1_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS, CLOCK_GATESTATUS_GRP_0
*/
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_0_MASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_0_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_0_SHIFT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_0_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_0_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS_CLOCK_GATESTATUS_GRP_0_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_CORE_RESET_OFFSET		(0x005C)

/* FELIX_CORE, CORE_RESET, CORE_RESET
*/
#define FELIX_CORE_CORE_RESET_CORE_RESET_MASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_CORE_RESET_LSBMASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_CORE_RESET_SHIFT		(0)
#define FELIX_CORE_CORE_RESET_CORE_RESET_LENGTH		(1)
#define FELIX_CORE_CORE_RESET_CORE_RESET_DEFAULT		(0)
#define FELIX_CORE_CORE_RESET_CORE_RESET_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_RESET, ALL_RESET
*/
#define FELIX_CORE_CORE_RESET_ALL_RESET_MASK		(0x00000002)
#define FELIX_CORE_CORE_RESET_ALL_RESET_LSBMASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_ALL_RESET_SHIFT		(1)
#define FELIX_CORE_CORE_RESET_ALL_RESET_LENGTH		(1)
#define FELIX_CORE_CORE_RESET_ALL_RESET_DEFAULT		(0)
#define FELIX_CORE_CORE_RESET_ALL_RESET_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_RESET, MMU_RESET
*/
#define FELIX_CORE_CORE_RESET_MMU_RESET_MASK		(0x00000004)
#define FELIX_CORE_CORE_RESET_MMU_RESET_LSBMASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_MMU_RESET_SHIFT		(2)
#define FELIX_CORE_CORE_RESET_MMU_RESET_LENGTH		(1)
#define FELIX_CORE_CORE_RESET_MMU_RESET_DEFAULT		(0)
#define FELIX_CORE_CORE_RESET_MMU_RESET_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_RESET, DG_IIF_RESET
*/
#define FELIX_CORE_CORE_RESET_DG_IIF_RESET_MASK		(0x00000008)
#define FELIX_CORE_CORE_RESET_DG_IIF_RESET_LSBMASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_DG_IIF_RESET_SHIFT		(3)
#define FELIX_CORE_CORE_RESET_DG_IIF_RESET_LENGTH		(1)
#define FELIX_CORE_CORE_RESET_DG_IIF_RESET_DEFAULT		(0)
#define FELIX_CORE_CORE_RESET_DG_IIF_RESET_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_RESET, GASKET_RESET
*/
#define FELIX_CORE_CORE_RESET_GASKET_RESET_MASK		(0x00000010)
#define FELIX_CORE_CORE_RESET_GASKET_RESET_LSBMASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_GASKET_RESET_SHIFT		(4)
#define FELIX_CORE_CORE_RESET_GASKET_RESET_LENGTH		(1)
#define FELIX_CORE_CORE_RESET_GASKET_RESET_DEFAULT		(0)
#define FELIX_CORE_CORE_RESET_GASKET_RESET_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, CORE_RESET, AXI_RESET
*/
#define FELIX_CORE_CORE_RESET_AXI_RESET_MASK		(0x00000040)
#define FELIX_CORE_CORE_RESET_AXI_RESET_LSBMASK		(0x00000001)
#define FELIX_CORE_CORE_RESET_AXI_RESET_SHIFT		(6)
#define FELIX_CORE_CORE_RESET_AXI_RESET_LENGTH		(1)
#define FELIX_CORE_CORE_RESET_AXI_RESET_DEFAULT		(0)
#define FELIX_CORE_CORE_RESET_AXI_RESET_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_ENC_OUT_CTRL_OFFSET		(0x0060)

/* FELIX_CORE, ENC_OUT_CTRL, ENC_OUT_CTRL_SEL
Selects which context is associated with out_enc signals. 
A Selection greater than the number of context will indicate that no generation is required.
*/
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_MASK		(0x00000030)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_LSBMASK		(0x00000003)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_SHIFT		(4)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_LENGTH		(2)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_DEFAULT		(3)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_CTRL_SEL_ENUM {
	/**
	 * @brief Low latency information not available.
	 */
	FELIX_CORE_ENC_OUT_CTRL_SEL_DISABLE = 0x3,
	/**
	 * @brief Low latency information associated with context 2
	 */
	FELIX_CORE_ENC_OUT_CTRL_SEL_OUT_ENC_2 = 0x2,
	/**
	 * @brief Low latency information associated with context 1
	 */
	FELIX_CORE_ENC_OUT_CTRL_SEL_OUT_ENC_1 = 0x1,
	/**
	 * @brief Low latency information associated with context 0
	 */
	FELIX_CORE_ENC_OUT_CTRL_SEL_OUT_ENC_0 = 0x0,
};

/* FELIX_CORE, ENC_OUT_CTRL, ENC_OUT_PULSE_WTH_MINUS1
Indicates the minimum width minus 1 in clock cycles of the out_enc_frame_start and out_enc_new_line_valid for both the high and low periods.
*/
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_PULSE_WTH_MINUS1_MASK		(0x0000000F)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_PULSE_WTH_MINUS1_LSBMASK		(0x0000000F)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_PULSE_WTH_MINUS1_SHIFT		(0)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_PULSE_WTH_MINUS1_LENGTH		(4)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_PULSE_WTH_MINUS1_DEFAULT		(0)
#define FELIX_CORE_ENC_OUT_CTRL_ENC_OUT_PULSE_WTH_MINUS1_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DE_CTRL_OFFSET		(0x0064)

/* FELIX_CORE, DE_CTRL, DE_SELECT
Data extraction position. The extraction point is common for all the contexts.
Only raw extraction points enabled.
*/
#define FELIX_CORE_DE_CTRL_DE_SELECT_MASK		(0x00000007)
#define FELIX_CORE_DE_CTRL_DE_SELECT_LSBMASK		(0x00000007)
#define FELIX_CORE_DE_CTRL_DE_SELECT_SHIFT		(0)
#define FELIX_CORE_DE_CTRL_DE_SELECT_LENGTH		(3)
#define FELIX_CORE_DE_CTRL_DE_SELECT_DEFAULT		(0)
#define FELIX_CORE_DE_CTRL_DE_SELECT_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_DE_CTRL_DE_SELECT_ENUM {
	/**
	 * @brief Extract at the input of the Filter Line Store
	 */
	FELIX_CORE_DE_SELECT_SEL_DE_FLS_IN = 0x1,
	/**
	 * @brief Extract at the input of the Black Level Correction
	 */
	FELIX_CORE_DE_SELECT_SEL_DE_BL_IN = 0x0,
};

#define FELIX_CORE_FELIX_INTERRUPT_STATUS_OFFSET		(0x0068)

/* FELIX_CORE, FELIX_INTERRUPT_STATUS, DG_TEST_INTERRUPT
*/
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_TEST_INTERRUPT_MASK		(0xFFFF0000)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_TEST_INTERRUPT_LSBMASK		(0x0000FFFF)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_TEST_INTERRUPT_SHIFT		(16)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_TEST_INTERRUPT_LENGTH		(16)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_TEST_INTERRUPT_DEFAULT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_TEST_INTERRUPT_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_INTERRUPT_STATUS, DG_IIF_INTERRUPT
*/
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_IIF_INTERRUPT_MASK		(0x00000200)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_IIF_INTERRUPT_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_IIF_INTERRUPT_SHIFT		(9)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_IIF_INTERRUPT_LENGTH		(1)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_IIF_INTERRUPT_DEFAULT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_DG_IIF_INTERRUPT_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_INTERRUPT_STATUS, MMU_INTERRUPT
*/
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_MMU_INTERRUPT_MASK		(0x00000100)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_MMU_INTERRUPT_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_MMU_INTERRUPT_SHIFT		(8)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_MMU_INTERRUPT_LENGTH		(1)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_MMU_INTERRUPT_DEFAULT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_MMU_INTERRUPT_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_INTERRUPT_STATUS, CONTEXT_INTERRUPT
*/
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_CONTEXT_INTERRUPT_MASK		(0x000000FF)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_CONTEXT_INTERRUPT_LSBMASK		(0x000000FF)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_CONTEXT_INTERRUPT_SHIFT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_CONTEXT_INTERRUPT_LENGTH		(8)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_CONTEXT_INTERRUPT_DEFAULT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_STATUS_CONTEXT_INTERRUPT_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FELIX_TS_COUNTER_OFFSET		(0x006C)

/* FELIX_CORE, FELIX_TS_COUNTER, FELIX_TS_COUNTER
*/
#define FELIX_CORE_FELIX_TS_COUNTER_FELIX_TS_COUNTER_MASK		(0xFFFFFFFF)
#define FELIX_CORE_FELIX_TS_COUNTER_FELIX_TS_COUNTER_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_FELIX_TS_COUNTER_FELIX_TS_COUNTER_SHIFT		(0)
#define FELIX_CORE_FELIX_TS_COUNTER_FELIX_TS_COUNTER_LENGTH		(32)
#define FELIX_CORE_FELIX_TS_COUNTER_FELIX_TS_COUNTER_DEFAULT		(0)
#define FELIX_CORE_FELIX_TS_COUNTER_FELIX_TS_COUNTER_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_CTRL_OFFSET		(0x0070)

/* FELIX_CORE, DI_CTRL, DI_MODE
Selects the capture mode.
*/
#define FELIX_CORE_DI_CTRL_DI_MODE_MASK		(0x000000C0)
#define FELIX_CORE_DI_CTRL_DI_MODE_LSBMASK		(0x00000003)
#define FELIX_CORE_DI_CTRL_DI_MODE_SHIFT		(6)
#define FELIX_CORE_DI_CTRL_DI_MODE_LENGTH		(2)
#define FELIX_CORE_DI_CTRL_DI_MODE_DEFAULT		(0)
#define FELIX_CORE_DI_CTRL_DI_MODE_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_DI_CTRL_DI_MODE_ENUM {
	/**
	 * @brief Not supported.
	 */
	FELIX_CORE_DI_MODE_DI_UNUSED = 0x3,
	/**
	 * @brief Automatically capture frames using a linked list to store the results for each frame
	 */
	FELIX_CORE_DI_MODE_DI_LINKED_LIST = 0x2,
	/**
	 * @brief When set only one frame is captured. Returns to DI_DISABLE after the capture has finish.
	 */
	FELIX_CORE_DI_MODE_DI_MANUAL = 0x1,
	/**
	 * @brief Capture of video is disabled
	 */
	FELIX_CORE_DI_MODE_DI_DISABLE = 0x0,
};

/* FELIX_CORE, DI_CTRL, DI_CONTEXT
Select the context in which to insert the data to.
*/
#define FELIX_CORE_DI_CTRL_DI_CONTEXT_MASK		(0x00000030)
#define FELIX_CORE_DI_CTRL_DI_CONTEXT_LSBMASK		(0x00000003)
#define FELIX_CORE_DI_CTRL_DI_CONTEXT_SHIFT		(4)
#define FELIX_CORE_DI_CTRL_DI_CONTEXT_LENGTH		(2)
#define FELIX_CORE_DI_CTRL_DI_CONTEXT_DEFAULT		(0)
#define FELIX_CORE_DI_CTRL_DI_CONTEXT_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_DI_CTRL_DI_CONTEXT_ENUM {
	/**
	 * @brief Insert as context 3. Only valid if the system support 4 context.
	 */
	FELIX_CORE_DI_CONTEXT_DI_CONTEXT3 = 0x3,
	/**
	 * @brief Insert as context 2. Only valid if the system support 3 or more context.
	 */
	FELIX_CORE_DI_CONTEXT_DI_CONTEXT2 = 0x2,
	/**
	 * @brief Insert as context 1. Only valid if the system support 2 or more context.
	 */
	FELIX_CORE_DI_CONTEXT_DI_CONTEXT1 = 0x1,
	/**
	 * @brief Insert as context 0
	 */
	FELIX_CORE_DI_CONTEXT_DI_CONTEXT0 = 0x0,
};

/* FELIX_CORE, DI_CTRL, DI_FLOW

*/
#define FELIX_CORE_DI_CTRL_DI_FLOW_MASK		(0x00000008)
#define FELIX_CORE_DI_CTRL_DI_FLOW_LSBMASK		(0x00000001)
#define FELIX_CORE_DI_CTRL_DI_FLOW_SHIFT		(3)
#define FELIX_CORE_DI_CTRL_DI_FLOW_LENGTH		(1)
#define FELIX_CORE_DI_CTRL_DI_FLOW_DEFAULT		(0)
#define FELIX_CORE_DI_CTRL_DI_FLOW_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_DI_CTRL_DI_FLOW_ENUM {
	/**
	 * @brief Insert data aligned with the data flow from upstream block
	 */
	FELIX_CORE_DI_FLOW_DATAFLOW_INSERT = 0x1,
	/**
	 * @brief Insert data as available from memory
	 */
	FELIX_CORE_DI_FLOW_AUTO_INSERT = 0x0,
};

/* FELIX_CORE, DI_CTRL, DI_SELECT

*/
#define FELIX_CORE_DI_CTRL_DI_SELECT_MASK		(0x00000007)
#define FELIX_CORE_DI_CTRL_DI_SELECT_LSBMASK		(0x00000007)
#define FELIX_CORE_DI_CTRL_DI_SELECT_SHIFT		(0)
#define FELIX_CORE_DI_CTRL_DI_SELECT_LENGTH		(3)
#define FELIX_CORE_DI_CTRL_DI_SELECT_DEFAULT		(0)
#define FELIX_CORE_DI_CTRL_DI_SELECT_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_DI_CTRL_DI_SELECT_ENUM {
	/**
	 * @brief Insert at the input of the filter Line Store
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_SLS_IN = 0x7,
	/**
	 * @brief Insert at the input of the Colour Enhancement block
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_COL_ENC_IN = 0x6,
	/**
	 * @brief Insert at the input of the BT.709 conversion block
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_BT709_IN = 0x5,
	/**
	 * @brief Not used
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_CC_IN = 0x4,
	/**
	 * @brief Insert at the input of the Filter Line Store
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_FLS_IN = 0x3,
	/**
	 * @brief Insert at the input of the Black Level Correction
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_BL_IN = 0x2,
	/**
	 * @brief Insert at the input of gasket(0) at the imager interface
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_IIF_IN = 0x1,
	/**
	 * @brief Insertion disabled
	 */
	FELIX_CORE_DI_SELECT_SEL_DI_OFF = 0x0,
};

#define FELIX_CORE_DI_SIZE_OFFSET		(0x0074)

/* FELIX_CORE, DI_SIZE, DI_FRAME_HEIGHT
*/
#define FELIX_CORE_DI_SIZE_DI_FRAME_HEIGHT_MASK		(0x3FFF0000)
#define FELIX_CORE_DI_SIZE_DI_FRAME_HEIGHT_LSBMASK		(0x00003FFF)
#define FELIX_CORE_DI_SIZE_DI_FRAME_HEIGHT_SHIFT		(16)
#define FELIX_CORE_DI_SIZE_DI_FRAME_HEIGHT_LENGTH		(14)
#define FELIX_CORE_DI_SIZE_DI_FRAME_HEIGHT_DEFAULT		(0)
#define FELIX_CORE_DI_SIZE_DI_FRAME_HEIGHT_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DI_SIZE, DI_FRAME_WIDTH
*/
#define FELIX_CORE_DI_SIZE_DI_FRAME_WIDTH_MASK		(0x00003FFF)
#define FELIX_CORE_DI_SIZE_DI_FRAME_WIDTH_LSBMASK		(0x00003FFF)
#define FELIX_CORE_DI_SIZE_DI_FRAME_WIDTH_SHIFT		(0)
#define FELIX_CORE_DI_SIZE_DI_FRAME_WIDTH_LENGTH		(14)
#define FELIX_CORE_DI_SIZE_DI_FRAME_WIDTH_DEFAULT		(0)
#define FELIX_CORE_DI_SIZE_DI_FRAME_WIDTH_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_PIXEL_RATE_OFFSET		(0x0078)

/* FELIX_CORE, DI_PIXEL_RATE, DI_CLK_PER_PIXEL
*/
#define FELIX_CORE_DI_PIXEL_RATE_DI_CLK_PER_PIXEL_MASK		(0x000000FF)
#define FELIX_CORE_DI_PIXEL_RATE_DI_CLK_PER_PIXEL_LSBMASK		(0x000000FF)
#define FELIX_CORE_DI_PIXEL_RATE_DI_CLK_PER_PIXEL_SHIFT		(0)
#define FELIX_CORE_DI_PIXEL_RATE_DI_CLK_PER_PIXEL_LENGTH		(8)
#define FELIX_CORE_DI_PIXEL_RATE_DI_CLK_PER_PIXEL_DEFAULT		(0)
#define FELIX_CORE_DI_PIXEL_RATE_DI_CLK_PER_PIXEL_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_LINK_ADDR_OFFSET		(0x007C)

/* FELIX_CORE, DI_LINK_ADDR, DI_LINK_ADDR
Address to the table of data insert pointers.
*/
#define FELIX_CORE_DI_LINK_ADDR_DI_LINK_ADDR_MASK		(0x03FFFFFF)
#define FELIX_CORE_DI_LINK_ADDR_DI_LINK_ADDR_LSBMASK		(0x03FFFFFF)
#define FELIX_CORE_DI_LINK_ADDR_DI_LINK_ADDR_SHIFT		(0)
#define FELIX_CORE_DI_LINK_ADDR_DI_LINK_ADDR_LENGTH		(26)
#define FELIX_CORE_DI_LINK_ADDR_DI_LINK_ADDR_DEFAULT		(0)
#define FELIX_CORE_DI_LINK_ADDR_DI_LINK_ADDR_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_TAG_OFFSET		(0x0080)

/* FELIX_CORE, DI_TAG, DI_TAG
TAG used to identify the linked list being used.
*/
#define FELIX_CORE_DI_TAG_DI_TAG_MASK		(0x000000FF)
#define FELIX_CORE_DI_TAG_DI_TAG_LSBMASK		(0x000000FF)
#define FELIX_CORE_DI_TAG_DI_TAG_SHIFT		(0)
#define FELIX_CORE_DI_TAG_DI_TAG_LENGTH		(8)
#define FELIX_CORE_DI_TAG_DI_TAG_DEFAULT		(0)
#define FELIX_CORE_DI_TAG_DI_TAG_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_ADDR_Y_OFFSET		(0x0084)

/* FELIX_CORE, DI_ADDR_Y, DI_ADDR_Y
*/
#define FELIX_CORE_DI_ADDR_Y_DI_ADDR_Y_MASK		(0xFFFFFFC0)
#define FELIX_CORE_DI_ADDR_Y_DI_ADDR_Y_LSBMASK		(0x03FFFFFF)
#define FELIX_CORE_DI_ADDR_Y_DI_ADDR_Y_SHIFT		(6)
#define FELIX_CORE_DI_ADDR_Y_DI_ADDR_Y_LENGTH		(26)
#define FELIX_CORE_DI_ADDR_Y_DI_ADDR_Y_DEFAULT		(0)
#define FELIX_CORE_DI_ADDR_Y_DI_ADDR_Y_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_ADDR_Y_STRIDE_OFFSET		(0x0088)

/* FELIX_CORE, DI_ADDR_Y_STRIDE, DI_ADDR_Y_STRIDE
*/
#define FELIX_CORE_DI_ADDR_Y_STRIDE_DI_ADDR_Y_STRIDE_MASK		(0xFFFFFFC0)
#define FELIX_CORE_DI_ADDR_Y_STRIDE_DI_ADDR_Y_STRIDE_LSBMASK		(0x03FFFFFF)
#define FELIX_CORE_DI_ADDR_Y_STRIDE_DI_ADDR_Y_STRIDE_SHIFT		(6)
#define FELIX_CORE_DI_ADDR_Y_STRIDE_DI_ADDR_Y_STRIDE_LENGTH		(26)
#define FELIX_CORE_DI_ADDR_Y_STRIDE_DI_ADDR_Y_STRIDE_DEFAULT		(0)
#define FELIX_CORE_DI_ADDR_Y_STRIDE_DI_ADDR_Y_STRIDE_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_ADDR_C_OFFSET		(0x008C)

/* FELIX_CORE, DI_ADDR_C, DI_ADDR_C
*/
#define FELIX_CORE_DI_ADDR_C_DI_ADDR_C_MASK		(0xFFFFFFC0)
#define FELIX_CORE_DI_ADDR_C_DI_ADDR_C_LSBMASK		(0x03FFFFFF)
#define FELIX_CORE_DI_ADDR_C_DI_ADDR_C_SHIFT		(6)
#define FELIX_CORE_DI_ADDR_C_DI_ADDR_C_LENGTH		(26)
#define FELIX_CORE_DI_ADDR_C_DI_ADDR_C_DEFAULT		(0)
#define FELIX_CORE_DI_ADDR_C_DI_ADDR_C_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DI_ADDR_C_STRIDE_OFFSET		(0x0090)

/* FELIX_CORE, DI_ADDR_C_STRIDE, DI_ADDR_C_STRIDE
*/
#define FELIX_CORE_DI_ADDR_C_STRIDE_DI_ADDR_C_STRIDE_MASK		(0xFFFFFFC0)
#define FELIX_CORE_DI_ADDR_C_STRIDE_DI_ADDR_C_STRIDE_LSBMASK		(0x03FFFFFF)
#define FELIX_CORE_DI_ADDR_C_STRIDE_DI_ADDR_C_STRIDE_SHIFT		(6)
#define FELIX_CORE_DI_ADDR_C_STRIDE_DI_ADDR_C_STRIDE_LENGTH		(26)
#define FELIX_CORE_DI_ADDR_C_STRIDE_DI_ADDR_C_STRIDE_DEFAULT		(0)
#define FELIX_CORE_DI_ADDR_C_STRIDE_DI_ADDR_C_STRIDE_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_OFFSET		(0x0094)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, FLD_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_FLD_ACTIVE_MASK		(0x00400000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_FLD_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_FLD_ACTIVE_SHIFT		(22)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_FLD_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_FLD_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_FLD_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, DGM_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DGM_ACTIVE_MASK		(0x00200000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DGM_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DGM_ACTIVE_SHIFT		(21)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DGM_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DGM_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DGM_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, Y2R_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_Y2R_ACTIVE_MASK		(0x00100000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_Y2R_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_Y2R_ACTIVE_SHIFT		(20)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_Y2R_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_Y2R_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_Y2R_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, HUS_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HUS_ACTIVE_MASK		(0x00080000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HUS_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HUS_ACTIVE_SHIFT		(19)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HUS_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HUS_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HUS_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, DSC_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DSC_ACTIVE_MASK		(0x00040000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DSC_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DSC_ACTIVE_SHIFT		(18)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DSC_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DSC_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DSC_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, VSS_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_VSS_ACTIVE_MASK		(0x00020000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_VSS_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_VSS_ACTIVE_SHIFT		(17)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_VSS_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_VSS_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_VSS_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, ESC_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_ESC_ACTIVE_MASK		(0x00010000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_ESC_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_ESC_ACTIVE_SHIFT		(16)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_ESC_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_ESC_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_ESC_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, SHA_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_SHA_ACTIVE_MASK		(0x00008000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_SHA_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_SHA_ACTIVE_SHIFT		(15)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_SHA_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_SHA_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_SHA_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, TNM_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_TNM_ACTIVE_MASK		(0x00004000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_TNM_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_TNM_ACTIVE_SHIFT		(14)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_TNM_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_TNM_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_TNM_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, HSS_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HSS_ACTIVE_MASK		(0x00002000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HSS_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HSS_ACTIVE_SHIFT		(13)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HSS_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HSS_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_HSS_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, MIE_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MIE_ACTIVE_MASK		(0x00001000)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MIE_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MIE_ACTIVE_SHIFT		(12)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MIE_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MIE_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MIE_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, R2Y_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_R2Y_ACTIVE_MASK		(0x00000800)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_R2Y_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_R2Y_ACTIVE_SHIFT		(11)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_R2Y_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_R2Y_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_R2Y_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, GMA_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_GMA_ACTIVE_MASK		(0x00000400)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_GMA_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_GMA_ACTIVE_SHIFT		(10)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_GMA_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_GMA_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_GMA_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, MGM_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MGM_ACTIVE_MASK		(0x00000200)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MGM_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MGM_ACTIVE_SHIFT		(9)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MGM_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MGM_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_MGM_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, CCM_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_CCM_ACTIVE_MASK		(0x00000100)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_CCM_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_CCM_ACTIVE_SHIFT		(8)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_CCM_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_CCM_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_CCM_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, DMO_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DMO_ACTIVE_MASK		(0x00000080)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DMO_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DMO_ACTIVE_SHIFT		(7)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DMO_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DMO_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DMO_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, LCA_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LCA_ACTIVE_MASK		(0x00000040)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LCA_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LCA_ACTIVE_SHIFT		(6)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LCA_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LCA_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LCA_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, DPF_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DPF_ACTIVE_MASK		(0x00000020)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DPF_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DPF_ACTIVE_SHIFT		(5)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DPF_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DPF_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DPF_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, DNS_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DNS_ACTIVE_MASK		(0x00000010)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DNS_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DNS_ACTIVE_SHIFT		(4)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DNS_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DNS_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_DNS_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, LSH_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LSH_ACTIVE_MASK		(0x00000008)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LSH_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LSH_ACTIVE_SHIFT		(3)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LSH_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LSH_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_LSH_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, RLT_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_RLT_ACTIVE_MASK		(0x00000004)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_RLT_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_RLT_ACTIVE_SHIFT		(2)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_RLT_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_RLT_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_RLT_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, BLC_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_BLC_ACTIVE_MASK		(0x00000002)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_BLC_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_BLC_ACTIVE_SHIFT		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_BLC_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_BLC_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_BLC_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, DEBUG_ACTIVE_BLOCKS, IIF_ACTIVE
*/
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_IIF_ACTIVE_MASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_IIF_ACTIVE_LSBMASK		(0x00000001)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_IIF_ACTIVE_SHIFT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_IIF_ACTIVE_LENGTH		(1)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_IIF_ACTIVE_DEFAULT		(0)
#define FELIX_CORE_DEBUG_ACTIVE_BLOCKS_IIF_ACTIVE_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_OFFSET		(0x0098)

/* FELIX_CORE, FELIX_INTERRUPT_ENABLE, MMU_INTERRUPT_EN
*/
#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_MMU_INTERRUPT_EN_MASK		(0x00000100)
#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_MMU_INTERRUPT_EN_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_MMU_INTERRUPT_EN_SHIFT		(8)
#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_MMU_INTERRUPT_EN_LENGTH		(1)
#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_MMU_INTERRUPT_EN_DEFAULT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_ENABLE_MMU_INTERRUPT_EN_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_OFFSET		(0x009C)

/* FELIX_CORE, FELIX_INTERRUPT_CLEAR, MMU_INTERRUPT_CLEAR
*/
#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_MMU_INTERRUPT_CLEAR_MASK		(0x00000100)
#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_MMU_INTERRUPT_CLEAR_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_MMU_INTERRUPT_CLEAR_SHIFT		(8)
#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_MMU_INTERRUPT_CLEAR_LENGTH		(1)
#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_MMU_INTERRUPT_CLEAR_DEFAULT		(0)
#define FELIX_CORE_FELIX_INTERRUPT_CLEAR_MMU_INTERRUPT_CLEAR_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FELIX_PWR_CTRL2_OFFSET		(0x0100)

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_7
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_MASK		(0x0000C000)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_SHIFT		(14)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_7_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_7_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_7_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_7_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_6
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_MASK		(0x00003000)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_SHIFT		(12)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_6_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_6_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_6_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_6_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_5
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_MASK		(0x00000C00)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_SHIFT		(10)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_5_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_5_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_5_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_5_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_4
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_MASK		(0x00000300)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_SHIFT		(8)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_4_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_4_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_4_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_4_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_3
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_MASK		(0x000000C0)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_SHIFT		(6)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_3_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_3_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_3_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_3_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_2
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_MASK		(0x00000030)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_SHIFT		(4)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_2_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_2_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_2_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_2_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_1
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_MASK		(0x0000000C)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_SHIFT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_1_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_1_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_1_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_1_FORCE_CLOCK_GATE = 0x0,
};

/* FELIX_CORE, FELIX_PWR_CTRL2, CLOCK_GATECTRL_CTX_0
*/
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_MASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_LSBMASK		(0x00000003)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_SHIFT		(0)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_LENGTH		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_DEFAULT		(2)
#define FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_FELIX_PWR_CTRL2_CLOCK_GATECTRL_CTX_0_ENUM {
	/**
	 * @brief Auto clock gating - Clocks controlled by HW
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_0_AUTO_CLOCK_GATING = 0x2,
	/**
	 * @brief Clock Forced Enabled
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_0_FORCE_CLOCK_ENABLE = 0x1,
	/**
	 * @brief clock gated value
	 */
	FELIX_CORE_CLOCK_GATECTRL_CTX_0_FORCE_CLOCK_GATE = 0x0,
};

#define FELIX_CORE_FELIX_PWR_STATUS2_OFFSET		(0x0104)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_7
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_7_MASK		(0x00004000)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_7_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_7_SHIFT		(14)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_7_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_7_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_7_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_6
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_6_MASK		(0x00001000)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_6_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_6_SHIFT		(12)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_6_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_6_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_6_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_5
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_5_MASK		(0x00000400)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_5_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_5_SHIFT		(10)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_5_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_5_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_5_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_4
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_4_MASK		(0x00000100)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_4_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_4_SHIFT		(8)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_4_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_4_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_4_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_3
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_3_MASK		(0x00000040)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_3_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_3_SHIFT		(6)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_3_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_3_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_3_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_2
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_2_MASK		(0x00000010)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_2_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_2_SHIFT		(4)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_2_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_2_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_2_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_1
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_1_MASK		(0x00000004)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_1_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_1_SHIFT		(2)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_1_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_1_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_1_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, FELIX_PWR_STATUS2, CLOCK_GATESTATUS_CTX_0
*/
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_0_MASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_0_LSBMASK		(0x00000001)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_0_SHIFT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_0_LENGTH		(1)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_0_DEFAULT		(0)
#define FELIX_CORE_FELIX_PWR_STATUS2_CLOCK_GATESTATUS_CTX_0_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_RTM_A_CTRL_OFFSET		(0x0200)

/* FELIX_CORE, RTM_A_CTRL, RTM_A_CTRL
Select which RTM signals muxed to rtm_port_a register
*/
#define FELIX_CORE_RTM_A_CTRL_RTM_A_CTRL_MASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_A_CTRL_RTM_A_CTRL_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_A_CTRL_RTM_A_CTRL_SHIFT		(0)
#define FELIX_CORE_RTM_A_CTRL_RTM_A_CTRL_LENGTH		(32)
#define FELIX_CORE_RTM_A_CTRL_RTM_A_CTRL_DEFAULT		(0)
#define FELIX_CORE_RTM_A_CTRL_RTM_A_CTRL_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_RTM_A_EXT_CTRL_OFFSET		(0x0204)

/* FELIX_CORE, RTM_A_EXT_CTRL, RTM_A_EXT_CTRL
Select which byte is muxed to the external port
*/
#define FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_MASK		(0x00000003)
#define FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_LSBMASK		(0x00000003)
#define FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_SHIFT		(0)
#define FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_LENGTH		(2)
#define FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_DEFAULT		(0)
#define FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_RTM_A_EXT_CTRL_RTM_A_EXT_CTRL_ENUM {
	/**
	 * @brief (31 downto 24) of selected 32bit word
	 */
	FELIX_CORE_RTM_A_EXT_CTRL_BYTE3 = 0x3,
	/**
	 * @brief (23 downto 16) of selected 32bit word
	 */
	FELIX_CORE_RTM_A_EXT_CTRL_BYTE2 = 0x2,
	/**
	 * @brief (15 downto 8) of selected 32bit word
	 */
	FELIX_CORE_RTM_A_EXT_CTRL_BYTE1 = 0x1,
	/**
	 * @brief (7 downto 0) of selected 32bit word
	 */
	FELIX_CORE_RTM_A_EXT_CTRL_BYTE0 = 0x0,
};

#define FELIX_CORE_RTM_A_OFFSET		(0x0208)

/* FELIX_CORE, RTM_A, RTM_A
RTM Signals from felix core
*/
#define FELIX_CORE_RTM_A_RTM_A_MASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_A_RTM_A_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_A_RTM_A_SHIFT		(0)
#define FELIX_CORE_RTM_A_RTM_A_LENGTH		(32)
#define FELIX_CORE_RTM_A_RTM_A_DEFAULT		(0)
#define FELIX_CORE_RTM_A_RTM_A_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_RTM_B_CTRL_OFFSET		(0x020C)

/* FELIX_CORE, RTM_B_CTRL, RTM_B_CTRL
Select which RTM signals muxed to rtm_port_b register
*/
#define FELIX_CORE_RTM_B_CTRL_RTM_B_CTRL_MASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_B_CTRL_RTM_B_CTRL_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_B_CTRL_RTM_B_CTRL_SHIFT		(0)
#define FELIX_CORE_RTM_B_CTRL_RTM_B_CTRL_LENGTH		(32)
#define FELIX_CORE_RTM_B_CTRL_RTM_B_CTRL_DEFAULT		(0)
#define FELIX_CORE_RTM_B_CTRL_RTM_B_CTRL_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_RTM_B_EXT_CTRL_OFFSET		(0x0210)

/* FELIX_CORE, RTM_B_EXT_CTRL, RTM_B_EXT_CTRL
Select which byte is muxed to the external port
*/
#define FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_MASK		(0x00000003)
#define FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_LSBMASK		(0x00000003)
#define FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_SHIFT		(0)
#define FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_LENGTH		(2)
#define FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_DEFAULT		(0)
#define FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_SIGNED_FIELD	(IMG_FALSE)

enum FELIX_CORE_RTM_B_EXT_CTRL_RTM_B_EXT_CTRL_ENUM {
	/**
	 * @brief (31 downto 24) of selected 32bit word
	 */
	FELIX_CORE_RTM_B_EXT_CTRL_BYTE3 = 0x3,
	/**
	 * @brief (23 downto 16) of selected 32bit word
	 */
	FELIX_CORE_RTM_B_EXT_CTRL_BYTE2 = 0x2,
	/**
	 * @brief (15 downto 8) of selected 32bit word
	 */
	FELIX_CORE_RTM_B_EXT_CTRL_BYTE1 = 0x1,
	/**
	 * @brief (7 downto 0) of selected 32bit word
	 */
	FELIX_CORE_RTM_B_EXT_CTRL_BYTE0 = 0x0,
};

#define FELIX_CORE_RTM_B_OFFSET		(0x0214)

/* FELIX_CORE, RTM_B, RTM_B
RTM Signals from felix core
*/
#define FELIX_CORE_RTM_B_RTM_B_MASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_B_RTM_B_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_RTM_B_RTM_B_SHIFT		(0)
#define FELIX_CORE_RTM_B_RTM_B_LENGTH		(32)
#define FELIX_CORE_RTM_B_RTM_B_DEFAULT		(0)
#define FELIX_CORE_RTM_B_RTM_B_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_MMU_RESP_STALL_CTRL_OFFSET		(0x0500)

/* FELIX_CORE, MMU_RESP_STALL_CTRL, MMU_RESP_STALL_ENABLE
*/
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_STALL_ENABLE_MASK		(0x80000000)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_STALL_ENABLE_LSBMASK		(0x00000001)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_STALL_ENABLE_SHIFT		(31)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_STALL_ENABLE_LENGTH		(1)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_STALL_ENABLE_DEFAULT		(0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_STALL_ENABLE_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_RESP_STALL_CTRL, MMU_RESP_SEED_GAP
*/
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_GAP_MASK		(0x3FF80000)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_GAP_LSBMASK		(0x000007FF)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_GAP_SHIFT		(19)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_GAP_LENGTH		(11)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_GAP_DEFAULT		(0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_GAP_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_RESP_STALL_CTRL, MMU_RESP_SEED_BURST
Stalling is disabled when this field is set to zero.
\pard
*/
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_BURST_MASK		(0x0007FF00)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_BURST_LSBMASK		(0x000007FF)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_BURST_SHIFT		(8)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_BURST_LENGTH		(11)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_BURST_DEFAULT		(0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_SEED_BURST_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_RESP_STALL_CTRL, MMU_RESP_MAX_GAP
*/
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_GAP_MASK		(0x000000F0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_GAP_LSBMASK		(0x0000000F)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_GAP_SHIFT		(4)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_GAP_LENGTH		(4)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_GAP_DEFAULT		(0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_GAP_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, MMU_RESP_STALL_CTRL, MMU_RESP_MAX_BURST
*/
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_BURST_MASK		(0x0000000F)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_BURST_LSBMASK		(0x0000000F)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_BURST_SHIFT		(0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_BURST_LENGTH		(4)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_BURST_DEFAULT		(0)
#define FELIX_CORE_MMU_RESP_STALL_CTRL_MMU_RESP_MAX_BURST_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_REQ_CMD_STALL_OFFSET		(0x0504)

/* FELIX_CORE, REQ_CMD_STALL, RBW_STALLING
*/
#define FELIX_CORE_REQ_CMD_STALL_RBW_STALLING_MASK		(0x0000000F)
#define FELIX_CORE_REQ_CMD_STALL_RBW_STALLING_LSBMASK		(0x0000000F)
#define FELIX_CORE_REQ_CMD_STALL_RBW_STALLING_SHIFT		(0)
#define FELIX_CORE_REQ_CMD_STALL_RBW_STALLING_LENGTH		(4)
#define FELIX_CORE_REQ_CMD_STALL_RBW_STALLING_DEFAULT		(0)
#define FELIX_CORE_REQ_CMD_STALL_RBW_STALLING_SIGNED_FIELD	(IMG_FALSE)

/* FELIX_CORE, REQ_CMD_STALL, HDF_STALLING
*/
#define FELIX_CORE_REQ_CMD_STALL_HDF_STALLING_MASK		(0x000000F0)
#define FELIX_CORE_REQ_CMD_STALL_HDF_STALLING_LSBMASK		(0x0000000F)
#define FELIX_CORE_REQ_CMD_STALL_HDF_STALLING_SHIFT		(4)
#define FELIX_CORE_REQ_CMD_STALL_HDF_STALLING_LENGTH		(4)
#define FELIX_CORE_REQ_CMD_STALL_HDF_STALLING_DEFAULT		(0)
#define FELIX_CORE_REQ_CMD_STALL_HDF_STALLING_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_0_OFFSET		(0x0700)

/* FELIX_CORE, DEBUG_GRP_0, GRP_0_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_0_GRP_0_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_0_GRP_0_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_0_GRP_0_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_0_GRP_0_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_0_GRP_0_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_0_GRP_0_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_1_OFFSET		(0x0704)

/* FELIX_CORE, DEBUG_GRP_1, GRP_1_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_1_GRP_1_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_1_GRP_1_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_1_GRP_1_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_1_GRP_1_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_1_GRP_1_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_1_GRP_1_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_2_OFFSET		(0x0708)

/* FELIX_CORE, DEBUG_GRP_2, GRP_2_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_2_GRP_2_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_2_GRP_2_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_2_GRP_2_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_2_GRP_2_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_2_GRP_2_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_2_GRP_2_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_3_OFFSET		(0x070C)

/* FELIX_CORE, DEBUG_GRP_3, GRP_3_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_3_GRP_3_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_3_GRP_3_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_3_GRP_3_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_3_GRP_3_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_3_GRP_3_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_3_GRP_3_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_4_OFFSET		(0x0710)

/* FELIX_CORE, DEBUG_GRP_4, GRP_4_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_4_GRP_4_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_4_GRP_4_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_4_GRP_4_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_4_GRP_4_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_4_GRP_4_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_4_GRP_4_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_5_OFFSET		(0x0714)

/* FELIX_CORE, DEBUG_GRP_5, GRP_5_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_5_GRP_5_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_5_GRP_5_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_5_GRP_5_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_5_GRP_5_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_5_GRP_5_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_5_GRP_5_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_DEBUG_GRP_6_OFFSET		(0x0718)

/* FELIX_CORE, DEBUG_GRP_6, GRP_6_PACKED
*/
#define FELIX_CORE_DEBUG_GRP_6_GRP_6_PACKED_MASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_6_GRP_6_PACKED_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_DEBUG_GRP_6_GRP_6_PACKED_SHIFT		(0)
#define FELIX_CORE_DEBUG_GRP_6_GRP_6_PACKED_LENGTH		(32)
#define FELIX_CORE_DEBUG_GRP_6_GRP_6_PACKED_DEFAULT		(0)
#define FELIX_CORE_DEBUG_GRP_6_GRP_6_PACKED_SIGNED_FIELD	(IMG_FALSE)

#define FELIX_CORE_FPGA_BUILD_OFFSET		(0x07FC)

/* FELIX_CORE, FPGA_BUILD, FPGA_BUILD_VERSION
*/
#define FELIX_CORE_FPGA_BUILD_FPGA_BUILD_VERSION_MASK		(0xFFFFFFFF)
#define FELIX_CORE_FPGA_BUILD_FPGA_BUILD_VERSION_LSBMASK		(0xFFFFFFFF)
#define FELIX_CORE_FPGA_BUILD_FPGA_BUILD_VERSION_SHIFT		(0)
#define FELIX_CORE_FPGA_BUILD_FPGA_BUILD_VERSION_LENGTH		(32)
#define FELIX_CORE_FPGA_BUILD_FPGA_BUILD_VERSION_DEFAULT		(0)
#define FELIX_CORE_FPGA_BUILD_FPGA_BUILD_VERSION_SIGNED_FIELD	(IMG_FALSE)

/*
 * size of the memory structure FELIX_CORE
 * Computed from FPGA_BUILD offset and size
 */
#define FELIX_CORE_BYTE_SIZE		(0x0800)


#ifdef __cplusplus
}
#endif

#endif /* __CORE_H__ */
