// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="LoopOracle,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.286000,HLS_SYN_LAT=4086734,HLS_SYN_TPT=none,HLS_SYN_MEM=112,HLS_SYN_DSP=5,HLS_SYN_FF=2512,HLS_SYN_LUT=5340,HLS_VERSION=2018_3}" *)

module LoopOracle (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataInTr_address0,
        DataInTr_ce0,
        DataInTr_q0,
        CnnOut_address0,
        CnnOut_ce0,
        CnnOut_we0,
        CnnOut_d0,
        CnnOut_address1,
        CnnOut_ce1,
        CnnOut_we1,
        CnnOut_d1
);

parameter    ap_ST_fsm_state1 = 92'd1;
parameter    ap_ST_fsm_state2 = 92'd2;
parameter    ap_ST_fsm_state3 = 92'd4;
parameter    ap_ST_fsm_state4 = 92'd8;
parameter    ap_ST_fsm_state5 = 92'd16;
parameter    ap_ST_fsm_state6 = 92'd32;
parameter    ap_ST_fsm_state7 = 92'd64;
parameter    ap_ST_fsm_state8 = 92'd128;
parameter    ap_ST_fsm_state9 = 92'd256;
parameter    ap_ST_fsm_state10 = 92'd512;
parameter    ap_ST_fsm_state11 = 92'd1024;
parameter    ap_ST_fsm_state12 = 92'd2048;
parameter    ap_ST_fsm_state13 = 92'd4096;
parameter    ap_ST_fsm_state14 = 92'd8192;
parameter    ap_ST_fsm_state15 = 92'd16384;
parameter    ap_ST_fsm_state16 = 92'd32768;
parameter    ap_ST_fsm_state17 = 92'd65536;
parameter    ap_ST_fsm_state18 = 92'd131072;
parameter    ap_ST_fsm_state19 = 92'd262144;
parameter    ap_ST_fsm_state20 = 92'd524288;
parameter    ap_ST_fsm_state21 = 92'd1048576;
parameter    ap_ST_fsm_state22 = 92'd2097152;
parameter    ap_ST_fsm_state23 = 92'd4194304;
parameter    ap_ST_fsm_state24 = 92'd8388608;
parameter    ap_ST_fsm_state25 = 92'd16777216;
parameter    ap_ST_fsm_state26 = 92'd33554432;
parameter    ap_ST_fsm_state27 = 92'd67108864;
parameter    ap_ST_fsm_state28 = 92'd134217728;
parameter    ap_ST_fsm_state29 = 92'd268435456;
parameter    ap_ST_fsm_state30 = 92'd536870912;
parameter    ap_ST_fsm_state31 = 92'd1073741824;
parameter    ap_ST_fsm_state32 = 92'd2147483648;
parameter    ap_ST_fsm_state33 = 92'd4294967296;
parameter    ap_ST_fsm_state34 = 92'd8589934592;
parameter    ap_ST_fsm_state35 = 92'd17179869184;
parameter    ap_ST_fsm_state36 = 92'd34359738368;
parameter    ap_ST_fsm_state37 = 92'd68719476736;
parameter    ap_ST_fsm_state38 = 92'd137438953472;
parameter    ap_ST_fsm_state39 = 92'd274877906944;
parameter    ap_ST_fsm_state40 = 92'd549755813888;
parameter    ap_ST_fsm_state41 = 92'd1099511627776;
parameter    ap_ST_fsm_state42 = 92'd2199023255552;
parameter    ap_ST_fsm_state43 = 92'd4398046511104;
parameter    ap_ST_fsm_state44 = 92'd8796093022208;
parameter    ap_ST_fsm_state45 = 92'd17592186044416;
parameter    ap_ST_fsm_state46 = 92'd35184372088832;
parameter    ap_ST_fsm_state47 = 92'd70368744177664;
parameter    ap_ST_fsm_state48 = 92'd140737488355328;
parameter    ap_ST_fsm_state49 = 92'd281474976710656;
parameter    ap_ST_fsm_state50 = 92'd562949953421312;
parameter    ap_ST_fsm_state51 = 92'd1125899906842624;
parameter    ap_ST_fsm_state52 = 92'd2251799813685248;
parameter    ap_ST_fsm_state53 = 92'd4503599627370496;
parameter    ap_ST_fsm_state54 = 92'd9007199254740992;
parameter    ap_ST_fsm_state55 = 92'd18014398509481984;
parameter    ap_ST_fsm_state56 = 92'd36028797018963968;
parameter    ap_ST_fsm_state57 = 92'd72057594037927936;
parameter    ap_ST_fsm_state58 = 92'd144115188075855872;
parameter    ap_ST_fsm_state59 = 92'd288230376151711744;
parameter    ap_ST_fsm_state60 = 92'd576460752303423488;
parameter    ap_ST_fsm_state61 = 92'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 92'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 92'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 92'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 92'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 92'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 92'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 92'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 92'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 92'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 92'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 92'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 92'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 92'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 92'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 92'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 92'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 92'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 92'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 92'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 92'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 92'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 92'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 92'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 92'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 92'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 92'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 92'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 92'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 92'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 92'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 92'd2475880078570760549798248448;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [14:0] DataInTr_address0;
output   DataInTr_ce0;
input  [31:0] DataInTr_q0;
output  [0:0] CnnOut_address0;
output   CnnOut_ce0;
output   CnnOut_we0;
output  [31:0] CnnOut_d0;
output  [0:0] CnnOut_address1;
output   CnnOut_ce1;
output   CnnOut_we1;
output  [31:0] CnnOut_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg DataInTr_ce0;
reg CnnOut_ce0;
reg CnnOut_we0;
reg[31:0] CnnOut_d0;
reg[0:0] CnnOut_address1;
reg CnnOut_ce1;
reg CnnOut_we1;
reg[31:0] CnnOut_d1;

(* fsm_encoding = "none" *) reg   [91:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] C1W1_0_address0;
reg    C1W1_0_ce0;
wire   [31:0] C1W1_0_q0;
wire   [4:0] C2W2_address0;
reg    C2W2_ce0;
wire   [31:0] C2W2_q0;
wire   [2:0] C3B4_address0;
reg    C3B4_ce0;
wire   [31:0] C3B4_q0;
wire   [6:0] C3W3_address0;
reg    C3W3_ce0;
wire   [31:0] C3W3_q0;
wire   [8:0] FCW5_address0;
reg    FCW5_ce0;
wire   [31:0] FCW5_q0;
wire   [31:0] grp_fu_1389_p2;
reg   [31:0] reg_1409;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state86;
wire   [31:0] grp_fu_1381_p2;
reg   [31:0] reg_1414;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state90;
wire   [31:0] grp_generic_fmax_float_s_fu_1366_ap_return;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state76;
wire   [7:0] next_mul_fu_1432_p2;
reg   [7:0] next_mul_reg_3566;
wire    ap_CS_fsm_state2;
wire   [1:0] out_1_fu_1444_p2;
reg   [1:0] out_1_reg_3574;
wire   [3:0] tmp_8_cast_fu_1458_p1;
reg   [3:0] tmp_8_cast_reg_3579;
wire   [0:0] exitcond42_fu_1438_p2;
wire   [31:0] C1B_load_phi_fu_1466_p3;
reg   [31:0] C1B_load_phi_reg_3584;
wire   [6:0] m_1_fu_1480_p2;
reg   [6:0] m_1_reg_3593;
wire    ap_CS_fsm_state3;
wire   [16:0] tmp_1_fu_1512_p2;
reg   [16:0] tmp_1_reg_3598;
wire   [0:0] exitcond46_fu_1474_p2;
wire   [7:0] n_1_fu_1524_p2;
reg   [7:0] n_1_reg_3606;
wire    ap_CS_fsm_state4;
reg   [15:0] DataOutC1_addr_reg_3611;
wire   [0:0] exitcond45_fu_1518_p2;
wire   [1:0] i_3_fu_1554_p2;
reg   [1:0] i_3_reg_3619;
wire    ap_CS_fsm_state5;
wire   [6:0] tmp_21_fu_1560_p2;
reg   [6:0] tmp_21_reg_3624;
wire   [0:0] exitcond44_fu_1548_p2;
wire   [4:0] tmp_131_cast_fu_1575_p3;
reg   [4:0] tmp_131_cast_reg_3629;
wire   [1:0] j_3_fu_1593_p2;
reg   [1:0] j_3_reg_3637;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond43_fu_1587_p2;
reg   [31:0] DataInTr_load_reg_3652;
wire    ap_CS_fsm_state7;
reg   [31:0] C1W1_0_load_reg_3657;
wire   [7:0] next_mul1_fu_1631_p2;
reg   [7:0] next_mul1_reg_3662;
wire    ap_CS_fsm_state16;
wire   [1:0] i_fu_1643_p2;
reg   [1:0] i_reg_3670;
wire   [6:0] j_fu_1655_p2;
reg   [6:0] j_reg_3678;
wire    ap_CS_fsm_state17;
wire   [16:0] tmp_4_fu_1687_p2;
reg   [16:0] tmp_4_reg_3683;
wire   [0:0] exitcond40_fu_1649_p2;
wire   [7:0] k_2_fu_1699_p2;
reg   [7:0] k_2_reg_3691;
wire    ap_CS_fsm_state18;
reg   [15:0] DataOutC1_addr_1_reg_3696;
wire   [0:0] exitcond39_fu_1693_p2;
wire   [8:0] phi_mul38_cast_fu_1728_p1;
reg   [8:0] phi_mul38_cast_reg_3701;
wire    ap_CS_fsm_state20;
wire   [6:0] next_mul2_fu_1732_p2;
reg   [6:0] next_mul2_reg_3706;
wire   [7:0] next_mul3_fu_1738_p2;
reg   [7:0] next_mul3_reg_3711;
wire   [1:0] k_1_fu_1750_p2;
reg   [1:0] k_1_reg_3719;
wire   [6:0] i_2_fu_1762_p2;
reg   [6:0] i_2_reg_3727;
wire    ap_CS_fsm_state21;
wire   [13:0] tmp_32_fu_1790_p2;
reg   [13:0] tmp_32_reg_3732;
wire   [0:0] exitcond37_fu_1756_p2;
wire   [7:0] tmp_10_fu_1796_p3;
reg   [7:0] tmp_10_reg_3737;
wire   [7:0] j_2_fu_1810_p2;
reg   [7:0] j_2_reg_3745;
wire    ap_CS_fsm_state22;
reg   [12:0] DataOutMP1_addr_reg_3750;
wire   [0:0] exitcond36_fu_1804_p2;
wire   [9:0] tmp_28_fu_1830_p3;
reg   [9:0] tmp_28_reg_3755;
wire   [1:0] m_3_fu_1848_p2;
reg   [1:0] m_3_reg_3763;
wire    ap_CS_fsm_state23;
wire   [16:0] tmp_86_fu_1880_p2;
reg   [16:0] tmp_86_reg_3768;
wire   [0:0] exitcond35_fu_1842_p2;
wire   [2:0] n_3_fu_1896_p2;
reg   [2:0] n_3_reg_3776;
wire    ap_CS_fsm_state24;
wire   [0:0] exitcond34_fu_1890_p2;
wire   [2:0] out_2_fu_1927_p2;
reg   [2:0] out_2_reg_3789;
wire    ap_CS_fsm_state26;
wire   [4:0] tmp_121_cast_fu_1941_p1;
reg   [4:0] tmp_121_cast_reg_3794;
wire   [0:0] exitcond33_fu_1921_p2;
wire   [8:0] tmp_22_fu_1969_p2;
reg   [8:0] tmp_22_reg_3799;
wire   [31:0] merge_i_fu_2019_p3;
reg   [31:0] merge_i_reg_3804;
wire   [5:0] m_2_fu_2033_p2;
reg   [5:0] m_2_reg_3813;
wire    ap_CS_fsm_state27;
wire   [14:0] tmp_49_fu_2068_p2;
reg   [14:0] tmp_49_reg_3818;
wire   [0:0] exitcond32_fu_2027_p2;
wire   [5:0] n_2_fu_2080_p2;
reg   [5:0] n_2_reg_3826;
wire    ap_CS_fsm_state28;
reg   [13:0] DataOutC2_addr_reg_3831;
wire   [0:0] exitcond31_fu_2074_p2;
wire   [1:0] i_5_fu_2110_p2;
reg   [1:0] i_5_reg_3839;
wire    ap_CS_fsm_state29;
wire   [6:0] tmp_51_cast_fu_2122_p1;
reg   [6:0] tmp_51_cast_reg_3844;
wire   [0:0] exitcond30_fu_2104_p2;
wire   [5:0] tmp_52_fu_2126_p1;
reg   [5:0] tmp_52_reg_3849;
wire   [1:0] j_5_fu_2140_p2;
reg   [1:0] j_5_reg_3857;
wire    ap_CS_fsm_state30;
wire   [13:0] tmp_63_cast_fu_2152_p1;
reg   [13:0] tmp_63_cast_reg_3862;
wire   [0:0] exitcond29_fu_2134_p2;
wire   [6:0] tmp_64_cast_fu_2156_p1;
reg   [6:0] tmp_64_cast_reg_3867;
wire   [1:0] in_fu_2166_p2;
reg   [1:0] in_reg_3875;
wire    ap_CS_fsm_state31;
wire   [0:0] exitcond28_fu_2160_p2;
wire   [6:0] next_mul4_fu_2212_p2;
reg   [6:0] next_mul4_reg_3885;
wire   [31:0] DataOutMP1_q0;
reg   [31:0] DataOutMP1_load_reg_3895;
wire    ap_CS_fsm_state32;
reg   [31:0] C2W2_load_reg_3900;
wire   [2:0] i_1_fu_2261_p2;
reg   [2:0] i_1_reg_3908;
wire    ap_CS_fsm_state41;
wire   [8:0] tmp_42_fu_2291_p2;
reg   [8:0] tmp_42_reg_3913;
wire   [0:0] exitcond27_fu_2255_p2;
wire   [5:0] j_1_fu_2303_p2;
reg   [5:0] j_1_reg_3921;
wire    ap_CS_fsm_state42;
wire   [14:0] tmp_77_fu_2338_p2;
reg   [14:0] tmp_77_reg_3926;
wire   [0:0] exitcond26_fu_2297_p2;
wire   [5:0] k_4_fu_2350_p2;
reg   [5:0] k_4_reg_3934;
wire    ap_CS_fsm_state43;
reg   [13:0] DataOutC2_addr_1_reg_3939;
wire   [0:0] exitcond25_fu_2344_p2;
wire   [2:0] k_3_fu_2385_p2;
reg   [2:0] k_3_reg_3947;
wire    ap_CS_fsm_state45;
wire   [8:0] tmp_64_fu_2415_p2;
reg   [8:0] tmp_64_reg_3952;
wire   [0:0] exitcond24_fu_2379_p2;
wire   [7:0] tmp_69_fu_2445_p2;
reg   [7:0] tmp_69_reg_3957;
wire   [5:0] i_4_fu_2457_p2;
reg   [5:0] i_4_reg_3965;
wire    ap_CS_fsm_state46;
wire   [11:0] tmp_104_fu_2484_p2;
reg   [11:0] tmp_104_reg_3970;
wire   [0:0] exitcond23_fu_2451_p2;
wire   [6:0] tmp_36_fu_2490_p3;
reg   [6:0] tmp_36_reg_3975;
wire   [5:0] j_4_fu_2504_p2;
reg   [5:0] j_4_reg_3983;
wire    ap_CS_fsm_state47;
reg   [10:0] DataOutMP2_addr_reg_3988;
wire   [0:0] exitcond22_fu_2498_p2;
wire   [7:0] tmp_60_fu_2524_p3;
reg   [7:0] tmp_60_reg_3993;
wire   [1:0] m_5_fu_2542_p2;
reg   [1:0] m_5_reg_4001;
wire    ap_CS_fsm_state48;
wire   [14:0] tmp_130_fu_2582_p2;
reg   [14:0] tmp_130_reg_4006;
wire   [0:0] exitcond21_fu_2536_p2;
wire   [2:0] n_5_fu_2598_p2;
reg   [2:0] n_5_reg_4014;
wire    ap_CS_fsm_state49;
wire   [0:0] exitcond20_fu_2592_p2;
wire   [3:0] out_3_fu_2629_p2;
reg   [3:0] out_3_reg_4027;
wire    ap_CS_fsm_state51;
wire   [0:0] exitcond19_fu_2623_p2;
wire   [6:0] tmp_158_cast_fu_2652_p1;
reg   [6:0] tmp_158_cast_reg_4037;
wire    ap_CS_fsm_state52;
wire   [8:0] tmp_96_fu_2668_p2;
reg   [8:0] tmp_96_reg_4042;
reg   [31:0] C3B4_load_reg_4047;
wire   [4:0] m_4_fu_2680_p2;
reg   [4:0] m_4_reg_4056;
wire    ap_CS_fsm_state53;
wire   [11:0] tmp_118_fu_2719_p2;
reg   [11:0] tmp_118_reg_4061;
wire   [0:0] exitcond18_fu_2674_p2;
wire   [3:0] n_4_fu_2731_p2;
reg   [3:0] n_4_reg_4069;
wire    ap_CS_fsm_state54;
reg   [10:0] DataOutC3_addr_reg_4074;
wire   [0:0] exitcond17_fu_2725_p2;
wire   [1:0] i_12_fu_2761_p2;
reg   [1:0] i_12_reg_4082;
wire    ap_CS_fsm_state55;
wire   [7:0] tmp_83_cast_fu_2773_p1;
reg   [7:0] tmp_83_cast_reg_4087;
wire   [0:0] exitcond16_fu_2755_p2;
wire   [7:0] tmp_84_fu_2777_p1;
reg   [7:0] tmp_84_reg_4092;
wire   [1:0] j_12_fu_2791_p2;
reg   [1:0] j_12_reg_4100;
wire    ap_CS_fsm_state56;
wire   [11:0] tmp_96_cast_fu_2803_p1;
reg   [11:0] tmp_96_cast_reg_4105;
wire   [0:0] exitcond15_fu_2785_p2;
wire   [8:0] tmp_97_cast_fu_2807_p1;
reg   [8:0] tmp_97_cast_reg_4110;
wire   [2:0] in_1_fu_2817_p2;
reg   [2:0] in_1_reg_4118;
wire    ap_CS_fsm_state57;
wire   [0:0] exitcond14_fu_2811_p2;
wire   [31:0] DataOutMP2_q0;
reg   [31:0] DataOutMP2_load_reg_4133;
wire    ap_CS_fsm_state58;
reg   [31:0] C3W3_load_reg_4138;
wire   [3:0] i_6_fu_2932_p2;
reg   [3:0] i_6_reg_4146;
wire    ap_CS_fsm_state67;
wire   [8:0] tmp_114_fu_2954_p2;
reg   [8:0] tmp_114_reg_4151;
wire   [0:0] exitcond13_fu_2926_p2;
wire   [4:0] j_6_fu_2966_p2;
reg   [4:0] j_6_reg_4159;
wire    ap_CS_fsm_state68;
wire   [11:0] tmp_126_fu_3005_p2;
reg   [11:0] tmp_126_reg_4164;
wire   [0:0] exitcond12_fu_2960_p2;
wire   [3:0] k_6_fu_3017_p2;
reg   [3:0] k_6_reg_4172;
wire    ap_CS_fsm_state69;
reg   [10:0] DataOutC3_addr_1_reg_4177;
wire   [0:0] exitcond11_fu_3011_p2;
wire   [3:0] k_5_fu_3052_p2;
reg   [3:0] k_5_reg_4185;
wire    ap_CS_fsm_state71;
wire   [8:0] tmp_121_fu_3074_p2;
reg   [8:0] tmp_121_reg_4190;
wire   [0:0] exitcond10_fu_3046_p2;
wire   [7:0] tmp_176_cast_fu_3088_p1;
reg   [7:0] tmp_176_cast_reg_4195;
wire   [4:0] i_11_fu_3098_p2;
reg   [4:0] i_11_reg_4203;
wire    ap_CS_fsm_state72;
wire   [8:0] tmp_142_fu_3129_p2;
reg   [8:0] tmp_142_reg_4208;
wire   [0:0] exitcond9_fu_3092_p2;
wire   [4:0] tmp_143_fu_3135_p2;
reg   [4:0] tmp_143_reg_4213;
wire   [3:0] j_11_fu_3147_p2;
reg   [3:0] j_11_reg_4221;
wire    ap_CS_fsm_state73;
reg   [7:0] DataOutMP3_addr_reg_4226;
wire   [0:0] exitcond8_fu_3141_p2;
wire   [5:0] tmp_94_fu_3167_p3;
reg   [5:0] tmp_94_reg_4231;
wire   [1:0] m_6_fu_3185_p2;
reg   [1:0] m_6_reg_4239;
wire    ap_CS_fsm_state74;
wire   [11:0] tmp_160_fu_3229_p2;
reg   [11:0] tmp_160_reg_4244;
wire   [0:0] exitcond7_fu_3179_p2;
wire   [2:0] n_6_fu_3245_p2;
reg   [2:0] n_6_reg_4252;
wire    ap_CS_fsm_state75;
wire   [0:0] exitcond6_fu_3239_p2;
wire   [3:0] i_7_fu_3276_p2;
reg   [3:0] i_7_reg_4265;
wire    ap_CS_fsm_state77;
wire   [7:0] l_3_fu_3282_p2;
reg   [7:0] l_3_reg_4270;
wire   [0:0] exitcond5_fu_3270_p2;
wire   [7:0] tmp_199_cast_fu_3296_p1;
reg   [7:0] tmp_199_cast_reg_4275;
wire   [3:0] j_7_fu_3306_p2;
reg   [3:0] j_7_reg_4297;
wire    ap_CS_fsm_state78;
wire   [7:0] tmp_91_fu_3312_p2;
reg   [7:0] tmp_91_reg_4302;
wire   [0:0] exitcond4_fu_3300_p2;
wire   [8:0] tmp_152_fu_3343_p2;
reg   [8:0] tmp_152_reg_4307;
wire   [1:0] k_7_fu_3355_p2;
reg   [1:0] k_7_reg_4315;
wire    ap_CS_fsm_state79;
wire   [0:0] exitcond3_fu_3349_p2;
wire   [7:0] tmp_106_fu_3380_p2;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state81;
wire   [1:0] i_8_fu_3392_p2;
reg   [1:0] i_8_reg_4343;
wire   [9:0] tmp_148_fu_3418_p2;
reg   [9:0] tmp_148_reg_4348;
wire   [0:0] exitcond2_fu_3386_p2;
wire   [0:0] tmp_149_fu_3424_p1;
reg   [0:0] tmp_149_reg_4353;
wire   [31:0] dataOut_0_fu_3428_p3;
wire   [7:0] j_8_fu_3468_p2;
reg   [7:0] j_8_reg_4367;
wire    ap_CS_fsm_state82;
wire   [0:0] exitcond1_fu_3462_p2;
wire   [31:0] dataOutView_q0;
reg   [31:0] dataOutView_load_reg_4382;
wire    ap_CS_fsm_state83;
reg   [31:0] FCW5_load_reg_4387;
wire   [1:0] i_13_fu_3523_p2;
wire    ap_CS_fsm_state92;
wire   [31:0] dataOut_1_4_157_fu_3550_p3;
wire   [0:0] exitcond_fu_3517_p2;
wire   [31:0] dataOut_1_5_fu_3558_p3;
reg   [15:0] DataOutC1_address0;
reg    DataOutC1_ce0;
reg    DataOutC1_we0;
reg   [31:0] DataOutC1_d0;
wire   [31:0] DataOutC1_q0;
reg   [12:0] DataOutMP1_address0;
reg    DataOutMP1_ce0;
reg    DataOutMP1_we0;
reg   [31:0] DataOutMP1_d0;
reg   [13:0] DataOutC2_address0;
reg    DataOutC2_ce0;
reg    DataOutC2_we0;
reg   [31:0] DataOutC2_d0;
wire   [31:0] DataOutC2_q0;
reg   [10:0] DataOutMP2_address0;
reg    DataOutMP2_ce0;
reg    DataOutMP2_we0;
reg   [31:0] DataOutMP2_d0;
reg   [10:0] DataOutC3_address0;
reg    DataOutC3_ce0;
reg    DataOutC3_we0;
reg   [31:0] DataOutC3_d0;
wire   [31:0] DataOutC3_q0;
reg   [7:0] DataOutMP3_address0;
reg    DataOutMP3_ce0;
reg    DataOutMP3_we0;
reg   [31:0] DataOutMP3_d0;
wire   [31:0] DataOutMP3_q0;
reg   [7:0] dataOutView_address0;
reg    dataOutView_ce0;
reg    dataOutView_we0;
wire    grp_generic_fmax_float_s_fu_1366_ap_ready;
reg   [31:0] grp_generic_fmax_float_s_fu_1366_x;
reg   [31:0] grp_generic_fmax_float_s_fu_1366_y;
reg   [1:0] out_reg_560;
reg   [7:0] phi_mul_reg_571;
reg   [6:0] m_reg_583;
reg   [7:0] n_reg_595;
reg   [31:0] tmp_13_reg_607;
reg   [1:0] i2_reg_617;
reg   [31:0] tmp_25_reg_628;
wire    ap_CS_fsm_state15;
reg   [1:0] j1_reg_640;
reg   [1:0] i1_reg_651;
reg   [7:0] phi_mul1_reg_662;
reg   [6:0] j2_reg_674;
wire   [0:0] exitcond41_fu_1637_p2;
reg   [7:0] k_reg_685;
wire    ap_CS_fsm_state19;
reg   [1:0] k3_reg_696;
reg   [7:0] phi_mul2_reg_707;
reg   [6:0] phi_mul3_reg_718;
reg   [6:0] i4_reg_730;
wire   [0:0] exitcond38_fu_1744_p2;
reg   [7:0] j5_reg_741;
reg   [31:0] tmp_33_reg_752;
reg   [1:0] m6_reg_764;
reg   [31:0] x_assign_reg_775;
reg   [2:0] n7_reg_787;
reg   [2:0] out8_reg_798;
reg   [5:0] m9_reg_809;
reg   [5:0] n2_reg_821;
reg   [31:0] tmp_43_reg_833;
reg   [1:0] i7_reg_843;
reg   [31:0] tmp_57_reg_854;
reg   [1:0] j7_reg_866;
reg   [31:0] tmp_66_reg_877;
wire    ap_CS_fsm_state40;
reg   [1:0] in2_reg_889;
reg   [6:0] phi_mul4_reg_900;
reg   [2:0] i3_reg_911;
reg   [5:0] j3_reg_922;
reg   [5:0] k5_reg_933;
wire    ap_CS_fsm_state44;
reg   [2:0] k4_reg_944;
reg   [5:0] i6_reg_955;
reg   [5:0] j6_reg_966;
reg   [31:0] tmp_65_reg_977;
reg   [1:0] m5_reg_989;
reg   [31:0] x_assign_1_reg_1000;
reg   [2:0] n5_reg_1012;
reg   [3:0] out3_reg_1023;
reg   [4:0] m4_reg_1035;
reg   [3:0] n4_reg_1047;
reg   [31:0] tmp_75_reg_1059;
reg   [1:0] i11_reg_1069;
reg   [31:0] tmp_89_reg_1080;
reg   [1:0] j11_reg_1092;
reg   [31:0] tmp_100_reg_1103;
wire    ap_CS_fsm_state66;
reg   [2:0] in3_reg_1115;
reg   [3:0] i8_reg_1126;
reg   [4:0] j8_reg_1137;
reg   [3:0] k7_reg_1148;
wire    ap_CS_fsm_state70;
reg   [3:0] k6_reg_1159;
reg   [4:0] i10_reg_1170;
reg   [3:0] j10_reg_1181;
reg   [31:0] tmp_99_reg_1192;
reg   [1:0] m7_reg_1204;
reg   [31:0] x_assign_2_reg_1215;
reg   [2:0] n6_reg_1227;
reg   [3:0] i9_reg_1238;
reg   [7:0] l_reg_1249;
reg   [3:0] j9_reg_1261;
reg   [7:0] l_1_reg_1272;
reg   [1:0] k8_reg_1283;
reg   [7:0] l_2_reg_1294;
reg   [1:0] i5_reg_1305;
reg   [31:0] tmp_98_reg_1316;
wire    ap_CS_fsm_state91;
reg   [7:0] j4_reg_1326;
reg   [31:0] dataOut_0_4_reg_1337;
reg   [31:0] dataOut_1_4_reg_1346;
reg   [1:0] i12_reg_1355;
wire   [63:0] tmp_119_cast_fu_1539_p1;
wire   [63:0] tmp_55_fu_1612_p1;
wire   [63:0] tmp_142_cast_fu_1626_p1;
wire   [63:0] tmp_128_cast_fu_1714_p1;
wire   [63:0] tmp_139_cast_fu_1825_p1;
wire   [63:0] tmp_165_cast_fu_1916_p1;
wire   [63:0] tmp_153_cast_fu_2095_p1;
wire   [63:0] tmp_192_cast_fu_2207_p1;
wire   [63:0] tmp_197_cast_fu_2250_p1;
wire   [63:0] tmp_164_cast_fu_2365_p1;
wire   [63:0] tmp_172_cast_fu_2519_p1;
wire   [63:0] tmp_205_cast_fu_2618_p1;
wire   [63:0] tmp_20_fu_2635_p1;
wire   [63:0] tmp_181_cast_fu_2746_p1;
wire   [63:0] tmp_225_cast_fu_2858_p1;
wire   [63:0] tmp_232_cast_fu_2921_p1;
wire   [63:0] tmp_204_cast_fu_3032_p1;
wire   [63:0] tmp_212_cast_fu_3162_p1;
wire   [63:0] tmp_233_cast_fu_3265_p1;
wire   [63:0] tmp_214_cast_fu_3370_p1;
wire   [63:0] tmp_105_fu_3375_p1;
wire  signed [63:0] tmp_213_cast_fu_3488_p1;
wire   [63:0] tmp_102_fu_3474_p1;
wire   [0:0] grp_fu_1393_p2;
wire   [0:0] CnnOut_addr_1_gep_fu_550_p3;
reg   [31:0] dataOut_1_fu_276;
wire   [31:0] dataOut_1_2_fu_3444_p3;
wire   [31:0] dataOut_1_8_fu_3500_p3;
reg   [31:0] dataOut_1_3_fu_280;
wire   [31:0] dataOut_1_1_fu_3436_p3;
wire   [31:0] dataOut_1_7_fu_3493_p3;
wire   [31:0] tmp_24_fu_1719_p3;
wire   [31:0] tmp_56_fu_2370_p3;
wire   [31:0] tmp_87_fu_3037_p3;
reg   [31:0] grp_fu_1381_p1;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state87;
reg   [31:0] grp_fu_1389_p0;
reg   [31:0] grp_fu_1389_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state84;
reg   [31:0] grp_fu_1393_p0;
wire   [31:0] dataOut_load_2_phi_fu_3533_p3;
reg   [31:0] grp_fu_1393_p1;
wire   [2:0] tmp_3_fu_1450_p3;
wire   [0:0] tmp_fu_1462_p1;
wire   [7:0] tmp_2_cast_fu_1486_p1;
wire   [7:0] tmp_s_fu_1490_p2;
wire   [15:0] tmp_9_fu_1500_p3;
wire   [16:0] p_shl_cast_fu_1508_p1;
wire   [16:0] tmp_31_cast_fu_1496_p1;
wire   [16:0] tmp_12_cast_fu_1530_p1;
wire   [16:0] tmp_11_fu_1534_p2;
wire   [6:0] i2_cast_fu_1544_p1;
wire   [3:0] tmp_23_cast_fu_1566_p1;
wire   [3:0] tmp_35_fu_1570_p2;
wire   [7:0] j1_cast_fu_1583_p1;
wire   [7:0] tmp_30_fu_1599_p2;
wire   [14:0] tmp_54_fu_1605_p3;
wire   [4:0] tmp_32_cast_fu_1617_p1;
wire   [4:0] tmp_58_fu_1621_p2;
wire   [7:0] tmp_4_cast_fu_1661_p1;
wire   [7:0] tmp_2_fu_1665_p2;
wire   [15:0] tmp_12_fu_1675_p3;
wire   [16:0] p_shl1_cast_fu_1683_p1;
wire   [16:0] tmp_116_cast_fu_1671_p1;
wire   [16:0] tmp_17_cast_fu_1705_p1;
wire   [16:0] tmp_34_fu_1709_p2;
wire   [6:0] tmp_27_fu_1768_p2;
wire   [12:0] tmp_31_fu_1778_p3;
wire   [13:0] p_shl2_cast_fu_1786_p1;
wire   [13:0] tmp_125_cast_fu_1774_p1;
wire   [13:0] tmp_27_cast_fu_1816_p1;
wire   [13:0] tmp_51_fu_1820_p2;
wire   [7:0] m6_cast_fu_1838_p1;
wire   [7:0] tmp_38_fu_1854_p2;
wire   [8:0] tmp_39_cast_fu_1859_p1;
wire   [8:0] tmp_83_fu_1863_p2;
wire   [16:0] p_shl3_cast_fu_1872_p3;
wire   [16:0] tmp_154_cast_fu_1868_p1;
wire   [9:0] n7_cast_fu_1886_p1;
wire   [9:0] tmp_53_fu_1902_p2;
wire   [16:0] tmp_54_cast_fu_1907_p1;
wire   [16:0] tmp_109_fu_1911_p2;
wire   [3:0] tmp_15_fu_1933_p3;
wire   [7:0] tmp_16_fu_1945_p3;
wire   [4:0] tmp_17_fu_1957_p3;
wire   [8:0] p_shl4_cast_fu_1953_p1;
wire   [8:0] p_shl5_cast_fu_1965_p1;
wire   [1:0] tmp_23_fu_1975_p1;
wire   [0:0] tmp_i1_fu_1979_p2;
wire   [0:0] tmp_4_i_fu_1999_p2;
wire   [0:0] tmp_2_i_fu_1993_p2;
wire   [0:0] tmp_26_fu_2013_p2;
wire   [31:0] tmp_3_i_fu_2005_p3;
wire   [31:0] tmp_1_i_fu_1985_p3;
wire   [8:0] tmp_16_cast_fu_2039_p1;
wire   [8:0] tmp_46_fu_2043_p2;
wire   [9:0] tmp_47_fu_2056_p3;
wire   [14:0] p_shl6_cast_fu_2048_p3;
wire   [14:0] p_shl7_cast_fu_2064_p1;
wire   [14:0] tmp_37_cast_fu_2086_p1;
wire   [14:0] tmp_80_fu_2090_p2;
wire   [5:0] i7_cast_fu_2100_p1;
wire   [5:0] tmp_50_fu_2116_p2;
wire   [5:0] j7_cast_fu_2130_p1;
wire   [5:0] tmp_62_fu_2146_p2;
wire   [4:0] tmp_72_cast_fu_2172_p1;
wire   [4:0] tmp_131_fu_2176_p2;
wire   [5:0] tmp_132_fu_2181_p3;
wire   [5:0] tmp_133_fu_2189_p2;
wire   [6:0] tmp_191_cast_fu_2194_p3;
wire   [6:0] tmp_134_fu_2202_p2;
wire   [6:0] tmp_135_fu_2218_p2;
wire   [12:0] tmp_136_fu_2227_p3;
wire   [13:0] p_shl8_cast_fu_2235_p1;
wire   [13:0] tmp_194_cast_fu_2223_p1;
wire   [13:0] tmp_137_fu_2239_p2;
wire   [13:0] tmp_138_fu_2245_p2;
wire   [7:0] tmp_37_fu_2267_p3;
wire   [4:0] tmp_39_fu_2279_p3;
wire   [8:0] p_shl10_cast_fu_2287_p1;
wire   [8:0] p_shl9_cast_fu_2275_p1;
wire   [8:0] tmp_26_cast_fu_2309_p1;
wire   [8:0] tmp_71_fu_2313_p2;
wire   [9:0] tmp_72_fu_2326_p3;
wire   [14:0] p_shl11_cast_fu_2318_p3;
wire   [14:0] p_shl12_cast_fu_2334_p1;
wire   [14:0] tmp_47_cast_fu_2356_p1;
wire   [14:0] tmp_108_fu_2360_p2;
wire   [7:0] tmp_59_fu_2391_p3;
wire   [4:0] tmp_63_fu_2403_p3;
wire   [8:0] p_shl16_cast_fu_2411_p1;
wire   [8:0] p_shl15_cast_fu_2399_p1;
wire   [6:0] tmp_67_fu_2421_p3;
wire   [3:0] tmp_68_fu_2433_p3;
wire   [7:0] p_shl14_cast_fu_2441_p1;
wire   [7:0] p_shl13_cast_fu_2429_p1;
wire   [7:0] tmp_35_cast_fu_2463_p1;
wire   [7:0] tmp_97_fu_2467_p2;
wire   [11:0] p_shl17_cast_fu_2476_p3;
wire   [11:0] tmp_161_cast_fu_2472_p1;
wire   [11:0] tmp_59_cast_fu_2510_p1;
wire   [11:0] tmp_119_fu_2514_p2;
wire   [6:0] m5_cast_fu_2532_p1;
wire   [6:0] tmp_70_fu_2548_p2;
wire   [8:0] tmp_71_cast_fu_2553_p1;
wire   [8:0] tmp_128_fu_2557_p2;
wire   [9:0] tmp_129_fu_2570_p3;
wire   [14:0] p_shl18_cast_fu_2562_p3;
wire   [14:0] p_shl19_cast_fu_2578_p1;
wire   [7:0] n5_cast_fu_2588_p1;
wire   [7:0] tmp_85_fu_2604_p2;
wire   [14:0] tmp_86_cast_fu_2609_p1;
wire   [14:0] tmp_145_fu_2613_p2;
wire   [5:0] tmp_92_fu_2644_p3;
wire   [7:0] tmp_93_fu_2656_p3;
wire   [8:0] tmp_20_cast_fu_2640_p1;
wire   [8:0] p_shl20_cast_fu_2664_p1;
wire   [8:0] tmp_46_cast_fu_2686_p1;
wire   [8:0] tmp_115_fu_2690_p2;
wire   [7:0] tmp_116_fu_2695_p1;
wire   [9:0] tmp_117_fu_2707_p3;
wire   [11:0] p_shl21_cast_fu_2699_p3;
wire   [11:0] p_shl22_cast_fu_2715_p1;
wire   [11:0] tmp_69_cast_fu_2737_p1;
wire   [11:0] tmp_127_fu_2741_p2;
wire   [4:0] i11_cast_fu_2751_p1;
wire   [4:0] tmp_82_fu_2767_p2;
wire   [3:0] j11_cast_fu_2781_p1;
wire   [3:0] tmp_95_fu_2797_p2;
wire   [6:0] tmp_109_cast_fu_2823_p1;
wire   [6:0] tmp_161_fu_2827_p2;
wire   [7:0] tmp_162_fu_2832_p3;
wire   [7:0] tmp_163_fu_2840_p2;
wire   [8:0] tmp_224_cast_fu_2845_p3;
wire   [8:0] tmp_164_fu_2853_p2;
wire   [6:0] tmp_165_fu_2863_p3;
wire   [3:0] tmp_166_fu_2875_p3;
wire   [7:0] p_shl25_cast_fu_2883_p1;
wire   [7:0] p_shl24_cast_fu_2871_p1;
wire   [7:0] tmp_167_fu_2887_p2;
wire   [7:0] tmp_168_fu_2893_p2;
wire   [11:0] p_shl23_cast_fu_2902_p3;
wire   [11:0] tmp_229_cast_fu_2898_p1;
wire   [11:0] tmp_169_fu_2910_p2;
wire   [11:0] tmp_170_fu_2916_p2;
wire   [7:0] tmp_113_fu_2942_p3;
wire   [8:0] tmp_34_cast_fu_2938_p1;
wire   [8:0] p_shl26_cast_fu_2950_p1;
wire   [8:0] tmp_58_cast_fu_2972_p1;
wire   [8:0] tmp_123_fu_2976_p2;
wire   [7:0] tmp_124_fu_2981_p1;
wire   [9:0] tmp_125_fu_2993_p3;
wire   [11:0] p_shl27_cast_fu_2985_p3;
wire   [11:0] p_shl28_cast_fu_3001_p1;
wire   [11:0] tmp_80_cast_fu_3023_p1;
wire   [11:0] tmp_144_fu_3027_p2;
wire   [7:0] tmp_120_fu_3062_p3;
wire   [8:0] tmp_42_cast_fu_3058_p1;
wire   [8:0] p_shl29_cast_fu_3070_p1;
wire   [6:0] tmp_122_fu_3080_p3;
wire   [7:0] tmp_68_cast_fu_3104_p1;
wire   [7:0] tmp_140_fu_3108_p2;
wire   [6:0] tmp_141_fu_3117_p1;
wire   [8:0] p_shl30_cast_fu_3121_p3;
wire   [8:0] tmp_200_cast_fu_3113_p1;
wire   [8:0] tmp_93_cast_fu_3153_p1;
wire   [8:0] tmp_153_fu_3157_p2;
wire   [4:0] m7_cast9_fu_3175_p1;
wire   [4:0] tmp_107_fu_3191_p2;
wire   [8:0] tmp_108_cast_fu_3196_p1;
wire   [8:0] tmp_157_fu_3200_p2;
wire   [7:0] tmp_158_fu_3205_p1;
wire   [9:0] tmp_159_fu_3217_p3;
wire   [11:0] p_shl31_cast_fu_3209_p3;
wire   [11:0] p_shl32_cast_fu_3225_p1;
wire   [5:0] n6_cast8_fu_3235_p1;
wire   [5:0] tmp_112_fu_3251_p2;
wire   [11:0] tmp_113_cast_fu_3256_p1;
wire   [11:0] tmp_171_fu_3260_p2;
wire   [6:0] tmp_139_fu_3288_p3;
wire   [7:0] tmp_92_cast_fu_3318_p1;
wire   [7:0] tmp_150_fu_3322_p2;
wire   [6:0] tmp_151_fu_3331_p1;
wire   [8:0] p_shl33_cast_fu_3335_p3;
wire   [8:0] tmp_209_cast_fu_3327_p1;
wire   [8:0] tmp_104_cast_fu_3361_p1;
wire   [8:0] tmp_156_fu_3365_p2;
wire   [7:0] tmp_147_fu_3406_p3;
wire   [9:0] tmp_146_fu_3398_p3;
wire   [9:0] p_shl35_cast_fu_3414_p1;
wire   [9:0] tmp_102_cast_fu_3479_p1;
wire   [9:0] tmp_155_fu_3483_p2;
wire   [0:0] tmp_154_fu_3529_p1;
wire   [31:0] dataOut_0_2_fu_3542_p3;
reg   [4:0] grp_fu_1393_opcode;
reg   [91:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 92'd1;
end

LoopOracle_C1W1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
C1W1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C1W1_0_address0),
    .ce0(C1W1_0_ce0),
    .q0(C1W1_0_q0)
);

LoopOracle_C2W2 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C2W2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C2W2_address0),
    .ce0(C2W2_ce0),
    .q0(C2W2_q0)
);

LoopOracle_C3B4 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
C3B4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C3B4_address0),
    .ce0(C3B4_ce0),
    .q0(C3B4_q0)
);

LoopOracle_C3W3 #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
C3W3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C3W3_address0),
    .ce0(C3W3_ce0),
    .q0(C3W3_q0)
);

LoopOracle_FCW5 #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
FCW5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(FCW5_address0),
    .ce0(FCW5_ce0),
    .q0(FCW5_q0)
);

LoopOracle_DataOutC1 #(
    .DataWidth( 32 ),
    .AddressRange( 38250 ),
    .AddressWidth( 16 ))
DataOutC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DataOutC1_address0),
    .ce0(DataOutC1_ce0),
    .we0(DataOutC1_we0),
    .d0(DataOutC1_d0),
    .q0(DataOutC1_q0)
);

LoopOracle_DataOutMP1 #(
    .DataWidth( 32 ),
    .AddressRange( 4662 ),
    .AddressWidth( 13 ))
DataOutMP1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DataOutMP1_address0),
    .ce0(DataOutMP1_ce0),
    .we0(DataOutMP1_we0),
    .d0(DataOutMP1_d0),
    .q0(DataOutMP1_q0)
);

LoopOracle_DataOutC2 #(
    .DataWidth( 32 ),
    .AddressRange( 8928 ),
    .AddressWidth( 14 ))
DataOutC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DataOutC2_address0),
    .ce0(DataOutC2_ce0),
    .we0(DataOutC2_we0),
    .d0(DataOutC2_d0),
    .q0(DataOutC2_q0)
);

LoopOracle_DataOutMP2 #(
    .DataWidth( 32 ),
    .AddressRange( 1080 ),
    .AddressWidth( 11 ))
DataOutMP2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DataOutMP2_address0),
    .ce0(DataOutMP2_ce0),
    .we0(DataOutMP2_we0),
    .d0(DataOutMP2_d0),
    .q0(DataOutMP2_q0)
);

LoopOracle_DataOutC3 #(
    .DataWidth( 32 ),
    .AddressRange( 1904 ),
    .AddressWidth( 11 ))
DataOutC3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DataOutC3_address0),
    .ce0(DataOutC3_ce0),
    .we0(DataOutC3_we0),
    .d0(DataOutC3_d0),
    .q0(DataOutC3_q0)
);

LoopOracle_DataOutMP3 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
DataOutMP3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DataOutMP3_address0),
    .ce0(DataOutMP3_ce0),
    .we0(DataOutMP3_we0),
    .d0(DataOutMP3_d0),
    .q0(DataOutMP3_q0)
);

LoopOracle_DataOutMP3 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dataOutView_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dataOutView_address0),
    .ce0(dataOutView_ce0),
    .we0(dataOutView_we0),
    .d0(DataOutMP3_q0),
    .q0(dataOutView_q0)
);

generic_fmax_float_s grp_generic_fmax_float_s_fu_1366(
    .ap_ready(grp_generic_fmax_float_s_fu_1366_ap_ready),
    .x(grp_generic_fmax_float_s_fu_1366_x),
    .y(grp_generic_fmax_float_s_fu_1366_y),
    .ap_return(grp_generic_fmax_float_s_fu_1366_ap_return)
);

LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
LoopOracle_fadd_32ns_32ns_32_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1409),
    .din1(grp_fu_1381_p1),
    .ce(1'b1),
    .dout(grp_fu_1381_p2)
);

LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
LoopOracle_fmul_32ns_32ns_32_3_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1389_p0),
    .din1(grp_fu_1389_p1),
    .ce(1'b1),
    .dout(grp_fu_1389_p2)
);

LoopOracle_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
LoopOracle_fcmp_32ns_32ns_1_1_1_U5(
    .din0(grp_fu_1393_p0),
    .din1(grp_fu_1393_p1),
    .opcode(grp_fu_1393_opcode),
    .dout(grp_fu_1393_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
        dataOut_0_4_reg_1337 <= dataOut_1_3_fu_280;
    end else if (((exitcond_fu_3517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        dataOut_0_4_reg_1337 <= dataOut_1_4_157_fu_3550_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        dataOut_1_3_fu_280 <= dataOut_1_7_fu_3493_p3;
    end else if (((exitcond2_fu_3386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        dataOut_1_3_fu_280 <= dataOut_1_1_fu_3436_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
        dataOut_1_4_reg_1346 <= dataOut_1_fu_276;
    end else if (((exitcond_fu_3517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        dataOut_1_4_reg_1346 <= dataOut_1_5_fu_3558_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        dataOut_1_fu_276 <= dataOut_1_8_fu_3500_p3;
    end else if (((exitcond2_fu_3386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        dataOut_1_fu_276 <= dataOut_1_2_fu_3444_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
        i10_reg_1170 <= i_11_reg_4203;
    end else if (((exitcond10_fu_3046_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state71))) begin
        i10_reg_1170 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_2785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        i11_reg_1069 <= i_12_reg_4082;
    end else if (((exitcond17_fu_2725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        i11_reg_1069 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
        i12_reg_1355 <= 2'd0;
    end else if (((exitcond_fu_3517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        i12_reg_1355 <= i_13_fu_3523_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond42_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_reg_651 <= 2'd0;
    end else if (((exitcond40_fu_1649_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i1_reg_651 <= i_reg_3670;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond43_fu_1587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i2_reg_617 <= i_3_reg_3619;
    end else if (((exitcond45_fu_1518_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i2_reg_617 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond33_fu_1921_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i3_reg_911 <= 3'd0;
    end else if (((exitcond26_fu_2297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        i3_reg_911 <= i_1_reg_3908;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond38_fu_1744_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        i4_reg_730 <= 7'd0;
    end else if (((exitcond36_fu_1804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        i4_reg_730 <= i_2_reg_3727;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_3462_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
        i5_reg_1305 <= i_8_reg_4343;
    end else if (((exitcond5_fu_3270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        i5_reg_1305 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond22_fu_2498_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        i6_reg_955 <= i_4_reg_3965;
    end else if (((exitcond24_fu_2379_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        i6_reg_955 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond29_fu_2134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        i7_reg_843 <= i_5_reg_3839;
    end else if (((exitcond31_fu_2074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        i7_reg_843 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond19_fu_2623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        i8_reg_1126 <= 4'd0;
    end else if (((exitcond12_fu_2960_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
        i8_reg_1126 <= i_6_reg_4146;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10_fu_3046_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state71))) begin
        i9_reg_1238 <= 4'd0;
    end else if (((exitcond4_fu_3300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        i9_reg_1238 <= i_7_reg_4265;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        in2_reg_889 <= in_reg_3875;
    end else if (((exitcond29_fu_2134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        in2_reg_889 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        in3_reg_1115 <= in_1_reg_4118;
    end else if (((exitcond15_fu_2785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        in3_reg_1115 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_3179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        j10_reg_1181 <= j_11_reg_4221;
    end else if (((exitcond9_fu_3092_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state72))) begin
        j10_reg_1181 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_2811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
        j11_reg_1092 <= j_12_reg_4100;
    end else if (((exitcond16_fu_2755_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        j11_reg_1092 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        j1_reg_640 <= j_3_reg_3637;
    end else if (((exitcond44_fu_1548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        j1_reg_640 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond41_fu_1637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        j2_reg_674 <= 7'd0;
    end else if (((exitcond39_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        j2_reg_674 <= j_reg_3678;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond25_fu_2344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        j3_reg_922 <= j_1_reg_3921;
    end else if (((exitcond27_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        j3_reg_922 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        j4_reg_1326 <= j_8_reg_4367;
    end else if (((exitcond2_fu_3386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        j4_reg_1326 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond35_fu_1842_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        j5_reg_741 <= j_2_reg_3745;
    end else if (((exitcond37_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        j5_reg_741 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond21_fu_2536_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        j6_reg_966 <= j_4_reg_3983;
    end else if (((exitcond23_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        j6_reg_966 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond28_fu_2160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        j7_reg_866 <= j_5_reg_3857;
    end else if (((exitcond30_fu_2104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        j7_reg_866 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond11_fu_3011_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state69))) begin
        j8_reg_1137 <= j_6_reg_4159;
    end else if (((exitcond13_fu_2926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        j8_reg_1137 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        j9_reg_1261 <= j_7_reg_4297;
    end else if (((exitcond5_fu_3270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        j9_reg_1261 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond41_fu_1637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        k3_reg_696 <= 2'd0;
    end else if (((exitcond37_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        k3_reg_696 <= k_1_reg_3719;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond27_fu_2255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        k4_reg_944 <= 3'd0;
    end else if (((exitcond23_fu_2451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        k4_reg_944 <= k_3_reg_3947;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond26_fu_2297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        k5_reg_933 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        k5_reg_933 <= k_4_reg_3934;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond13_fu_2926_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        k6_reg_1159 <= 4'd0;
    end else if (((exitcond9_fu_3092_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
        k6_reg_1159 <= k_5_reg_4185;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond12_fu_2960_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
        k7_reg_1148 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        k7_reg_1148 <= k_6_reg_4172;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        k8_reg_1283 <= k_7_reg_4315;
    end else if (((exitcond4_fu_3300_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        k8_reg_1283 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond40_fu_1649_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        k_reg_685 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        k_reg_685 <= k_2_reg_3691;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        l_1_reg_1272 <= tmp_91_reg_4302;
    end else if (((exitcond5_fu_3270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        l_1_reg_1272 <= l_reg_1249;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        l_2_reg_1294 <= tmp_106_fu_3380_p2;
    end else if (((exitcond4_fu_3300_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        l_2_reg_1294 <= l_1_reg_1272;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10_fu_3046_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state71))) begin
        l_reg_1249 <= 8'd0;
    end else if (((exitcond4_fu_3300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        l_reg_1249 <= l_3_reg_4270;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond17_fu_2725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        m4_reg_1035 <= m_4_reg_4056;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        m4_reg_1035 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        m5_reg_989 <= m_5_reg_4001;
    end else if (((exitcond22_fu_2498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        m5_reg_989 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond34_fu_1890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        m6_reg_764 <= m_3_reg_3763;
    end else if (((exitcond36_fu_1804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        m6_reg_764 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_3239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        m7_reg_1204 <= m_6_reg_4239;
    end else if (((exitcond8_fu_3141_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        m7_reg_1204 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_fu_2074_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        m9_reg_809 <= m_2_reg_3813;
    end else if (((exitcond33_fu_1921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        m9_reg_809 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond45_fu_1518_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        m_reg_583 <= m_1_reg_3593;
    end else if (((exitcond42_fu_1438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        m_reg_583 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond30_fu_2104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        n2_reg_821 <= n_2_reg_3826;
    end else if (((exitcond32_fu_2027_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        n2_reg_821 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond16_fu_2755_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
        n4_reg_1047 <= n_4_reg_4069;
    end else if (((exitcond18_fu_2674_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        n4_reg_1047 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond21_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        n5_reg_1012 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        n5_reg_1012 <= n_5_reg_4014;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_3179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        n6_reg_1227 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        n6_reg_1227 <= n_6_reg_4252;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond35_fu_1842_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        n7_reg_787 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        n7_reg_787 <= n_3_reg_3776;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond44_fu_1548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        n_reg_595 <= n_1_reg_3606;
    end else if (((exitcond46_fu_1474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        n_reg_595 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24_fu_2379_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        out3_reg_1023 <= 4'd0;
    end else if (((exitcond18_fu_2674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        out3_reg_1023 <= out_3_reg_4027;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond38_fu_1744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        out8_reg_798 <= 3'd0;
    end else if (((exitcond32_fu_2027_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        out8_reg_798 <= out_2_reg_3789;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond46_fu_1474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        out_reg_560 <= out_1_reg_3574;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_reg_560 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond42_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul1_reg_662 <= 8'd0;
    end else if (((exitcond40_fu_1649_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        phi_mul1_reg_662 <= next_mul1_reg_3662;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond41_fu_1637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        phi_mul2_reg_707 <= 8'd0;
    end else if (((exitcond37_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        phi_mul2_reg_707 <= next_mul3_reg_3711;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond41_fu_1637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        phi_mul3_reg_718 <= 7'd0;
    end else if (((exitcond37_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        phi_mul3_reg_718 <= next_mul2_reg_3706;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        phi_mul4_reg_900 <= next_mul4_reg_3885;
    end else if (((exitcond29_fu_2134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        phi_mul4_reg_900 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond46_fu_1474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_571 <= next_mul_reg_3566;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_571 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        tmp_100_reg_1103 <= reg_1414;
    end else if (((exitcond15_fu_2785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_100_reg_1103 <= tmp_89_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond43_fu_1587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_13_reg_607 <= tmp_25_reg_628;
    end else if (((exitcond45_fu_1518_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_13_reg_607 <= C1B_load_phi_reg_3584;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_25_reg_628 <= reg_1414;
    end else if (((exitcond44_fu_1548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_25_reg_628 <= tmp_13_reg_607;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond34_fu_1890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        tmp_33_reg_752 <= x_assign_reg_775;
    end else if (((exitcond36_fu_1804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        tmp_33_reg_752 <= 32'd4286578688;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond29_fu_2134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_43_reg_833 <= tmp_57_reg_854;
    end else if (((exitcond31_fu_2074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        tmp_43_reg_833 <= merge_i_reg_3804;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond28_fu_2160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_57_reg_854 <= tmp_66_reg_877;
    end else if (((exitcond30_fu_2104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_57_reg_854 <= tmp_43_reg_833;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        tmp_65_reg_977 <= x_assign_1_reg_1000;
    end else if (((exitcond22_fu_2498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        tmp_65_reg_977 <= 32'd4286578688;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_66_reg_877 <= reg_1414;
    end else if (((exitcond29_fu_2134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_66_reg_877 <= tmp_57_reg_854;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_2785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_75_reg_1059 <= tmp_89_reg_1080;
    end else if (((exitcond17_fu_2725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        tmp_75_reg_1059 <= C3B4_load_reg_4047;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_2811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
        tmp_89_reg_1080 <= tmp_100_reg_1103;
    end else if (((exitcond16_fu_2755_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        tmp_89_reg_1080 <= tmp_75_reg_1059;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        tmp_98_reg_1316 <= reg_1414;
    end else if (((exitcond2_fu_3386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        tmp_98_reg_1316 <= dataOut_0_fu_3428_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_3239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        tmp_99_reg_1192 <= x_assign_2_reg_1215;
    end else if (((exitcond8_fu_3141_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        tmp_99_reg_1192 <= 32'd4286578688;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond21_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        x_assign_1_reg_1000 <= tmp_65_reg_977;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        x_assign_1_reg_1000 <= grp_generic_fmax_float_s_fu_1366_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_3179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        x_assign_2_reg_1215 <= tmp_99_reg_1192;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        x_assign_2_reg_1215 <= grp_generic_fmax_float_s_fu_1366_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond35_fu_1842_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        x_assign_reg_775 <= tmp_33_reg_752;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        x_assign_reg_775 <= grp_generic_fmax_float_s_fu_1366_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond42_fu_1438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        C1B_load_phi_reg_3584[4 : 0] <= C1B_load_phi_fu_1466_p3[4 : 0];
C1B_load_phi_reg_3584[6] <= C1B_load_phi_fu_1466_p3[6];
C1B_load_phi_reg_3584[10 : 8] <= C1B_load_phi_fu_1466_p3[10 : 8];
C1B_load_phi_reg_3584[12] <= C1B_load_phi_fu_1466_p3[12];
C1B_load_phi_reg_3584[14] <= C1B_load_phi_fu_1466_p3[14];
C1B_load_phi_reg_3584[19 : 18] <= C1B_load_phi_fu_1466_p3[19 : 18];
C1B_load_phi_reg_3584[21] <= C1B_load_phi_fu_1466_p3[21];
C1B_load_phi_reg_3584[23] <= C1B_load_phi_fu_1466_p3[23];
C1B_load_phi_reg_3584[25] <= C1B_load_phi_fu_1466_p3[25];
        tmp_8_cast_reg_3579[2 : 1] <= tmp_8_cast_fu_1458_p1[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        C1W1_0_load_reg_3657 <= C1W1_0_q0;
        DataInTr_load_reg_3652 <= DataInTr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        C2W2_load_reg_3900 <= C2W2_q0;
        DataOutMP1_load_reg_3895 <= DataOutMP1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        C3B4_load_reg_4047 <= C3B4_q0;
        tmp_158_cast_reg_4037[5 : 2] <= tmp_158_cast_fu_2652_p1[5 : 2];
        tmp_96_reg_4042 <= tmp_96_fu_2668_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        C3W3_load_reg_4138 <= C3W3_q0;
        DataOutMP2_load_reg_4133 <= DataOutMP2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond39_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        DataOutC1_addr_1_reg_3696 <= tmp_128_cast_fu_1714_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond45_fu_1518_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        DataOutC1_addr_reg_3611 <= tmp_119_cast_fu_1539_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond25_fu_2344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        DataOutC2_addr_1_reg_3939 <= tmp_164_cast_fu_2365_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_fu_2074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        DataOutC2_addr_reg_3831 <= tmp_153_cast_fu_2095_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond11_fu_3011_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state69))) begin
        DataOutC3_addr_1_reg_4177 <= tmp_204_cast_fu_3032_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond17_fu_2725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        DataOutC3_addr_reg_4074 <= tmp_181_cast_fu_2746_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond36_fu_1804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        DataOutMP1_addr_reg_3750 <= tmp_139_cast_fu_1825_p1;
        tmp_28_reg_3755[9 : 2] <= tmp_28_fu_1830_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond22_fu_2498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        DataOutMP2_addr_reg_3988 <= tmp_172_cast_fu_2519_p1;
        tmp_60_reg_3993[7 : 2] <= tmp_60_fu_2524_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3141_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        DataOutMP3_addr_reg_4226 <= tmp_212_cast_fu_3162_p1;
        tmp_94_reg_4231[5 : 2] <= tmp_94_fu_3167_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        FCW5_load_reg_4387 <= FCW5_q0;
        dataOutView_load_reg_4382 <= dataOutView_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        i_11_reg_4203 <= i_11_fu_3098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_12_reg_4082 <= i_12_fu_2761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_1_reg_3908 <= i_1_fu_2261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_2_reg_3727 <= i_2_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_3_reg_3619 <= i_3_fu_1554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        i_4_reg_3965 <= i_4_fu_2457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        i_5_reg_3839 <= i_5_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        i_6_reg_4146 <= i_6_fu_2932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        i_7_reg_4265 <= i_7_fu_3276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        i_8_reg_4343 <= i_8_fu_3392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_reg_3670 <= i_fu_1643_p2;
        next_mul1_reg_3662 <= next_mul1_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        in_1_reg_4118 <= in_1_fu_2817_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        in_reg_3875 <= in_fu_2166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        j_11_reg_4221 <= j_11_fu_3147_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        j_12_reg_4100 <= j_12_fu_2791_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        j_1_reg_3921 <= j_1_fu_2303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        j_2_reg_3745 <= j_2_fu_1810_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_3_reg_3637 <= j_3_fu_1593_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        j_4_reg_3983 <= j_4_fu_2504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        j_5_reg_3857 <= j_5_fu_2140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        j_6_reg_4159 <= j_6_fu_2966_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        j_7_reg_4297 <= j_7_fu_3306_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        j_8_reg_4367 <= j_8_fu_3468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        j_reg_3678 <= j_fu_1655_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        k_1_reg_3719 <= k_1_fu_1750_p2;
        next_mul2_reg_3706 <= next_mul2_fu_1732_p2;
        next_mul3_reg_3711 <= next_mul3_fu_1738_p2;
        phi_mul38_cast_reg_3701[7 : 0] <= phi_mul38_cast_fu_1728_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        k_2_reg_3691 <= k_2_fu_1699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        k_3_reg_3947 <= k_3_fu_2385_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        k_4_reg_3934 <= k_4_fu_2350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        k_5_reg_4185 <= k_5_fu_3052_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        k_6_reg_4172 <= k_6_fu_3017_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        k_7_reg_4315 <= k_7_fu_3355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_3270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        l_3_reg_4270 <= l_3_fu_3282_p2;
        tmp_199_cast_reg_4275[6 : 3] <= tmp_199_cast_fu_3296_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m_1_reg_3593 <= m_1_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        m_2_reg_3813 <= m_2_fu_2033_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        m_3_reg_3763 <= m_3_fu_1848_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        m_4_reg_4056 <= m_4_fu_2680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        m_5_reg_4001 <= m_5_fu_2542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        m_6_reg_4239 <= m_6_fu_3185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond33_fu_1921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        merge_i_reg_3804[10 : 0] <= merge_i_fu_2019_p3[10 : 0];
merge_i_reg_3804[23 : 13] <= merge_i_fu_2019_p3[23 : 13];
merge_i_reg_3804[25] <= merge_i_fu_2019_p3[25];
        tmp_121_cast_reg_3794[3 : 1] <= tmp_121_cast_fu_1941_p1[3 : 1];
        tmp_22_reg_3799[8 : 2] <= tmp_22_fu_1969_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        n_1_reg_3606 <= n_1_fu_1524_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        n_2_reg_3826 <= n_2_fu_2080_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        n_3_reg_3776 <= n_3_fu_1896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        n_4_reg_4069 <= n_4_fu_2731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        n_5_reg_4014 <= n_5_fu_2598_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        n_6_reg_4252 <= n_6_fu_3245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond28_fu_2160_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        next_mul4_reg_3885 <= next_mul4_fu_2212_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        next_mul_reg_3566 <= next_mul_fu_1432_p2;
        out_1_reg_3574 <= out_1_fu_1444_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out_2_reg_3789 <= out_2_fu_1927_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        out_3_reg_4027 <= out_3_fu_2629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_1409 <= grp_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1414 <= grp_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond23_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        tmp_104_reg_3970 <= tmp_104_fu_2484_p2;
        tmp_36_reg_3975[6 : 1] <= tmp_36_fu_2490_p3[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond37_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        tmp_10_reg_3737[7 : 1] <= tmp_10_fu_1796_p3[7 : 1];
        tmp_32_reg_3732 <= tmp_32_fu_1790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond13_fu_2926_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        tmp_114_reg_4151 <= tmp_114_fu_2954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond18_fu_2674_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        tmp_118_reg_4061[11 : 1] <= tmp_118_fu_2719_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10_fu_3046_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state71))) begin
        tmp_121_reg_4190 <= tmp_121_fu_3074_p2;
        tmp_176_cast_reg_4195[6 : 3] <= tmp_176_cast_fu_3088_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond12_fu_2960_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
        tmp_126_reg_4164[11 : 1] <= tmp_126_fu_3005_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond21_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        tmp_130_reg_4006[14 : 1] <= tmp_130_fu_2582_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond44_fu_1548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_131_cast_reg_3629[4 : 1] <= tmp_131_cast_fu_1575_p3[4 : 1];
        tmp_21_reg_3624 <= tmp_21_fu_1560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_3092_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state72))) begin
        tmp_142_reg_4208 <= tmp_142_fu_3129_p2;
        tmp_143_reg_4213[4 : 1] <= tmp_143_fu_3135_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_3386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81))) begin
        tmp_148_reg_4348[9 : 6] <= tmp_148_fu_3418_p2[9 : 6];
        tmp_149_reg_4353 <= tmp_149_fu_3424_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_3300_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state78))) begin
        tmp_152_reg_4307 <= tmp_152_fu_3343_p2;
        tmp_91_reg_4302 <= tmp_91_fu_3312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_3179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        tmp_160_reg_4244[11 : 1] <= tmp_160_fu_3229_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond46_fu_1474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_1_reg_3598 <= tmp_1_fu_1512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond27_fu_2255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        tmp_42_reg_3913[8 : 2] <= tmp_42_fu_2291_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond32_fu_2027_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_49_reg_3818[14 : 1] <= tmp_49_fu_2068_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond40_fu_1649_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        tmp_4_reg_3683 <= tmp_4_fu_1687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond30_fu_2104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_51_cast_reg_3844[5 : 0] <= tmp_51_cast_fu_2122_p1[5 : 0];
        tmp_52_reg_3849[1 : 0] <= tmp_52_fu_2126_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond29_fu_2134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_63_cast_reg_3862[5 : 0] <= tmp_63_cast_fu_2152_p1[5 : 0];
        tmp_64_cast_reg_3867[1 : 0] <= tmp_64_cast_fu_2156_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24_fu_2379_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        tmp_64_reg_3952[8 : 2] <= tmp_64_fu_2415_p2[8 : 2];
        tmp_69_reg_3957[7 : 1] <= tmp_69_fu_2445_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond26_fu_2297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_77_reg_3926[14 : 1] <= tmp_77_fu_2338_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond16_fu_2755_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        tmp_83_cast_reg_4087[4 : 0] <= tmp_83_cast_fu_2773_p1[4 : 0];
        tmp_84_reg_4092[1 : 0] <= tmp_84_fu_2777_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond35_fu_1842_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        tmp_86_reg_3768 <= tmp_86_fu_1880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_2785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_96_cast_reg_4105[3 : 0] <= tmp_96_cast_fu_2803_p1[3 : 0];
        tmp_97_cast_reg_4110[1 : 0] <= tmp_97_cast_fu_2807_p1[1 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        C1W1_0_ce0 = 1'b1;
    end else begin
        C1W1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        C2W2_ce0 = 1'b1;
    end else begin
        C2W2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        C3B4_ce0 = 1'b1;
    end else begin
        C3B4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        C3W3_ce0 = 1'b1;
    end else begin
        C3W3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        if ((grp_fu_1393_p2 == 1'd1)) begin
            CnnOut_address1 = CnnOut_addr_1_gep_fu_550_p3;
        end else if ((grp_fu_1393_p2 == 1'd0)) begin
            CnnOut_address1 = 64'd1;
        end else begin
            CnnOut_address1 = 'bx;
        end
    end else begin
        CnnOut_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_fu_1393_p2 == 1'd1) & (exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92)) | ((exitcond_fu_3517_p2 == 1'd1) & (grp_fu_1393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)))) begin
        CnnOut_ce0 = 1'b1;
    end else begin
        CnnOut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_fu_1393_p2 == 1'd1) & (exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92)) | ((exitcond_fu_3517_p2 == 1'd1) & (grp_fu_1393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)))) begin
        CnnOut_ce1 = 1'b1;
    end else begin
        CnnOut_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        if ((grp_fu_1393_p2 == 1'd1)) begin
            CnnOut_d0 = 32'd0;
        end else if ((grp_fu_1393_p2 == 1'd0)) begin
            CnnOut_d0 = 32'd1;
        end else begin
            CnnOut_d0 = 'bx;
        end
    end else begin
        CnnOut_d0 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        if ((grp_fu_1393_p2 == 1'd1)) begin
            CnnOut_d1 = 32'd1;
        end else if ((grp_fu_1393_p2 == 1'd0)) begin
            CnnOut_d1 = 32'd0;
        end else begin
            CnnOut_d1 = 'bx;
        end
    end else begin
        CnnOut_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_fu_1393_p2 == 1'd1) & (exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92)) | ((exitcond_fu_3517_p2 == 1'd1) & (grp_fu_1393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)))) begin
        CnnOut_we0 = 1'b1;
    end else begin
        CnnOut_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_fu_1393_p2 == 1'd1) & (exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92)) | ((exitcond_fu_3517_p2 == 1'd1) & (grp_fu_1393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)))) begin
        CnnOut_we1 = 1'b1;
    end else begin
        CnnOut_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        DataInTr_ce0 = 1'b1;
    end else begin
        DataInTr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        DataOutC1_address0 = tmp_165_cast_fu_1916_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        DataOutC1_address0 = DataOutC1_addr_1_reg_3696;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        DataOutC1_address0 = tmp_128_cast_fu_1714_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        DataOutC1_address0 = DataOutC1_addr_reg_3611;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataOutC1_address0 = tmp_119_cast_fu_1539_p1;
    end else begin
        DataOutC1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15))) begin
        DataOutC1_ce0 = 1'b1;
    end else begin
        DataOutC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        DataOutC1_d0 = tmp_24_fu_1719_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        DataOutC1_d0 = reg_1414;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        DataOutC1_d0 = C1B_load_phi_reg_3584;
    end else begin
        DataOutC1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | ((exitcond45_fu_1518_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        DataOutC1_we0 = 1'b1;
    end else begin
        DataOutC1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        DataOutC2_address0 = tmp_205_cast_fu_2618_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        DataOutC2_address0 = DataOutC2_addr_1_reg_3939;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        DataOutC2_address0 = tmp_164_cast_fu_2365_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataOutC2_address0 = DataOutC2_addr_reg_3831;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataOutC2_address0 = tmp_153_cast_fu_2095_p1;
    end else begin
        DataOutC2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40))) begin
        DataOutC2_ce0 = 1'b1;
    end else begin
        DataOutC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        DataOutC2_d0 = tmp_56_fu_2370_p3;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        DataOutC2_d0 = reg_1414;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        DataOutC2_d0 = merge_i_reg_3804;
    end else begin
        DataOutC2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | ((exitcond31_fu_2074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
        DataOutC2_we0 = 1'b1;
    end else begin
        DataOutC2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        DataOutC3_address0 = tmp_233_cast_fu_3265_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        DataOutC3_address0 = DataOutC3_addr_1_reg_4177;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        DataOutC3_address0 = tmp_204_cast_fu_3032_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        DataOutC3_address0 = DataOutC3_addr_reg_4074;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        DataOutC3_address0 = tmp_181_cast_fu_2746_p1;
    end else begin
        DataOutC3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66))) begin
        DataOutC3_ce0 = 1'b1;
    end else begin
        DataOutC3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        DataOutC3_d0 = tmp_87_fu_3037_p3;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        DataOutC3_d0 = reg_1414;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        DataOutC3_d0 = C3B4_load_reg_4047;
    end else begin
        DataOutC3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66) | ((exitcond17_fu_2725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54)))) begin
        DataOutC3_we0 = 1'b1;
    end else begin
        DataOutC3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        DataOutMP1_address0 = tmp_197_cast_fu_2250_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        DataOutMP1_address0 = DataOutMP1_addr_reg_3750;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        DataOutMP1_address0 = tmp_139_cast_fu_1825_p1;
    end else begin
        DataOutMP1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state25))) begin
        DataOutMP1_ce0 = 1'b1;
    end else begin
        DataOutMP1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        DataOutMP1_d0 = grp_generic_fmax_float_s_fu_1366_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        DataOutMP1_d0 = 32'd4286578688;
    end else begin
        DataOutMP1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((exitcond36_fu_1804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
        DataOutMP1_we0 = 1'b1;
    end else begin
        DataOutMP1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        DataOutMP2_address0 = tmp_232_cast_fu_2921_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        DataOutMP2_address0 = DataOutMP2_addr_reg_3988;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        DataOutMP2_address0 = tmp_172_cast_fu_2519_p1;
    end else begin
        DataOutMP2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state50))) begin
        DataOutMP2_ce0 = 1'b1;
    end else begin
        DataOutMP2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        DataOutMP2_d0 = grp_generic_fmax_float_s_fu_1366_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        DataOutMP2_d0 = 32'd4286578688;
    end else begin
        DataOutMP2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | ((exitcond22_fu_2498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        DataOutMP2_we0 = 1'b1;
    end else begin
        DataOutMP2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        DataOutMP3_address0 = tmp_214_cast_fu_3370_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        DataOutMP3_address0 = DataOutMP3_addr_reg_4226;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        DataOutMP3_address0 = tmp_212_cast_fu_3162_p1;
    end else begin
        DataOutMP3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state76))) begin
        DataOutMP3_ce0 = 1'b1;
    end else begin
        DataOutMP3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        DataOutMP3_d0 = grp_generic_fmax_float_s_fu_1366_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        DataOutMP3_d0 = 32'd4286578688;
    end else begin
        DataOutMP3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((exitcond8_fu_3141_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state73)))) begin
        DataOutMP3_we0 = 1'b1;
    end else begin
        DataOutMP3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        FCW5_ce0 = 1'b1;
    end else begin
        FCW5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        dataOutView_address0 = tmp_102_fu_3474_p1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        dataOutView_address0 = tmp_105_fu_3375_p1;
    end else begin
        dataOutView_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state80))) begin
        dataOutView_ce0 = 1'b1;
    end else begin
        dataOutView_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        dataOutView_we0 = 1'b1;
    end else begin
        dataOutView_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_1381_p1 = tmp_98_reg_1316;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_1381_p1 = tmp_100_reg_1103;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_1381_p1 = tmp_66_reg_877;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1381_p1 = tmp_25_reg_628;
    end else begin
        grp_fu_1381_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_1389_p0 = dataOutView_load_reg_4382;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1389_p0 = DataOutMP2_load_reg_4133;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_1389_p0 = DataOutMP1_load_reg_3895;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1389_p0 = DataInTr_load_reg_3652;
    end else begin
        grp_fu_1389_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_1389_p1 = FCW5_load_reg_4387;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1389_p1 = C3W3_load_reg_4138;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_1389_p1 = C2W2_load_reg_3900;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1389_p1 = C1W1_0_load_reg_3657;
    end else begin
        grp_fu_1389_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        grp_fu_1393_opcode = 5'd4;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state19) | ((exitcond_fu_3517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)))) begin
        grp_fu_1393_opcode = 5'd2;
    end else begin
        grp_fu_1393_opcode = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        grp_fu_1393_p0 = dataOut_0_4_reg_1337;
    end else if (((exitcond_fu_3517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92))) begin
        grp_fu_1393_p0 = dataOut_load_2_phi_fu_3533_p3;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_fu_1393_p0 = DataOutC3_q0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_1393_p0 = DataOutC2_q0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1393_p0 = DataOutC1_q0;
    end else begin
        grp_fu_1393_p0 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
        grp_fu_1393_p1 = dataOut_1_4_reg_1346;
    end else if (((1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state19) | ((exitcond_fu_3517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state92)))) begin
        grp_fu_1393_p1 = 32'd0;
    end else begin
        grp_fu_1393_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_generic_fmax_float_s_fu_1366_x = x_assign_2_reg_1215;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_generic_fmax_float_s_fu_1366_x = x_assign_1_reg_1000;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_generic_fmax_float_s_fu_1366_x = x_assign_reg_775;
    end else begin
        grp_generic_fmax_float_s_fu_1366_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_generic_fmax_float_s_fu_1366_y = DataOutC3_q0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_generic_fmax_float_s_fu_1366_y = DataOutC2_q0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_generic_fmax_float_s_fu_1366_y = DataOutC1_q0;
    end else begin
        grp_generic_fmax_float_s_fu_1366_y = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond42_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond46_fu_1474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond45_fu_1518_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((exitcond44_fu_1548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond43_fu_1587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state16 : begin
            if (((exitcond41_fu_1637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((exitcond40_fu_1649_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((exitcond39_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state20 : begin
            if (((exitcond38_fu_1744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((exitcond37_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((exitcond36_fu_1804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((exitcond35_fu_1842_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((exitcond34_fu_1890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state26 : begin
            if (((exitcond33_fu_1921_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((exitcond32_fu_2027_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((exitcond31_fu_2074_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((exitcond30_fu_2104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((exitcond29_fu_2134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((exitcond28_fu_2160_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state41 : begin
            if (((exitcond27_fu_2255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((exitcond26_fu_2297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((exitcond25_fu_2344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state45 : begin
            if (((exitcond24_fu_2379_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((exitcond23_fu_2451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((exitcond22_fu_2498_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((exitcond21_fu_2536_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((exitcond20_fu_2592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state51 : begin
            if (((exitcond19_fu_2623_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((exitcond18_fu_2674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((exitcond17_fu_2725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((exitcond16_fu_2755_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((exitcond15_fu_2785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((exitcond14_fu_2811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state67 : begin
            if (((exitcond13_fu_2926_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((exitcond12_fu_2960_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((exitcond11_fu_3011_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state71 : begin
            if (((exitcond10_fu_3046_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((exitcond9_fu_3092_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state73 : begin
            if (((exitcond8_fu_3141_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((exitcond7_fu_3179_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((exitcond6_fu_3239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state77 : begin
            if (((exitcond5_fu_3270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((exitcond4_fu_3300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((exitcond3_fu_3349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state81 : begin
            if (((exitcond2_fu_3386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((exitcond1_fu_3462_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state92 : begin
            if (((exitcond_fu_3517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state92))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C1B_load_phi_fu_1466_p3 = ((tmp_fu_1462_p1[0:0] === 1'b1) ? 32'd1042053018 : 32'd1018175685);

assign C1W1_0_address0 = tmp_142_cast_fu_1626_p1;

assign C2W2_address0 = tmp_192_cast_fu_2207_p1;

assign C3B4_address0 = tmp_20_fu_2635_p1;

assign C3W3_address0 = tmp_225_cast_fu_2858_p1;

assign CnnOut_addr_1_gep_fu_550_p3 = 64'd1;

assign CnnOut_address0 = 64'd0;

assign DataInTr_address0 = tmp_55_fu_1612_p1;

assign FCW5_address0 = tmp_213_cast_fu_3488_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign dataOut_0_2_fu_3542_p3 = ((grp_fu_1393_p2[0:0] === 1'b1) ? dataOut_load_2_phi_fu_3533_p3 : 32'd0);

assign dataOut_0_fu_3428_p3 = ((tmp_149_fu_3424_p1[0:0] === 1'b1) ? 32'd1034697887 : 32'd1020537917);

assign dataOut_1_1_fu_3436_p3 = ((tmp_149_fu_3424_p1[0:0] === 1'b1) ? dataOut_1_3_fu_280 : 32'd1020537917);

assign dataOut_1_2_fu_3444_p3 = ((tmp_149_fu_3424_p1[0:0] === 1'b1) ? 32'd1034697887 : dataOut_1_fu_276);

assign dataOut_1_4_157_fu_3550_p3 = ((tmp_154_fu_3529_p1[0:0] === 1'b1) ? dataOut_0_4_reg_1337 : dataOut_0_2_fu_3542_p3);

assign dataOut_1_5_fu_3558_p3 = ((tmp_154_fu_3529_p1[0:0] === 1'b1) ? dataOut_0_2_fu_3542_p3 : dataOut_1_4_reg_1346);

assign dataOut_1_7_fu_3493_p3 = ((tmp_149_reg_4353[0:0] === 1'b1) ? dataOut_1_3_fu_280 : reg_1414);

assign dataOut_1_8_fu_3500_p3 = ((tmp_149_reg_4353[0:0] === 1'b1) ? reg_1414 : dataOut_1_fu_276);

assign dataOut_load_2_phi_fu_3533_p3 = ((tmp_154_fu_3529_p1[0:0] === 1'b1) ? dataOut_1_4_reg_1346 : dataOut_0_4_reg_1337);

assign exitcond10_fu_3046_p2 = ((k6_reg_1159 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond11_fu_3011_p2 = ((k7_reg_1148 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond12_fu_2960_p2 = ((j8_reg_1137 == 5'd17) ? 1'b1 : 1'b0);

assign exitcond13_fu_2926_p2 = ((i8_reg_1126 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond14_fu_2811_p2 = ((in3_reg_1115 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond15_fu_2785_p2 = ((j11_reg_1092 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond16_fu_2755_p2 = ((i11_reg_1069 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond17_fu_2725_p2 = ((n4_reg_1047 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond18_fu_2674_p2 = ((m4_reg_1035 == 5'd17) ? 1'b1 : 1'b0);

assign exitcond19_fu_2623_p2 = ((out3_reg_1023 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond1_fu_3462_p2 = ((j4_reg_1326 == 8'd192) ? 1'b1 : 1'b0);

assign exitcond20_fu_2592_p2 = ((n5_reg_1012 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond21_fu_2536_p2 = ((m5_reg_989 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond22_fu_2498_p2 = ((j6_reg_966 == 6'd61) ? 1'b1 : 1'b0);

assign exitcond23_fu_2451_p2 = ((i6_reg_955 == 6'd35) ? 1'b1 : 1'b0);

assign exitcond24_fu_2379_p2 = ((k4_reg_944 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond25_fu_2344_p2 = ((k5_reg_933 == 6'd62) ? 1'b1 : 1'b0);

assign exitcond26_fu_2297_p2 = ((j3_reg_922 == 6'd36) ? 1'b1 : 1'b0);

assign exitcond27_fu_2255_p2 = ((i3_reg_911 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond28_fu_2160_p2 = ((in2_reg_889 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond29_fu_2134_p2 = ((j7_reg_866 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond2_fu_3386_p2 = ((i5_reg_1305 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond30_fu_2104_p2 = ((i7_reg_843 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond31_fu_2074_p2 = ((n2_reg_821 == 6'd62) ? 1'b1 : 1'b0);

assign exitcond32_fu_2027_p2 = ((m9_reg_809 == 6'd36) ? 1'b1 : 1'b0);

assign exitcond33_fu_1921_p2 = ((out8_reg_798 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond34_fu_1890_p2 = ((n7_reg_787 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond35_fu_1842_p2 = ((m6_reg_764 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond36_fu_1804_p2 = ((j5_reg_741 == 8'd254) ? 1'b1 : 1'b0);

assign exitcond37_fu_1756_p2 = ((i4_reg_730 == 7'd74) ? 1'b1 : 1'b0);

assign exitcond38_fu_1744_p2 = ((k3_reg_696 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond39_fu_1693_p2 = ((k_reg_685 == 8'd255) ? 1'b1 : 1'b0);

assign exitcond3_fu_3349_p2 = ((k8_reg_1283 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond40_fu_1649_p2 = ((j2_reg_674 == 7'd75) ? 1'b1 : 1'b0);

assign exitcond41_fu_1637_p2 = ((i1_reg_651 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond42_fu_1438_p2 = ((out_reg_560 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond43_fu_1587_p2 = ((j1_reg_640 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond44_fu_1548_p2 = ((i2_reg_617 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond45_fu_1518_p2 = ((n_reg_595 == 8'd255) ? 1'b1 : 1'b0);

assign exitcond46_fu_1474_p2 = ((m_reg_583 == 7'd75) ? 1'b1 : 1'b0);

assign exitcond4_fu_3300_p2 = ((j9_reg_1261 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond5_fu_3270_p2 = ((i9_reg_1238 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond6_fu_3239_p2 = ((n6_reg_1227 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond7_fu_3179_p2 = ((m7_reg_1204 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond8_fu_3141_p2 = ((j10_reg_1181 == 4'd13) ? 1'b1 : 1'b0);

assign exitcond9_fu_3092_p2 = ((i10_reg_1170 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond_fu_3517_p2 = ((i12_reg_1355 == 2'd2) ? 1'b1 : 1'b0);

assign i11_cast_fu_2751_p1 = i11_reg_1069;

assign i2_cast_fu_1544_p1 = i2_reg_617;

assign i7_cast_fu_2100_p1 = i7_reg_843;

assign i_11_fu_3098_p2 = (i10_reg_1170 + 5'd1);

assign i_12_fu_2761_p2 = (i11_reg_1069 + 2'd1);

assign i_13_fu_3523_p2 = (i12_reg_1355 + 2'd1);

assign i_1_fu_2261_p2 = (i3_reg_911 + 3'd1);

assign i_2_fu_1762_p2 = (i4_reg_730 + 7'd1);

assign i_3_fu_1554_p2 = (i2_reg_617 + 2'd1);

assign i_4_fu_2457_p2 = (i6_reg_955 + 6'd1);

assign i_5_fu_2110_p2 = (i7_reg_843 + 2'd1);

assign i_6_fu_2932_p2 = (i8_reg_1126 + 4'd1);

assign i_7_fu_3276_p2 = (i9_reg_1238 + 4'd1);

assign i_8_fu_3392_p2 = (i5_reg_1305 + 2'd1);

assign i_fu_1643_p2 = (i1_reg_651 + 2'd1);

assign in_1_fu_2817_p2 = (in3_reg_1115 + 3'd1);

assign in_fu_2166_p2 = (in2_reg_889 + 2'd1);

assign j11_cast_fu_2781_p1 = j11_reg_1092;

assign j1_cast_fu_1583_p1 = j1_reg_640;

assign j7_cast_fu_2130_p1 = j7_reg_866;

assign j_11_fu_3147_p2 = (j10_reg_1181 + 4'd1);

assign j_12_fu_2791_p2 = (j11_reg_1092 + 2'd1);

assign j_1_fu_2303_p2 = (j3_reg_922 + 6'd1);

assign j_2_fu_1810_p2 = (j5_reg_741 + 8'd1);

assign j_3_fu_1593_p2 = (j1_reg_640 + 2'd1);

assign j_4_fu_2504_p2 = (j6_reg_966 + 6'd1);

assign j_5_fu_2140_p2 = (j7_reg_866 + 2'd1);

assign j_6_fu_2966_p2 = (j8_reg_1137 + 5'd1);

assign j_7_fu_3306_p2 = (j9_reg_1261 + 4'd1);

assign j_8_fu_3468_p2 = (j4_reg_1326 + 8'd1);

assign j_fu_1655_p2 = (j2_reg_674 + 7'd1);

assign k_1_fu_1750_p2 = (k3_reg_696 + 2'd1);

assign k_2_fu_1699_p2 = (k_reg_685 + 8'd1);

assign k_3_fu_2385_p2 = (k4_reg_944 + 3'd1);

assign k_4_fu_2350_p2 = (k5_reg_933 + 6'd1);

assign k_5_fu_3052_p2 = (k6_reg_1159 + 4'd1);

assign k_6_fu_3017_p2 = (k7_reg_1148 + 4'd1);

assign k_7_fu_3355_p2 = (k8_reg_1283 + 2'd1);

assign l_3_fu_3282_p2 = (l_reg_1249 + 8'd24);

assign m5_cast_fu_2532_p1 = m5_reg_989;

assign m6_cast_fu_1838_p1 = m6_reg_764;

assign m7_cast9_fu_3175_p1 = m7_reg_1204;

assign m_1_fu_1480_p2 = (m_reg_583 + 7'd1);

assign m_2_fu_2033_p2 = (m9_reg_809 + 6'd1);

assign m_3_fu_1848_p2 = (m6_reg_764 + 2'd1);

assign m_4_fu_2680_p2 = (m4_reg_1035 + 5'd1);

assign m_5_fu_2542_p2 = (m5_reg_989 + 2'd1);

assign m_6_fu_3185_p2 = (m7_reg_1204 + 2'd1);

assign merge_i_fu_2019_p3 = ((tmp_26_fu_2013_p2[0:0] === 1'b1) ? tmp_3_i_fu_2005_p3 : tmp_1_i_fu_1985_p3);

assign n5_cast_fu_2588_p1 = n5_reg_1012;

assign n6_cast8_fu_3235_p1 = n6_reg_1227;

assign n7_cast_fu_1886_p1 = n7_reg_787;

assign n_1_fu_1524_p2 = (n_reg_595 + 8'd1);

assign n_2_fu_2080_p2 = (n2_reg_821 + 6'd1);

assign n_3_fu_1896_p2 = (n7_reg_787 + 3'd1);

assign n_4_fu_2731_p2 = (n4_reg_1047 + 4'd1);

assign n_5_fu_2598_p2 = (n5_reg_1012 + 3'd1);

assign n_6_fu_3245_p2 = (n6_reg_1227 + 3'd1);

assign next_mul1_fu_1631_p2 = (phi_mul1_reg_662 + 8'd75);

assign next_mul2_fu_1732_p2 = (phi_mul3_reg_718 + 7'd37);

assign next_mul3_fu_1738_p2 = (phi_mul2_reg_707 + 8'd75);

assign next_mul4_fu_2212_p2 = (phi_mul4_reg_900 + 7'd37);

assign next_mul_fu_1432_p2 = (phi_mul_reg_571 + 8'd75);

assign out_1_fu_1444_p2 = (out_reg_560 + 2'd1);

assign out_2_fu_1927_p2 = (out8_reg_798 + 3'd1);

assign out_3_fu_2629_p2 = (out3_reg_1023 + 4'd1);

assign p_shl10_cast_fu_2287_p1 = tmp_39_fu_2279_p3;

assign p_shl11_cast_fu_2318_p3 = {{tmp_71_fu_2313_p2}, {6'd0}};

assign p_shl12_cast_fu_2334_p1 = tmp_72_fu_2326_p3;

assign p_shl13_cast_fu_2429_p1 = tmp_67_fu_2421_p3;

assign p_shl14_cast_fu_2441_p1 = tmp_68_fu_2433_p3;

assign p_shl15_cast_fu_2399_p1 = tmp_59_fu_2391_p3;

assign p_shl16_cast_fu_2411_p1 = tmp_63_fu_2403_p3;

assign p_shl17_cast_fu_2476_p3 = {{tmp_97_fu_2467_p2}, {4'd0}};

assign p_shl18_cast_fu_2562_p3 = {{tmp_128_fu_2557_p2}, {6'd0}};

assign p_shl19_cast_fu_2578_p1 = tmp_129_fu_2570_p3;

assign p_shl1_cast_fu_1683_p1 = tmp_12_fu_1675_p3;

assign p_shl20_cast_fu_2664_p1 = tmp_93_fu_2656_p3;

assign p_shl21_cast_fu_2699_p3 = {{tmp_116_fu_2695_p1}, {4'd0}};

assign p_shl22_cast_fu_2715_p1 = tmp_117_fu_2707_p3;

assign p_shl23_cast_fu_2902_p3 = {{tmp_168_fu_2893_p2}, {4'd0}};

assign p_shl24_cast_fu_2871_p1 = tmp_165_fu_2863_p3;

assign p_shl25_cast_fu_2883_p1 = tmp_166_fu_2875_p3;

assign p_shl26_cast_fu_2950_p1 = tmp_113_fu_2942_p3;

assign p_shl27_cast_fu_2985_p3 = {{tmp_124_fu_2981_p1}, {4'd0}};

assign p_shl28_cast_fu_3001_p1 = tmp_125_fu_2993_p3;

assign p_shl29_cast_fu_3070_p1 = tmp_120_fu_3062_p3;

assign p_shl2_cast_fu_1786_p1 = tmp_31_fu_1778_p3;

assign p_shl30_cast_fu_3121_p3 = {{tmp_141_fu_3117_p1}, {2'd0}};

assign p_shl31_cast_fu_3209_p3 = {{tmp_158_fu_3205_p1}, {4'd0}};

assign p_shl32_cast_fu_3225_p1 = tmp_159_fu_3217_p3;

assign p_shl33_cast_fu_3335_p3 = {{tmp_151_fu_3331_p1}, {2'd0}};

assign p_shl35_cast_fu_3414_p1 = tmp_147_fu_3406_p3;

assign p_shl3_cast_fu_1872_p3 = {{tmp_83_fu_1863_p2}, {8'd0}};

assign p_shl4_cast_fu_1953_p1 = tmp_16_fu_1945_p3;

assign p_shl5_cast_fu_1965_p1 = tmp_17_fu_1957_p3;

assign p_shl6_cast_fu_2048_p3 = {{tmp_46_fu_2043_p2}, {6'd0}};

assign p_shl7_cast_fu_2064_p1 = tmp_47_fu_2056_p3;

assign p_shl8_cast_fu_2235_p1 = tmp_136_fu_2227_p3;

assign p_shl9_cast_fu_2275_p1 = tmp_37_fu_2267_p3;

assign p_shl_cast_fu_1508_p1 = tmp_9_fu_1500_p3;

assign phi_mul38_cast_fu_1728_p1 = phi_mul2_reg_707;

assign tmp_102_cast_fu_3479_p1 = j4_reg_1326;

assign tmp_102_fu_3474_p1 = j4_reg_1326;

assign tmp_104_cast_fu_3361_p1 = k8_reg_1283;

assign tmp_104_fu_2484_p2 = (p_shl17_cast_fu_2476_p3 - tmp_161_cast_fu_2472_p1);

assign tmp_105_fu_3375_p1 = l_2_reg_1294;

assign tmp_106_fu_3380_p2 = (l_2_reg_1294 + 8'd1);

assign tmp_107_fu_3191_p2 = (m7_cast9_fu_3175_p1 + tmp_143_reg_4213);

assign tmp_108_cast_fu_3196_p1 = tmp_107_fu_3191_p2;

assign tmp_108_fu_2360_p2 = (tmp_77_reg_3926 + tmp_47_cast_fu_2356_p1);

assign tmp_109_cast_fu_2823_p1 = in3_reg_1115;

assign tmp_109_fu_1911_p2 = (tmp_86_reg_3768 + tmp_54_cast_fu_1907_p1);

assign tmp_10_fu_1796_p3 = {{i4_reg_730}, {1'd0}};

assign tmp_112_fu_3251_p2 = (n6_cast8_fu_3235_p1 + tmp_94_reg_4231);

assign tmp_113_cast_fu_3256_p1 = tmp_112_fu_3251_p2;

assign tmp_113_fu_2942_p3 = {{i8_reg_1126}, {4'd0}};

assign tmp_114_fu_2954_p2 = (tmp_34_cast_fu_2938_p1 + p_shl26_cast_fu_2950_p1);

assign tmp_115_fu_2690_p2 = (tmp_96_reg_4042 + tmp_46_cast_fu_2686_p1);

assign tmp_116_cast_fu_1671_p1 = tmp_2_fu_1665_p2;

assign tmp_116_fu_2695_p1 = tmp_115_fu_2690_p2[7:0];

assign tmp_117_fu_2707_p3 = {{tmp_115_fu_2690_p2}, {1'd0}};

assign tmp_118_fu_2719_p2 = (p_shl21_cast_fu_2699_p3 - p_shl22_cast_fu_2715_p1);

assign tmp_119_cast_fu_1539_p1 = tmp_11_fu_1534_p2;

assign tmp_119_fu_2514_p2 = (tmp_59_cast_fu_2510_p1 + tmp_104_reg_3970);

assign tmp_11_fu_1534_p2 = (tmp_1_reg_3598 + tmp_12_cast_fu_1530_p1);

assign tmp_120_fu_3062_p3 = {{k6_reg_1159}, {4'd0}};

assign tmp_121_cast_fu_1941_p1 = tmp_15_fu_1933_p3;

assign tmp_121_fu_3074_p2 = (tmp_42_cast_fu_3058_p1 + p_shl29_cast_fu_3070_p1);

assign tmp_122_fu_3080_p3 = {{k6_reg_1159}, {3'd0}};

assign tmp_123_fu_2976_p2 = (tmp_114_reg_4151 + tmp_58_cast_fu_2972_p1);

assign tmp_124_fu_2981_p1 = tmp_123_fu_2976_p2[7:0];

assign tmp_125_cast_fu_1774_p1 = tmp_27_fu_1768_p2;

assign tmp_125_fu_2993_p3 = {{tmp_123_fu_2976_p2}, {1'd0}};

assign tmp_126_fu_3005_p2 = (p_shl27_cast_fu_2985_p3 - p_shl28_cast_fu_3001_p1);

assign tmp_127_fu_2741_p2 = (tmp_118_reg_4061 + tmp_69_cast_fu_2737_p1);

assign tmp_128_cast_fu_1714_p1 = tmp_34_fu_1709_p2;

assign tmp_128_fu_2557_p2 = (tmp_71_cast_fu_2553_p1 + tmp_64_reg_3952);

assign tmp_129_fu_2570_p3 = {{tmp_128_fu_2557_p2}, {1'd0}};

assign tmp_12_cast_fu_1530_p1 = n_reg_595;

assign tmp_12_fu_1675_p3 = {{tmp_2_fu_1665_p2}, {8'd0}};

assign tmp_130_fu_2582_p2 = (p_shl18_cast_fu_2562_p3 - p_shl19_cast_fu_2578_p1);

assign tmp_131_cast_fu_1575_p3 = {{tmp_35_fu_1570_p2}, {1'd0}};

assign tmp_131_fu_2176_p2 = (tmp_72_cast_fu_2172_p1 + tmp_121_cast_reg_3794);

assign tmp_132_fu_2181_p3 = {{tmp_131_fu_2176_p2}, {1'd0}};

assign tmp_133_fu_2189_p2 = (tmp_52_reg_3849 + tmp_132_fu_2181_p3);

assign tmp_134_fu_2202_p2 = (tmp_64_cast_reg_3867 + tmp_191_cast_fu_2194_p3);

assign tmp_135_fu_2218_p2 = (tmp_51_cast_reg_3844 + phi_mul4_reg_900);

assign tmp_136_fu_2227_p3 = {{tmp_135_fu_2218_p2}, {6'd0}};

assign tmp_137_fu_2239_p2 = (p_shl8_cast_fu_2235_p1 - tmp_194_cast_fu_2223_p1);

assign tmp_138_fu_2245_p2 = (tmp_63_cast_reg_3862 + tmp_137_fu_2239_p2);

assign tmp_139_cast_fu_1825_p1 = tmp_51_fu_1820_p2;

assign tmp_139_fu_3288_p3 = {{i9_reg_1238}, {3'd0}};

assign tmp_140_fu_3108_p2 = (tmp_68_cast_fu_3104_p1 + tmp_176_cast_reg_4195);

assign tmp_141_fu_3117_p1 = tmp_140_fu_3108_p2[6:0];

assign tmp_142_cast_fu_1626_p1 = tmp_58_fu_1621_p2;

assign tmp_142_fu_3129_p2 = (p_shl30_cast_fu_3121_p3 - tmp_200_cast_fu_3113_p1);

assign tmp_143_fu_3135_p2 = i10_reg_1170 << 5'd1;

assign tmp_144_fu_3027_p2 = (tmp_126_reg_4164 + tmp_80_cast_fu_3023_p1);

assign tmp_145_fu_2613_p2 = (tmp_130_reg_4006 + tmp_86_cast_fu_2609_p1);

assign tmp_146_fu_3398_p3 = {{i5_reg_1305}, {8'd0}};

assign tmp_147_fu_3406_p3 = {{i5_reg_1305}, {6'd0}};

assign tmp_148_fu_3418_p2 = (tmp_146_fu_3398_p3 - p_shl35_cast_fu_3414_p1);

assign tmp_149_fu_3424_p1 = i5_reg_1305[0:0];

assign tmp_150_fu_3322_p2 = (tmp_92_cast_fu_3318_p1 + tmp_199_cast_reg_4275);

assign tmp_151_fu_3331_p1 = tmp_150_fu_3322_p2[6:0];

assign tmp_152_fu_3343_p2 = (p_shl33_cast_fu_3335_p3 - tmp_209_cast_fu_3327_p1);

assign tmp_153_cast_fu_2095_p1 = tmp_80_fu_2090_p2;

assign tmp_153_fu_3157_p2 = (tmp_93_cast_fu_3153_p1 + tmp_142_reg_4208);

assign tmp_154_cast_fu_1868_p1 = tmp_83_fu_1863_p2;

assign tmp_154_fu_3529_p1 = i12_reg_1355[0:0];

assign tmp_155_fu_3483_p2 = (tmp_148_reg_4348 + tmp_102_cast_fu_3479_p1);

assign tmp_156_fu_3365_p2 = (tmp_152_reg_4307 + tmp_104_cast_fu_3361_p1);

assign tmp_157_fu_3200_p2 = (tmp_121_reg_4190 + tmp_108_cast_fu_3196_p1);

assign tmp_158_cast_fu_2652_p1 = tmp_92_fu_2644_p3;

assign tmp_158_fu_3205_p1 = tmp_157_fu_3200_p2[7:0];

assign tmp_159_fu_3217_p3 = {{tmp_157_fu_3200_p2}, {1'd0}};

assign tmp_15_fu_1933_p3 = {{out8_reg_798}, {1'd0}};

assign tmp_160_fu_3229_p2 = (p_shl31_cast_fu_3209_p3 - p_shl32_cast_fu_3225_p1);

assign tmp_161_cast_fu_2472_p1 = tmp_97_fu_2467_p2;

assign tmp_161_fu_2827_p2 = (tmp_158_cast_reg_4037 + tmp_109_cast_fu_2823_p1);

assign tmp_162_fu_2832_p3 = {{tmp_161_fu_2827_p2}, {1'd0}};

assign tmp_163_fu_2840_p2 = (tmp_162_fu_2832_p3 + tmp_84_reg_4092);

assign tmp_164_cast_fu_2365_p1 = tmp_108_fu_2360_p2;

assign tmp_164_fu_2853_p2 = (tmp_224_cast_fu_2845_p3 + tmp_97_cast_reg_4110);

assign tmp_165_cast_fu_1916_p1 = tmp_109_fu_1911_p2;

assign tmp_165_fu_2863_p3 = {{in3_reg_1115}, {4'd0}};

assign tmp_166_fu_2875_p3 = {{in3_reg_1115}, {1'd0}};

assign tmp_167_fu_2887_p2 = (p_shl25_cast_fu_2883_p1 + p_shl24_cast_fu_2871_p1);

assign tmp_168_fu_2893_p2 = (tmp_167_fu_2887_p2 + tmp_83_cast_reg_4087);

assign tmp_169_fu_2910_p2 = (p_shl23_cast_fu_2902_p3 - tmp_229_cast_fu_2898_p1);

assign tmp_16_cast_fu_2039_p1 = m9_reg_809;

assign tmp_16_fu_1945_p3 = {{out8_reg_798}, {5'd0}};

assign tmp_170_fu_2916_p2 = (tmp_169_fu_2910_p2 + tmp_96_cast_reg_4105);

assign tmp_171_fu_3260_p2 = (tmp_160_reg_4244 + tmp_113_cast_fu_3256_p1);

assign tmp_172_cast_fu_2519_p1 = tmp_119_fu_2514_p2;

assign tmp_176_cast_fu_3088_p1 = tmp_122_fu_3080_p3;

assign tmp_17_cast_fu_1705_p1 = k_reg_685;

assign tmp_17_fu_1957_p3 = {{out8_reg_798}, {2'd0}};

assign tmp_181_cast_fu_2746_p1 = tmp_127_fu_2741_p2;

assign tmp_191_cast_fu_2194_p3 = {{tmp_133_fu_2189_p2}, {1'd0}};

assign tmp_192_cast_fu_2207_p1 = tmp_134_fu_2202_p2;

assign tmp_194_cast_fu_2223_p1 = tmp_135_fu_2218_p2;

assign tmp_197_cast_fu_2250_p1 = tmp_138_fu_2245_p2;

assign tmp_199_cast_fu_3296_p1 = tmp_139_fu_3288_p3;

assign tmp_1_fu_1512_p2 = (p_shl_cast_fu_1508_p1 - tmp_31_cast_fu_1496_p1);

assign tmp_1_i_fu_1985_p3 = ((tmp_i1_fu_1979_p2[0:0] === 1'b1) ? 32'd3199317783 : 32'd3200455279);

assign tmp_200_cast_fu_3113_p1 = tmp_140_fu_3108_p2;

assign tmp_204_cast_fu_3032_p1 = tmp_144_fu_3027_p2;

assign tmp_205_cast_fu_2618_p1 = tmp_145_fu_2613_p2;

assign tmp_209_cast_fu_3327_p1 = tmp_150_fu_3322_p2;

assign tmp_20_cast_fu_2640_p1 = out3_reg_1023;

assign tmp_20_fu_2635_p1 = out3_reg_1023;

assign tmp_212_cast_fu_3162_p1 = tmp_153_fu_3157_p2;

assign tmp_213_cast_fu_3488_p1 = $signed(tmp_155_fu_3483_p2);

assign tmp_214_cast_fu_3370_p1 = tmp_156_fu_3365_p2;

assign tmp_21_fu_1560_p2 = (m_reg_583 + i2_cast_fu_1544_p1);

assign tmp_224_cast_fu_2845_p3 = {{tmp_163_fu_2840_p2}, {1'd0}};

assign tmp_225_cast_fu_2858_p1 = tmp_164_fu_2853_p2;

assign tmp_229_cast_fu_2898_p1 = tmp_168_fu_2893_p2;

assign tmp_22_fu_1969_p2 = (p_shl4_cast_fu_1953_p1 + p_shl5_cast_fu_1965_p1);

assign tmp_232_cast_fu_2921_p1 = tmp_170_fu_2916_p2;

assign tmp_233_cast_fu_3265_p1 = tmp_171_fu_3260_p2;

assign tmp_23_cast_fu_1566_p1 = i2_reg_617;

assign tmp_23_fu_1975_p1 = out8_reg_798[1:0];

assign tmp_24_fu_1719_p3 = ((grp_fu_1393_p2[0:0] === 1'b1) ? DataOutC1_q0 : 32'd0);

assign tmp_26_cast_fu_2309_p1 = j3_reg_922;

assign tmp_26_fu_2013_p2 = (tmp_4_i_fu_1999_p2 | tmp_2_i_fu_1993_p2);

assign tmp_27_cast_fu_1816_p1 = j5_reg_741;

assign tmp_27_fu_1768_p2 = (phi_mul3_reg_718 + i4_reg_730);

assign tmp_28_fu_1830_p3 = {{j5_reg_741}, {2'd0}};

assign tmp_2_cast_fu_1486_p1 = m_reg_583;

assign tmp_2_fu_1665_p2 = (tmp_4_cast_fu_1661_p1 + phi_mul1_reg_662);

assign tmp_2_i_fu_1993_p2 = ((tmp_23_fu_1975_p1 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_30_fu_1599_p2 = (j1_cast_fu_1583_p1 + n_reg_595);

assign tmp_31_cast_fu_1496_p1 = tmp_s_fu_1490_p2;

assign tmp_31_fu_1778_p3 = {{tmp_27_fu_1768_p2}, {6'd0}};

assign tmp_32_cast_fu_1617_p1 = j1_reg_640;

assign tmp_32_fu_1790_p2 = (p_shl2_cast_fu_1786_p1 - tmp_125_cast_fu_1774_p1);

assign tmp_34_cast_fu_2938_p1 = i8_reg_1126;

assign tmp_34_fu_1709_p2 = (tmp_4_reg_3683 + tmp_17_cast_fu_1705_p1);

assign tmp_35_cast_fu_2463_p1 = i6_reg_955;

assign tmp_35_fu_1570_p2 = (tmp_23_cast_fu_1566_p1 + tmp_8_cast_reg_3579);

assign tmp_36_fu_2490_p3 = {{i6_reg_955}, {1'd0}};

assign tmp_37_cast_fu_2086_p1 = n2_reg_821;

assign tmp_37_fu_2267_p3 = {{i3_reg_911}, {5'd0}};

assign tmp_38_fu_1854_p2 = (m6_cast_fu_1838_p1 + tmp_10_reg_3737);

assign tmp_39_cast_fu_1859_p1 = tmp_38_fu_1854_p2;

assign tmp_39_fu_2279_p3 = {{i3_reg_911}, {2'd0}};

assign tmp_3_fu_1450_p3 = {{out_reg_560}, {1'd0}};

assign tmp_3_i_fu_2005_p3 = ((tmp_4_i_fu_1999_p2[0:0] === 1'b1) ? 32'd3164156094 : 32'd3189167568);

assign tmp_42_cast_fu_3058_p1 = k6_reg_1159;

assign tmp_42_fu_2291_p2 = (p_shl10_cast_fu_2287_p1 + p_shl9_cast_fu_2275_p1);

assign tmp_46_cast_fu_2686_p1 = m4_reg_1035;

assign tmp_46_fu_2043_p2 = (tmp_16_cast_fu_2039_p1 + tmp_22_reg_3799);

assign tmp_47_cast_fu_2356_p1 = k5_reg_933;

assign tmp_47_fu_2056_p3 = {{tmp_46_fu_2043_p2}, {1'd0}};

assign tmp_49_fu_2068_p2 = (p_shl6_cast_fu_2048_p3 - p_shl7_cast_fu_2064_p1);

assign tmp_4_cast_fu_1661_p1 = j2_reg_674;

assign tmp_4_fu_1687_p2 = (p_shl1_cast_fu_1683_p1 - tmp_116_cast_fu_1671_p1);

assign tmp_4_i_fu_1999_p2 = ((tmp_23_fu_1975_p1 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_50_fu_2116_p2 = (i7_cast_fu_2100_p1 + m9_reg_809);

assign tmp_51_cast_fu_2122_p1 = tmp_50_fu_2116_p2;

assign tmp_51_fu_1820_p2 = (tmp_27_cast_fu_1816_p1 + tmp_32_reg_3732);

assign tmp_52_fu_2126_p1 = i7_reg_843;

assign tmp_53_fu_1902_p2 = (n7_cast_fu_1886_p1 + tmp_28_reg_3755);

assign tmp_54_cast_fu_1907_p1 = tmp_53_fu_1902_p2;

assign tmp_54_fu_1605_p3 = {{tmp_21_reg_3624}, {tmp_30_fu_1599_p2}};

assign tmp_55_fu_1612_p1 = tmp_54_fu_1605_p3;

assign tmp_56_fu_2370_p3 = ((grp_fu_1393_p2[0:0] === 1'b1) ? DataOutC2_q0 : 32'd0);

assign tmp_58_cast_fu_2972_p1 = j8_reg_1137;

assign tmp_58_fu_1621_p2 = (tmp_131_cast_reg_3629 + tmp_32_cast_fu_1617_p1);

assign tmp_59_cast_fu_2510_p1 = j6_reg_966;

assign tmp_59_fu_2391_p3 = {{k4_reg_944}, {5'd0}};

assign tmp_60_fu_2524_p3 = {{j6_reg_966}, {2'd0}};

assign tmp_62_fu_2146_p2 = (j7_cast_fu_2130_p1 + n2_reg_821);

assign tmp_63_cast_fu_2152_p1 = tmp_62_fu_2146_p2;

assign tmp_63_fu_2403_p3 = {{k4_reg_944}, {2'd0}};

assign tmp_64_cast_fu_2156_p1 = j7_reg_866;

assign tmp_64_fu_2415_p2 = (p_shl16_cast_fu_2411_p1 + p_shl15_cast_fu_2399_p1);

assign tmp_67_fu_2421_p3 = {{k4_reg_944}, {4'd0}};

assign tmp_68_cast_fu_3104_p1 = i10_reg_1170;

assign tmp_68_fu_2433_p3 = {{k4_reg_944}, {1'd0}};

assign tmp_69_cast_fu_2737_p1 = n4_reg_1047;

assign tmp_69_fu_2445_p2 = (p_shl14_cast_fu_2441_p1 + p_shl13_cast_fu_2429_p1);

assign tmp_70_fu_2548_p2 = (tmp_36_reg_3975 + m5_cast_fu_2532_p1);

assign tmp_71_cast_fu_2553_p1 = tmp_70_fu_2548_p2;

assign tmp_71_fu_2313_p2 = (tmp_26_cast_fu_2309_p1 + tmp_42_reg_3913);

assign tmp_72_cast_fu_2172_p1 = in2_reg_889;

assign tmp_72_fu_2326_p3 = {{tmp_71_fu_2313_p2}, {1'd0}};

assign tmp_77_fu_2338_p2 = (p_shl11_cast_fu_2318_p3 - p_shl12_cast_fu_2334_p1);

assign tmp_80_cast_fu_3023_p1 = k7_reg_1148;

assign tmp_80_fu_2090_p2 = (tmp_49_reg_3818 + tmp_37_cast_fu_2086_p1);

assign tmp_82_fu_2767_p2 = (i11_cast_fu_2751_p1 + m4_reg_1035);

assign tmp_83_cast_fu_2773_p1 = tmp_82_fu_2767_p2;

assign tmp_83_fu_1863_p2 = (phi_mul38_cast_reg_3701 + tmp_39_cast_fu_1859_p1);

assign tmp_84_fu_2777_p1 = i11_reg_1069;

assign tmp_85_fu_2604_p2 = (n5_cast_fu_2588_p1 + tmp_60_reg_3993);

assign tmp_86_cast_fu_2609_p1 = tmp_85_fu_2604_p2;

assign tmp_86_fu_1880_p2 = (p_shl3_cast_fu_1872_p3 - tmp_154_cast_fu_1868_p1);

assign tmp_87_fu_3037_p3 = ((grp_fu_1393_p2[0:0] === 1'b1) ? DataOutC3_q0 : 32'd0);

assign tmp_8_cast_fu_1458_p1 = tmp_3_fu_1450_p3;

assign tmp_91_fu_3312_p2 = (8'd3 + l_1_reg_1272);

assign tmp_92_cast_fu_3318_p1 = j9_reg_1261;

assign tmp_92_fu_2644_p3 = {{out3_reg_1023}, {2'd0}};

assign tmp_93_cast_fu_3153_p1 = j10_reg_1181;

assign tmp_93_fu_2656_p3 = {{out3_reg_1023}, {4'd0}};

assign tmp_94_fu_3167_p3 = {{j10_reg_1181}, {2'd0}};

assign tmp_95_fu_2797_p2 = (j11_cast_fu_2781_p1 + n4_reg_1047);

assign tmp_96_cast_fu_2803_p1 = tmp_95_fu_2797_p2;

assign tmp_96_fu_2668_p2 = (tmp_20_cast_fu_2640_p1 + p_shl20_cast_fu_2664_p1);

assign tmp_97_cast_fu_2807_p1 = j11_reg_1092;

assign tmp_97_fu_2467_p2 = (tmp_35_cast_fu_2463_p1 + tmp_69_reg_3957);

assign tmp_9_fu_1500_p3 = {{tmp_s_fu_1490_p2}, {8'd0}};

assign tmp_fu_1462_p1 = out_reg_560[0:0];

assign tmp_i1_fu_1979_p2 = ((tmp_23_fu_1975_p1 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1490_p2 = (tmp_2_cast_fu_1486_p1 + phi_mul_reg_571);

always @ (posedge ap_clk) begin
    tmp_8_cast_reg_3579[0] <= 1'b0;
    tmp_8_cast_reg_3579[3] <= 1'b0;
    C1B_load_phi_reg_3584[5] <= 1'b0;
    C1B_load_phi_reg_3584[7:7] <= 1'b1;
    C1B_load_phi_reg_3584[11:11] <= 1'b0;
    C1B_load_phi_reg_3584[13:13] <= 1'b1;
    C1B_load_phi_reg_3584[17:15] <= 3'b000;
    C1B_load_phi_reg_3584[20:20] <= 1'b1;
    C1B_load_phi_reg_3584[22:22] <= 1'b0;
    C1B_load_phi_reg_3584[24:24] <= 1'b0;
    C1B_load_phi_reg_3584[31:26] <= 6'b001111;
    tmp_131_cast_reg_3629[0] <= 1'b0;
    phi_mul38_cast_reg_3701[8] <= 1'b0;
    tmp_10_reg_3737[0] <= 1'b0;
    tmp_28_reg_3755[1:0] <= 2'b00;
    tmp_121_cast_reg_3794[0] <= 1'b0;
    tmp_121_cast_reg_3794[4] <= 1'b0;
    tmp_22_reg_3799[1:0] <= 2'b00;
    merge_i_reg_3804[12:11] <= 2'b10;
    merge_i_reg_3804[24:24] <= 1'b0;
    merge_i_reg_3804[31:26] <= 6'b101111;
    tmp_49_reg_3818[0] <= 1'b0;
    tmp_51_cast_reg_3844[6] <= 1'b0;
    tmp_52_reg_3849[5:2] <= 4'b0000;
    tmp_63_cast_reg_3862[13:6] <= 8'b00000000;
    tmp_64_cast_reg_3867[6:2] <= 5'b00000;
    tmp_42_reg_3913[1:0] <= 2'b00;
    tmp_77_reg_3926[0] <= 1'b0;
    tmp_64_reg_3952[1:0] <= 2'b00;
    tmp_69_reg_3957[0] <= 1'b0;
    tmp_36_reg_3975[0] <= 1'b0;
    tmp_60_reg_3993[1:0] <= 2'b00;
    tmp_130_reg_4006[0] <= 1'b0;
    tmp_158_cast_reg_4037[1:0] <= 2'b00;
    tmp_158_cast_reg_4037[6] <= 1'b0;
    tmp_118_reg_4061[0] <= 1'b0;
    tmp_83_cast_reg_4087[7:5] <= 3'b000;
    tmp_84_reg_4092[7:2] <= 6'b000000;
    tmp_96_cast_reg_4105[11:4] <= 8'b00000000;
    tmp_97_cast_reg_4110[8:2] <= 7'b0000000;
    tmp_126_reg_4164[0] <= 1'b0;
    tmp_176_cast_reg_4195[2:0] <= 3'b000;
    tmp_176_cast_reg_4195[7] <= 1'b0;
    tmp_143_reg_4213[0] <= 1'b0;
    tmp_94_reg_4231[1:0] <= 2'b00;
    tmp_160_reg_4244[0] <= 1'b0;
    tmp_199_cast_reg_4275[2:0] <= 3'b000;
    tmp_199_cast_reg_4275[7] <= 1'b0;
    tmp_148_reg_4348[5:0] <= 6'b000000;
end

endmodule //LoopOracle
