
NRF_RX.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000194  00800100  000026a4  00002738  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000026a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003a  00800294  00800294  000028cc  2**0
                  ALLOC
  3 .stab         00002f7c  00000000  00000000  000028cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000015e9  00000000  00000000  00005848  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000005c  00000000  00000000  00006e31  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00006e90  2**2
                  CONTENTS, READONLY
  7 .debug_info   00000780  00000000  00000000  00006ecc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000718  00000000  00000000  0000764c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000001a  00000000  00000000  00007d64  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000027d  00000000  00000000  00007d7e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 db 02 	jmp	0x5b6	; 0x5b6 <__vector_1>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 ea       	ldi	r30, 0xA4	; 164
      a0:	f6 e2       	ldi	r31, 0x26	; 38
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 39       	cpi	r26, 0x94	; 148
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	22 e0       	ldi	r18, 0x02	; 2
      b4:	a4 e9       	ldi	r26, 0x94	; 148
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ae 3c       	cpi	r26, 0xCE	; 206
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 64 01 	call	0x2c8	; 0x2c8 <main>
      c6:	0c 94 50 13 	jmp	0x26a0	; 0x26a0 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <uart_init>:

static FILE mystdout = FDEV_SETUP_STREAM(uart_putchar, NULL, _FDEV_SETUP_WRITE);
static FILE mystdin = FDEV_SETUP_STREAM(NULL, uart_getchar, _FDEV_SETUP_READ);

void uart_init(void)
{
      ce:	cf 93       	push	r28
      d0:	df 93       	push	r29
      d2:	cd b7       	in	r28, 0x3d	; 61
      d4:	de b7       	in	r29, 0x3e	; 62
    UBRR0H = MYUBRR >> 8;
      d6:	80 e9       	ldi	r24, 0x90	; 144
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	fc 01       	movw	r30, r24
      dc:	10 82       	st	Z, r1
    UBRR0L = MYUBRR;
      de:	89 e2       	ldi	r24, 0x29	; 41
      e0:	90 e0       	ldi	r25, 0x00	; 0
      e2:	23 e0       	ldi	r18, 0x03	; 3
      e4:	fc 01       	movw	r30, r24
      e6:	20 83       	st	Z, r18
    UCSR0B = (1<<RXEN0)|(1<<TXEN0);
      e8:	8a e2       	ldi	r24, 0x2A	; 42
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	28 e1       	ldi	r18, 0x18	; 24
      ee:	fc 01       	movw	r30, r24
      f0:	20 83       	st	Z, r18

    stdout = &mystdout;
      f2:	80 e0       	ldi	r24, 0x00	; 0
      f4:	91 e0       	ldi	r25, 0x01	; 1
      f6:	90 93 cb 02 	sts	0x02CB, r25	; 0x8002cb <__iob+0x3>
      fa:	80 93 ca 02 	sts	0x02CA, r24	; 0x8002ca <__iob+0x2>
    stdin  = &mystdin;
      fe:	8e e0       	ldi	r24, 0x0E	; 14
     100:	91 e0       	ldi	r25, 0x01	; 1
     102:	90 93 c9 02 	sts	0x02C9, r25	; 0x8002c9 <__iob+0x1>
     106:	80 93 c8 02 	sts	0x02C8, r24	; 0x8002c8 <__iob>
}
     10a:	00 00       	nop
     10c:	df 91       	pop	r29
     10e:	cf 91       	pop	r28
     110:	08 95       	ret

00000112 <uart_putchar>:

// Redirect stdout to UART
int uart_putchar(char c, FILE *stream) {
     112:	cf 93       	push	r28
     114:	df 93       	push	r29
     116:	00 d0       	rcall	.+0      	; 0x118 <uart_putchar+0x6>
     118:	1f 92       	push	r1
     11a:	cd b7       	in	r28, 0x3d	; 61
     11c:	de b7       	in	r29, 0x3e	; 62
     11e:	89 83       	std	Y+1, r24	; 0x01
     120:	7b 83       	std	Y+3, r23	; 0x03
     122:	6a 83       	std	Y+2, r22	; 0x02
	if (c == '\n') {
     124:	89 81       	ldd	r24, Y+1	; 0x01
     126:	8a 30       	cpi	r24, 0x0A	; 10
     128:	31 f4       	brne	.+12     	; 0x136 <uart_putchar+0x24>
		uart_putchar('\r', stream);
     12a:	8a 81       	ldd	r24, Y+2	; 0x02
     12c:	9b 81       	ldd	r25, Y+3	; 0x03
     12e:	bc 01       	movw	r22, r24
     130:	8d e0       	ldi	r24, 0x0D	; 13
     132:	0e 94 89 00 	call	0x112	; 0x112 <uart_putchar>
	}
	loop_until_bit_is_set(UCSR0A, UDRE0);
     136:	8b e2       	ldi	r24, 0x2B	; 43
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	fc 01       	movw	r30, r24
     13c:	80 81       	ld	r24, Z
     13e:	88 2f       	mov	r24, r24
     140:	90 e0       	ldi	r25, 0x00	; 0
     142:	80 72       	andi	r24, 0x20	; 32
     144:	99 27       	eor	r25, r25
     146:	89 2b       	or	r24, r25
     148:	b1 f3       	breq	.-20     	; 0x136 <uart_putchar+0x24>
	UDR0 = c;
     14a:	8c e2       	ldi	r24, 0x2C	; 44
     14c:	90 e0       	ldi	r25, 0x00	; 0
     14e:	29 81       	ldd	r18, Y+1	; 0x01
     150:	fc 01       	movw	r30, r24
     152:	20 83       	st	Z, r18
	return 0;
     154:	80 e0       	ldi	r24, 0x00	; 0
     156:	90 e0       	ldi	r25, 0x00	; 0
}
     158:	0f 90       	pop	r0
     15a:	0f 90       	pop	r0
     15c:	0f 90       	pop	r0
     15e:	df 91       	pop	r29
     160:	cf 91       	pop	r28
     162:	08 95       	ret

00000164 <uart_getchar>:

// Redirect stdin to UART
int uart_getchar(FILE *stream) {
     164:	cf 93       	push	r28
     166:	df 93       	push	r29
     168:	00 d0       	rcall	.+0      	; 0x16a <uart_getchar+0x6>
     16a:	cd b7       	in	r28, 0x3d	; 61
     16c:	de b7       	in	r29, 0x3e	; 62
     16e:	9a 83       	std	Y+2, r25	; 0x02
     170:	89 83       	std	Y+1, r24	; 0x01
	loop_until_bit_is_set(UCSR0A, RXC0);
     172:	8b e2       	ldi	r24, 0x2B	; 43
     174:	90 e0       	ldi	r25, 0x00	; 0
     176:	fc 01       	movw	r30, r24
     178:	80 81       	ld	r24, Z
     17a:	88 23       	and	r24, r24
     17c:	d4 f7       	brge	.-12     	; 0x172 <uart_getchar+0xe>
	return UDR0;
     17e:	8c e2       	ldi	r24, 0x2C	; 44
     180:	90 e0       	ldi	r25, 0x00	; 0
     182:	fc 01       	movw	r30, r24
     184:	80 81       	ld	r24, Z
     186:	88 2f       	mov	r24, r24
     188:	90 e0       	ldi	r25, 0x00	; 0
}
     18a:	0f 90       	pop	r0
     18c:	0f 90       	pop	r0
     18e:	df 91       	pop	r29
     190:	cf 91       	pop	r28
     192:	08 95       	ret

00000194 <PWM_vInit>:
#define BIT_LED_O          6

// Define frequency
#define PWM_MAX_DUTY_CYCLE 0x3FF

void PWM_vInit(void) {
     194:	cf 93       	push	r28
     196:	df 93       	push	r29
     198:	cd b7       	in	r28, 0x3d	; 61
     19a:	de b7       	in	r29, 0x3e	; 62
	 Start Timer 1 with clock prescaler CLK/8 and phase correct
	 10-bit PWM mode. Output on PB6 (OC1B). Resolution is 1.09 us.
	 Frequency is 450 Hz.
	 */

	TCCR3A = (0 << COM3A1) | (0 << COM3A0) | (1 << COM3B1) | (0 << COM3B0)
     19c:	8b e8       	ldi	r24, 0x8B	; 139
     19e:	90 e0       	ldi	r25, 0x00	; 0
     1a0:	23 e2       	ldi	r18, 0x23	; 35
     1a2:	fc 01       	movw	r30, r24
     1a4:	20 83       	st	Z, r18
				| (0 << COM3C1) | (0 << COM3C0) | (1 << WGM31) | (1 << WGM30);

	TCCR3B = (0 << ICNC3) | (0 << ICES3) | (0 << WGM33) | (0 << WGM32)
     1a6:	8a e8       	ldi	r24, 0x8A	; 138
     1a8:	90 e0       	ldi	r25, 0x00	; 0
     1aa:	22 e0       	ldi	r18, 0x02	; 2
     1ac:	fc 01       	movw	r30, r24
     1ae:	20 83       	st	Z, r18
				| (0 << CS32) | (1 << CS31) | (0 << CS30);

	// Reset counter
	TCNT3 = 0;//
     1b0:	88 e8       	ldi	r24, 0x88	; 136
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	fc 01       	movw	r30, r24
     1b6:	11 82       	std	Z+1, r1	; 0x01
     1b8:	10 82       	st	Z, r1


	// Set duty cycle to 0%

	OCR3B = 0;
     1ba:	84 e8       	ldi	r24, 0x84	; 132
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	fc 01       	movw	r30, r24
     1c0:	11 82       	std	Z+1, r1	; 0x01
     1c2:	10 82       	st	Z, r1

}
     1c4:	00 00       	nop
     1c6:	df 91       	pop	r29
     1c8:	cf 91       	pop	r28
     1ca:	08 95       	ret

000001cc <PWM_vSetDutyCycle>:

void PWM_vSetDutyCycle(uint16_t u16DutyCycle) {
     1cc:	cf 93       	push	r28
     1ce:	df 93       	push	r29
     1d0:	00 d0       	rcall	.+0      	; 0x1d2 <PWM_vSetDutyCycle+0x6>
     1d2:	cd b7       	in	r28, 0x3d	; 61
     1d4:	de b7       	in	r29, 0x3e	; 62
     1d6:	9a 83       	std	Y+2, r25	; 0x02
     1d8:	89 83       	std	Y+1, r24	; 0x01
	// Clip parameter to maximum value
	if (u16DutyCycle > PWM_MAX_DUTY_CYCLE) {
     1da:	89 81       	ldd	r24, Y+1	; 0x01
     1dc:	9a 81       	ldd	r25, Y+2	; 0x02
     1de:	81 15       	cp	r24, r1
     1e0:	94 40       	sbci	r25, 0x04	; 4
     1e2:	20 f0       	brcs	.+8      	; 0x1ec <PWM_vSetDutyCycle+0x20>
		u16DutyCycle = PWM_MAX_DUTY_CYCLE;
     1e4:	8f ef       	ldi	r24, 0xFF	; 255
     1e6:	93 e0       	ldi	r25, 0x03	; 3
     1e8:	9a 83       	std	Y+2, r25	; 0x02
     1ea:	89 83       	std	Y+1, r24	; 0x01
	}
	OCR3B = u16DutyCycle;
     1ec:	84 e8       	ldi	r24, 0x84	; 132
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	29 81       	ldd	r18, Y+1	; 0x01
     1f2:	3a 81       	ldd	r19, Y+2	; 0x02
     1f4:	fc 01       	movw	r30, r24
     1f6:	31 83       	std	Z+1, r19	; 0x01
     1f8:	20 83       	st	Z, r18
}
     1fa:	00 00       	nop
     1fc:	0f 90       	pop	r0
     1fe:	0f 90       	pop	r0
     200:	df 91       	pop	r29
     202:	cf 91       	pop	r28
     204:	08 95       	ret

00000206 <thuan>:

void thuan(){
     206:	cf 93       	push	r28
     208:	df 93       	push	r29
     20a:	cd b7       	in	r28, 0x3d	; 61
     20c:	de b7       	in	r29, 0x3e	; 62
	PORT_MOTOR_1 |= (1 << BIT_MOTOR_1);
     20e:	83 e2       	ldi	r24, 0x23	; 35
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	23 e2       	ldi	r18, 0x23	; 35
     214:	30 e0       	ldi	r19, 0x00	; 0
     216:	f9 01       	movw	r30, r18
     218:	20 81       	ld	r18, Z
     21a:	20 62       	ori	r18, 0x20	; 32
     21c:	fc 01       	movw	r30, r24
     21e:	20 83       	st	Z, r18
	PORT_MOTOR_2 &=~ (1 << BIT_MOTOR_2);
     220:	83 e2       	ldi	r24, 0x23	; 35
     222:	90 e0       	ldi	r25, 0x00	; 0
     224:	23 e2       	ldi	r18, 0x23	; 35
     226:	30 e0       	ldi	r19, 0x00	; 0
     228:	f9 01       	movw	r30, r18
     22a:	20 81       	ld	r18, Z
     22c:	2f 7b       	andi	r18, 0xBF	; 191
     22e:	fc 01       	movw	r30, r24
     230:	20 83       	st	Z, r18
}
     232:	00 00       	nop
     234:	df 91       	pop	r29
     236:	cf 91       	pop	r28
     238:	08 95       	ret

0000023a <nghich>:

void nghich()
{
     23a:	cf 93       	push	r28
     23c:	df 93       	push	r29
     23e:	cd b7       	in	r28, 0x3d	; 61
     240:	de b7       	in	r29, 0x3e	; 62
	PORT_MOTOR_2 |= (1 << BIT_MOTOR_2);
     242:	83 e2       	ldi	r24, 0x23	; 35
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	23 e2       	ldi	r18, 0x23	; 35
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	f9 01       	movw	r30, r18
     24c:	20 81       	ld	r18, Z
     24e:	20 64       	ori	r18, 0x40	; 64
     250:	fc 01       	movw	r30, r24
     252:	20 83       	st	Z, r18
	PORT_MOTOR_1 &=~ (1 << BIT_MOTOR_1);
     254:	83 e2       	ldi	r24, 0x23	; 35
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	23 e2       	ldi	r18, 0x23	; 35
     25a:	30 e0       	ldi	r19, 0x00	; 0
     25c:	f9 01       	movw	r30, r18
     25e:	20 81       	ld	r18, Z
     260:	2f 7d       	andi	r18, 0xDF	; 223
     262:	fc 01       	movw	r30, r24
     264:	20 83       	st	Z, r18
}
     266:	00 00       	nop
     268:	df 91       	pop	r29
     26a:	cf 91       	pop	r28
     26c:	08 95       	ret

0000026e <USART0_vInit>:
volatile bool message_received = false;
volatile bool status = false;
//uint8_t rx_message[32];

void USART0_vInit(void)
{
     26e:	cf 93       	push	r28
     270:	df 93       	push	r29
     272:	cd b7       	in	r28, 0x3d	; 61
     274:	de b7       	in	r29, 0x3e	; 62
    // Set baud rate
    UBRR0H = (uint8_t)(USART0_UBBR_VALUE>>8);
     276:	80 e9       	ldi	r24, 0x90	; 144
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	fc 01       	movw	r30, r24
     27c:	10 82       	st	Z, r1
    UBRR0L = (uint8_t)USART0_UBBR_VALUE;
     27e:	89 e2       	ldi	r24, 0x29	; 41
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	23 e0       	ldi	r18, 0x03	; 3
     284:	fc 01       	movw	r30, r24
     286:	20 83       	st	Z, r18

    // Set frame format to 8 data bits, no parity, 1 stop bit
    UCSR0C = (0<<USBS)|(1<<UCSZ1)|(1<<UCSZ0);
     288:	85 e9       	ldi	r24, 0x95	; 149
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	26 e0       	ldi	r18, 0x06	; 6
     28e:	fc 01       	movw	r30, r24
     290:	20 83       	st	Z, r18

    // Enable receiver and transmitter
    UCSR0B = (1<<RXEN)|(1<<TXEN);
     292:	8a e2       	ldi	r24, 0x2A	; 42
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	28 e1       	ldi	r18, 0x18	; 24
     298:	fc 01       	movw	r30, r24
     29a:	20 83       	st	Z, r18
}
     29c:	00 00       	nop
     29e:	df 91       	pop	r29
     2a0:	cf 91       	pop	r28
     2a2:	08 95       	ret

000002a4 <USART0_vReceiveByte>:

uint8_t USART0_vReceiveByte()
{
     2a4:	cf 93       	push	r28
     2a6:	df 93       	push	r29
     2a8:	cd b7       	in	r28, 0x3d	; 61
     2aa:	de b7       	in	r29, 0x3e	; 62
    // Wait until a byte has been received
    while((UCSR0A&(1<<RXC0)) == 0)
     2ac:	00 00       	nop
     2ae:	8b e2       	ldi	r24, 0x2B	; 43
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	fc 01       	movw	r30, r24
     2b4:	80 81       	ld	r24, Z
     2b6:	88 23       	and	r24, r24
     2b8:	d4 f7       	brge	.-12     	; 0x2ae <USART0_vReceiveByte+0xa>
    {
        ;
    }

    // Return received data
    return UDR0;
     2ba:	8c e2       	ldi	r24, 0x2C	; 44
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	fc 01       	movw	r30, r24
     2c0:	80 81       	ld	r24, Z
}
     2c2:	df 91       	pop	r29
     2c4:	cf 91       	pop	r28
     2c6:	08 95       	ret

000002c8 <main>:


int main(void) {
     2c8:	cf 93       	push	r28
     2ca:	df 93       	push	r29
     2cc:	cd b7       	in	r28, 0x3d	; 61
     2ce:	de b7       	in	r29, 0x3e	; 62
     2d0:	cf 54       	subi	r28, 0x4F	; 79
     2d2:	d1 09       	sbc	r29, r1
     2d4:	0f b6       	in	r0, 0x3f	; 63
     2d6:	f8 94       	cli
     2d8:	de bf       	out	0x3e, r29	; 62
     2da:	0f be       	out	0x3f, r0	; 63
     2dc:	cd bf       	out	0x3d, r28	; 61
	/* Init GPIO and LCD */
	init_IO();
     2de:	0e 94 0d 03 	call	0x61a	; 0x61a <init_IO>
	init_LCD();
     2e2:	0e 94 37 05 	call	0xa6e	; 0xa6e <init_LCD>
	PWM_vInit();
     2e6:	0e 94 ca 00 	call	0x194	; 0x194 <PWM_vInit>

	/*	Initialize UART */
	uart_init();
     2ea:	0e 94 67 00 	call	0xce	; 0xce <uart_init>

//	clr_LCD();
//	move_LCD(1, 1);
	printf_LCD("Start RX program");
     2ee:	86 e2       	ldi	r24, 0x26	; 38
     2f0:	91 e0       	ldi	r25, 0x01	; 1
     2f2:	89 2f       	mov	r24, r25
     2f4:	8f 93       	push	r24
     2f6:	86 e2       	ldi	r24, 0x26	; 38
     2f8:	91 e0       	ldi	r25, 0x01	; 1
     2fa:	8f 93       	push	r24
     2fc:	0e 94 3b 06 	call	0xc76	; 0xc76 <printf_LCD>
     300:	0f 90       	pop	r0
     302:	0f 90       	pop	r0
	printf("\nStart RX program\n");
     304:	87 e3       	ldi	r24, 0x37	; 55
     306:	91 e0       	ldi	r25, 0x01	; 1
     308:	0e 94 2d 10 	call	0x205a	; 0x205a <puts>

	/*	Initialize nRF24L01+ and print configuration info */
	nrf24_init();
     30c:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <nrf24_init>
	print_config();
     310:	0e 94 39 03 	call	0x672	; 0x672 <print_config>

	/*	Start listening to incoming messages */
	nrf24_start_listening();
     314:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <nrf24_start_listening>

	char rx_message[32];
	char str[15];
	memcpy(str,"a",1);
     318:	20 91 49 01 	lds	r18, 0x0149	; 0x800149 <tx_address+0x28>
     31c:	ce 01       	movw	r24, r28
     31e:	8f 5b       	subi	r24, 0xBF	; 191
     320:	9f 4f       	sbci	r25, 0xFF	; 255
     322:	fc 01       	movw	r30, r24
     324:	20 83       	st	Z, r18
	int ret;

	while (1) {
		if (message_received) {
     326:	80 91 94 02 	lds	r24, 0x0294	; 0x800294 <__data_end>
     32a:	88 23       	and	r24, r24
     32c:	e1 f3       	breq	.-8      	; 0x326 <main+0x5e>
			message_received = 0;
     32e:	10 92 94 02 	sts	0x0294, r1	; 0x800294 <__data_end>
			memcpy(rx_message,nrf24_read_message(),1);
     332:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <nrf24_read_message>
     336:	fc 01       	movw	r30, r24
     338:	80 81       	ld	r24, Z
     33a:	89 a3       	std	Y+33, r24	; 0x21
			printf("received message: %s\n", rx_message);
     33c:	ce 01       	movw	r24, r28
     33e:	81 96       	adiw	r24, 0x21	; 33
     340:	29 2f       	mov	r18, r25
     342:	2f 93       	push	r18
     344:	8f 93       	push	r24
     346:	8b e4       	ldi	r24, 0x4B	; 75
     348:	91 e0       	ldi	r25, 0x01	; 1
     34a:	89 2f       	mov	r24, r25
     34c:	8f 93       	push	r24
     34e:	8b e4       	ldi	r24, 0x4B	; 75
     350:	91 e0       	ldi	r25, 0x01	; 1
     352:	8f 93       	push	r24
     354:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     358:	0f 90       	pop	r0
     35a:	0f 90       	pop	r0
     35c:	0f 90       	pop	r0
     35e:	0f 90       	pop	r0
			ret = memcmp(rx_message,str, 1);
     360:	ce 01       	movw	r24, r28
     362:	81 96       	adiw	r24, 0x21	; 33
     364:	fc 01       	movw	r30, r24
     366:	80 81       	ld	r24, Z
     368:	28 2f       	mov	r18, r24
     36a:	30 e0       	ldi	r19, 0x00	; 0
     36c:	ce 01       	movw	r24, r28
     36e:	8f 5b       	subi	r24, 0xBF	; 191
     370:	9f 4f       	sbci	r25, 0xFF	; 255
     372:	fc 01       	movw	r30, r24
     374:	80 81       	ld	r24, Z
     376:	88 2f       	mov	r24, r24
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	a9 01       	movw	r20, r18
     37c:	48 1b       	sub	r20, r24
     37e:	59 0b       	sbc	r21, r25
     380:	ca 01       	movw	r24, r20
     382:	9c 83       	std	Y+4, r25	; 0x04
     384:	8b 83       	std	Y+3, r24	; 0x03
			if(ret == 0)
     386:	8b 81       	ldd	r24, Y+3	; 0x03
     388:	9c 81       	ldd	r25, Y+4	; 0x04
     38a:	89 2b       	or	r24, r25
     38c:	09 f0       	breq	.+2      	; 0x390 <main+0xc8>
     38e:	91 c0       	rjmp	.+290    	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
			{
				for(int i = 0; i < 1024; i+=20)
     390:	1a 82       	std	Y+2, r1	; 0x02
     392:	19 82       	std	Y+1, r1	; 0x01
     394:	88 c0       	rjmp	.+272    	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
				{
					printf("Motor");
     396:	81 e6       	ldi	r24, 0x61	; 97
     398:	91 e0       	ldi	r25, 0x01	; 1
     39a:	89 2f       	mov	r24, r25
     39c:	8f 93       	push	r24
     39e:	81 e6       	ldi	r24, 0x61	; 97
     3a0:	91 e0       	ldi	r25, 0x01	; 1
     3a2:	8f 93       	push	r24
     3a4:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     3a8:	0f 90       	pop	r0
     3aa:	0f 90       	pop	r0
					thuan();
     3ac:	0e 94 03 01 	call	0x206	; 0x206 <thuan>
					PWM_vSetDutyCycle(i);
     3b0:	89 81       	ldd	r24, Y+1	; 0x01
     3b2:	9a 81       	ldd	r25, Y+2	; 0x02
     3b4:	0e 94 e6 00 	call	0x1cc	; 0x1cc <PWM_vSetDutyCycle>
     3b8:	80 e0       	ldi	r24, 0x00	; 0
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	aa ef       	ldi	r26, 0xFA	; 250
     3be:	b3 e4       	ldi	r27, 0x43	; 67
     3c0:	89 87       	std	Y+9, r24	; 0x09
     3c2:	9a 87       	std	Y+10, r25	; 0x0a
     3c4:	ab 87       	std	Y+11, r26	; 0x0b
     3c6:	bc 87       	std	Y+12, r27	; 0x0c

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     3c8:	26 e6       	ldi	r18, 0x66	; 102
     3ca:	36 e6       	ldi	r19, 0x66	; 102
     3cc:	46 ee       	ldi	r20, 0xE6	; 230
     3ce:	54 e4       	ldi	r21, 0x44	; 68
     3d0:	69 85       	ldd	r22, Y+9	; 0x09
     3d2:	7a 85       	ldd	r23, Y+10	; 0x0a
     3d4:	8b 85       	ldd	r24, Y+11	; 0x0b
     3d6:	9c 85       	ldd	r25, Y+12	; 0x0c
     3d8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
     3dc:	dc 01       	movw	r26, r24
     3de:	cb 01       	movw	r24, r22
     3e0:	8d 87       	std	Y+13, r24	; 0x0d
     3e2:	9e 87       	std	Y+14, r25	; 0x0e
     3e4:	af 87       	std	Y+15, r26	; 0x0f
     3e6:	b8 8b       	std	Y+16, r27	; 0x10
	if (__tmp < 1.0)
     3e8:	20 e0       	ldi	r18, 0x00	; 0
     3ea:	30 e0       	ldi	r19, 0x00	; 0
     3ec:	40 e8       	ldi	r20, 0x80	; 128
     3ee:	5f e3       	ldi	r21, 0x3F	; 63
     3f0:	6d 85       	ldd	r22, Y+13	; 0x0d
     3f2:	7e 85       	ldd	r23, Y+14	; 0x0e
     3f4:	8f 85       	ldd	r24, Y+15	; 0x0f
     3f6:	98 89       	ldd	r25, Y+16	; 0x10
     3f8:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
     3fc:	88 23       	and	r24, r24
     3fe:	2c f4       	brge	.+10     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
		__ticks = 1;
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	9a 8b       	std	Y+18, r25	; 0x12
     406:	89 8b       	std	Y+17, r24	; 0x11
     408:	3f c0       	rjmp	.+126    	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
	else if (__tmp > 65535)
     40a:	20 e0       	ldi	r18, 0x00	; 0
     40c:	3f ef       	ldi	r19, 0xFF	; 255
     40e:	4f e7       	ldi	r20, 0x7F	; 127
     410:	57 e4       	ldi	r21, 0x47	; 71
     412:	6d 85       	ldd	r22, Y+13	; 0x0d
     414:	7e 85       	ldd	r23, Y+14	; 0x0e
     416:	8f 85       	ldd	r24, Y+15	; 0x0f
     418:	98 89       	ldd	r25, Y+16	; 0x10
     41a:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
     41e:	18 16       	cp	r1, r24
     420:	4c f5       	brge	.+82     	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     422:	20 e0       	ldi	r18, 0x00	; 0
     424:	30 e0       	ldi	r19, 0x00	; 0
     426:	40 e2       	ldi	r20, 0x20	; 32
     428:	51 e4       	ldi	r21, 0x41	; 65
     42a:	69 85       	ldd	r22, Y+9	; 0x09
     42c:	7a 85       	ldd	r23, Y+10	; 0x0a
     42e:	8b 85       	ldd	r24, Y+11	; 0x0b
     430:	9c 85       	ldd	r25, Y+12	; 0x0c
     432:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
     436:	dc 01       	movw	r26, r24
     438:	cb 01       	movw	r24, r22
     43a:	bc 01       	movw	r22, r24
     43c:	cd 01       	movw	r24, r26
     43e:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
     442:	dc 01       	movw	r26, r24
     444:	cb 01       	movw	r24, r22
     446:	9a 8b       	std	Y+18, r25	; 0x12
     448:	89 8b       	std	Y+17, r24	; 0x11
     44a:	0f c0       	rjmp	.+30     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     44c:	88 eb       	ldi	r24, 0xB8	; 184
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	9c 8b       	std	Y+20, r25	; 0x14
     452:	8b 8b       	std	Y+19, r24	; 0x13
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     454:	8b 89       	ldd	r24, Y+19	; 0x13
     456:	9c 89       	ldd	r25, Y+20	; 0x14
     458:	01 97       	sbiw	r24, 0x01	; 1
     45a:	f1 f7       	brne	.-4      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     45c:	9c 8b       	std	Y+20, r25	; 0x14
     45e:	8b 8b       	std	Y+19, r24	; 0x13
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     460:	89 89       	ldd	r24, Y+17	; 0x11
     462:	9a 89       	ldd	r25, Y+18	; 0x12
     464:	01 97       	sbiw	r24, 0x01	; 1
     466:	9a 8b       	std	Y+18, r25	; 0x12
     468:	89 8b       	std	Y+17, r24	; 0x11
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     46a:	89 89       	ldd	r24, Y+17	; 0x11
     46c:	9a 89       	ldd	r25, Y+18	; 0x12
     46e:	89 2b       	or	r24, r25
     470:	69 f7       	brne	.-38     	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     472:	14 c0       	rjmp	.+40     	; 0x49c <__LOCK_REGION_LENGTH__+0x9c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     474:	6d 85       	ldd	r22, Y+13	; 0x0d
     476:	7e 85       	ldd	r23, Y+14	; 0x0e
     478:	8f 85       	ldd	r24, Y+15	; 0x0f
     47a:	98 89       	ldd	r25, Y+16	; 0x10
     47c:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
     480:	dc 01       	movw	r26, r24
     482:	cb 01       	movw	r24, r22
     484:	9a 8b       	std	Y+18, r25	; 0x12
     486:	89 8b       	std	Y+17, r24	; 0x11
     488:	89 89       	ldd	r24, Y+17	; 0x11
     48a:	9a 89       	ldd	r25, Y+18	; 0x12
     48c:	9e 8b       	std	Y+22, r25	; 0x16
     48e:	8d 8b       	std	Y+21, r24	; 0x15
     490:	8d 89       	ldd	r24, Y+21	; 0x15
     492:	9e 89       	ldd	r25, Y+22	; 0x16
     494:	01 97       	sbiw	r24, 0x01	; 1
     496:	f1 f7       	brne	.-4      	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
     498:	9e 8b       	std	Y+22, r25	; 0x16
     49a:	8d 8b       	std	Y+21, r24	; 0x15
			memcpy(rx_message,nrf24_read_message(),1);
			printf("received message: %s\n", rx_message);
			ret = memcmp(rx_message,str, 1);
			if(ret == 0)
			{
				for(int i = 0; i < 1024; i+=20)
     49c:	89 81       	ldd	r24, Y+1	; 0x01
     49e:	9a 81       	ldd	r25, Y+2	; 0x02
     4a0:	44 96       	adiw	r24, 0x14	; 20
     4a2:	9a 83       	std	Y+2, r25	; 0x02
     4a4:	89 83       	std	Y+1, r24	; 0x01
     4a6:	89 81       	ldd	r24, Y+1	; 0x01
     4a8:	9a 81       	ldd	r25, Y+2	; 0x02
     4aa:	81 15       	cp	r24, r1
     4ac:	94 40       	sbci	r25, 0x04	; 4
     4ae:	0c f4       	brge	.+2      	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
     4b0:	72 cf       	rjmp	.-284    	; 0x396 <main+0xce>


// PWM Motor
//			PORT_LED_O |= (1<<BIT_LED_O);// Led On

			move_LCD(1, 1); //Set up row and column off LCD
     4b2:	61 e0       	ldi	r22, 0x01	; 1
     4b4:	81 e0       	ldi	r24, 0x01	; 1
     4b6:	0e 94 b8 05 	call	0xb70	; 0xb70 <move_LCD>
			printf_LCD("PWM: 1000 thuan" );// Print LCD
     4ba:	87 e6       	ldi	r24, 0x67	; 103
     4bc:	91 e0       	ldi	r25, 0x01	; 1
     4be:	89 2f       	mov	r24, r25
     4c0:	8f 93       	push	r24
     4c2:	87 e6       	ldi	r24, 0x67	; 103
     4c4:	91 e0       	ldi	r25, 0x01	; 1
     4c6:	8f 93       	push	r24
     4c8:	0e 94 3b 06 	call	0xc76	; 0xc76 <printf_LCD>
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	80 e0       	ldi	r24, 0x00	; 0
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	a6 e1       	ldi	r26, 0x16	; 22
     4d6:	b3 e4       	ldi	r27, 0x43	; 67
     4d8:	8d 83       	std	Y+5, r24	; 0x05
     4da:	9e 83       	std	Y+6, r25	; 0x06
     4dc:	af 83       	std	Y+7, r26	; 0x07
     4de:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     4e0:	26 e6       	ldi	r18, 0x66	; 102
     4e2:	36 e6       	ldi	r19, 0x66	; 102
     4e4:	46 ee       	ldi	r20, 0xE6	; 230
     4e6:	54 e4       	ldi	r21, 0x44	; 68
     4e8:	6d 81       	ldd	r22, Y+5	; 0x05
     4ea:	7e 81       	ldd	r23, Y+6	; 0x06
     4ec:	8f 81       	ldd	r24, Y+7	; 0x07
     4ee:	98 85       	ldd	r25, Y+8	; 0x08
     4f0:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
     4f4:	dc 01       	movw	r26, r24
     4f6:	cb 01       	movw	r24, r22
     4f8:	8f 8b       	std	Y+23, r24	; 0x17
     4fa:	98 8f       	std	Y+24, r25	; 0x18
     4fc:	a9 8f       	std	Y+25, r26	; 0x19
     4fe:	ba 8f       	std	Y+26, r27	; 0x1a
	if (__tmp < 1.0)
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e8       	ldi	r20, 0x80	; 128
     506:	5f e3       	ldi	r21, 0x3F	; 63
     508:	6f 89       	ldd	r22, Y+23	; 0x17
     50a:	78 8d       	ldd	r23, Y+24	; 0x18
     50c:	89 8d       	ldd	r24, Y+25	; 0x19
     50e:	9a 8d       	ldd	r25, Y+26	; 0x1a
     510:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
     514:	88 23       	and	r24, r24
     516:	2c f4       	brge	.+10     	; 0x522 <__LOCK_REGION_LENGTH__+0x122>
		__ticks = 1;
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	9c 8f       	std	Y+28, r25	; 0x1c
     51e:	8b 8f       	std	Y+27, r24	; 0x1b
     520:	3f c0       	rjmp	.+126    	; 0x5a0 <__LOCK_REGION_LENGTH__+0x1a0>
	else if (__tmp > 65535)
     522:	20 e0       	ldi	r18, 0x00	; 0
     524:	3f ef       	ldi	r19, 0xFF	; 255
     526:	4f e7       	ldi	r20, 0x7F	; 127
     528:	57 e4       	ldi	r21, 0x47	; 71
     52a:	6f 89       	ldd	r22, Y+23	; 0x17
     52c:	78 8d       	ldd	r23, Y+24	; 0x18
     52e:	89 8d       	ldd	r24, Y+25	; 0x19
     530:	9a 8d       	ldd	r25, Y+26	; 0x1a
     532:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
     536:	18 16       	cp	r1, r24
     538:	4c f5       	brge	.+82     	; 0x58c <__LOCK_REGION_LENGTH__+0x18c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     53a:	20 e0       	ldi	r18, 0x00	; 0
     53c:	30 e0       	ldi	r19, 0x00	; 0
     53e:	40 e2       	ldi	r20, 0x20	; 32
     540:	51 e4       	ldi	r21, 0x41	; 65
     542:	6d 81       	ldd	r22, Y+5	; 0x05
     544:	7e 81       	ldd	r23, Y+6	; 0x06
     546:	8f 81       	ldd	r24, Y+7	; 0x07
     548:	98 85       	ldd	r25, Y+8	; 0x08
     54a:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
     54e:	dc 01       	movw	r26, r24
     550:	cb 01       	movw	r24, r22
     552:	bc 01       	movw	r22, r24
     554:	cd 01       	movw	r24, r26
     556:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
     55a:	dc 01       	movw	r26, r24
     55c:	cb 01       	movw	r24, r22
     55e:	9c 8f       	std	Y+28, r25	; 0x1c
     560:	8b 8f       	std	Y+27, r24	; 0x1b
     562:	0f c0       	rjmp	.+30     	; 0x582 <__LOCK_REGION_LENGTH__+0x182>
     564:	88 eb       	ldi	r24, 0xB8	; 184
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	9e 8f       	std	Y+30, r25	; 0x1e
     56a:	8d 8f       	std	Y+29, r24	; 0x1d
     56c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     56e:	9e 8d       	ldd	r25, Y+30	; 0x1e
     570:	01 97       	sbiw	r24, 0x01	; 1
     572:	f1 f7       	brne	.-4      	; 0x570 <__LOCK_REGION_LENGTH__+0x170>
     574:	9e 8f       	std	Y+30, r25	; 0x1e
     576:	8d 8f       	std	Y+29, r24	; 0x1d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     578:	8b 8d       	ldd	r24, Y+27	; 0x1b
     57a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     57c:	01 97       	sbiw	r24, 0x01	; 1
     57e:	9c 8f       	std	Y+28, r25	; 0x1c
     580:	8b 8f       	std	Y+27, r24	; 0x1b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     582:	8b 8d       	ldd	r24, Y+27	; 0x1b
     584:	9c 8d       	ldd	r25, Y+28	; 0x1c
     586:	89 2b       	or	r24, r25
     588:	69 f7       	brne	.-38     	; 0x564 <__LOCK_REGION_LENGTH__+0x164>
     58a:	14 c0       	rjmp	.+40     	; 0x5b4 <__LOCK_REGION_LENGTH__+0x1b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     58c:	6f 89       	ldd	r22, Y+23	; 0x17
     58e:	78 8d       	ldd	r23, Y+24	; 0x18
     590:	89 8d       	ldd	r24, Y+25	; 0x19
     592:	9a 8d       	ldd	r25, Y+26	; 0x1a
     594:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
     598:	dc 01       	movw	r26, r24
     59a:	cb 01       	movw	r24, r22
     59c:	9c 8f       	std	Y+28, r25	; 0x1c
     59e:	8b 8f       	std	Y+27, r24	; 0x1b
     5a0:	8b 8d       	ldd	r24, Y+27	; 0x1b
     5a2:	9c 8d       	ldd	r25, Y+28	; 0x1c
     5a4:	98 a3       	std	Y+32, r25	; 0x20
     5a6:	8f 8f       	std	Y+31, r24	; 0x1f
     5a8:	8f 8d       	ldd	r24, Y+31	; 0x1f
     5aa:	98 a1       	ldd	r25, Y+32	; 0x20
     5ac:	01 97       	sbiw	r24, 0x01	; 1
     5ae:	f1 f7       	brne	.-4      	; 0x5ac <__LOCK_REGION_LENGTH__+0x1ac>
     5b0:	98 a3       	std	Y+32, r25	; 0x20
     5b2:	8f 8f       	std	Y+31, r24	; 0x1f

//			clr_LCD();
//			move_LCD(2, 1);
//			printf_LCD("Start TX program");
		}
	}
     5b4:	b8 ce       	rjmp	.-656    	; 0x326 <main+0x5e>

000005b6 <__vector_1>:

}

/*	Interrupt handler function on IRQ pin */
ISR(INT0_vect) {
     5b6:	1f 92       	push	r1
     5b8:	0f 92       	push	r0
     5ba:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     5be:	0f 92       	push	r0
     5c0:	11 24       	eor	r1, r1
     5c2:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     5c6:	0f 92       	push	r0
     5c8:	2f 93       	push	r18
     5ca:	3f 93       	push	r19
     5cc:	8f 93       	push	r24
     5ce:	9f 93       	push	r25
     5d0:	ef 93       	push	r30
     5d2:	ff 93       	push	r31
     5d4:	cf 93       	push	r28
     5d6:	df 93       	push	r29
     5d8:	cd b7       	in	r28, 0x3d	; 61
     5da:	de b7       	in	r29, 0x3e	; 62
	message_received = 1;
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	80 93 94 02 	sts	0x0294, r24	; 0x800294 <__data_end>
	PORT_LED_O ^= (1 << BIT_LED_O);
     5e2:	88 e3       	ldi	r24, 0x38	; 56
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	28 e3       	ldi	r18, 0x38	; 56
     5e8:	30 e0       	ldi	r19, 0x00	; 0
     5ea:	f9 01       	movw	r30, r18
     5ec:	30 81       	ld	r19, Z
     5ee:	20 e4       	ldi	r18, 0x40	; 64
     5f0:	23 27       	eor	r18, r19
     5f2:	fc 01       	movw	r30, r24
     5f4:	20 83       	st	Z, r18
}
     5f6:	00 00       	nop
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	ff 91       	pop	r31
     5fe:	ef 91       	pop	r30
     600:	9f 91       	pop	r25
     602:	8f 91       	pop	r24
     604:	3f 91       	pop	r19
     606:	2f 91       	pop	r18
     608:	0f 90       	pop	r0
     60a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     60e:	0f 90       	pop	r0
     610:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     614:	0f 90       	pop	r0
     616:	1f 90       	pop	r1
     618:	18 95       	reti

0000061a <init_IO>:

void init_IO(void) {
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
     61e:	cd b7       	in	r28, 0x3d	; 61
     620:	de b7       	in	r29, 0x3e	; 62
	DDR_LED_O |= (1 << BIT_LED_O);
     622:	87 e3       	ldi	r24, 0x37	; 55
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	27 e3       	ldi	r18, 0x37	; 55
     628:	30 e0       	ldi	r19, 0x00	; 0
     62a:	f9 01       	movw	r30, r18
     62c:	20 81       	ld	r18, Z
     62e:	20 64       	ori	r18, 0x40	; 64
     630:	fc 01       	movw	r30, r24
     632:	20 83       	st	Z, r18
	DDR_MOTOR_ENA |= (1 << BIT_MOTOR_ENA);
     634:	82 e2       	ldi	r24, 0x22	; 34
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	22 e2       	ldi	r18, 0x22	; 34
     63a:	30 e0       	ldi	r19, 0x00	; 0
     63c:	f9 01       	movw	r30, r18
     63e:	20 81       	ld	r18, Z
     640:	20 61       	ori	r18, 0x10	; 16
     642:	fc 01       	movw	r30, r24
     644:	20 83       	st	Z, r18
	DDR_MOTOR_1 |= (1 << BIT_MOTOR_1);
     646:	82 e2       	ldi	r24, 0x22	; 34
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	22 e2       	ldi	r18, 0x22	; 34
     64c:	30 e0       	ldi	r19, 0x00	; 0
     64e:	f9 01       	movw	r30, r18
     650:	20 81       	ld	r18, Z
     652:	20 62       	ori	r18, 0x20	; 32
     654:	fc 01       	movw	r30, r24
     656:	20 83       	st	Z, r18
	DDR_MOTOR_2 |= (1 << BIT_MOTOR_2);
     658:	82 e2       	ldi	r24, 0x22	; 34
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	22 e2       	ldi	r18, 0x22	; 34
     65e:	30 e0       	ldi	r19, 0x00	; 0
     660:	f9 01       	movw	r30, r18
     662:	20 81       	ld	r18, Z
     664:	20 64       	ori	r18, 0x40	; 64
     666:	fc 01       	movw	r30, r24
     668:	20 83       	st	Z, r18

}
     66a:	00 00       	nop
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <print_config>:

void print_config(void) {
     672:	cf 93       	push	r28
     674:	df 93       	push	r29
     676:	1f 92       	push	r1
     678:	cd b7       	in	r28, 0x3d	; 61
     67a:	de b7       	in	r29, 0x3e	; 62
	uint8_t data;
	printf("Startup successful\n\n nRF24L01+ configured as:\n");
     67c:	87 e7       	ldi	r24, 0x77	; 119
     67e:	91 e0       	ldi	r25, 0x01	; 1
     680:	0e 94 2d 10 	call	0x205a	; 0x205a <puts>
	printf("-------------------------------------------\n");
     684:	85 ea       	ldi	r24, 0xA5	; 165
     686:	91 e0       	ldi	r25, 0x01	; 1
     688:	0e 94 2d 10 	call	0x205a	; 0x205a <puts>
	nrf24_read(CONFIG, &data, 1);
     68c:	41 e0       	ldi	r20, 0x01	; 1
     68e:	50 e0       	ldi	r21, 0x00	; 0
     690:	ce 01       	movw	r24, r28
     692:	01 96       	adiw	r24, 0x01	; 1
     694:	bc 01       	movw	r22, r24
     696:	80 e0       	ldi	r24, 0x00	; 0
     698:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("CONFIG		0x%x\n", data);
     69c:	89 81       	ldd	r24, Y+1	; 0x01
     69e:	88 2f       	mov	r24, r24
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	29 2f       	mov	r18, r25
     6a4:	2f 93       	push	r18
     6a6:	8f 93       	push	r24
     6a8:	81 ed       	ldi	r24, 0xD1	; 209
     6aa:	91 e0       	ldi	r25, 0x01	; 1
     6ac:	89 2f       	mov	r24, r25
     6ae:	8f 93       	push	r24
     6b0:	81 ed       	ldi	r24, 0xD1	; 209
     6b2:	91 e0       	ldi	r25, 0x01	; 1
     6b4:	8f 93       	push	r24
     6b6:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     6ba:	0f 90       	pop	r0
     6bc:	0f 90       	pop	r0
     6be:	0f 90       	pop	r0
     6c0:	0f 90       	pop	r0
	nrf24_read(EN_AA, &data, 1);
     6c2:	41 e0       	ldi	r20, 0x01	; 1
     6c4:	50 e0       	ldi	r21, 0x00	; 0
     6c6:	ce 01       	movw	r24, r28
     6c8:	01 96       	adiw	r24, 0x01	; 1
     6ca:	bc 01       	movw	r22, r24
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("EN_AA			0x%x\n", data);
     6d2:	89 81       	ldd	r24, Y+1	; 0x01
     6d4:	88 2f       	mov	r24, r24
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	29 2f       	mov	r18, r25
     6da:	2f 93       	push	r18
     6dc:	8f 93       	push	r24
     6de:	8f ed       	ldi	r24, 0xDF	; 223
     6e0:	91 e0       	ldi	r25, 0x01	; 1
     6e2:	89 2f       	mov	r24, r25
     6e4:	8f 93       	push	r24
     6e6:	8f ed       	ldi	r24, 0xDF	; 223
     6e8:	91 e0       	ldi	r25, 0x01	; 1
     6ea:	8f 93       	push	r24
     6ec:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     6f0:	0f 90       	pop	r0
     6f2:	0f 90       	pop	r0
     6f4:	0f 90       	pop	r0
     6f6:	0f 90       	pop	r0
	nrf24_read(EN_RXADDR, &data, 1);
     6f8:	41 e0       	ldi	r20, 0x01	; 1
     6fa:	50 e0       	ldi	r21, 0x00	; 0
     6fc:	ce 01       	movw	r24, r28
     6fe:	01 96       	adiw	r24, 0x01	; 1
     700:	bc 01       	movw	r22, r24
     702:	82 e0       	ldi	r24, 0x02	; 2
     704:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("EN_RXADDR		0x%x\n", data);
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	88 2f       	mov	r24, r24
     70c:	90 e0       	ldi	r25, 0x00	; 0
     70e:	29 2f       	mov	r18, r25
     710:	2f 93       	push	r18
     712:	8f 93       	push	r24
     714:	8d ee       	ldi	r24, 0xED	; 237
     716:	91 e0       	ldi	r25, 0x01	; 1
     718:	89 2f       	mov	r24, r25
     71a:	8f 93       	push	r24
     71c:	8d ee       	ldi	r24, 0xED	; 237
     71e:	91 e0       	ldi	r25, 0x01	; 1
     720:	8f 93       	push	r24
     722:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     726:	0f 90       	pop	r0
     728:	0f 90       	pop	r0
     72a:	0f 90       	pop	r0
     72c:	0f 90       	pop	r0
	nrf24_read(SETUP_RETR, &data, 1);
     72e:	41 e0       	ldi	r20, 0x01	; 1
     730:	50 e0       	ldi	r21, 0x00	; 0
     732:	ce 01       	movw	r24, r28
     734:	01 96       	adiw	r24, 0x01	; 1
     736:	bc 01       	movw	r22, r24
     738:	84 e0       	ldi	r24, 0x04	; 4
     73a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("SETUP_RETR		0x%x\n", data);
     73e:	89 81       	ldd	r24, Y+1	; 0x01
     740:	88 2f       	mov	r24, r24
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	29 2f       	mov	r18, r25
     746:	2f 93       	push	r18
     748:	8f 93       	push	r24
     74a:	8e ef       	ldi	r24, 0xFE	; 254
     74c:	91 e0       	ldi	r25, 0x01	; 1
     74e:	89 2f       	mov	r24, r25
     750:	8f 93       	push	r24
     752:	8e ef       	ldi	r24, 0xFE	; 254
     754:	91 e0       	ldi	r25, 0x01	; 1
     756:	8f 93       	push	r24
     758:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     75c:	0f 90       	pop	r0
     75e:	0f 90       	pop	r0
     760:	0f 90       	pop	r0
     762:	0f 90       	pop	r0
	nrf24_read(RF_CH, &data, 1);
     764:	41 e0       	ldi	r20, 0x01	; 1
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	ce 01       	movw	r24, r28
     76a:	01 96       	adiw	r24, 0x01	; 1
     76c:	bc 01       	movw	r22, r24
     76e:	85 e0       	ldi	r24, 0x05	; 5
     770:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("RF_CH			0x%x\n", data);
     774:	89 81       	ldd	r24, Y+1	; 0x01
     776:	88 2f       	mov	r24, r24
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	29 2f       	mov	r18, r25
     77c:	2f 93       	push	r18
     77e:	8f 93       	push	r24
     780:	80 e1       	ldi	r24, 0x10	; 16
     782:	92 e0       	ldi	r25, 0x02	; 2
     784:	89 2f       	mov	r24, r25
     786:	8f 93       	push	r24
     788:	80 e1       	ldi	r24, 0x10	; 16
     78a:	92 e0       	ldi	r25, 0x02	; 2
     78c:	8f 93       	push	r24
     78e:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     792:	0f 90       	pop	r0
     794:	0f 90       	pop	r0
     796:	0f 90       	pop	r0
     798:	0f 90       	pop	r0
	nrf24_read(RF_SETUP, &data, 1);
     79a:	41 e0       	ldi	r20, 0x01	; 1
     79c:	50 e0       	ldi	r21, 0x00	; 0
     79e:	ce 01       	movw	r24, r28
     7a0:	01 96       	adiw	r24, 0x01	; 1
     7a2:	bc 01       	movw	r22, r24
     7a4:	86 e0       	ldi	r24, 0x06	; 6
     7a6:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("RF_SETUP		0x%x\n", data);
     7aa:	89 81       	ldd	r24, Y+1	; 0x01
     7ac:	88 2f       	mov	r24, r24
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	29 2f       	mov	r18, r25
     7b2:	2f 93       	push	r18
     7b4:	8f 93       	push	r24
     7b6:	8e e1       	ldi	r24, 0x1E	; 30
     7b8:	92 e0       	ldi	r25, 0x02	; 2
     7ba:	89 2f       	mov	r24, r25
     7bc:	8f 93       	push	r24
     7be:	8e e1       	ldi	r24, 0x1E	; 30
     7c0:	92 e0       	ldi	r25, 0x02	; 2
     7c2:	8f 93       	push	r24
     7c4:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     7c8:	0f 90       	pop	r0
     7ca:	0f 90       	pop	r0
     7cc:	0f 90       	pop	r0
     7ce:	0f 90       	pop	r0
	nrf24_read(STATUS, &data, 1);
     7d0:	41 e0       	ldi	r20, 0x01	; 1
     7d2:	50 e0       	ldi	r21, 0x00	; 0
     7d4:	ce 01       	movw	r24, r28
     7d6:	01 96       	adiw	r24, 0x01	; 1
     7d8:	bc 01       	movw	r22, r24
     7da:	87 e0       	ldi	r24, 0x07	; 7
     7dc:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("STATUS		0x%x\n", data);
     7e0:	89 81       	ldd	r24, Y+1	; 0x01
     7e2:	88 2f       	mov	r24, r24
     7e4:	90 e0       	ldi	r25, 0x00	; 0
     7e6:	29 2f       	mov	r18, r25
     7e8:	2f 93       	push	r18
     7ea:	8f 93       	push	r24
     7ec:	8e e2       	ldi	r24, 0x2E	; 46
     7ee:	92 e0       	ldi	r25, 0x02	; 2
     7f0:	89 2f       	mov	r24, r25
     7f2:	8f 93       	push	r24
     7f4:	8e e2       	ldi	r24, 0x2E	; 46
     7f6:	92 e0       	ldi	r25, 0x02	; 2
     7f8:	8f 93       	push	r24
     7fa:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     7fe:	0f 90       	pop	r0
     800:	0f 90       	pop	r0
     802:	0f 90       	pop	r0
     804:	0f 90       	pop	r0
	nrf24_read(FEATURE, &data, 1);
     806:	41 e0       	ldi	r20, 0x01	; 1
     808:	50 e0       	ldi	r21, 0x00	; 0
     80a:	ce 01       	movw	r24, r28
     80c:	01 96       	adiw	r24, 0x01	; 1
     80e:	bc 01       	movw	r22, r24
     810:	8d e1       	ldi	r24, 0x1D	; 29
     812:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	printf("FEATURE		0x%x\n", data);
     816:	89 81       	ldd	r24, Y+1	; 0x01
     818:	88 2f       	mov	r24, r24
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	29 2f       	mov	r18, r25
     81e:	2f 93       	push	r18
     820:	8f 93       	push	r24
     822:	8c e3       	ldi	r24, 0x3C	; 60
     824:	92 e0       	ldi	r25, 0x02	; 2
     826:	89 2f       	mov	r24, r25
     828:	8f 93       	push	r24
     82a:	8c e3       	ldi	r24, 0x3C	; 60
     82c:	92 e0       	ldi	r25, 0x02	; 2
     82e:	8f 93       	push	r24
     830:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
     834:	0f 90       	pop	r0
     836:	0f 90       	pop	r0
     838:	0f 90       	pop	r0
     83a:	0f 90       	pop	r0
	printf("-------------------------------------------\n\n");
     83c:	8b e4       	ldi	r24, 0x4B	; 75
     83e:	92 e0       	ldi	r25, 0x02	; 2
     840:	0e 94 2d 10 	call	0x205a	; 0x205a <puts>
}
     844:	00 00       	nop
     846:	0f 90       	pop	r0
     848:	df 91       	pop	r29
     84a:	cf 91       	pop	r28
     84c:	08 95       	ret

0000084e <Read2Nib>:
 */

#include "myLCD.h"

char Read2Nib(void)
{
     84e:	cf 93       	push	r28
     850:	df 93       	push	r29
     852:	00 d0       	rcall	.+0      	; 0x854 <Read2Nib+0x6>
     854:	cd b7       	in	r28, 0x3d	; 61
     856:	de b7       	in	r29, 0x3e	; 62
  char HNib, LNib;
  DATA_O |=0xF0;
     858:	8b e3       	ldi	r24, 0x3B	; 59
     85a:	90 e0       	ldi	r25, 0x00	; 0
     85c:	2b e3       	ldi	r18, 0x3B	; 59
     85e:	30 e0       	ldi	r19, 0x00	; 0
     860:	f9 01       	movw	r30, r18
     862:	20 81       	ld	r18, Z
     864:	20 6f       	ori	r18, 0xF0	; 240
     866:	fc 01       	movw	r30, r24
     868:	20 83       	st	Z, r18

  DDR_DATA &=0x0F;
     86a:	8a e3       	ldi	r24, 0x3A	; 58
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	2a e3       	ldi	r18, 0x3A	; 58
     870:	30 e0       	ldi	r19, 0x00	; 0
     872:	f9 01       	movw	r30, r18
     874:	20 81       	ld	r18, Z
     876:	2f 70       	andi	r18, 0x0F	; 15
     878:	fc 01       	movw	r30, r24
     87a:	20 83       	st	Z, r18
  sbi(CTRL,EN); //enable
     87c:	8b e3       	ldi	r24, 0x3B	; 59
     87e:	90 e0       	ldi	r25, 0x00	; 0
     880:	2b e3       	ldi	r18, 0x3B	; 59
     882:	30 e0       	ldi	r19, 0x00	; 0
     884:	f9 01       	movw	r30, r18
     886:	20 81       	ld	r18, Z
     888:	24 60       	ori	r18, 0x04	; 4
     88a:	fc 01       	movw	r30, r24
     88c:	20 83       	st	Z, r18
  sbi(CTRL,EN);
     88e:	8b e3       	ldi	r24, 0x3B	; 59
     890:	90 e0       	ldi	r25, 0x00	; 0
     892:	2b e3       	ldi	r18, 0x3B	; 59
     894:	30 e0       	ldi	r19, 0x00	; 0
     896:	f9 01       	movw	r30, r18
     898:	20 81       	ld	r18, Z
     89a:	24 60       	ori	r18, 0x04	; 4
     89c:	fc 01       	movw	r30, r24
     89e:	20 83       	st	Z, r18


  HNib=DATA_I & 0xF0;
     8a0:	89 e3       	ldi	r24, 0x39	; 57
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	fc 01       	movw	r30, r24
     8a6:	80 81       	ld	r24, Z
     8a8:	80 7f       	andi	r24, 0xF0	; 240
     8aa:	89 83       	std	Y+1, r24	; 0x01
  cbi(CTRL,EN); //disable
     8ac:	8b e3       	ldi	r24, 0x3B	; 59
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	2b e3       	ldi	r18, 0x3B	; 59
     8b2:	30 e0       	ldi	r19, 0x00	; 0
     8b4:	f9 01       	movw	r30, r18
     8b6:	20 81       	ld	r18, Z
     8b8:	2b 7f       	andi	r18, 0xFB	; 251
     8ba:	fc 01       	movw	r30, r24
     8bc:	20 83       	st	Z, r18

  sbi(CTRL,EN); //enable
     8be:	8b e3       	ldi	r24, 0x3B	; 59
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	2b e3       	ldi	r18, 0x3B	; 59
     8c4:	30 e0       	ldi	r19, 0x00	; 0
     8c6:	f9 01       	movw	r30, r18
     8c8:	20 81       	ld	r18, Z
     8ca:	24 60       	ori	r18, 0x04	; 4
     8cc:	fc 01       	movw	r30, r24
     8ce:	20 83       	st	Z, r18
  sbi(CTRL,EN);
     8d0:	8b e3       	ldi	r24, 0x3B	; 59
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	2b e3       	ldi	r18, 0x3B	; 59
     8d6:	30 e0       	ldi	r19, 0x00	; 0
     8d8:	f9 01       	movw	r30, r18
     8da:	20 81       	ld	r18, Z
     8dc:	24 60       	ori	r18, 0x04	; 4
     8de:	fc 01       	movw	r30, r24
     8e0:	20 83       	st	Z, r18
  LNib = DATA_I & 0xF0;
     8e2:	89 e3       	ldi	r24, 0x39	; 57
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	fc 01       	movw	r30, r24
     8e8:	80 81       	ld	r24, Z
     8ea:	80 7f       	andi	r24, 0xF0	; 240
     8ec:	8a 83       	std	Y+2, r24	; 0x02
  cbi(CTRL,EN); //disable
     8ee:	8b e3       	ldi	r24, 0x3B	; 59
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	2b e3       	ldi	r18, 0x3B	; 59
     8f4:	30 e0       	ldi	r19, 0x00	; 0
     8f6:	f9 01       	movw	r30, r18
     8f8:	20 81       	ld	r18, Z
     8fa:	2b 7f       	andi	r18, 0xFB	; 251
     8fc:	fc 01       	movw	r30, r24
     8fe:	20 83       	st	Z, r18
  LNib>>=4;
     900:	8a 81       	ldd	r24, Y+2	; 0x02
     902:	82 95       	swap	r24
     904:	8f 70       	andi	r24, 0x0F	; 15
     906:	8a 83       	std	Y+2, r24	; 0x02
  return (HNib|LNib);
     908:	99 81       	ldd	r25, Y+1	; 0x01
     90a:	8a 81       	ldd	r24, Y+2	; 0x02
     90c:	89 2b       	or	r24, r25
}
     90e:	0f 90       	pop	r0
     910:	0f 90       	pop	r0
     912:	df 91       	pop	r29
     914:	cf 91       	pop	r28
     916:	08 95       	ret

00000918 <Write2Nib>:

void Write2Nib(uint8_t chr)
{
     918:	cf 93       	push	r28
     91a:	df 93       	push	r29
     91c:	00 d0       	rcall	.+0      	; 0x91e <Write2Nib+0x6>
     91e:	00 d0       	rcall	.+0      	; 0x920 <Write2Nib+0x8>
     920:	cd b7       	in	r28, 0x3d	; 61
     922:	de b7       	in	r29, 0x3e	; 62
     924:	8c 83       	std	Y+4, r24	; 0x04
  uint8_t HNib, LNib, temp_data;
  temp_data = DATA_O & 0x0F;
     926:	8b e3       	ldi	r24, 0x3B	; 59
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	fc 01       	movw	r30, r24
     92c:	80 81       	ld	r24, Z
     92e:	8f 70       	andi	r24, 0x0F	; 15
     930:	89 83       	std	Y+1, r24	; 0x01

  HNib=chr & 0xF0;
     932:	8c 81       	ldd	r24, Y+4	; 0x04
     934:	80 7f       	andi	r24, 0xF0	; 240
     936:	8a 83       	std	Y+2, r24	; 0x02
  LNib=(chr<<4) & 0xF0;
     938:	8c 81       	ldd	r24, Y+4	; 0x04
     93a:	88 2f       	mov	r24, r24
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	82 95       	swap	r24
     940:	92 95       	swap	r25
     942:	90 7f       	andi	r25, 0xF0	; 240
     944:	98 27       	eor	r25, r24
     946:	80 7f       	andi	r24, 0xF0	; 240
     948:	98 27       	eor	r25, r24
     94a:	8b 83       	std	Y+3, r24	; 0x03

  DATA_O = (HNib | temp_data);
     94c:	8b e3       	ldi	r24, 0x3B	; 59
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	3a 81       	ldd	r19, Y+2	; 0x02
     952:	29 81       	ldd	r18, Y+1	; 0x01
     954:	23 2b       	or	r18, r19
     956:	fc 01       	movw	r30, r24
     958:	20 83       	st	Z, r18
  sbi(CTRL,EN); //enable
     95a:	8b e3       	ldi	r24, 0x3B	; 59
     95c:	90 e0       	ldi	r25, 0x00	; 0
     95e:	2b e3       	ldi	r18, 0x3B	; 59
     960:	30 e0       	ldi	r19, 0x00	; 0
     962:	f9 01       	movw	r30, r18
     964:	20 81       	ld	r18, Z
     966:	24 60       	ori	r18, 0x04	; 4
     968:	fc 01       	movw	r30, r24
     96a:	20 83       	st	Z, r18
  cbi(CTRL,EN); //disable
     96c:	8b e3       	ldi	r24, 0x3B	; 59
     96e:	90 e0       	ldi	r25, 0x00	; 0
     970:	2b e3       	ldi	r18, 0x3B	; 59
     972:	30 e0       	ldi	r19, 0x00	; 0
     974:	f9 01       	movw	r30, r18
     976:	20 81       	ld	r18, Z
     978:	2b 7f       	andi	r18, 0xFB	; 251
     97a:	fc 01       	movw	r30, r24
     97c:	20 83       	st	Z, r18

  DATA_O = (LNib | temp_data);
     97e:	8b e3       	ldi	r24, 0x3B	; 59
     980:	90 e0       	ldi	r25, 0x00	; 0
     982:	3b 81       	ldd	r19, Y+3	; 0x03
     984:	29 81       	ldd	r18, Y+1	; 0x01
     986:	23 2b       	or	r18, r19
     988:	fc 01       	movw	r30, r24
     98a:	20 83       	st	Z, r18
  sbi(CTRL,EN); //enable
     98c:	8b e3       	ldi	r24, 0x3B	; 59
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	2b e3       	ldi	r18, 0x3B	; 59
     992:	30 e0       	ldi	r19, 0x00	; 0
     994:	f9 01       	movw	r30, r18
     996:	20 81       	ld	r18, Z
     998:	24 60       	ori	r18, 0x04	; 4
     99a:	fc 01       	movw	r30, r24
     99c:	20 83       	st	Z, r18
  cbi(CTRL,EN); //disable
     99e:	8b e3       	ldi	r24, 0x3B	; 59
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	2b e3       	ldi	r18, 0x3B	; 59
     9a4:	30 e0       	ldi	r19, 0x00	; 0
     9a6:	f9 01       	movw	r30, r18
     9a8:	20 81       	ld	r18, Z
     9aa:	2b 7f       	andi	r18, 0xFB	; 251
     9ac:	fc 01       	movw	r30, r24
     9ae:	20 83       	st	Z, r18
}
     9b0:	00 00       	nop
     9b2:	0f 90       	pop	r0
     9b4:	0f 90       	pop	r0
     9b6:	0f 90       	pop	r0
     9b8:	0f 90       	pop	r0
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <Write8Bit>:

void Write8Bit(uint8_t chr)
{
     9c0:	cf 93       	push	r28
     9c2:	df 93       	push	r29
     9c4:	1f 92       	push	r1
     9c6:	cd b7       	in	r28, 0x3d	; 61
     9c8:	de b7       	in	r29, 0x3e	; 62
     9ca:	89 83       	std	Y+1, r24	; 0x01
  DATA_O=chr;   //out 8 bits to DATA Line
     9cc:	8b e3       	ldi	r24, 0x3B	; 59
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	29 81       	ldd	r18, Y+1	; 0x01
     9d2:	fc 01       	movw	r30, r24
     9d4:	20 83       	st	Z, r18
  sbi(CTRL,EN); //enable
     9d6:	8b e3       	ldi	r24, 0x3B	; 59
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	2b e3       	ldi	r18, 0x3B	; 59
     9dc:	30 e0       	ldi	r19, 0x00	; 0
     9de:	f9 01       	movw	r30, r18
     9e0:	20 81       	ld	r18, Z
     9e2:	24 60       	ori	r18, 0x04	; 4
     9e4:	fc 01       	movw	r30, r24
     9e6:	20 83       	st	Z, r18
  cbi(CTRL,EN); //disable
     9e8:	8b e3       	ldi	r24, 0x3B	; 59
     9ea:	90 e0       	ldi	r25, 0x00	; 0
     9ec:	2b e3       	ldi	r18, 0x3B	; 59
     9ee:	30 e0       	ldi	r19, 0x00	; 0
     9f0:	f9 01       	movw	r30, r18
     9f2:	20 81       	ld	r18, Z
     9f4:	2b 7f       	andi	r18, 0xFB	; 251
     9f6:	fc 01       	movw	r30, r24
     9f8:	20 83       	st	Z, r18
}
     9fa:	00 00       	nop
     9fc:	0f 90       	pop	r0
     9fe:	df 91       	pop	r29
     a00:	cf 91       	pop	r28
     a02:	08 95       	ret

00000a04 <wait_LCD>:

void wait_LCD(void)
{
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	1f 92       	push	r1
     a0a:	cd b7       	in	r28, 0x3d	; 61
     a0c:	de b7       	in	r29, 0x3e	; 62
  cbi(CTRL,RW); //ready for next step
  DDR_DATA=0xFF;//Ready to Out
  #else
  char temp_val;
  while(1){
    cbi(CTRL,RS); //RS=0 mean the following data is COMMAND (not normal DATA)
     a0e:	8b e3       	ldi	r24, 0x3B	; 59
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	2b e3       	ldi	r18, 0x3B	; 59
     a14:	30 e0       	ldi	r19, 0x00	; 0
     a16:	f9 01       	movw	r30, r18
     a18:	20 81       	ld	r18, Z
     a1a:	2e 7f       	andi	r18, 0xFE	; 254
     a1c:	fc 01       	movw	r30, r24
     a1e:	20 83       	st	Z, r18
    sbi(CTRL,RW); //the Direction of this COMMAND is from LCD -> chip
     a20:	8b e3       	ldi	r24, 0x3B	; 59
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	2b e3       	ldi	r18, 0x3B	; 59
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	f9 01       	movw	r30, r18
     a2a:	20 81       	ld	r18, Z
     a2c:	22 60       	ori	r18, 0x02	; 2
     a2e:	fc 01       	movw	r30, r24
     a30:	20 83       	st	Z, r18
    temp_val=Read2Nib();
     a32:	0e 94 27 04 	call	0x84e	; 0x84e <Read2Nib>
     a36:	89 83       	std	Y+1, r24	; 0x01
    if (bit_is_clear(temp_val,7)) break;
     a38:	ce 01       	movw	r24, r28
     a3a:	01 96       	adiw	r24, 0x01	; 1
     a3c:	fc 01       	movw	r30, r24
     a3e:	80 81       	ld	r24, Z
     a40:	88 23       	and	r24, r24
     a42:	0c f4       	brge	.+2      	; 0xa46 <wait_LCD+0x42>
  }
     a44:	e4 cf       	rjmp	.-56     	; 0xa0e <wait_LCD+0xa>
  char temp_val;
  while(1){
    cbi(CTRL,RS); //RS=0 mean the following data is COMMAND (not normal DATA)
    sbi(CTRL,RW); //the Direction of this COMMAND is from LCD -> chip
    temp_val=Read2Nib();
    if (bit_is_clear(temp_val,7)) break;
     a46:	00 00       	nop
  }
  cbi(CTRL,RW); //ready for next step
     a48:	8b e3       	ldi	r24, 0x3B	; 59
     a4a:	90 e0       	ldi	r25, 0x00	; 0
     a4c:	2b e3       	ldi	r18, 0x3B	; 59
     a4e:	30 e0       	ldi	r19, 0x00	; 0
     a50:	f9 01       	movw	r30, r18
     a52:	20 81       	ld	r18, Z
     a54:	2d 7f       	andi	r18, 0xFD	; 253
     a56:	fc 01       	movw	r30, r24
     a58:	20 83       	st	Z, r18
  DDR_DATA=0xFF;//Ready to Out
     a5a:	8a e3       	ldi	r24, 0x3A	; 58
     a5c:	90 e0       	ldi	r25, 0x00	; 0
     a5e:	2f ef       	ldi	r18, 0xFF	; 255
     a60:	fc 01       	movw	r30, r24
     a62:	20 83       	st	Z, r18
  #endif

  //_delay_ms(1);

}
     a64:	00 00       	nop
     a66:	0f 90       	pop	r0
     a68:	df 91       	pop	r29
     a6a:	cf 91       	pop	r28
     a6c:	08 95       	ret

00000a6e <init_LCD>:

void init_LCD(void)
{
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
     a72:	cd b7       	in	r28, 0x3d	; 61
     a74:	de b7       	in	r29, 0x3e	; 62
  DDR_CTRL=0xFF;
     a76:	8a e3       	ldi	r24, 0x3A	; 58
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	2f ef       	ldi	r18, 0xFF	; 255
     a7c:	fc 01       	movw	r30, r24
     a7e:	20 83       	st	Z, r18
  DDR_DATA=0xFF;
     a80:	8a e3       	ldi	r24, 0x3A	; 58
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	2f ef       	ldi	r18, 0xFF	; 255
     a86:	fc 01       	movw	r30, r24
     a88:	20 83       	st	Z, r18
  //Function set------------------------------------------------------------------------------
  cbi(CTRL,RS);   // the following data is COMMAND
     a8a:	8b e3       	ldi	r24, 0x3B	; 59
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	2b e3       	ldi	r18, 0x3B	; 59
     a90:	30 e0       	ldi	r19, 0x00	; 0
     a92:	f9 01       	movw	r30, r18
     a94:	20 81       	ld	r18, Z
     a96:	2e 7f       	andi	r18, 0xFE	; 254
     a98:	fc 01       	movw	r30, r24
     a9a:	20 83       	st	Z, r18
  cbi(CTRL, RW); // AVR->LCD
     a9c:	8b e3       	ldi	r24, 0x3B	; 59
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	2b e3       	ldi	r18, 0x3B	; 59
     aa2:	30 e0       	ldi	r19, 0x00	; 0
     aa4:	f9 01       	movw	r30, r18
     aa6:	20 81       	ld	r18, Z
     aa8:	2d 7f       	andi	r18, 0xFD	; 253
     aaa:	fc 01       	movw	r30, r24
     aac:	20 83       	st	Z, r18
  cbi(CTRL, EN);
     aae:	8b e3       	ldi	r24, 0x3B	; 59
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	2b e3       	ldi	r18, 0x3B	; 59
     ab4:	30 e0       	ldi	r19, 0x00	; 0
     ab6:	f9 01       	movw	r30, r18
     ab8:	20 81       	ld	r18, Z
     aba:	2b 7f       	andi	r18, 0xFB	; 251
     abc:	fc 01       	movw	r30, r24
     abe:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(0x38);
  wait_LCD();
  #else
  sbi(CTRL,EN); //enable
     ac0:	8b e3       	ldi	r24, 0x3B	; 59
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	2b e3       	ldi	r18, 0x3B	; 59
     ac6:	30 e0       	ldi	r19, 0x00	; 0
     ac8:	f9 01       	movw	r30, r18
     aca:	20 81       	ld	r18, Z
     acc:	24 60       	ori	r18, 0x04	; 4
     ace:	fc 01       	movw	r30, r24
     ad0:	20 83       	st	Z, r18
  sbi(DATA_O, 5);
     ad2:	8b e3       	ldi	r24, 0x3B	; 59
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	2b e3       	ldi	r18, 0x3B	; 59
     ad8:	30 e0       	ldi	r19, 0x00	; 0
     ada:	f9 01       	movw	r30, r18
     adc:	20 81       	ld	r18, Z
     ade:	20 62       	ori	r18, 0x20	; 32
     ae0:	fc 01       	movw	r30, r24
     ae2:	20 83       	st	Z, r18
  cbi(CTRL,EN); //disable
     ae4:	8b e3       	ldi	r24, 0x3B	; 59
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	2b e3       	ldi	r18, 0x3B	; 59
     aea:	30 e0       	ldi	r19, 0x00	; 0
     aec:	f9 01       	movw	r30, r18
     aee:	20 81       	ld	r18, Z
     af0:	2b 7f       	andi	r18, 0xFB	; 251
     af2:	fc 01       	movw	r30, r24
     af4:	20 83       	st	Z, r18
  wait_LCD();
     af6:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  Write2Nib(0x28);//
     afa:	88 e2       	ldi	r24, 0x28	; 40
     afc:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     b00:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  #endif
  //Display control-------------------------------------------------------------------------
  cbi(CTRL,RS); // the following data is COMMAND
     b04:	8b e3       	ldi	r24, 0x3B	; 59
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	2b e3       	ldi	r18, 0x3B	; 59
     b0a:	30 e0       	ldi	r19, 0x00	; 0
     b0c:	f9 01       	movw	r30, r18
     b0e:	20 81       	ld	r18, Z
     b10:	2e 7f       	andi	r18, 0xFE	; 254
     b12:	fc 01       	movw	r30, r24
     b14:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(0x0E);
  wait_LCD();
  #else
  Write2Nib(0x0E);
     b16:	8e e0       	ldi	r24, 0x0E	; 14
     b18:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     b1c:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  #endif
  //Entry mode set------------------------------------------------------------------------
  cbi(CTRL,RS); // the following data is COMMAND
     b20:	8b e3       	ldi	r24, 0x3B	; 59
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	2b e3       	ldi	r18, 0x3B	; 59
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	f9 01       	movw	r30, r18
     b2a:	20 81       	ld	r18, Z
     b2c:	2e 7f       	andi	r18, 0xFE	; 254
     b2e:	fc 01       	movw	r30, r24
     b30:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(0x06);
  wait_LCD();
  #else
  Write2Nib(0x06);
     b32:	86 e0       	ldi	r24, 0x06	; 6
     b34:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     b38:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  #endif
}
     b3c:	00 00       	nop
     b3e:	df 91       	pop	r29
     b40:	cf 91       	pop	r28
     b42:	08 95       	ret

00000b44 <home_LCD>:

void home_LCD(void)
{
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	cd b7       	in	r28, 0x3d	; 61
     b4a:	de b7       	in	r29, 0x3e	; 62
  cbi(CTRL,RS); // the following data is COMMAND
     b4c:	8b e3       	ldi	r24, 0x3B	; 59
     b4e:	90 e0       	ldi	r25, 0x00	; 0
     b50:	2b e3       	ldi	r18, 0x3B	; 59
     b52:	30 e0       	ldi	r19, 0x00	; 0
     b54:	f9 01       	movw	r30, r18
     b56:	20 81       	ld	r18, Z
     b58:	2e 7f       	andi	r18, 0xFE	; 254
     b5a:	fc 01       	movw	r30, r24
     b5c:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(0x02);
  wait_LCD();
  #else
  Write2Nib(0x02);
     b5e:	82 e0       	ldi	r24, 0x02	; 2
     b60:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     b64:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  #endif
}
     b68:	00 00       	nop
     b6a:	df 91       	pop	r29
     b6c:	cf 91       	pop	r28
     b6e:	08 95       	ret

00000b70 <move_LCD>:

/*
 *  Move the cursor to the specific local on the LCD
 */
void move_LCD(uint8_t y, uint8_t x)
{
     b70:	cf 93       	push	r28
     b72:	df 93       	push	r29
     b74:	00 d0       	rcall	.+0      	; 0xb76 <move_LCD+0x6>
     b76:	1f 92       	push	r1
     b78:	cd b7       	in	r28, 0x3d	; 61
     b7a:	de b7       	in	r29, 0x3e	; 62
     b7c:	8a 83       	std	Y+2, r24	; 0x02
     b7e:	6b 83       	std	Y+3, r22	; 0x03
  uint8_t Ad;
  Ad=64*(y-1)+(x-1)+0x80; //
     b80:	8a 81       	ldd	r24, Y+2	; 0x02
     b82:	88 2f       	mov	r24, r24
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	01 97       	sbiw	r24, 0x01	; 1
     b88:	98 2f       	mov	r25, r24
     b8a:	92 95       	swap	r25
     b8c:	99 0f       	add	r25, r25
     b8e:	99 0f       	add	r25, r25
     b90:	90 7c       	andi	r25, 0xC0	; 192
     b92:	8b 81       	ldd	r24, Y+3	; 0x03
     b94:	89 0f       	add	r24, r25
     b96:	81 58       	subi	r24, 0x81	; 129
     b98:	89 83       	std	Y+1, r24	; 0x01
  cbi(CTRL,RS); // the following data is COMMAND
     b9a:	8b e3       	ldi	r24, 0x3B	; 59
     b9c:	90 e0       	ldi	r25, 0x00	; 0
     b9e:	2b e3       	ldi	r18, 0x3B	; 59
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	f9 01       	movw	r30, r18
     ba4:	20 81       	ld	r18, Z
     ba6:	2e 7f       	andi	r18, 0xFE	; 254
     ba8:	fc 01       	movw	r30, r24
     baa:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(Ad);
  wait_LCD();
  #else
  Write2Nib(Ad);
     bac:	89 81       	ldd	r24, Y+1	; 0x01
     bae:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     bb2:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  #endif
}
     bb6:	00 00       	nop
     bb8:	0f 90       	pop	r0
     bba:	0f 90       	pop	r0
     bbc:	0f 90       	pop	r0
     bbe:	df 91       	pop	r29
     bc0:	cf 91       	pop	r28
     bc2:	08 95       	ret

00000bc4 <clr_LCD>:

/*
 *  Clear the LCD
 */
void clr_LCD(void)
{
     bc4:	cf 93       	push	r28
     bc6:	df 93       	push	r29
     bc8:	cd b7       	in	r28, 0x3d	; 61
     bca:	de b7       	in	r29, 0x3e	; 62
  cbi(CTRL,RS); //RS=0 mean the following data is COMMAND (not normal DATA)
     bcc:	8b e3       	ldi	r24, 0x3B	; 59
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	2b e3       	ldi	r18, 0x3B	; 59
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	f9 01       	movw	r30, r18
     bd6:	20 81       	ld	r18, Z
     bd8:	2e 7f       	andi	r18, 0xFE	; 254
     bda:	fc 01       	movw	r30, r24
     bdc:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(0x01);
  wait_LCD();
  #else
  Write2Nib(0x01);
     bde:	81 e0       	ldi	r24, 0x01	; 1
     be0:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     be4:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>

  #endif
}
     be8:	00 00       	nop
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	08 95       	ret

00000bf0 <putChar_LCD>:

/*
 *  Put char on the LCD
 */
void putChar_LCD(uint8_t chr)
{
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	1f 92       	push	r1
     bf6:	cd b7       	in	r28, 0x3d	; 61
     bf8:	de b7       	in	r29, 0x3e	; 62
     bfa:	89 83       	std	Y+1, r24	; 0x01
  sbi(CTRL,RS); //this is a normal DATA
     bfc:	8b e3       	ldi	r24, 0x3B	; 59
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	2b e3       	ldi	r18, 0x3B	; 59
     c02:	30 e0       	ldi	r19, 0x00	; 0
     c04:	f9 01       	movw	r30, r18
     c06:	20 81       	ld	r18, Z
     c08:	21 60       	ori	r18, 0x01	; 1
     c0a:	fc 01       	movw	r30, r24
     c0c:	20 83       	st	Z, r18
  #ifdef LCD8BIT
  Write8Bit(chr);
  wait_LCD();
  #else
  Write2Nib(chr);
     c0e:	89 81       	ldd	r24, Y+1	; 0x01
     c10:	0e 94 8c 04 	call	0x918	; 0x918 <Write2Nib>
  wait_LCD();
     c14:	0e 94 02 05 	call	0xa04	; 0xa04 <wait_LCD>
  #endif
}
     c18:	00 00       	nop
     c1a:	0f 90       	pop	r0
     c1c:	df 91       	pop	r29
     c1e:	cf 91       	pop	r28
     c20:	08 95       	ret

00000c22 <putStr_LCD>:

/*
 *  Put string on the LCD
 */
void putStr_LCD(const char* str)
{
     c22:	cf 93       	push	r28
     c24:	df 93       	push	r29
     c26:	00 d0       	rcall	.+0      	; 0xc28 <putStr_LCD+0x6>
     c28:	1f 92       	push	r1
     c2a:	cd b7       	in	r28, 0x3d	; 61
     c2c:	de b7       	in	r29, 0x3e	; 62
     c2e:	9b 83       	std	Y+3, r25	; 0x03
     c30:	8a 83       	std	Y+2, r24	; 0x02
  unsigned char i;
  for (i=0; str[i]!=0; i++) putChar_LCD(str[i]);
     c32:	19 82       	std	Y+1, r1	; 0x01
     c34:	0e c0       	rjmp	.+28     	; 0xc52 <putStr_LCD+0x30>
     c36:	89 81       	ldd	r24, Y+1	; 0x01
     c38:	88 2f       	mov	r24, r24
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	2a 81       	ldd	r18, Y+2	; 0x02
     c3e:	3b 81       	ldd	r19, Y+3	; 0x03
     c40:	82 0f       	add	r24, r18
     c42:	93 1f       	adc	r25, r19
     c44:	fc 01       	movw	r30, r24
     c46:	80 81       	ld	r24, Z
     c48:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <putChar_LCD>
     c4c:	89 81       	ldd	r24, Y+1	; 0x01
     c4e:	8f 5f       	subi	r24, 0xFF	; 255
     c50:	89 83       	std	Y+1, r24	; 0x01
     c52:	89 81       	ldd	r24, Y+1	; 0x01
     c54:	88 2f       	mov	r24, r24
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	2a 81       	ldd	r18, Y+2	; 0x02
     c5a:	3b 81       	ldd	r19, Y+3	; 0x03
     c5c:	82 0f       	add	r24, r18
     c5e:	93 1f       	adc	r25, r19
     c60:	fc 01       	movw	r30, r24
     c62:	80 81       	ld	r24, Z
     c64:	88 23       	and	r24, r24
     c66:	39 f7       	brne	.-50     	; 0xc36 <putStr_LCD+0x14>
}
     c68:	00 00       	nop
     c6a:	0f 90       	pop	r0
     c6c:	0f 90       	pop	r0
     c6e:	0f 90       	pop	r0
     c70:	df 91       	pop	r29
     c72:	cf 91       	pop	r28
     c74:	08 95       	ret

00000c76 <printf_LCD>:

/*
 *  Print standard C printf format string on the LCD
 */
void printf_LCD(const char *format, ...)
{
     c76:	cf 93       	push	r28
     c78:	df 93       	push	r29
     c7a:	00 d0       	rcall	.+0      	; 0xc7c <printf_LCD+0x6>
     c7c:	cd b7       	in	r28, 0x3d	; 61
     c7e:	de b7       	in	r29, 0x3e	; 62
  static char lcd_buffer[LCD_NO_COLS + 1];
  va_list args;

  va_start(args, format);
     c80:	ce 01       	movw	r24, r28
     c82:	09 96       	adiw	r24, 0x09	; 9
     c84:	9a 83       	std	Y+2, r25	; 0x02
     c86:	89 83       	std	Y+1, r24	; 0x01
  vsnprintf(lcd_buffer, LCD_NO_COLS + 1, format, args);
     c88:	29 81       	ldd	r18, Y+1	; 0x01
     c8a:	3a 81       	ldd	r19, Y+2	; 0x02
     c8c:	8f 81       	ldd	r24, Y+7	; 0x07
     c8e:	98 85       	ldd	r25, Y+8	; 0x08
     c90:	ac 01       	movw	r20, r24
     c92:	61 e1       	ldi	r22, 0x11	; 17
     c94:	70 e0       	ldi	r23, 0x00	; 0
     c96:	86 e9       	ldi	r24, 0x96	; 150
     c98:	92 e0       	ldi	r25, 0x02	; 2
     c9a:	0e 94 5d 10 	call	0x20ba	; 0x20ba <vsnprintf>
  va_end(args);

  putStr_LCD(lcd_buffer);
     c9e:	86 e9       	ldi	r24, 0x96	; 150
     ca0:	92 e0       	ldi	r25, 0x02	; 2
     ca2:	0e 94 11 06 	call	0xc22	; 0xc22 <putStr_LCD>
}
     ca6:	00 00       	nop
     ca8:	0f 90       	pop	r0
     caa:	0f 90       	pop	r0
     cac:	df 91       	pop	r29
     cae:	cf 91       	pop	r28
     cb0:	08 95       	ret

00000cb2 <nrf24_send_spi>:
#define csn_high setbit(CSN_PORT,CSN_PIN)

// Used to store SPI commands
uint8_t data;

uint8_t nrf24_send_spi(uint8_t register_address, void *data, unsigned int bytes) {
     cb2:	0f 93       	push	r16
     cb4:	1f 93       	push	r17
     cb6:	cf 93       	push	r28
     cb8:	df 93       	push	r29
     cba:	cd b7       	in	r28, 0x3d	; 61
     cbc:	de b7       	in	r29, 0x3e	; 62
     cbe:	28 97       	sbiw	r28, 0x08	; 8
     cc0:	0f b6       	in	r0, 0x3f	; 63
     cc2:	f8 94       	cli
     cc4:	de bf       	out	0x3e, r29	; 62
     cc6:	0f be       	out	0x3f, r0	; 63
     cc8:	cd bf       	out	0x3d, r28	; 61
     cca:	8c 83       	std	Y+4, r24	; 0x04
     ccc:	7e 83       	std	Y+6, r23	; 0x06
     cce:	6d 83       	std	Y+5, r22	; 0x05
     cd0:	58 87       	std	Y+8, r21	; 0x08
     cd2:	4f 83       	std	Y+7, r20	; 0x07
	uint8_t status;
	csn_low;
     cd4:	88 e3       	ldi	r24, 0x38	; 56
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	28 e3       	ldi	r18, 0x38	; 56
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	f9 01       	movw	r30, r18
     cde:	20 81       	ld	r18, Z
     ce0:	2e 7f       	andi	r18, 0xFE	; 254
     ce2:	fc 01       	movw	r30, r24
     ce4:	20 83       	st	Z, r18
	status = spi_exchange(register_address);
     ce6:	8c 81       	ldd	r24, Y+4	; 0x04
     ce8:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <spi_exchange>
     cec:	8b 83       	std	Y+3, r24	; 0x03
	for (unsigned int i = 0; i < bytes; i++)
     cee:	1a 82       	std	Y+2, r1	; 0x02
     cf0:	19 82       	std	Y+1, r1	; 0x01
     cf2:	18 c0       	rjmp	.+48     	; 0xd24 <nrf24_send_spi+0x72>
		((uint8_t*) data)[i] = spi_exchange(((uint8_t*) data)[i]);
     cf4:	2d 81       	ldd	r18, Y+5	; 0x05
     cf6:	3e 81       	ldd	r19, Y+6	; 0x06
     cf8:	89 81       	ldd	r24, Y+1	; 0x01
     cfa:	9a 81       	ldd	r25, Y+2	; 0x02
     cfc:	89 01       	movw	r16, r18
     cfe:	08 0f       	add	r16, r24
     d00:	19 1f       	adc	r17, r25
     d02:	2d 81       	ldd	r18, Y+5	; 0x05
     d04:	3e 81       	ldd	r19, Y+6	; 0x06
     d06:	89 81       	ldd	r24, Y+1	; 0x01
     d08:	9a 81       	ldd	r25, Y+2	; 0x02
     d0a:	82 0f       	add	r24, r18
     d0c:	93 1f       	adc	r25, r19
     d0e:	fc 01       	movw	r30, r24
     d10:	80 81       	ld	r24, Z
     d12:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <spi_exchange>
     d16:	f8 01       	movw	r30, r16
     d18:	80 83       	st	Z, r24

uint8_t nrf24_send_spi(uint8_t register_address, void *data, unsigned int bytes) {
	uint8_t status;
	csn_low;
	status = spi_exchange(register_address);
	for (unsigned int i = 0; i < bytes; i++)
     d1a:	89 81       	ldd	r24, Y+1	; 0x01
     d1c:	9a 81       	ldd	r25, Y+2	; 0x02
     d1e:	01 96       	adiw	r24, 0x01	; 1
     d20:	9a 83       	std	Y+2, r25	; 0x02
     d22:	89 83       	std	Y+1, r24	; 0x01
     d24:	29 81       	ldd	r18, Y+1	; 0x01
     d26:	3a 81       	ldd	r19, Y+2	; 0x02
     d28:	8f 81       	ldd	r24, Y+7	; 0x07
     d2a:	98 85       	ldd	r25, Y+8	; 0x08
     d2c:	28 17       	cp	r18, r24
     d2e:	39 07       	cpc	r19, r25
     d30:	08 f3       	brcs	.-62     	; 0xcf4 <nrf24_send_spi+0x42>
		((uint8_t*) data)[i] = spi_exchange(((uint8_t*) data)[i]);
	csn_high;
     d32:	88 e3       	ldi	r24, 0x38	; 56
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	28 e3       	ldi	r18, 0x38	; 56
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	f9 01       	movw	r30, r18
     d3c:	20 81       	ld	r18, Z
     d3e:	21 60       	ori	r18, 0x01	; 1
     d40:	fc 01       	movw	r30, r24
     d42:	20 83       	st	Z, r18
	return status;
     d44:	8b 81       	ldd	r24, Y+3	; 0x03
}
     d46:	28 96       	adiw	r28, 0x08	; 8
     d48:	0f b6       	in	r0, 0x3f	; 63
     d4a:	f8 94       	cli
     d4c:	de bf       	out	0x3e, r29	; 62
     d4e:	0f be       	out	0x3f, r0	; 63
     d50:	cd bf       	out	0x3d, r28	; 61
     d52:	df 91       	pop	r29
     d54:	cf 91       	pop	r28
     d56:	1f 91       	pop	r17
     d58:	0f 91       	pop	r16
     d5a:	08 95       	ret

00000d5c <nrf24_write>:

uint8_t nrf24_write(uint8_t register_address, uint8_t *data, unsigned int bytes) {
     d5c:	cf 93       	push	r28
     d5e:	df 93       	push	r29
     d60:	00 d0       	rcall	.+0      	; 0xd62 <nrf24_write+0x6>
     d62:	00 d0       	rcall	.+0      	; 0xd64 <nrf24_write+0x8>
     d64:	1f 92       	push	r1
     d66:	cd b7       	in	r28, 0x3d	; 61
     d68:	de b7       	in	r29, 0x3e	; 62
     d6a:	89 83       	std	Y+1, r24	; 0x01
     d6c:	7b 83       	std	Y+3, r23	; 0x03
     d6e:	6a 83       	std	Y+2, r22	; 0x02
     d70:	5d 83       	std	Y+5, r21	; 0x05
     d72:	4c 83       	std	Y+4, r20	; 0x04
	return nrf24_send_spi(W_REGISTER | register_address, data, bytes);
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	e8 2f       	mov	r30, r24
     d78:	e0 62       	ori	r30, 0x20	; 32
     d7a:	2c 81       	ldd	r18, Y+4	; 0x04
     d7c:	3d 81       	ldd	r19, Y+5	; 0x05
     d7e:	8a 81       	ldd	r24, Y+2	; 0x02
     d80:	9b 81       	ldd	r25, Y+3	; 0x03
     d82:	a9 01       	movw	r20, r18
     d84:	bc 01       	movw	r22, r24
     d86:	8e 2f       	mov	r24, r30
     d88:	0e 94 59 06 	call	0xcb2	; 0xcb2 <nrf24_send_spi>
}
     d8c:	0f 90       	pop	r0
     d8e:	0f 90       	pop	r0
     d90:	0f 90       	pop	r0
     d92:	0f 90       	pop	r0
     d94:	0f 90       	pop	r0
     d96:	df 91       	pop	r29
     d98:	cf 91       	pop	r28
     d9a:	08 95       	ret

00000d9c <nrf24_read>:

uint8_t nrf24_read(uint8_t register_address, uint8_t *data, unsigned int bytes) {
     d9c:	cf 93       	push	r28
     d9e:	df 93       	push	r29
     da0:	00 d0       	rcall	.+0      	; 0xda2 <nrf24_read+0x6>
     da2:	00 d0       	rcall	.+0      	; 0xda4 <nrf24_read+0x8>
     da4:	1f 92       	push	r1
     da6:	cd b7       	in	r28, 0x3d	; 61
     da8:	de b7       	in	r29, 0x3e	; 62
     daa:	89 83       	std	Y+1, r24	; 0x01
     dac:	7b 83       	std	Y+3, r23	; 0x03
     dae:	6a 83       	std	Y+2, r22	; 0x02
     db0:	5d 83       	std	Y+5, r21	; 0x05
     db2:	4c 83       	std	Y+4, r20	; 0x04
	return nrf24_send_spi(R_REGISTER | register_address, data, bytes);
     db4:	2c 81       	ldd	r18, Y+4	; 0x04
     db6:	3d 81       	ldd	r19, Y+5	; 0x05
     db8:	8a 81       	ldd	r24, Y+2	; 0x02
     dba:	9b 81       	ldd	r25, Y+3	; 0x03
     dbc:	a9 01       	movw	r20, r18
     dbe:	bc 01       	movw	r22, r24
     dc0:	89 81       	ldd	r24, Y+1	; 0x01
     dc2:	0e 94 59 06 	call	0xcb2	; 0xcb2 <nrf24_send_spi>
}
     dc6:	0f 90       	pop	r0
     dc8:	0f 90       	pop	r0
     dca:	0f 90       	pop	r0
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
     dd0:	df 91       	pop	r29
     dd2:	cf 91       	pop	r28
     dd4:	08 95       	ret

00000dd6 <nrf24_init>:

void nrf24_init(void) {
     dd6:	cf 93       	push	r28
     dd8:	df 93       	push	r29
     dda:	cd b7       	in	r28, 0x3d	; 61
     ddc:	de b7       	in	r29, 0x3e	; 62
     dde:	2f 97       	sbiw	r28, 0x0f	; 15
     de0:	0f b6       	in	r0, 0x3f	; 63
     de2:	f8 94       	cli
     de4:	de bf       	out	0x3e, r29	; 62
     de6:	0f be       	out	0x3f, r0	; 63
     de8:	cd bf       	out	0x3d, r28	; 61
	// Interrupt on falling edge of INT0 (PD2) from IRQ pin
	cli();
     dea:	f8 94       	cli
	// Disable interrupts
	EICRA |= (1 << ISC01);
     dec:	8a e6       	ldi	r24, 0x6A	; 106
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	2a e6       	ldi	r18, 0x6A	; 106
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	f9 01       	movw	r30, r18
     df6:	20 81       	ld	r18, Z
     df8:	22 60       	ori	r18, 0x02	; 2
     dfa:	fc 01       	movw	r30, r24
     dfc:	20 83       	st	Z, r18
	EIMSK |= (1 << INT0);
     dfe:	89 e5       	ldi	r24, 0x59	; 89
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	29 e5       	ldi	r18, 0x59	; 89
     e04:	30 e0       	ldi	r19, 0x00	; 0
     e06:	f9 01       	movw	r30, r18
     e08:	20 81       	ld	r18, Z
     e0a:	21 60       	ori	r18, 0x01	; 1
     e0c:	fc 01       	movw	r30, r24
     e0e:	20 83       	st	Z, r18
	sei();
     e10:	78 94       	sei
	// Enable interrupts

	// CSN and CE as outputs and initial states
	setbit(CE_DDR, CE_PIN);
     e12:	82 e2       	ldi	r24, 0x22	; 34
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	22 e2       	ldi	r18, 0x22	; 34
     e18:	30 e0       	ldi	r19, 0x00	; 0
     e1a:	f9 01       	movw	r30, r18
     e1c:	20 81       	ld	r18, Z
     e1e:	28 60       	ori	r18, 0x08	; 8
     e20:	fc 01       	movw	r30, r24
     e22:	20 83       	st	Z, r18
	setbit(CSN_DDR, CSN_PIN);
     e24:	87 e3       	ldi	r24, 0x37	; 55
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	27 e3       	ldi	r18, 0x37	; 55
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	f9 01       	movw	r30, r18
     e2e:	20 81       	ld	r18, Z
     e30:	21 60       	ori	r18, 0x01	; 1
     e32:	fc 01       	movw	r30, r24
     e34:	20 83       	st	Z, r18
	csn_high;
     e36:	88 e3       	ldi	r24, 0x38	; 56
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	28 e3       	ldi	r18, 0x38	; 56
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	f9 01       	movw	r30, r18
     e40:	20 81       	ld	r18, Z
     e42:	21 60       	ori	r18, 0x01	; 1
     e44:	fc 01       	movw	r30, r24
     e46:	20 83       	st	Z, r18
	ce_low;
     e48:	83 e2       	ldi	r24, 0x23	; 35
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	23 e2       	ldi	r18, 0x23	; 35
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	f9 01       	movw	r30, r18
     e52:	20 81       	ld	r18, Z
     e54:	27 7f       	andi	r18, 0xF7	; 247
     e56:	fc 01       	movw	r30, r24
     e58:	20 83       	st	Z, r18

	// Initialize SPI
	spi_master_init();
     e5a:	0e 94 b8 0d 	call	0x1b70	; 0x1b70 <spi_master_init>
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	a8 ec       	ldi	r26, 0xC8	; 200
     e64:	b2 e4       	ldi	r27, 0x42	; 66
     e66:	89 83       	std	Y+1, r24	; 0x01
     e68:	9a 83       	std	Y+2, r25	; 0x02
     e6a:	ab 83       	std	Y+3, r26	; 0x03
     e6c:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     e6e:	26 e6       	ldi	r18, 0x66	; 102
     e70:	36 e6       	ldi	r19, 0x66	; 102
     e72:	46 ee       	ldi	r20, 0xE6	; 230
     e74:	54 e4       	ldi	r21, 0x44	; 68
     e76:	69 81       	ldd	r22, Y+1	; 0x01
     e78:	7a 81       	ldd	r23, Y+2	; 0x02
     e7a:	8b 81       	ldd	r24, Y+3	; 0x03
     e7c:	9c 81       	ldd	r25, Y+4	; 0x04
     e7e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
     e82:	dc 01       	movw	r26, r24
     e84:	cb 01       	movw	r24, r22
     e86:	8d 83       	std	Y+5, r24	; 0x05
     e88:	9e 83       	std	Y+6, r25	; 0x06
     e8a:	af 83       	std	Y+7, r26	; 0x07
     e8c:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     e8e:	20 e0       	ldi	r18, 0x00	; 0
     e90:	30 e0       	ldi	r19, 0x00	; 0
     e92:	40 e8       	ldi	r20, 0x80	; 128
     e94:	5f e3       	ldi	r21, 0x3F	; 63
     e96:	6d 81       	ldd	r22, Y+5	; 0x05
     e98:	7e 81       	ldd	r23, Y+6	; 0x06
     e9a:	8f 81       	ldd	r24, Y+7	; 0x07
     e9c:	98 85       	ldd	r25, Y+8	; 0x08
     e9e:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
     ea2:	88 23       	and	r24, r24
     ea4:	2c f4       	brge	.+10     	; 0xeb0 <nrf24_init+0xda>
		__ticks = 1;
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	9a 87       	std	Y+10, r25	; 0x0a
     eac:	89 87       	std	Y+9, r24	; 0x09
     eae:	3f c0       	rjmp	.+126    	; 0xf2e <nrf24_init+0x158>
	else if (__tmp > 65535)
     eb0:	20 e0       	ldi	r18, 0x00	; 0
     eb2:	3f ef       	ldi	r19, 0xFF	; 255
     eb4:	4f e7       	ldi	r20, 0x7F	; 127
     eb6:	57 e4       	ldi	r21, 0x47	; 71
     eb8:	6d 81       	ldd	r22, Y+5	; 0x05
     eba:	7e 81       	ldd	r23, Y+6	; 0x06
     ebc:	8f 81       	ldd	r24, Y+7	; 0x07
     ebe:	98 85       	ldd	r25, Y+8	; 0x08
     ec0:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
     ec4:	18 16       	cp	r1, r24
     ec6:	4c f5       	brge	.+82     	; 0xf1a <nrf24_init+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	40 e2       	ldi	r20, 0x20	; 32
     ece:	51 e4       	ldi	r21, 0x41	; 65
     ed0:	69 81       	ldd	r22, Y+1	; 0x01
     ed2:	7a 81       	ldd	r23, Y+2	; 0x02
     ed4:	8b 81       	ldd	r24, Y+3	; 0x03
     ed6:	9c 81       	ldd	r25, Y+4	; 0x04
     ed8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
     edc:	dc 01       	movw	r26, r24
     ede:	cb 01       	movw	r24, r22
     ee0:	bc 01       	movw	r22, r24
     ee2:	cd 01       	movw	r24, r26
     ee4:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
     ee8:	dc 01       	movw	r26, r24
     eea:	cb 01       	movw	r24, r22
     eec:	9a 87       	std	Y+10, r25	; 0x0a
     eee:	89 87       	std	Y+9, r24	; 0x09
     ef0:	0f c0       	rjmp	.+30     	; 0xf10 <nrf24_init+0x13a>
     ef2:	88 eb       	ldi	r24, 0xB8	; 184
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	9c 87       	std	Y+12, r25	; 0x0c
     ef8:	8b 87       	std	Y+11, r24	; 0x0b
     efa:	8b 85       	ldd	r24, Y+11	; 0x0b
     efc:	9c 85       	ldd	r25, Y+12	; 0x0c
     efe:	01 97       	sbiw	r24, 0x01	; 1
     f00:	f1 f7       	brne	.-4      	; 0xefe <nrf24_init+0x128>
     f02:	9c 87       	std	Y+12, r25	; 0x0c
     f04:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f06:	89 85       	ldd	r24, Y+9	; 0x09
     f08:	9a 85       	ldd	r25, Y+10	; 0x0a
     f0a:	01 97       	sbiw	r24, 0x01	; 1
     f0c:	9a 87       	std	Y+10, r25	; 0x0a
     f0e:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f10:	89 85       	ldd	r24, Y+9	; 0x09
     f12:	9a 85       	ldd	r25, Y+10	; 0x0a
     f14:	89 2b       	or	r24, r25
     f16:	69 f7       	brne	.-38     	; 0xef2 <nrf24_init+0x11c>
     f18:	14 c0       	rjmp	.+40     	; 0xf42 <nrf24_init+0x16c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f1a:	6d 81       	ldd	r22, Y+5	; 0x05
     f1c:	7e 81       	ldd	r23, Y+6	; 0x06
     f1e:	8f 81       	ldd	r24, Y+7	; 0x07
     f20:	98 85       	ldd	r25, Y+8	; 0x08
     f22:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
     f26:	dc 01       	movw	r26, r24
     f28:	cb 01       	movw	r24, r22
     f2a:	9a 87       	std	Y+10, r25	; 0x0a
     f2c:	89 87       	std	Y+9, r24	; 0x09
     f2e:	89 85       	ldd	r24, Y+9	; 0x09
     f30:	9a 85       	ldd	r25, Y+10	; 0x0a
     f32:	9e 87       	std	Y+14, r25	; 0x0e
     f34:	8d 87       	std	Y+13, r24	; 0x0d
     f36:	8d 85       	ldd	r24, Y+13	; 0x0d
     f38:	9e 85       	ldd	r25, Y+14	; 0x0e
     f3a:	01 97       	sbiw	r24, 0x01	; 1
     f3c:	f1 f7       	brne	.-4      	; 0xf3a <nrf24_init+0x164>
     f3e:	9e 87       	std	Y+14, r25	; 0x0e
     f40:	8d 87       	std	Y+13, r24	; 0x0d
	_delay_ms(100);				// Power on reset 100ms

	// Start nRF24L01+ config
	data = (!(RX_INTERRUPT) << MASK_RX_DR) |// IRQ interrupt on RX (0 = enabled)
     f42:	8f e3       	ldi	r24, 0x3F	; 63
     f44:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
			(!(RT_INTERRUPT) << MASK_MAX_RT) |	// IRQ interrupt on auto retransmit counter overflow (0 = enabled)
			(1 << EN_CRC) |						// CRC enable
			(1 << CRC0) |						// CRC scheme
			(1 << PWR_UP) |						// Power up
			(1 << PRIM_RX);						// TX/RX select
	nrf24_write(CONFIG, &data, 1);
     f48:	41 e0       	ldi	r20, 0x01	; 1
     f4a:	50 e0       	ldi	r21, 0x00	; 0
     f4c:	67 ec       	ldi	r22, 0xC7	; 199
     f4e:	72 e0       	ldi	r23, 0x02	; 2
     f50:	80 e0       	ldi	r24, 0x00	; 0
     f52:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Auto-acknowledge on all pipes
	data = (AUTO_ACK << ENAA_P5) | (AUTO_ACK << ENAA_P4) | (AUTO_ACK << ENAA_P3)
     f56:	10 92 c7 02 	sts	0x02C7, r1	; 0x8002c7 <data>
			| (AUTO_ACK << ENAA_P2) | (AUTO_ACK << ENAA_P1)
			| (AUTO_ACK << ENAA_P0);
	nrf24_write(EN_AA, &data, 1);
     f5a:	41 e0       	ldi	r20, 0x01	; 1
     f5c:	50 e0       	ldi	r21, 0x00	; 0
     f5e:	67 ec       	ldi	r22, 0xC7	; 199
     f60:	72 e0       	ldi	r23, 0x02	; 2
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Set retries
	data = 0xF0;	// Delay 4000us with 1 re-try (will be added in settings)
     f68:	80 ef       	ldi	r24, 0xF0	; 240
     f6a:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
	nrf24_write(SETUP_RETR, &data, 1);
     f6e:	41 e0       	ldi	r20, 0x01	; 1
     f70:	50 e0       	ldi	r21, 0x00	; 0
     f72:	67 ec       	ldi	r22, 0xC7	; 199
     f74:	72 e0       	ldi	r23, 0x02	; 2
     f76:	84 e0       	ldi	r24, 0x04	; 4
     f78:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Disable RX addresses
	data = 0;
     f7c:	10 92 c7 02 	sts	0x02C7, r1	; 0x8002c7 <data>
	nrf24_write(EN_RXADDR, &data, 1);
     f80:	41 e0       	ldi	r20, 0x01	; 1
     f82:	50 e0       	ldi	r21, 0x00	; 0
     f84:	67 ec       	ldi	r22, 0xC7	; 199
     f86:	72 e0       	ldi	r23, 0x02	; 2
     f88:	82 e0       	ldi	r24, 0x02	; 2
     f8a:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Set channel
	data = CHANNEL;
     f8e:	84 e7       	ldi	r24, 0x74	; 116
     f90:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
	nrf24_write(RF_CH, &data, 1);
     f94:	41 e0       	ldi	r20, 0x01	; 1
     f96:	50 e0       	ldi	r21, 0x00	; 0
     f98:	67 ec       	ldi	r22, 0xC7	; 199
     f9a:	72 e0       	ldi	r23, 0x02	; 2
     f9c:	85 e0       	ldi	r24, 0x05	; 5
     f9e:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Setup
	data = (CONTINUOUS << CONT_WAVE) |			// Continuous carrier transmit
     fa2:	8e e0       	ldi	r24, 0x0E	; 14
     fa4:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
			((DATARATE >> RF_DR_HIGH) << RF_DR_HIGH) |	// Data rate
			((POWER >> RF_PWR) << RF_PWR);				// PA level
	nrf24_write(RF_SETUP, &data, 1);
     fa8:	41 e0       	ldi	r20, 0x01	; 1
     faa:	50 e0       	ldi	r21, 0x00	; 0
     fac:	67 ec       	ldi	r22, 0xC7	; 199
     fae:	72 e0       	ldi	r23, 0x02	; 2
     fb0:	86 e0       	ldi	r24, 0x06	; 6
     fb2:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Status - clear TX/RX FIFO's and MAX_RT by writing 1 into them
	data = (1 << RX_DR) |								// RX FIFO
     fb6:	80 e7       	ldi	r24, 0x70	; 112
     fb8:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
			(1 << TX_DS) |								// TX FIFO
			(1 << MAX_RT);								// MAX RT
	nrf24_write(STATUS, &data, 1);
     fbc:	41 e0       	ldi	r20, 0x01	; 1
     fbe:	50 e0       	ldi	r21, 0x00	; 0
     fc0:	67 ec       	ldi	r22, 0xC7	; 199
     fc2:	72 e0       	ldi	r23, 0x02	; 2
     fc4:	87 e0       	ldi	r24, 0x07	; 7
     fc6:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Dynamic payload on all pipes
	data = (DYN_PAYLOAD << DPL_P0) | (DYN_PAYLOAD << DPL_P1)
     fca:	8f e3       	ldi	r24, 0x3F	; 63
     fcc:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
			| (DYN_PAYLOAD << DPL_P2) | (DYN_PAYLOAD << DPL_P3)
			| (DYN_PAYLOAD << DPL_P4) | (DYN_PAYLOAD << DPL_P5);
	nrf24_write(DYNPD, &data, 1);
     fd0:	41 e0       	ldi	r20, 0x01	; 1
     fd2:	50 e0       	ldi	r21, 0x00	; 0
     fd4:	67 ec       	ldi	r22, 0xC7	; 199
     fd6:	72 e0       	ldi	r23, 0x02	; 2
     fd8:	8c e1       	ldi	r24, 0x1C	; 28
     fda:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Enable dynamic payload
	data = (DYN_PAYLOAD << EN_DPL) | (AUTO_ACK << EN_ACK_PAY)
     fde:	84 e0       	ldi	r24, 0x04	; 4
     fe0:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
			| (AUTO_ACK << EN_DYN_ACK);
	nrf24_write(FEATURE, &data, 1);
     fe4:	41 e0       	ldi	r20, 0x01	; 1
     fe6:	50 e0       	ldi	r21, 0x00	; 0
     fe8:	67 ec       	ldi	r22, 0xC7	; 199
     fea:	72 e0       	ldi	r23, 0x02	; 2
     fec:	8d e1       	ldi	r24, 0x1D	; 29
     fee:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Flush TX/RX
	// Clear RX FIFO which will reset interrupt
	uint8_t data = (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT);
     ff2:	80 e7       	ldi	r24, 0x70	; 112
     ff4:	8f 87       	std	Y+15, r24	; 0x0f
	nrf24_write(FLUSH_RX, 0, 0);
     ff6:	40 e0       	ldi	r20, 0x00	; 0
     ff8:	50 e0       	ldi	r21, 0x00	; 0
     ffa:	60 e0       	ldi	r22, 0x00	; 0
     ffc:	70 e0       	ldi	r23, 0x00	; 0
     ffe:	82 ee       	ldi	r24, 0xE2	; 226
    1000:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
	nrf24_write(FLUSH_TX, 0, 0);
    1004:	40 e0       	ldi	r20, 0x00	; 0
    1006:	50 e0       	ldi	r21, 0x00	; 0
    1008:	60 e0       	ldi	r22, 0x00	; 0
    100a:	70 e0       	ldi	r23, 0x00	; 0
    100c:	81 ee       	ldi	r24, 0xE1	; 225
    100e:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Open pipes
	nrf24_write(RX_ADDR_P0 + READ_PIPE, rx_address, 5);
    1012:	45 e0       	ldi	r20, 0x05	; 5
    1014:	50 e0       	ldi	r21, 0x00	; 0
    1016:	6c e1       	ldi	r22, 0x1C	; 28
    1018:	71 e0       	ldi	r23, 0x01	; 1
    101a:	8a e0       	ldi	r24, 0x0A	; 10
    101c:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
	nrf24_write(TX_ADDR, tx_address, 5);
    1020:	45 e0       	ldi	r20, 0x05	; 5
    1022:	50 e0       	ldi	r21, 0x00	; 0
    1024:	61 e2       	ldi	r22, 0x21	; 33
    1026:	71 e0       	ldi	r23, 0x01	; 1
    1028:	80 e1       	ldi	r24, 0x10	; 16
    102a:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
	nrf24_write(EN_RXADDR, &data, 1);
    102e:	ce 01       	movw	r24, r28
    1030:	0f 96       	adiw	r24, 0x0f	; 15
    1032:	41 e0       	ldi	r20, 0x01	; 1
    1034:	50 e0       	ldi	r21, 0x00	; 0
    1036:	bc 01       	movw	r22, r24
    1038:	82 e0       	ldi	r24, 0x02	; 2
    103a:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
	data |= (1 << READ_PIPE);
    103e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1040:	81 60       	ori	r24, 0x01	; 1
    1042:	8f 87       	std	Y+15, r24	; 0x0f
	nrf24_write(EN_RXADDR, &data, 1);
    1044:	ce 01       	movw	r24, r28
    1046:	0f 96       	adiw	r24, 0x0f	; 15
    1048:	41 e0       	ldi	r20, 0x01	; 1
    104a:	50 e0       	ldi	r21, 0x00	; 0
    104c:	bc 01       	movw	r22, r24
    104e:	82 e0       	ldi	r24, 0x02	; 2
    1050:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
}
    1054:	00 00       	nop
    1056:	2f 96       	adiw	r28, 0x0f	; 15
    1058:	0f b6       	in	r0, 0x3f	; 63
    105a:	f8 94       	cli
    105c:	de bf       	out	0x3e, r29	; 62
    105e:	0f be       	out	0x3f, r0	; 63
    1060:	cd bf       	out	0x3d, r28	; 61
    1062:	df 91       	pop	r29
    1064:	cf 91       	pop	r28
    1066:	08 95       	ret

00001068 <nrf24_write_ack>:

void nrf24_write_ack(void) {
    1068:	cf 93       	push	r28
    106a:	df 93       	push	r29
    106c:	00 d0       	rcall	.+0      	; 0x106e <nrf24_write_ack+0x6>
    106e:	00 d0       	rcall	.+0      	; 0x1070 <nrf24_write_ack+0x8>
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62
	const void *ack = "A";
    1074:	88 e7       	ldi	r24, 0x78	; 120
    1076:	92 e0       	ldi	r25, 0x02	; 2
    1078:	9a 83       	std	Y+2, r25	; 0x02
    107a:	89 83       	std	Y+1, r24	; 0x01
	unsigned int length = 1;
    107c:	81 e0       	ldi	r24, 0x01	; 1
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	9c 83       	std	Y+4, r25	; 0x04
    1082:	8b 83       	std	Y+3, r24	; 0x03
	csn_low;
    1084:	88 e3       	ldi	r24, 0x38	; 56
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	28 e3       	ldi	r18, 0x38	; 56
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	f9 01       	movw	r30, r18
    108e:	20 81       	ld	r18, Z
    1090:	2e 7f       	andi	r18, 0xFE	; 254
    1092:	fc 01       	movw	r30, r24
    1094:	20 83       	st	Z, r18
	spi_send(W_ACK_PAYLOAD);
    1096:	88 ea       	ldi	r24, 0xA8	; 168
    1098:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <spi_send>
	while (length--)
    109c:	0b c0       	rjmp	.+22     	; 0x10b4 <nrf24_write_ack+0x4c>
		spi_send(*(uint8_t *) ack++);
    109e:	89 81       	ldd	r24, Y+1	; 0x01
    10a0:	9a 81       	ldd	r25, Y+2	; 0x02
    10a2:	9c 01       	movw	r18, r24
    10a4:	2f 5f       	subi	r18, 0xFF	; 255
    10a6:	3f 4f       	sbci	r19, 0xFF	; 255
    10a8:	3a 83       	std	Y+2, r19	; 0x02
    10aa:	29 83       	std	Y+1, r18	; 0x01
    10ac:	fc 01       	movw	r30, r24
    10ae:	80 81       	ld	r24, Z
    10b0:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <spi_send>
void nrf24_write_ack(void) {
	const void *ack = "A";
	unsigned int length = 1;
	csn_low;
	spi_send(W_ACK_PAYLOAD);
	while (length--)
    10b4:	8b 81       	ldd	r24, Y+3	; 0x03
    10b6:	9c 81       	ldd	r25, Y+4	; 0x04
    10b8:	9c 01       	movw	r18, r24
    10ba:	21 50       	subi	r18, 0x01	; 1
    10bc:	31 09       	sbc	r19, r1
    10be:	3c 83       	std	Y+4, r19	; 0x04
    10c0:	2b 83       	std	Y+3, r18	; 0x03
    10c2:	89 2b       	or	r24, r25
    10c4:	61 f7       	brne	.-40     	; 0x109e <nrf24_write_ack+0x36>
		spi_send(*(uint8_t *) ack++);
	csn_high;
    10c6:	88 e3       	ldi	r24, 0x38	; 56
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	28 e3       	ldi	r18, 0x38	; 56
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	f9 01       	movw	r30, r18
    10d0:	20 81       	ld	r18, Z
    10d2:	21 60       	ori	r18, 0x01	; 1
    10d4:	fc 01       	movw	r30, r24
    10d6:	20 83       	st	Z, r18
}
    10d8:	00 00       	nop
    10da:	0f 90       	pop	r0
    10dc:	0f 90       	pop	r0
    10de:	0f 90       	pop	r0
    10e0:	0f 90       	pop	r0
    10e2:	df 91       	pop	r29
    10e4:	cf 91       	pop	r28
    10e6:	08 95       	ret

000010e8 <nrf24_state>:

void nrf24_state(uint8_t state) {
    10e8:	cf 93       	push	r28
    10ea:	df 93       	push	r29
    10ec:	cd b7       	in	r28, 0x3d	; 61
    10ee:	de b7       	in	r29, 0x3e	; 62
    10f0:	e0 97       	sbiw	r28, 0x30	; 48
    10f2:	0f b6       	in	r0, 0x3f	; 63
    10f4:	f8 94       	cli
    10f6:	de bf       	out	0x3e, r29	; 62
    10f8:	0f be       	out	0x3f, r0	; 63
    10fa:	cd bf       	out	0x3d, r28	; 61
    10fc:	88 ab       	std	Y+48, r24	; 0x30
	uint8_t config_register;
	nrf24_read(CONFIG, &config_register, 1);
    10fe:	ce 01       	movw	r24, r28
    1100:	8f 96       	adiw	r24, 0x2f	; 47
    1102:	41 e0       	ldi	r20, 0x01	; 1
    1104:	50 e0       	ldi	r21, 0x00	; 0
    1106:	bc 01       	movw	r22, r24
    1108:	80 e0       	ldi	r24, 0x00	; 0
    110a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>

	switch (state) {
    110e:	88 a9       	ldd	r24, Y+48	; 0x30
    1110:	88 2f       	mov	r24, r24
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	83 30       	cpi	r24, 0x03	; 3
    1116:	91 05       	cpc	r25, r1
    1118:	09 f4       	brne	.+2      	; 0x111c <__stack+0x1d>
    111a:	a8 c0       	rjmp	.+336    	; 0x126c <__stack+0x16d>
    111c:	84 30       	cpi	r24, 0x04	; 4
    111e:	91 05       	cpc	r25, r1
    1120:	3c f4       	brge	.+14     	; 0x1130 <__stack+0x31>
    1122:	81 30       	cpi	r24, 0x01	; 1
    1124:	91 05       	cpc	r25, r1
    1126:	81 f0       	breq	.+32     	; 0x1148 <__stack+0x49>
    1128:	02 97       	sbiw	r24, 0x02	; 2
    112a:	09 f4       	brne	.+2      	; 0x112e <__stack+0x2f>
    112c:	93 c0       	rjmp	.+294    	; 0x1254 <__stack+0x155>
		nrf24_write(CONFIG, &data, 1);
		ce_high;
		_delay_us(150);
		break;
	}
}
    112e:	cf c1       	rjmp	.+926    	; 0x14ce <__stack+0x3cf>

void nrf24_state(uint8_t state) {
	uint8_t config_register;
	nrf24_read(CONFIG, &config_register, 1);

	switch (state) {
    1130:	85 30       	cpi	r24, 0x05	; 5
    1132:	91 05       	cpc	r25, r1
    1134:	09 f4       	brne	.+2      	; 0x1138 <__stack+0x39>
    1136:	bc c0       	rjmp	.+376    	; 0x12b0 <__stack+0x1b1>
    1138:	85 30       	cpi	r24, 0x05	; 5
    113a:	91 05       	cpc	r25, r1
    113c:	0c f4       	brge	.+2      	; 0x1140 <__stack+0x41>
    113e:	ac c0       	rjmp	.+344    	; 0x1298 <__stack+0x199>
    1140:	06 97       	sbiw	r24, 0x06	; 6
    1142:	09 f4       	brne	.+2      	; 0x1146 <__stack+0x47>
    1144:	bf c0       	rjmp	.+382    	; 0x12c4 <__stack+0x1c5>
		nrf24_write(CONFIG, &data, 1);
		ce_high;
		_delay_us(150);
		break;
	}
}
    1146:	c3 c1       	rjmp	.+902    	; 0x14ce <__stack+0x3cf>
	nrf24_read(CONFIG, &config_register, 1);

	switch (state) {
	case POWERUP:
		// Check if already powered up
		if (!(config_register & (1 << PWR_UP))) {
    1148:	8f a5       	ldd	r24, Y+47	; 0x2f
    114a:	88 2f       	mov	r24, r24
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	82 70       	andi	r24, 0x02	; 2
    1150:	99 27       	eor	r25, r25
    1152:	89 2b       	or	r24, r25
    1154:	09 f0       	breq	.+2      	; 0x1158 <__stack+0x59>
    1156:	ba c1       	rjmp	.+884    	; 0x14cc <__stack+0x3cd>
			data = config_register | (1 << PWR_UP);
    1158:	8f a5       	ldd	r24, Y+47	; 0x2f
    115a:	82 60       	ori	r24, 0x02	; 2
    115c:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
			nrf24_write(CONFIG, &data, 1);
    1160:	41 e0       	ldi	r20, 0x01	; 1
    1162:	50 e0       	ldi	r21, 0x00	; 0
    1164:	67 ec       	ldi	r22, 0xC7	; 199
    1166:	72 e0       	ldi	r23, 0x02	; 2
    1168:	80 e0       	ldi	r24, 0x00	; 0
    116a:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
    116e:	80 e0       	ldi	r24, 0x00	; 0
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	a0 e0       	ldi	r26, 0x00	; 0
    1174:	b0 e4       	ldi	r27, 0x40	; 64
    1176:	8d 83       	std	Y+5, r24	; 0x05
    1178:	9e 83       	std	Y+6, r25	; 0x06
    117a:	af 83       	std	Y+7, r26	; 0x07
    117c:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    117e:	26 e6       	ldi	r18, 0x66	; 102
    1180:	36 e6       	ldi	r19, 0x66	; 102
    1182:	46 ee       	ldi	r20, 0xE6	; 230
    1184:	54 e4       	ldi	r21, 0x44	; 68
    1186:	6d 81       	ldd	r22, Y+5	; 0x05
    1188:	7e 81       	ldd	r23, Y+6	; 0x06
    118a:	8f 81       	ldd	r24, Y+7	; 0x07
    118c:	98 85       	ldd	r25, Y+8	; 0x08
    118e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1192:	dc 01       	movw	r26, r24
    1194:	cb 01       	movw	r24, r22
    1196:	89 87       	std	Y+9, r24	; 0x09
    1198:	9a 87       	std	Y+10, r25	; 0x0a
    119a:	ab 87       	std	Y+11, r26	; 0x0b
    119c:	bc 87       	std	Y+12, r27	; 0x0c
	if (__tmp < 1.0)
    119e:	20 e0       	ldi	r18, 0x00	; 0
    11a0:	30 e0       	ldi	r19, 0x00	; 0
    11a2:	40 e8       	ldi	r20, 0x80	; 128
    11a4:	5f e3       	ldi	r21, 0x3F	; 63
    11a6:	69 85       	ldd	r22, Y+9	; 0x09
    11a8:	7a 85       	ldd	r23, Y+10	; 0x0a
    11aa:	8b 85       	ldd	r24, Y+11	; 0x0b
    11ac:	9c 85       	ldd	r25, Y+12	; 0x0c
    11ae:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    11b2:	88 23       	and	r24, r24
    11b4:	2c f4       	brge	.+10     	; 0x11c0 <__stack+0xc1>
		__ticks = 1;
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	9e 87       	std	Y+14, r25	; 0x0e
    11bc:	8d 87       	std	Y+13, r24	; 0x0d
    11be:	3f c0       	rjmp	.+126    	; 0x123e <__stack+0x13f>
	else if (__tmp > 65535)
    11c0:	20 e0       	ldi	r18, 0x00	; 0
    11c2:	3f ef       	ldi	r19, 0xFF	; 255
    11c4:	4f e7       	ldi	r20, 0x7F	; 127
    11c6:	57 e4       	ldi	r21, 0x47	; 71
    11c8:	69 85       	ldd	r22, Y+9	; 0x09
    11ca:	7a 85       	ldd	r23, Y+10	; 0x0a
    11cc:	8b 85       	ldd	r24, Y+11	; 0x0b
    11ce:	9c 85       	ldd	r25, Y+12	; 0x0c
    11d0:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    11d4:	18 16       	cp	r1, r24
    11d6:	4c f5       	brge	.+82     	; 0x122a <__stack+0x12b>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11d8:	20 e0       	ldi	r18, 0x00	; 0
    11da:	30 e0       	ldi	r19, 0x00	; 0
    11dc:	40 e2       	ldi	r20, 0x20	; 32
    11de:	51 e4       	ldi	r21, 0x41	; 65
    11e0:	6d 81       	ldd	r22, Y+5	; 0x05
    11e2:	7e 81       	ldd	r23, Y+6	; 0x06
    11e4:	8f 81       	ldd	r24, Y+7	; 0x07
    11e6:	98 85       	ldd	r25, Y+8	; 0x08
    11e8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    11ec:	dc 01       	movw	r26, r24
    11ee:	cb 01       	movw	r24, r22
    11f0:	bc 01       	movw	r22, r24
    11f2:	cd 01       	movw	r24, r26
    11f4:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    11f8:	dc 01       	movw	r26, r24
    11fa:	cb 01       	movw	r24, r22
    11fc:	9e 87       	std	Y+14, r25	; 0x0e
    11fe:	8d 87       	std	Y+13, r24	; 0x0d
    1200:	0f c0       	rjmp	.+30     	; 0x1220 <__stack+0x121>
    1202:	88 eb       	ldi	r24, 0xB8	; 184
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	98 8b       	std	Y+16, r25	; 0x10
    1208:	8f 87       	std	Y+15, r24	; 0x0f
    120a:	8f 85       	ldd	r24, Y+15	; 0x0f
    120c:	98 89       	ldd	r25, Y+16	; 0x10
    120e:	01 97       	sbiw	r24, 0x01	; 1
    1210:	f1 f7       	brne	.-4      	; 0x120e <__stack+0x10f>
    1212:	98 8b       	std	Y+16, r25	; 0x10
    1214:	8f 87       	std	Y+15, r24	; 0x0f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1216:	8d 85       	ldd	r24, Y+13	; 0x0d
    1218:	9e 85       	ldd	r25, Y+14	; 0x0e
    121a:	01 97       	sbiw	r24, 0x01	; 1
    121c:	9e 87       	std	Y+14, r25	; 0x0e
    121e:	8d 87       	std	Y+13, r24	; 0x0d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1220:	8d 85       	ldd	r24, Y+13	; 0x0d
    1222:	9e 85       	ldd	r25, Y+14	; 0x0e
    1224:	89 2b       	or	r24, r25
    1226:	69 f7       	brne	.-38     	; 0x1202 <__stack+0x103>
			// 1.5ms from POWERDOWN to start up
			_delay_ms(2);
		}
		break;
    1228:	51 c1       	rjmp	.+674    	; 0x14cc <__stack+0x3cd>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    122a:	69 85       	ldd	r22, Y+9	; 0x09
    122c:	7a 85       	ldd	r23, Y+10	; 0x0a
    122e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1230:	9c 85       	ldd	r25, Y+12	; 0x0c
    1232:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    1236:	dc 01       	movw	r26, r24
    1238:	cb 01       	movw	r24, r22
    123a:	9e 87       	std	Y+14, r25	; 0x0e
    123c:	8d 87       	std	Y+13, r24	; 0x0d
    123e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1240:	9e 85       	ldd	r25, Y+14	; 0x0e
    1242:	9a 8b       	std	Y+18, r25	; 0x12
    1244:	89 8b       	std	Y+17, r24	; 0x11
    1246:	89 89       	ldd	r24, Y+17	; 0x11
    1248:	9a 89       	ldd	r25, Y+18	; 0x12
    124a:	01 97       	sbiw	r24, 0x01	; 1
    124c:	f1 f7       	brne	.-4      	; 0x124a <__stack+0x14b>
    124e:	9a 8b       	std	Y+18, r25	; 0x12
    1250:	89 8b       	std	Y+17, r24	; 0x11
    1252:	3c c1       	rjmp	.+632    	; 0x14cc <__stack+0x3cd>
	case POWERDOWN:
		data = config_register & ~(1 << PWR_UP);
    1254:	8f a5       	ldd	r24, Y+47	; 0x2f
    1256:	8d 7f       	andi	r24, 0xFD	; 253
    1258:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
		nrf24_write(CONFIG, &data, 1);
    125c:	41 e0       	ldi	r20, 0x01	; 1
    125e:	50 e0       	ldi	r21, 0x00	; 0
    1260:	67 ec       	ldi	r22, 0xC7	; 199
    1262:	72 e0       	ldi	r23, 0x02	; 2
    1264:	80 e0       	ldi	r24, 0x00	; 0
    1266:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
		break;
    126a:	31 c1       	rjmp	.+610    	; 0x14ce <__stack+0x3cf>
	case RECEIVE:
		data = config_register | (1 << PRIM_RX);
    126c:	8f a5       	ldd	r24, Y+47	; 0x2f
    126e:	81 60       	ori	r24, 0x01	; 1
    1270:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
		nrf24_write(CONFIG, &data, 1);
    1274:	41 e0       	ldi	r20, 0x01	; 1
    1276:	50 e0       	ldi	r21, 0x00	; 0
    1278:	67 ec       	ldi	r22, 0xC7	; 199
    127a:	72 e0       	ldi	r23, 0x02	; 2
    127c:	80 e0       	ldi	r24, 0x00	; 0
    127e:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
		// Clear STATUS register
		data = (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT);
    1282:	80 e7       	ldi	r24, 0x70	; 112
    1284:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
		nrf24_write(STATUS, &data, 1);
    1288:	41 e0       	ldi	r20, 0x01	; 1
    128a:	50 e0       	ldi	r21, 0x00	; 0
    128c:	67 ec       	ldi	r22, 0xC7	; 199
    128e:	72 e0       	ldi	r23, 0x02	; 2
    1290:	87 e0       	ldi	r24, 0x07	; 7
    1292:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
		break;
    1296:	1b c1       	rjmp	.+566    	; 0x14ce <__stack+0x3cf>
	case TRANSMIT:
		data = config_register & ~(1 << PRIM_RX);
    1298:	8f a5       	ldd	r24, Y+47	; 0x2f
    129a:	8e 7f       	andi	r24, 0xFE	; 254
    129c:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
		nrf24_write(CONFIG, &data, 1);
    12a0:	41 e0       	ldi	r20, 0x01	; 1
    12a2:	50 e0       	ldi	r21, 0x00	; 0
    12a4:	67 ec       	ldi	r22, 0xC7	; 199
    12a6:	72 e0       	ldi	r23, 0x02	; 2
    12a8:	80 e0       	ldi	r24, 0x00	; 0
    12aa:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
		break;
    12ae:	0f c1       	rjmp	.+542    	; 0x14ce <__stack+0x3cf>
	case STANDBY1:
		ce_low;
    12b0:	83 e2       	ldi	r24, 0x23	; 35
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	23 e2       	ldi	r18, 0x23	; 35
    12b6:	30 e0       	ldi	r19, 0x00	; 0
    12b8:	f9 01       	movw	r30, r18
    12ba:	20 81       	ld	r18, Z
    12bc:	27 7f       	andi	r18, 0xF7	; 247
    12be:	fc 01       	movw	r30, r24
    12c0:	20 83       	st	Z, r18
		break;
    12c2:	05 c1       	rjmp	.+522    	; 0x14ce <__stack+0x3cf>
	case STANDBY2:
		data = config_register & ~(1 << PRIM_RX);
    12c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    12c6:	8e 7f       	andi	r24, 0xFE	; 254
    12c8:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
		nrf24_write(CONFIG, &data, 1);
    12cc:	41 e0       	ldi	r20, 0x01	; 1
    12ce:	50 e0       	ldi	r21, 0x00	; 0
    12d0:	67 ec       	ldi	r22, 0xC7	; 199
    12d2:	72 e0       	ldi	r23, 0x02	; 2
    12d4:	80 e0       	ldi	r24, 0x00	; 0
    12d6:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
		ce_high;
    12da:	83 e2       	ldi	r24, 0x23	; 35
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	23 e2       	ldi	r18, 0x23	; 35
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	f9 01       	movw	r30, r18
    12e4:	20 81       	ld	r18, Z
    12e6:	28 60       	ori	r18, 0x08	; 8
    12e8:	fc 01       	movw	r30, r24
    12ea:	20 83       	st	Z, r18
    12ec:	80 e0       	ldi	r24, 0x00	; 0
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	a6 e1       	ldi	r26, 0x16	; 22
    12f2:	b3 e4       	ldi	r27, 0x43	; 67
    12f4:	89 83       	std	Y+1, r24	; 0x01
    12f6:	9a 83       	std	Y+2, r25	; 0x02
    12f8:	ab 83       	std	Y+3, r26	; 0x03
    12fa:	bc 83       	std	Y+4, r27	; 0x04
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
    12fc:	22 e5       	ldi	r18, 0x52	; 82
    12fe:	39 e4       	ldi	r19, 0x49	; 73
    1300:	4d e1       	ldi	r20, 0x1D	; 29
    1302:	50 e4       	ldi	r21, 0x40	; 64
    1304:	69 81       	ldd	r22, Y+1	; 0x01
    1306:	7a 81       	ldd	r23, Y+2	; 0x02
    1308:	8b 81       	ldd	r24, Y+3	; 0x03
    130a:	9c 81       	ldd	r25, Y+4	; 0x04
    130c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1310:	dc 01       	movw	r26, r24
    1312:	cb 01       	movw	r24, r22
    1314:	8b 8b       	std	Y+19, r24	; 0x13
    1316:	9c 8b       	std	Y+20, r25	; 0x14
    1318:	ad 8b       	std	Y+21, r26	; 0x15
    131a:	be 8b       	std	Y+22, r27	; 0x16
	__tmp2 = ((F_CPU) / 4e6) * __us;
    131c:	2a ef       	ldi	r18, 0xFA	; 250
    131e:	3d ee       	ldi	r19, 0xED	; 237
    1320:	4b ee       	ldi	r20, 0xEB	; 235
    1322:	5f e3       	ldi	r21, 0x3F	; 63
    1324:	69 81       	ldd	r22, Y+1	; 0x01
    1326:	7a 81       	ldd	r23, Y+2	; 0x02
    1328:	8b 81       	ldd	r24, Y+3	; 0x03
    132a:	9c 81       	ldd	r25, Y+4	; 0x04
    132c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1330:	dc 01       	movw	r26, r24
    1332:	cb 01       	movw	r24, r22
    1334:	8f 8b       	std	Y+23, r24	; 0x17
    1336:	98 8f       	std	Y+24, r25	; 0x18
    1338:	a9 8f       	std	Y+25, r26	; 0x19
    133a:	ba 8f       	std	Y+26, r27	; 0x1a
	if (__tmp < 1.0)
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	40 e8       	ldi	r20, 0x80	; 128
    1342:	5f e3       	ldi	r21, 0x3F	; 63
    1344:	6b 89       	ldd	r22, Y+19	; 0x13
    1346:	7c 89       	ldd	r23, Y+20	; 0x14
    1348:	8d 89       	ldd	r24, Y+21	; 0x15
    134a:	9e 89       	ldd	r25, Y+22	; 0x16
    134c:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    1350:	88 23       	and	r24, r24
    1352:	1c f4       	brge	.+6      	; 0x135a <__stack+0x25b>
		__ticks = 1;
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	8b 8f       	std	Y+27, r24	; 0x1b
    1358:	b2 c0       	rjmp	.+356    	; 0x14be <__stack+0x3bf>
	else if (__tmp2 > 65535)
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	3f ef       	ldi	r19, 0xFF	; 255
    135e:	4f e7       	ldi	r20, 0x7F	; 127
    1360:	57 e4       	ldi	r21, 0x47	; 71
    1362:	6f 89       	ldd	r22, Y+23	; 0x17
    1364:	78 8d       	ldd	r23, Y+24	; 0x18
    1366:	89 8d       	ldd	r24, Y+25	; 0x19
    1368:	9a 8d       	ldd	r25, Y+26	; 0x1a
    136a:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    136e:	18 16       	cp	r1, r24
    1370:	0c f0       	brlt	.+2      	; 0x1374 <__stack+0x275>
    1372:	7b c0       	rjmp	.+246    	; 0x146a <__stack+0x36b>
	{
		_delay_ms(__us / 1000.0);
    1374:	20 e0       	ldi	r18, 0x00	; 0
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	4a e7       	ldi	r20, 0x7A	; 122
    137a:	54 e4       	ldi	r21, 0x44	; 68
    137c:	69 81       	ldd	r22, Y+1	; 0x01
    137e:	7a 81       	ldd	r23, Y+2	; 0x02
    1380:	8b 81       	ldd	r24, Y+3	; 0x03
    1382:	9c 81       	ldd	r25, Y+4	; 0x04
    1384:	0e 94 7a 0e 	call	0x1cf4	; 0x1cf4 <__divsf3>
    1388:	dc 01       	movw	r26, r24
    138a:	cb 01       	movw	r24, r22
    138c:	8c 8f       	std	Y+28, r24	; 0x1c
    138e:	9d 8f       	std	Y+29, r25	; 0x1d
    1390:	ae 8f       	std	Y+30, r26	; 0x1e
    1392:	bf 8f       	std	Y+31, r27	; 0x1f

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    1394:	26 e6       	ldi	r18, 0x66	; 102
    1396:	36 e6       	ldi	r19, 0x66	; 102
    1398:	46 ee       	ldi	r20, 0xE6	; 230
    139a:	54 e4       	ldi	r21, 0x44	; 68
    139c:	6c 8d       	ldd	r22, Y+28	; 0x1c
    139e:	7d 8d       	ldd	r23, Y+29	; 0x1d
    13a0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13a2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    13a4:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    13a8:	dc 01       	movw	r26, r24
    13aa:	cb 01       	movw	r24, r22
    13ac:	88 a3       	std	Y+32, r24	; 0x20
    13ae:	99 a3       	std	Y+33, r25	; 0x21
    13b0:	aa a3       	std	Y+34, r26	; 0x22
    13b2:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    13b4:	20 e0       	ldi	r18, 0x00	; 0
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	40 e8       	ldi	r20, 0x80	; 128
    13ba:	5f e3       	ldi	r21, 0x3F	; 63
    13bc:	68 a1       	ldd	r22, Y+32	; 0x20
    13be:	79 a1       	ldd	r23, Y+33	; 0x21
    13c0:	8a a1       	ldd	r24, Y+34	; 0x22
    13c2:	9b a1       	ldd	r25, Y+35	; 0x23
    13c4:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    13c8:	88 23       	and	r24, r24
    13ca:	2c f4       	brge	.+10     	; 0x13d6 <__stack+0x2d7>
		__ticks = 1;
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	9d a3       	std	Y+37, r25	; 0x25
    13d2:	8c a3       	std	Y+36, r24	; 0x24
    13d4:	3f c0       	rjmp	.+126    	; 0x1454 <__stack+0x355>
	else if (__tmp > 65535)
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	3f ef       	ldi	r19, 0xFF	; 255
    13da:	4f e7       	ldi	r20, 0x7F	; 127
    13dc:	57 e4       	ldi	r21, 0x47	; 71
    13de:	68 a1       	ldd	r22, Y+32	; 0x20
    13e0:	79 a1       	ldd	r23, Y+33	; 0x21
    13e2:	8a a1       	ldd	r24, Y+34	; 0x22
    13e4:	9b a1       	ldd	r25, Y+35	; 0x23
    13e6:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    13ea:	18 16       	cp	r1, r24
    13ec:	4c f5       	brge	.+82     	; 0x1440 <__stack+0x341>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13ee:	20 e0       	ldi	r18, 0x00	; 0
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	40 e2       	ldi	r20, 0x20	; 32
    13f4:	51 e4       	ldi	r21, 0x41	; 65
    13f6:	6c 8d       	ldd	r22, Y+28	; 0x1c
    13f8:	7d 8d       	ldd	r23, Y+29	; 0x1d
    13fa:	8e 8d       	ldd	r24, Y+30	; 0x1e
    13fc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    13fe:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1402:	dc 01       	movw	r26, r24
    1404:	cb 01       	movw	r24, r22
    1406:	bc 01       	movw	r22, r24
    1408:	cd 01       	movw	r24, r26
    140a:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    140e:	dc 01       	movw	r26, r24
    1410:	cb 01       	movw	r24, r22
    1412:	9d a3       	std	Y+37, r25	; 0x25
    1414:	8c a3       	std	Y+36, r24	; 0x24
    1416:	0f c0       	rjmp	.+30     	; 0x1436 <__stack+0x337>
    1418:	88 eb       	ldi	r24, 0xB8	; 184
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	9f a3       	std	Y+39, r25	; 0x27
    141e:	8e a3       	std	Y+38, r24	; 0x26
    1420:	8e a1       	ldd	r24, Y+38	; 0x26
    1422:	9f a1       	ldd	r25, Y+39	; 0x27
    1424:	01 97       	sbiw	r24, 0x01	; 1
    1426:	f1 f7       	brne	.-4      	; 0x1424 <__stack+0x325>
    1428:	9f a3       	std	Y+39, r25	; 0x27
    142a:	8e a3       	std	Y+38, r24	; 0x26
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    142c:	8c a1       	ldd	r24, Y+36	; 0x24
    142e:	9d a1       	ldd	r25, Y+37	; 0x25
    1430:	01 97       	sbiw	r24, 0x01	; 1
    1432:	9d a3       	std	Y+37, r25	; 0x25
    1434:	8c a3       	std	Y+36, r24	; 0x24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1436:	8c a1       	ldd	r24, Y+36	; 0x24
    1438:	9d a1       	ldd	r25, Y+37	; 0x25
    143a:	89 2b       	or	r24, r25
    143c:	69 f7       	brne	.-38     	; 0x1418 <__stack+0x319>
    143e:	3f c0       	rjmp	.+126    	; 0x14be <__stack+0x3bf>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1440:	68 a1       	ldd	r22, Y+32	; 0x20
    1442:	79 a1       	ldd	r23, Y+33	; 0x21
    1444:	8a a1       	ldd	r24, Y+34	; 0x22
    1446:	9b a1       	ldd	r25, Y+35	; 0x23
    1448:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    144c:	dc 01       	movw	r26, r24
    144e:	cb 01       	movw	r24, r22
    1450:	9d a3       	std	Y+37, r25	; 0x25
    1452:	8c a3       	std	Y+36, r24	; 0x24
    1454:	8c a1       	ldd	r24, Y+36	; 0x24
    1456:	9d a1       	ldd	r25, Y+37	; 0x25
    1458:	99 a7       	std	Y+41, r25	; 0x29
    145a:	88 a7       	std	Y+40, r24	; 0x28
    145c:	88 a5       	ldd	r24, Y+40	; 0x28
    145e:	99 a5       	ldd	r25, Y+41	; 0x29
    1460:	01 97       	sbiw	r24, 0x01	; 1
    1462:	f1 f7       	brne	.-4      	; 0x1460 <__stack+0x361>
    1464:	99 a7       	std	Y+41, r25	; 0x29
    1466:	88 a7       	std	Y+40, r24	; 0x28
    1468:	2a c0       	rjmp	.+84     	; 0x14be <__stack+0x3bf>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
    146a:	20 e0       	ldi	r18, 0x00	; 0
    146c:	30 e0       	ldi	r19, 0x00	; 0
    146e:	4f e7       	ldi	r20, 0x7F	; 127
    1470:	53 e4       	ldi	r21, 0x43	; 67
    1472:	6b 89       	ldd	r22, Y+19	; 0x13
    1474:	7c 89       	ldd	r23, Y+20	; 0x14
    1476:	8d 89       	ldd	r24, Y+21	; 0x15
    1478:	9e 89       	ldd	r25, Y+22	; 0x16
    147a:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    147e:	18 16       	cp	r1, r24
    1480:	ac f4       	brge	.+42     	; 0x14ac <__stack+0x3ad>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
    1482:	6f 89       	ldd	r22, Y+23	; 0x17
    1484:	78 8d       	ldd	r23, Y+24	; 0x18
    1486:	89 8d       	ldd	r24, Y+25	; 0x19
    1488:	9a 8d       	ldd	r25, Y+26	; 0x1a
    148a:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    148e:	dc 01       	movw	r26, r24
    1490:	cb 01       	movw	r24, r22
    1492:	9b a7       	std	Y+43, r25	; 0x2b
    1494:	8a a7       	std	Y+42, r24	; 0x2a
    1496:	8a a5       	ldd	r24, Y+42	; 0x2a
    1498:	9b a5       	ldd	r25, Y+43	; 0x2b
    149a:	9d a7       	std	Y+45, r25	; 0x2d
    149c:	8c a7       	std	Y+44, r24	; 0x2c
    149e:	8c a5       	ldd	r24, Y+44	; 0x2c
    14a0:	9d a5       	ldd	r25, Y+45	; 0x2d
    14a2:	01 97       	sbiw	r24, 0x01	; 1
    14a4:	f1 f7       	brne	.-4      	; 0x14a2 <__stack+0x3a3>
    14a6:	9d a7       	std	Y+45, r25	; 0x2d
    14a8:	8c a7       	std	Y+44, r24	; 0x2c
		_delay_us(150);
		break;
    14aa:	11 c0       	rjmp	.+34     	; 0x14ce <__stack+0x3cf>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    14ac:	6b 89       	ldd	r22, Y+19	; 0x13
    14ae:	7c 89       	ldd	r23, Y+20	; 0x14
    14b0:	8d 89       	ldd	r24, Y+21	; 0x15
    14b2:	9e 89       	ldd	r25, Y+22	; 0x16
    14b4:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    14b8:	dc 01       	movw	r26, r24
    14ba:	cb 01       	movw	r24, r22
    14bc:	8b 8f       	std	Y+27, r24	; 0x1b
    14be:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14c0:	8e a7       	std	Y+46, r24	; 0x2e
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    14c2:	8e a5       	ldd	r24, Y+46	; 0x2e
    14c4:	8a 95       	dec	r24
    14c6:	f1 f7       	brne	.-4      	; 0x14c4 <__stack+0x3c5>
    14c8:	8e a7       	std	Y+46, r24	; 0x2e
    14ca:	01 c0       	rjmp	.+2      	; 0x14ce <__stack+0x3cf>
			data = config_register | (1 << PWR_UP);
			nrf24_write(CONFIG, &data, 1);
			// 1.5ms from POWERDOWN to start up
			_delay_ms(2);
		}
		break;
    14cc:	00 00       	nop
		nrf24_write(CONFIG, &data, 1);
		ce_high;
		_delay_us(150);
		break;
	}
}
    14ce:	00 00       	nop
    14d0:	e0 96       	adiw	r28, 0x30	; 48
    14d2:	0f b6       	in	r0, 0x3f	; 63
    14d4:	f8 94       	cli
    14d6:	de bf       	out	0x3e, r29	; 62
    14d8:	0f be       	out	0x3f, r0	; 63
    14da:	cd bf       	out	0x3d, r28	; 61
    14dc:	df 91       	pop	r29
    14de:	cf 91       	pop	r28
    14e0:	08 95       	ret

000014e2 <nrf24_start_listening>:

void nrf24_start_listening(void) {
    14e2:	cf 93       	push	r28
    14e4:	df 93       	push	r29
    14e6:	cd b7       	in	r28, 0x3d	; 61
    14e8:	de b7       	in	r29, 0x3e	; 62
    14ea:	a0 97       	sbiw	r28, 0x20	; 32
    14ec:	0f b6       	in	r0, 0x3f	; 63
    14ee:	f8 94       	cli
    14f0:	de bf       	out	0x3e, r29	; 62
    14f2:	0f be       	out	0x3f, r0	; 63
    14f4:	cd bf       	out	0x3d, r28	; 61
	nrf24_state(RECEIVE);				// Receive mode
    14f6:	83 e0       	ldi	r24, 0x03	; 3
    14f8:	0e 94 74 08 	call	0x10e8	; 0x10e8 <nrf24_state>
	//if (AUTO_ACK) nrf24_write_ack();	// Write acknowledgment
	ce_high;
    14fc:	83 e2       	ldi	r24, 0x23	; 35
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	23 e2       	ldi	r18, 0x23	; 35
    1502:	30 e0       	ldi	r19, 0x00	; 0
    1504:	f9 01       	movw	r30, r18
    1506:	20 81       	ld	r18, Z
    1508:	28 60       	ori	r18, 0x08	; 8
    150a:	fc 01       	movw	r30, r24
    150c:	20 83       	st	Z, r18
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	a6 e1       	ldi	r26, 0x16	; 22
    1514:	b3 e4       	ldi	r27, 0x43	; 67
    1516:	89 83       	std	Y+1, r24	; 0x01
    1518:	9a 83       	std	Y+2, r25	; 0x02
    151a:	ab 83       	std	Y+3, r26	; 0x03
    151c:	bc 83       	std	Y+4, r27	; 0x04
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
    151e:	22 e5       	ldi	r18, 0x52	; 82
    1520:	39 e4       	ldi	r19, 0x49	; 73
    1522:	4d e1       	ldi	r20, 0x1D	; 29
    1524:	50 e4       	ldi	r21, 0x40	; 64
    1526:	69 81       	ldd	r22, Y+1	; 0x01
    1528:	7a 81       	ldd	r23, Y+2	; 0x02
    152a:	8b 81       	ldd	r24, Y+3	; 0x03
    152c:	9c 81       	ldd	r25, Y+4	; 0x04
    152e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1532:	dc 01       	movw	r26, r24
    1534:	cb 01       	movw	r24, r22
    1536:	8d 83       	std	Y+5, r24	; 0x05
    1538:	9e 83       	std	Y+6, r25	; 0x06
    153a:	af 83       	std	Y+7, r26	; 0x07
    153c:	b8 87       	std	Y+8, r27	; 0x08
	__tmp2 = ((F_CPU) / 4e6) * __us;
    153e:	2a ef       	ldi	r18, 0xFA	; 250
    1540:	3d ee       	ldi	r19, 0xED	; 237
    1542:	4b ee       	ldi	r20, 0xEB	; 235
    1544:	5f e3       	ldi	r21, 0x3F	; 63
    1546:	69 81       	ldd	r22, Y+1	; 0x01
    1548:	7a 81       	ldd	r23, Y+2	; 0x02
    154a:	8b 81       	ldd	r24, Y+3	; 0x03
    154c:	9c 81       	ldd	r25, Y+4	; 0x04
    154e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1552:	dc 01       	movw	r26, r24
    1554:	cb 01       	movw	r24, r22
    1556:	89 87       	std	Y+9, r24	; 0x09
    1558:	9a 87       	std	Y+10, r25	; 0x0a
    155a:	ab 87       	std	Y+11, r26	; 0x0b
    155c:	bc 87       	std	Y+12, r27	; 0x0c
	if (__tmp < 1.0)
    155e:	20 e0       	ldi	r18, 0x00	; 0
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	40 e8       	ldi	r20, 0x80	; 128
    1564:	5f e3       	ldi	r21, 0x3F	; 63
    1566:	6d 81       	ldd	r22, Y+5	; 0x05
    1568:	7e 81       	ldd	r23, Y+6	; 0x06
    156a:	8f 81       	ldd	r24, Y+7	; 0x07
    156c:	98 85       	ldd	r25, Y+8	; 0x08
    156e:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    1572:	88 23       	and	r24, r24
    1574:	1c f4       	brge	.+6      	; 0x157c <nrf24_start_listening+0x9a>
		__ticks = 1;
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	8d 87       	std	Y+13, r24	; 0x0d
    157a:	b2 c0       	rjmp	.+356    	; 0x16e0 <nrf24_start_listening+0x1fe>
	else if (__tmp2 > 65535)
    157c:	20 e0       	ldi	r18, 0x00	; 0
    157e:	3f ef       	ldi	r19, 0xFF	; 255
    1580:	4f e7       	ldi	r20, 0x7F	; 127
    1582:	57 e4       	ldi	r21, 0x47	; 71
    1584:	69 85       	ldd	r22, Y+9	; 0x09
    1586:	7a 85       	ldd	r23, Y+10	; 0x0a
    1588:	8b 85       	ldd	r24, Y+11	; 0x0b
    158a:	9c 85       	ldd	r25, Y+12	; 0x0c
    158c:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    1590:	18 16       	cp	r1, r24
    1592:	0c f0       	brlt	.+2      	; 0x1596 <nrf24_start_listening+0xb4>
    1594:	7b c0       	rjmp	.+246    	; 0x168c <nrf24_start_listening+0x1aa>
	{
		_delay_ms(__us / 1000.0);
    1596:	20 e0       	ldi	r18, 0x00	; 0
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	4a e7       	ldi	r20, 0x7A	; 122
    159c:	54 e4       	ldi	r21, 0x44	; 68
    159e:	69 81       	ldd	r22, Y+1	; 0x01
    15a0:	7a 81       	ldd	r23, Y+2	; 0x02
    15a2:	8b 81       	ldd	r24, Y+3	; 0x03
    15a4:	9c 81       	ldd	r25, Y+4	; 0x04
    15a6:	0e 94 7a 0e 	call	0x1cf4	; 0x1cf4 <__divsf3>
    15aa:	dc 01       	movw	r26, r24
    15ac:	cb 01       	movw	r24, r22
    15ae:	8e 87       	std	Y+14, r24	; 0x0e
    15b0:	9f 87       	std	Y+15, r25	; 0x0f
    15b2:	a8 8b       	std	Y+16, r26	; 0x10
    15b4:	b9 8b       	std	Y+17, r27	; 0x11

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    15b6:	26 e6       	ldi	r18, 0x66	; 102
    15b8:	36 e6       	ldi	r19, 0x66	; 102
    15ba:	46 ee       	ldi	r20, 0xE6	; 230
    15bc:	54 e4       	ldi	r21, 0x44	; 68
    15be:	6e 85       	ldd	r22, Y+14	; 0x0e
    15c0:	7f 85       	ldd	r23, Y+15	; 0x0f
    15c2:	88 89       	ldd	r24, Y+16	; 0x10
    15c4:	99 89       	ldd	r25, Y+17	; 0x11
    15c6:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    15ca:	dc 01       	movw	r26, r24
    15cc:	cb 01       	movw	r24, r22
    15ce:	8a 8b       	std	Y+18, r24	; 0x12
    15d0:	9b 8b       	std	Y+19, r25	; 0x13
    15d2:	ac 8b       	std	Y+20, r26	; 0x14
    15d4:	bd 8b       	std	Y+21, r27	; 0x15
	if (__tmp < 1.0)
    15d6:	20 e0       	ldi	r18, 0x00	; 0
    15d8:	30 e0       	ldi	r19, 0x00	; 0
    15da:	40 e8       	ldi	r20, 0x80	; 128
    15dc:	5f e3       	ldi	r21, 0x3F	; 63
    15de:	6a 89       	ldd	r22, Y+18	; 0x12
    15e0:	7b 89       	ldd	r23, Y+19	; 0x13
    15e2:	8c 89       	ldd	r24, Y+20	; 0x14
    15e4:	9d 89       	ldd	r25, Y+21	; 0x15
    15e6:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    15ea:	88 23       	and	r24, r24
    15ec:	2c f4       	brge	.+10     	; 0x15f8 <nrf24_start_listening+0x116>
		__ticks = 1;
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	9f 8b       	std	Y+23, r25	; 0x17
    15f4:	8e 8b       	std	Y+22, r24	; 0x16
    15f6:	3f c0       	rjmp	.+126    	; 0x1676 <nrf24_start_listening+0x194>
	else if (__tmp > 65535)
    15f8:	20 e0       	ldi	r18, 0x00	; 0
    15fa:	3f ef       	ldi	r19, 0xFF	; 255
    15fc:	4f e7       	ldi	r20, 0x7F	; 127
    15fe:	57 e4       	ldi	r21, 0x47	; 71
    1600:	6a 89       	ldd	r22, Y+18	; 0x12
    1602:	7b 89       	ldd	r23, Y+19	; 0x13
    1604:	8c 89       	ldd	r24, Y+20	; 0x14
    1606:	9d 89       	ldd	r25, Y+21	; 0x15
    1608:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    160c:	18 16       	cp	r1, r24
    160e:	4c f5       	brge	.+82     	; 0x1662 <nrf24_start_listening+0x180>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1610:	20 e0       	ldi	r18, 0x00	; 0
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	40 e2       	ldi	r20, 0x20	; 32
    1616:	51 e4       	ldi	r21, 0x41	; 65
    1618:	6e 85       	ldd	r22, Y+14	; 0x0e
    161a:	7f 85       	ldd	r23, Y+15	; 0x0f
    161c:	88 89       	ldd	r24, Y+16	; 0x10
    161e:	99 89       	ldd	r25, Y+17	; 0x11
    1620:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1624:	dc 01       	movw	r26, r24
    1626:	cb 01       	movw	r24, r22
    1628:	bc 01       	movw	r22, r24
    162a:	cd 01       	movw	r24, r26
    162c:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    1630:	dc 01       	movw	r26, r24
    1632:	cb 01       	movw	r24, r22
    1634:	9f 8b       	std	Y+23, r25	; 0x17
    1636:	8e 8b       	std	Y+22, r24	; 0x16
    1638:	0f c0       	rjmp	.+30     	; 0x1658 <nrf24_start_listening+0x176>
    163a:	88 eb       	ldi	r24, 0xB8	; 184
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	99 8f       	std	Y+25, r25	; 0x19
    1640:	88 8f       	std	Y+24, r24	; 0x18
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1642:	88 8d       	ldd	r24, Y+24	; 0x18
    1644:	99 8d       	ldd	r25, Y+25	; 0x19
    1646:	01 97       	sbiw	r24, 0x01	; 1
    1648:	f1 f7       	brne	.-4      	; 0x1646 <nrf24_start_listening+0x164>
    164a:	99 8f       	std	Y+25, r25	; 0x19
    164c:	88 8f       	std	Y+24, r24	; 0x18
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    164e:	8e 89       	ldd	r24, Y+22	; 0x16
    1650:	9f 89       	ldd	r25, Y+23	; 0x17
    1652:	01 97       	sbiw	r24, 0x01	; 1
    1654:	9f 8b       	std	Y+23, r25	; 0x17
    1656:	8e 8b       	std	Y+22, r24	; 0x16
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1658:	8e 89       	ldd	r24, Y+22	; 0x16
    165a:	9f 89       	ldd	r25, Y+23	; 0x17
    165c:	89 2b       	or	r24, r25
    165e:	69 f7       	brne	.-38     	; 0x163a <nrf24_start_listening+0x158>
    1660:	3f c0       	rjmp	.+126    	; 0x16e0 <nrf24_start_listening+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1662:	6a 89       	ldd	r22, Y+18	; 0x12
    1664:	7b 89       	ldd	r23, Y+19	; 0x13
    1666:	8c 89       	ldd	r24, Y+20	; 0x14
    1668:	9d 89       	ldd	r25, Y+21	; 0x15
    166a:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    166e:	dc 01       	movw	r26, r24
    1670:	cb 01       	movw	r24, r22
    1672:	9f 8b       	std	Y+23, r25	; 0x17
    1674:	8e 8b       	std	Y+22, r24	; 0x16
    1676:	8e 89       	ldd	r24, Y+22	; 0x16
    1678:	9f 89       	ldd	r25, Y+23	; 0x17
    167a:	9b 8f       	std	Y+27, r25	; 0x1b
    167c:	8a 8f       	std	Y+26, r24	; 0x1a
    167e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1680:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1682:	01 97       	sbiw	r24, 0x01	; 1
    1684:	f1 f7       	brne	.-4      	; 0x1682 <nrf24_start_listening+0x1a0>
    1686:	9b 8f       	std	Y+27, r25	; 0x1b
    1688:	8a 8f       	std	Y+26, r24	; 0x1a
    168a:	2a c0       	rjmp	.+84     	; 0x16e0 <nrf24_start_listening+0x1fe>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
    168c:	20 e0       	ldi	r18, 0x00	; 0
    168e:	30 e0       	ldi	r19, 0x00	; 0
    1690:	4f e7       	ldi	r20, 0x7F	; 127
    1692:	53 e4       	ldi	r21, 0x43	; 67
    1694:	6d 81       	ldd	r22, Y+5	; 0x05
    1696:	7e 81       	ldd	r23, Y+6	; 0x06
    1698:	8f 81       	ldd	r24, Y+7	; 0x07
    169a:	98 85       	ldd	r25, Y+8	; 0x08
    169c:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    16a0:	18 16       	cp	r1, r24
    16a2:	ac f4       	brge	.+42     	; 0x16ce <nrf24_start_listening+0x1ec>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
    16a4:	69 85       	ldd	r22, Y+9	; 0x09
    16a6:	7a 85       	ldd	r23, Y+10	; 0x0a
    16a8:	8b 85       	ldd	r24, Y+11	; 0x0b
    16aa:	9c 85       	ldd	r25, Y+12	; 0x0c
    16ac:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    16b0:	dc 01       	movw	r26, r24
    16b2:	cb 01       	movw	r24, r22
    16b4:	9d 8f       	std	Y+29, r25	; 0x1d
    16b6:	8c 8f       	std	Y+28, r24	; 0x1c
    16b8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    16ba:	9d 8d       	ldd	r25, Y+29	; 0x1d
    16bc:	9f 8f       	std	Y+31, r25	; 0x1f
    16be:	8e 8f       	std	Y+30, r24	; 0x1e
    16c0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    16c2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    16c4:	01 97       	sbiw	r24, 0x01	; 1
    16c6:	f1 f7       	brne	.-4      	; 0x16c4 <nrf24_start_listening+0x1e2>
    16c8:	9f 8f       	std	Y+31, r25	; 0x1f
    16ca:	8e 8f       	std	Y+30, r24	; 0x1e
	_delay_us(150);						// Settling time
}
    16cc:	0f c0       	rjmp	.+30     	; 0x16ec <nrf24_start_listening+0x20a>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    16ce:	6d 81       	ldd	r22, Y+5	; 0x05
    16d0:	7e 81       	ldd	r23, Y+6	; 0x06
    16d2:	8f 81       	ldd	r24, Y+7	; 0x07
    16d4:	98 85       	ldd	r25, Y+8	; 0x08
    16d6:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    16da:	dc 01       	movw	r26, r24
    16dc:	cb 01       	movw	r24, r22
    16de:	8d 87       	std	Y+13, r24	; 0x0d
    16e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    16e2:	88 a3       	std	Y+32, r24	; 0x20
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    16e4:	88 a1       	ldd	r24, Y+32	; 0x20
    16e6:	8a 95       	dec	r24
    16e8:	f1 f7       	brne	.-4      	; 0x16e6 <nrf24_start_listening+0x204>
    16ea:	88 a3       	std	Y+32, r24	; 0x20
    16ec:	00 00       	nop
    16ee:	a0 96       	adiw	r28, 0x20	; 32
    16f0:	0f b6       	in	r0, 0x3f	; 63
    16f2:	f8 94       	cli
    16f4:	de bf       	out	0x3e, r29	; 62
    16f6:	0f be       	out	0x3f, r0	; 63
    16f8:	cd bf       	out	0x3d, r28	; 61
    16fa:	df 91       	pop	r29
    16fc:	cf 91       	pop	r28
    16fe:	08 95       	ret

00001700 <nrf24_send_message>:

uint8_t nrf24_send_message(const void *tx_message) {
    1700:	cf 93       	push	r28
    1702:	df 93       	push	r29
    1704:	cd b7       	in	r28, 0x3d	; 61
    1706:	de b7       	in	r29, 0x3e	; 62
    1708:	c3 54       	subi	r28, 0x43	; 67
    170a:	d1 09       	sbc	r29, r1
    170c:	0f b6       	in	r0, 0x3f	; 63
    170e:	f8 94       	cli
    1710:	de bf       	out	0x3e, r29	; 62
    1712:	0f be       	out	0x3f, r0	; 63
    1714:	cd bf       	out	0x3d, r28	; 61
    1716:	9e 01       	movw	r18, r28
    1718:	2e 5b       	subi	r18, 0xBE	; 190
    171a:	3f 4f       	sbci	r19, 0xFF	; 255
    171c:	f9 01       	movw	r30, r18
    171e:	91 83       	std	Z+1, r25	; 0x01
    1720:	80 83       	st	Z, r24
	// For printf();
	char temp[32];
	memset(temp, 0, 32);
    1722:	ce 01       	movw	r24, r28
    1724:	82 96       	adiw	r24, 0x22	; 34
    1726:	40 e2       	ldi	r20, 0x20	; 32
    1728:	50 e0       	ldi	r21, 0x00	; 0
    172a:	60 e0       	ldi	r22, 0x00	; 0
    172c:	70 e0       	ldi	r23, 0x00	; 0
    172e:	0e 94 02 10 	call	0x2004	; 0x2004 <memset>
	strcpy(temp, tx_message);
    1732:	ce 01       	movw	r24, r28
    1734:	8e 5b       	subi	r24, 0xBE	; 190
    1736:	9f 4f       	sbci	r25, 0xFF	; 255
    1738:	fc 01       	movw	r30, r24
    173a:	20 81       	ld	r18, Z
    173c:	31 81       	ldd	r19, Z+1	; 0x01
    173e:	ce 01       	movw	r24, r28
    1740:	82 96       	adiw	r24, 0x22	; 34
    1742:	b9 01       	movw	r22, r18
    1744:	0e 94 09 10 	call	0x2012	; 0x2012 <strcpy>

	// Message length
	uint8_t length = strlen(tx_message);
    1748:	ce 01       	movw	r24, r28
    174a:	8e 5b       	subi	r24, 0xBE	; 190
    174c:	9f 4f       	sbci	r25, 0xFF	; 255
    174e:	fc 01       	movw	r30, r24
    1750:	80 81       	ld	r24, Z
    1752:	91 81       	ldd	r25, Z+1	; 0x01
    1754:	0e 94 10 10 	call	0x2020	; 0x2020 <strlen>
    1758:	89 83       	std	Y+1, r24	; 0x01

	// Transmit mode
	nrf24_state(TRANSMIT);
    175a:	84 e0       	ldi	r24, 0x04	; 4
    175c:	0e 94 74 08 	call	0x10e8	; 0x10e8 <nrf24_state>

	// Flush TX/RX and clear TX interrupt
	nrf24_write(FLUSH_RX, 0, 0);
    1760:	40 e0       	ldi	r20, 0x00	; 0
    1762:	50 e0       	ldi	r21, 0x00	; 0
    1764:	60 e0       	ldi	r22, 0x00	; 0
    1766:	70 e0       	ldi	r23, 0x00	; 0
    1768:	82 ee       	ldi	r24, 0xE2	; 226
    176a:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
	nrf24_write(FLUSH_TX, 0, 0);
    176e:	40 e0       	ldi	r20, 0x00	; 0
    1770:	50 e0       	ldi	r21, 0x00	; 0
    1772:	60 e0       	ldi	r22, 0x00	; 0
    1774:	70 e0       	ldi	r23, 0x00	; 0
    1776:	81 ee       	ldi	r24, 0xE1	; 225
    1778:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>
	data = (1 << TX_DS);
    177c:	80 e2       	ldi	r24, 0x20	; 32
    177e:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
	nrf24_write(STATUS, &data, 1);
    1782:	41 e0       	ldi	r20, 0x01	; 1
    1784:	50 e0       	ldi	r21, 0x00	; 0
    1786:	67 ec       	ldi	r22, 0xC7	; 199
    1788:	72 e0       	ldi	r23, 0x02	; 2
    178a:	87 e0       	ldi	r24, 0x07	; 7
    178c:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Disable interrupt on RX
	nrf24_read(CONFIG, &data, 1);
    1790:	41 e0       	ldi	r20, 0x01	; 1
    1792:	50 e0       	ldi	r21, 0x00	; 0
    1794:	67 ec       	ldi	r22, 0xC7	; 199
    1796:	72 e0       	ldi	r23, 0x02	; 2
    1798:	80 e0       	ldi	r24, 0x00	; 0
    179a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	data |= (1 << MASK_RX_DR);
    179e:	80 91 c7 02 	lds	r24, 0x02C7	; 0x8002c7 <data>
    17a2:	80 64       	ori	r24, 0x40	; 64
    17a4:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
	nrf24_write(CONFIG, &data, 1);
    17a8:	41 e0       	ldi	r20, 0x01	; 1
    17aa:	50 e0       	ldi	r21, 0x00	; 0
    17ac:	67 ec       	ldi	r22, 0xC7	; 199
    17ae:	72 e0       	ldi	r23, 0x02	; 2
    17b0:	80 e0       	ldi	r24, 0x00	; 0
    17b2:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Start SPI, load message into TX_PAYLOAD
	csn_low;
    17b6:	88 e3       	ldi	r24, 0x38	; 56
    17b8:	90 e0       	ldi	r25, 0x00	; 0
    17ba:	28 e3       	ldi	r18, 0x38	; 56
    17bc:	30 e0       	ldi	r19, 0x00	; 0
    17be:	f9 01       	movw	r30, r18
    17c0:	20 81       	ld	r18, Z
    17c2:	2e 7f       	andi	r18, 0xFE	; 254
    17c4:	fc 01       	movw	r30, r24
    17c6:	20 83       	st	Z, r18
	if (AUTO_ACK)
		spi_send(W_TX_PAYLOAD);
	else
		spi_send(W_TX_PAYLOAD_NOACK);
    17c8:	80 eb       	ldi	r24, 0xB0	; 176
    17ca:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <spi_send>
	while (length--)
    17ce:	13 c0       	rjmp	.+38     	; 0x17f6 <nrf24_send_message+0xf6>
		spi_send(*(uint8_t *) tx_message++);
    17d0:	ce 01       	movw	r24, r28
    17d2:	8e 5b       	subi	r24, 0xBE	; 190
    17d4:	9f 4f       	sbci	r25, 0xFF	; 255
    17d6:	fc 01       	movw	r30, r24
    17d8:	80 81       	ld	r24, Z
    17da:	91 81       	ldd	r25, Z+1	; 0x01
    17dc:	9e 01       	movw	r18, r28
    17de:	2e 5b       	subi	r18, 0xBE	; 190
    17e0:	3f 4f       	sbci	r19, 0xFF	; 255
    17e2:	ac 01       	movw	r20, r24
    17e4:	4f 5f       	subi	r20, 0xFF	; 255
    17e6:	5f 4f       	sbci	r21, 0xFF	; 255
    17e8:	f9 01       	movw	r30, r18
    17ea:	51 83       	std	Z+1, r21	; 0x01
    17ec:	40 83       	st	Z, r20
    17ee:	fc 01       	movw	r30, r24
    17f0:	80 81       	ld	r24, Z
    17f2:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <spi_send>
	csn_low;
	if (AUTO_ACK)
		spi_send(W_TX_PAYLOAD);
	else
		spi_send(W_TX_PAYLOAD_NOACK);
	while (length--)
    17f6:	89 81       	ldd	r24, Y+1	; 0x01
    17f8:	9f ef       	ldi	r25, 0xFF	; 255
    17fa:	98 0f       	add	r25, r24
    17fc:	99 83       	std	Y+1, r25	; 0x01
    17fe:	88 23       	and	r24, r24
    1800:	39 f7       	brne	.-50     	; 0x17d0 <nrf24_send_message+0xd0>
		spi_send(*(uint8_t *) tx_message++);
	spi_send(0);
    1802:	80 e0       	ldi	r24, 0x00	; 0
    1804:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <spi_send>
	csn_high;
    1808:	88 e3       	ldi	r24, 0x38	; 56
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	28 e3       	ldi	r18, 0x38	; 56
    180e:	30 e0       	ldi	r19, 0x00	; 0
    1810:	f9 01       	movw	r30, r18
    1812:	20 81       	ld	r18, Z
    1814:	21 60       	ori	r18, 0x01	; 1
    1816:	fc 01       	movw	r30, r24
    1818:	20 83       	st	Z, r18

	// Send message by pulling CE high for more than 10us
	ce_high;
    181a:	83 e2       	ldi	r24, 0x23	; 35
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	23 e2       	ldi	r18, 0x23	; 35
    1820:	30 e0       	ldi	r19, 0x00	; 0
    1822:	f9 01       	movw	r30, r18
    1824:	20 81       	ld	r18, Z
    1826:	28 60       	ori	r18, 0x08	; 8
    1828:	fc 01       	movw	r30, r24
    182a:	20 83       	st	Z, r18
    182c:	80 e0       	ldi	r24, 0x00	; 0
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	a0 e7       	ldi	r26, 0x70	; 112
    1832:	b1 e4       	ldi	r27, 0x41	; 65
    1834:	8a 83       	std	Y+2, r24	; 0x02
    1836:	9b 83       	std	Y+3, r25	; 0x03
    1838:	ac 83       	std	Y+4, r26	; 0x04
    183a:	bd 83       	std	Y+5, r27	; 0x05
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
    183c:	22 e5       	ldi	r18, 0x52	; 82
    183e:	39 e4       	ldi	r19, 0x49	; 73
    1840:	4d e1       	ldi	r20, 0x1D	; 29
    1842:	50 e4       	ldi	r21, 0x40	; 64
    1844:	6a 81       	ldd	r22, Y+2	; 0x02
    1846:	7b 81       	ldd	r23, Y+3	; 0x03
    1848:	8c 81       	ldd	r24, Y+4	; 0x04
    184a:	9d 81       	ldd	r25, Y+5	; 0x05
    184c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1850:	dc 01       	movw	r26, r24
    1852:	cb 01       	movw	r24, r22
    1854:	8e 83       	std	Y+6, r24	; 0x06
    1856:	9f 83       	std	Y+7, r25	; 0x07
    1858:	a8 87       	std	Y+8, r26	; 0x08
    185a:	b9 87       	std	Y+9, r27	; 0x09
	__tmp2 = ((F_CPU) / 4e6) * __us;
    185c:	2a ef       	ldi	r18, 0xFA	; 250
    185e:	3d ee       	ldi	r19, 0xED	; 237
    1860:	4b ee       	ldi	r20, 0xEB	; 235
    1862:	5f e3       	ldi	r21, 0x3F	; 63
    1864:	6a 81       	ldd	r22, Y+2	; 0x02
    1866:	7b 81       	ldd	r23, Y+3	; 0x03
    1868:	8c 81       	ldd	r24, Y+4	; 0x04
    186a:	9d 81       	ldd	r25, Y+5	; 0x05
    186c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1870:	dc 01       	movw	r26, r24
    1872:	cb 01       	movw	r24, r22
    1874:	8a 87       	std	Y+10, r24	; 0x0a
    1876:	9b 87       	std	Y+11, r25	; 0x0b
    1878:	ac 87       	std	Y+12, r26	; 0x0c
    187a:	bd 87       	std	Y+13, r27	; 0x0d
	if (__tmp < 1.0)
    187c:	20 e0       	ldi	r18, 0x00	; 0
    187e:	30 e0       	ldi	r19, 0x00	; 0
    1880:	40 e8       	ldi	r20, 0x80	; 128
    1882:	5f e3       	ldi	r21, 0x3F	; 63
    1884:	6e 81       	ldd	r22, Y+6	; 0x06
    1886:	7f 81       	ldd	r23, Y+7	; 0x07
    1888:	88 85       	ldd	r24, Y+8	; 0x08
    188a:	99 85       	ldd	r25, Y+9	; 0x09
    188c:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    1890:	88 23       	and	r24, r24
    1892:	1c f4       	brge	.+6      	; 0x189a <nrf24_send_message+0x19a>
		__ticks = 1;
    1894:	81 e0       	ldi	r24, 0x01	; 1
    1896:	8e 87       	std	Y+14, r24	; 0x0e
    1898:	b2 c0       	rjmp	.+356    	; 0x19fe <nrf24_send_message+0x2fe>
	else if (__tmp2 > 65535)
    189a:	20 e0       	ldi	r18, 0x00	; 0
    189c:	3f ef       	ldi	r19, 0xFF	; 255
    189e:	4f e7       	ldi	r20, 0x7F	; 127
    18a0:	57 e4       	ldi	r21, 0x47	; 71
    18a2:	6a 85       	ldd	r22, Y+10	; 0x0a
    18a4:	7b 85       	ldd	r23, Y+11	; 0x0b
    18a6:	8c 85       	ldd	r24, Y+12	; 0x0c
    18a8:	9d 85       	ldd	r25, Y+13	; 0x0d
    18aa:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    18ae:	18 16       	cp	r1, r24
    18b0:	0c f0       	brlt	.+2      	; 0x18b4 <nrf24_send_message+0x1b4>
    18b2:	7b c0       	rjmp	.+246    	; 0x19aa <nrf24_send_message+0x2aa>
	{
		_delay_ms(__us / 1000.0);
    18b4:	20 e0       	ldi	r18, 0x00	; 0
    18b6:	30 e0       	ldi	r19, 0x00	; 0
    18b8:	4a e7       	ldi	r20, 0x7A	; 122
    18ba:	54 e4       	ldi	r21, 0x44	; 68
    18bc:	6a 81       	ldd	r22, Y+2	; 0x02
    18be:	7b 81       	ldd	r23, Y+3	; 0x03
    18c0:	8c 81       	ldd	r24, Y+4	; 0x04
    18c2:	9d 81       	ldd	r25, Y+5	; 0x05
    18c4:	0e 94 7a 0e 	call	0x1cf4	; 0x1cf4 <__divsf3>
    18c8:	dc 01       	movw	r26, r24
    18ca:	cb 01       	movw	r24, r22
    18cc:	8f 87       	std	Y+15, r24	; 0x0f
    18ce:	98 8b       	std	Y+16, r25	; 0x10
    18d0:	a9 8b       	std	Y+17, r26	; 0x11
    18d2:	ba 8b       	std	Y+18, r27	; 0x12

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    18d4:	26 e6       	ldi	r18, 0x66	; 102
    18d6:	36 e6       	ldi	r19, 0x66	; 102
    18d8:	46 ee       	ldi	r20, 0xE6	; 230
    18da:	54 e4       	ldi	r21, 0x44	; 68
    18dc:	6f 85       	ldd	r22, Y+15	; 0x0f
    18de:	78 89       	ldd	r23, Y+16	; 0x10
    18e0:	89 89       	ldd	r24, Y+17	; 0x11
    18e2:	9a 89       	ldd	r25, Y+18	; 0x12
    18e4:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    18e8:	dc 01       	movw	r26, r24
    18ea:	cb 01       	movw	r24, r22
    18ec:	8b 8b       	std	Y+19, r24	; 0x13
    18ee:	9c 8b       	std	Y+20, r25	; 0x14
    18f0:	ad 8b       	std	Y+21, r26	; 0x15
    18f2:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
    18f4:	20 e0       	ldi	r18, 0x00	; 0
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	40 e8       	ldi	r20, 0x80	; 128
    18fa:	5f e3       	ldi	r21, 0x3F	; 63
    18fc:	6b 89       	ldd	r22, Y+19	; 0x13
    18fe:	7c 89       	ldd	r23, Y+20	; 0x14
    1900:	8d 89       	ldd	r24, Y+21	; 0x15
    1902:	9e 89       	ldd	r25, Y+22	; 0x16
    1904:	0e 94 75 0e 	call	0x1cea	; 0x1cea <__cmpsf2>
    1908:	88 23       	and	r24, r24
    190a:	2c f4       	brge	.+10     	; 0x1916 <nrf24_send_message+0x216>
		__ticks = 1;
    190c:	81 e0       	ldi	r24, 0x01	; 1
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	98 8f       	std	Y+24, r25	; 0x18
    1912:	8f 8b       	std	Y+23, r24	; 0x17
    1914:	3f c0       	rjmp	.+126    	; 0x1994 <nrf24_send_message+0x294>
	else if (__tmp > 65535)
    1916:	20 e0       	ldi	r18, 0x00	; 0
    1918:	3f ef       	ldi	r19, 0xFF	; 255
    191a:	4f e7       	ldi	r20, 0x7F	; 127
    191c:	57 e4       	ldi	r21, 0x47	; 71
    191e:	6b 89       	ldd	r22, Y+19	; 0x13
    1920:	7c 89       	ldd	r23, Y+20	; 0x14
    1922:	8d 89       	ldd	r24, Y+21	; 0x15
    1924:	9e 89       	ldd	r25, Y+22	; 0x16
    1926:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    192a:	18 16       	cp	r1, r24
    192c:	4c f5       	brge	.+82     	; 0x1980 <nrf24_send_message+0x280>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    192e:	20 e0       	ldi	r18, 0x00	; 0
    1930:	30 e0       	ldi	r19, 0x00	; 0
    1932:	40 e2       	ldi	r20, 0x20	; 32
    1934:	51 e4       	ldi	r21, 0x41	; 65
    1936:	6f 85       	ldd	r22, Y+15	; 0x0f
    1938:	78 89       	ldd	r23, Y+16	; 0x10
    193a:	89 89       	ldd	r24, Y+17	; 0x11
    193c:	9a 89       	ldd	r25, Y+18	; 0x12
    193e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <__mulsf3>
    1942:	dc 01       	movw	r26, r24
    1944:	cb 01       	movw	r24, r22
    1946:	bc 01       	movw	r22, r24
    1948:	cd 01       	movw	r24, r26
    194a:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    194e:	dc 01       	movw	r26, r24
    1950:	cb 01       	movw	r24, r22
    1952:	98 8f       	std	Y+24, r25	; 0x18
    1954:	8f 8b       	std	Y+23, r24	; 0x17
    1956:	0f c0       	rjmp	.+30     	; 0x1976 <nrf24_send_message+0x276>
    1958:	88 eb       	ldi	r24, 0xB8	; 184
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	9a 8f       	std	Y+26, r25	; 0x1a
    195e:	89 8f       	std	Y+25, r24	; 0x19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1960:	89 8d       	ldd	r24, Y+25	; 0x19
    1962:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1964:	01 97       	sbiw	r24, 0x01	; 1
    1966:	f1 f7       	brne	.-4      	; 0x1964 <nrf24_send_message+0x264>
    1968:	9a 8f       	std	Y+26, r25	; 0x1a
    196a:	89 8f       	std	Y+25, r24	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    196c:	8f 89       	ldd	r24, Y+23	; 0x17
    196e:	98 8d       	ldd	r25, Y+24	; 0x18
    1970:	01 97       	sbiw	r24, 0x01	; 1
    1972:	98 8f       	std	Y+24, r25	; 0x18
    1974:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1976:	8f 89       	ldd	r24, Y+23	; 0x17
    1978:	98 8d       	ldd	r25, Y+24	; 0x18
    197a:	89 2b       	or	r24, r25
    197c:	69 f7       	brne	.-38     	; 0x1958 <nrf24_send_message+0x258>
    197e:	3f c0       	rjmp	.+126    	; 0x19fe <nrf24_send_message+0x2fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1980:	6b 89       	ldd	r22, Y+19	; 0x13
    1982:	7c 89       	ldd	r23, Y+20	; 0x14
    1984:	8d 89       	ldd	r24, Y+21	; 0x15
    1986:	9e 89       	ldd	r25, Y+22	; 0x16
    1988:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    198c:	dc 01       	movw	r26, r24
    198e:	cb 01       	movw	r24, r22
    1990:	98 8f       	std	Y+24, r25	; 0x18
    1992:	8f 8b       	std	Y+23, r24	; 0x17
    1994:	8f 89       	ldd	r24, Y+23	; 0x17
    1996:	98 8d       	ldd	r25, Y+24	; 0x18
    1998:	9c 8f       	std	Y+28, r25	; 0x1c
    199a:	8b 8f       	std	Y+27, r24	; 0x1b
    199c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    199e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19a0:	01 97       	sbiw	r24, 0x01	; 1
    19a2:	f1 f7       	brne	.-4      	; 0x19a0 <nrf24_send_message+0x2a0>
    19a4:	9c 8f       	std	Y+28, r25	; 0x1c
    19a6:	8b 8f       	std	Y+27, r24	; 0x1b
    19a8:	2a c0       	rjmp	.+84     	; 0x19fe <nrf24_send_message+0x2fe>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
    19aa:	20 e0       	ldi	r18, 0x00	; 0
    19ac:	30 e0       	ldi	r19, 0x00	; 0
    19ae:	4f e7       	ldi	r20, 0x7F	; 127
    19b0:	53 e4       	ldi	r21, 0x43	; 67
    19b2:	6e 81       	ldd	r22, Y+6	; 0x06
    19b4:	7f 81       	ldd	r23, Y+7	; 0x07
    19b6:	88 85       	ldd	r24, Y+8	; 0x08
    19b8:	99 85       	ldd	r25, Y+9	; 0x09
    19ba:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <__gesf2>
    19be:	18 16       	cp	r1, r24
    19c0:	ac f4       	brge	.+42     	; 0x19ec <nrf24_send_message+0x2ec>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
    19c2:	6a 85       	ldd	r22, Y+10	; 0x0a
    19c4:	7b 85       	ldd	r23, Y+11	; 0x0b
    19c6:	8c 85       	ldd	r24, Y+12	; 0x0c
    19c8:	9d 85       	ldd	r25, Y+13	; 0x0d
    19ca:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    19ce:	dc 01       	movw	r26, r24
    19d0:	cb 01       	movw	r24, r22
    19d2:	9e 8f       	std	Y+30, r25	; 0x1e
    19d4:	8d 8f       	std	Y+29, r24	; 0x1d
    19d6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    19d8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    19da:	98 a3       	std	Y+32, r25	; 0x20
    19dc:	8f 8f       	std	Y+31, r24	; 0x1f
    19de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    19e0:	98 a1       	ldd	r25, Y+32	; 0x20
    19e2:	01 97       	sbiw	r24, 0x01	; 1
    19e4:	f1 f7       	brne	.-4      	; 0x19e2 <nrf24_send_message+0x2e2>
    19e6:	98 a3       	std	Y+32, r25	; 0x20
    19e8:	8f 8f       	std	Y+31, r24	; 0x1f
    19ea:	0f c0       	rjmp	.+30     	; 0x1a0a <nrf24_send_message+0x30a>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    19ec:	6e 81       	ldd	r22, Y+6	; 0x06
    19ee:	7f 81       	ldd	r23, Y+7	; 0x07
    19f0:	88 85       	ldd	r24, Y+8	; 0x08
    19f2:	99 85       	ldd	r25, Y+9	; 0x09
    19f4:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <__fixunssfsi>
    19f8:	dc 01       	movw	r26, r24
    19fa:	cb 01       	movw	r24, r22
    19fc:	8e 87       	std	Y+14, r24	; 0x0e
    19fe:	8e 85       	ldd	r24, Y+14	; 0x0e
    1a00:	89 a3       	std	Y+33, r24	; 0x21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1a02:	89 a1       	ldd	r24, Y+33	; 0x21
    1a04:	8a 95       	dec	r24
    1a06:	f1 f7       	brne	.-4      	; 0x1a04 <nrf24_send_message+0x304>
    1a08:	89 a3       	std	Y+33, r24	; 0x21
	_delay_us(15);
	ce_low;
    1a0a:	83 e2       	ldi	r24, 0x23	; 35
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	23 e2       	ldi	r18, 0x23	; 35
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	f9 01       	movw	r30, r18
    1a14:	20 81       	ld	r18, Z
    1a16:	27 7f       	andi	r18, 0xF7	; 247
    1a18:	fc 01       	movw	r30, r24
    1a1a:	20 83       	st	Z, r18

	// Wait for message to be sent (TX_DS flag raised)
	nrf24_read(STATUS, &data, 1);
    1a1c:	41 e0       	ldi	r20, 0x01	; 1
    1a1e:	50 e0       	ldi	r21, 0x00	; 0
    1a20:	67 ec       	ldi	r22, 0xC7	; 199
    1a22:	72 e0       	ldi	r23, 0x02	; 2
    1a24:	87 e0       	ldi	r24, 0x07	; 7
    1a26:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	while (!(data & (1 << TX_DS)))
    1a2a:	07 c0       	rjmp	.+14     	; 0x1a3a <nrf24_send_message+0x33a>
		nrf24_read(STATUS, &data, 1);
    1a2c:	41 e0       	ldi	r20, 0x01	; 1
    1a2e:	50 e0       	ldi	r21, 0x00	; 0
    1a30:	67 ec       	ldi	r22, 0xC7	; 199
    1a32:	72 e0       	ldi	r23, 0x02	; 2
    1a34:	87 e0       	ldi	r24, 0x07	; 7
    1a36:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	_delay_us(15);
	ce_low;

	// Wait for message to be sent (TX_DS flag raised)
	nrf24_read(STATUS, &data, 1);
	while (!(data & (1 << TX_DS)))
    1a3a:	80 91 c7 02 	lds	r24, 0x02C7	; 0x8002c7 <data>
    1a3e:	88 2f       	mov	r24, r24
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	80 72       	andi	r24, 0x20	; 32
    1a44:	99 27       	eor	r25, r25
    1a46:	89 2b       	or	r24, r25
    1a48:	89 f3       	breq	.-30     	; 0x1a2c <nrf24_send_message+0x32c>
		nrf24_read(STATUS, &data, 1);
	printf("Message sent: %s\n", temp);
    1a4a:	ce 01       	movw	r24, r28
    1a4c:	82 96       	adiw	r24, 0x22	; 34
    1a4e:	29 2f       	mov	r18, r25
    1a50:	2f 93       	push	r18
    1a52:	8f 93       	push	r24
    1a54:	8a e7       	ldi	r24, 0x7A	; 122
    1a56:	92 e0       	ldi	r25, 0x02	; 2
    1a58:	89 2f       	mov	r24, r25
    1a5a:	8f 93       	push	r24
    1a5c:	8a e7       	ldi	r24, 0x7A	; 122
    1a5e:	92 e0       	ldi	r25, 0x02	; 2
    1a60:	8f 93       	push	r24
    1a62:	0e 94 19 10 	call	0x2032	; 0x2032 <printf>
    1a66:	0f 90       	pop	r0
    1a68:	0f 90       	pop	r0
    1a6a:	0f 90       	pop	r0
    1a6c:	0f 90       	pop	r0

	// Enable interrupt on RX
	nrf24_read(CONFIG, &data, 1);
    1a6e:	41 e0       	ldi	r20, 0x01	; 1
    1a70:	50 e0       	ldi	r21, 0x00	; 0
    1a72:	67 ec       	ldi	r22, 0xC7	; 199
    1a74:	72 e0       	ldi	r23, 0x02	; 2
    1a76:	80 e0       	ldi	r24, 0x00	; 0
    1a78:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	data &= ~(1 << MASK_RX_DR);
    1a7c:	80 91 c7 02 	lds	r24, 0x02C7	; 0x8002c7 <data>
    1a80:	8f 7b       	andi	r24, 0xBF	; 191
    1a82:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
	nrf24_write(CONFIG, &data, 1);
    1a86:	41 e0       	ldi	r20, 0x01	; 1
    1a88:	50 e0       	ldi	r21, 0x00	; 0
    1a8a:	67 ec       	ldi	r22, 0xC7	; 199
    1a8c:	72 e0       	ldi	r23, 0x02	; 2
    1a8e:	80 e0       	ldi	r24, 0x00	; 0
    1a90:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	// Continue listening
	nrf24_start_listening();
    1a94:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <nrf24_start_listening>

	return 1;
    1a98:	81 e0       	ldi	r24, 0x01	; 1
}
    1a9a:	cd 5b       	subi	r28, 0xBD	; 189
    1a9c:	df 4f       	sbci	r29, 0xFF	; 255
    1a9e:	0f b6       	in	r0, 0x3f	; 63
    1aa0:	f8 94       	cli
    1aa2:	de bf       	out	0x3e, r29	; 62
    1aa4:	0f be       	out	0x3f, r0	; 63
    1aa6:	cd bf       	out	0x3d, r28	; 61
    1aa8:	df 91       	pop	r29
    1aaa:	cf 91       	pop	r28
    1aac:	08 95       	ret

00001aae <nrf24_available>:

unsigned int nrf24_available(void) {
    1aae:	cf 93       	push	r28
    1ab0:	df 93       	push	r29
    1ab2:	1f 92       	push	r1
    1ab4:	cd b7       	in	r28, 0x3d	; 61
    1ab6:	de b7       	in	r29, 0x3e	; 62
	uint8_t config_register;
	nrf24_read(FIFO_STATUS, &config_register, 1);
    1ab8:	41 e0       	ldi	r20, 0x01	; 1
    1aba:	50 e0       	ldi	r21, 0x00	; 0
    1abc:	ce 01       	movw	r24, r28
    1abe:	01 96       	adiw	r24, 0x01	; 1
    1ac0:	bc 01       	movw	r22, r24
    1ac2:	87 e1       	ldi	r24, 0x17	; 23
    1ac4:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>
	if (!(config_register & (1 << RX_EMPTY)))
    1ac8:	89 81       	ldd	r24, Y+1	; 0x01
    1aca:	88 2f       	mov	r24, r24
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	81 70       	andi	r24, 0x01	; 1
    1ad0:	99 27       	eor	r25, r25
    1ad2:	89 2b       	or	r24, r25
    1ad4:	19 f4       	brne	.+6      	; 0x1adc <nrf24_available+0x2e>
		return 1;
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	02 c0       	rjmp	.+4      	; 0x1ae0 <nrf24_available+0x32>
	return 0;
    1adc:	80 e0       	ldi	r24, 0x00	; 0
    1ade:	90 e0       	ldi	r25, 0x00	; 0
}
    1ae0:	0f 90       	pop	r0
    1ae2:	df 91       	pop	r29
    1ae4:	cf 91       	pop	r28
    1ae6:	08 95       	ret

00001ae8 <nrf24_read_message>:

const char * nrf24_read_message(void) {
    1ae8:	cf 93       	push	r28
    1aea:	df 93       	push	r29
    1aec:	cd b7       	in	r28, 0x3d	; 61
    1aee:	de b7       	in	r29, 0x3e	; 62
	// Message placeholder
	static char rx_message[32];
	memset(rx_message, 0, 32);
    1af0:	40 e2       	ldi	r20, 0x20	; 32
    1af2:	50 e0       	ldi	r21, 0x00	; 0
    1af4:	60 e0       	ldi	r22, 0x00	; 0
    1af6:	70 e0       	ldi	r23, 0x00	; 0
    1af8:	87 ea       	ldi	r24, 0xA7	; 167
    1afa:	92 e0       	ldi	r25, 0x02	; 2
    1afc:	0e 94 02 10 	call	0x2004	; 0x2004 <memset>
	// Write ACK message
	if (AUTO_ACK)
		nrf24_write_ack();

	// Get length of incoming message
	nrf24_read(R_RX_PL_WID, &data, 1);
    1b00:	41 e0       	ldi	r20, 0x01	; 1
    1b02:	50 e0       	ldi	r21, 0x00	; 0
    1b04:	67 ec       	ldi	r22, 0xC7	; 199
    1b06:	72 e0       	ldi	r23, 0x02	; 2
    1b08:	80 e6       	ldi	r24, 0x60	; 96
    1b0a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <nrf24_read>

	// Read message
	if (data > 0)
    1b0e:	80 91 c7 02 	lds	r24, 0x02C7	; 0x8002c7 <data>
    1b12:	88 23       	and	r24, r24
    1b14:	59 f0       	breq	.+22     	; 0x1b2c <nrf24_read_message+0x44>
		nrf24_send_spi(R_RX_PAYLOAD, &rx_message, data + 1);
    1b16:	80 91 c7 02 	lds	r24, 0x02C7	; 0x8002c7 <data>
    1b1a:	88 2f       	mov	r24, r24
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	01 96       	adiw	r24, 0x01	; 1
    1b20:	ac 01       	movw	r20, r24
    1b22:	67 ea       	ldi	r22, 0xA7	; 167
    1b24:	72 e0       	ldi	r23, 0x02	; 2
    1b26:	81 e6       	ldi	r24, 0x61	; 97
    1b28:	0e 94 59 06 	call	0xcb2	; 0xcb2 <nrf24_send_spi>

	// Check if there is message in array
	if (strlen(rx_message) > 0) {
    1b2c:	87 ea       	ldi	r24, 0xA7	; 167
    1b2e:	92 e0       	ldi	r25, 0x02	; 2
    1b30:	fc 01       	movw	r30, r24
    1b32:	80 81       	ld	r24, Z
    1b34:	88 23       	and	r24, r24
    1b36:	69 f0       	breq	.+26     	; 0x1b52 <nrf24_read_message+0x6a>
		// Clear RX interrupt
		data = (1 << RX_DR);
    1b38:	80 e4       	ldi	r24, 0x40	; 64
    1b3a:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
		nrf24_write(STATUS, &data, 1);
    1b3e:	41 e0       	ldi	r20, 0x01	; 1
    1b40:	50 e0       	ldi	r21, 0x00	; 0
    1b42:	67 ec       	ldi	r22, 0xC7	; 199
    1b44:	72 e0       	ldi	r23, 0x02	; 2
    1b46:	87 e0       	ldi	r24, 0x07	; 7
    1b48:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

		return rx_message;
    1b4c:	87 ea       	ldi	r24, 0xA7	; 167
    1b4e:	92 e0       	ldi	r25, 0x02	; 2
    1b50:	0c c0       	rjmp	.+24     	; 0x1b6a <nrf24_read_message+0x82>
	}

	// Clear RX interrupt
	data = (1 << RX_DR);
    1b52:	80 e4       	ldi	r24, 0x40	; 64
    1b54:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <data>
	nrf24_write(STATUS, &data, 1);
    1b58:	41 e0       	ldi	r20, 0x01	; 1
    1b5a:	50 e0       	ldi	r21, 0x00	; 0
    1b5c:	67 ec       	ldi	r22, 0xC7	; 199
    1b5e:	72 e0       	ldi	r23, 0x02	; 2
    1b60:	87 e0       	ldi	r24, 0x07	; 7
    1b62:	0e 94 ae 06 	call	0xd5c	; 0xd5c <nrf24_write>

	return "failed";
    1b66:	8c e8       	ldi	r24, 0x8C	; 140
    1b68:	92 e0       	ldi	r25, 0x02	; 2
}
    1b6a:	df 91       	pop	r29
    1b6c:	cf 91       	pop	r28
    1b6e:	08 95       	ret

00001b70 <spi_master_init>:
#define DD_MOSI		DDB2
#define DD_MISO		DDB3
#define DD_SCK		DDB1

void spi_master_init( void )
{
    1b70:	cf 93       	push	r28
    1b72:	df 93       	push	r29
    1b74:	cd b7       	in	r28, 0x3d	; 61
    1b76:	de b7       	in	r29, 0x3e	; 62
	DDR_SPI &= ~_BV(DD_MISO);
    1b78:	87 e3       	ldi	r24, 0x37	; 55
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	27 e3       	ldi	r18, 0x37	; 55
    1b7e:	30 e0       	ldi	r19, 0x00	; 0
    1b80:	f9 01       	movw	r30, r18
    1b82:	20 81       	ld	r18, Z
    1b84:	27 7f       	andi	r18, 0xF7	; 247
    1b86:	fc 01       	movw	r30, r24
    1b88:	20 83       	st	Z, r18
	DDR_SPI |= (_BV(DD_MOSI) | _BV(DD_SCK));
    1b8a:	87 e3       	ldi	r24, 0x37	; 55
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	27 e3       	ldi	r18, 0x37	; 55
    1b90:	30 e0       	ldi	r19, 0x00	; 0
    1b92:	f9 01       	movw	r30, r18
    1b94:	20 81       	ld	r18, Z
    1b96:	26 60       	ori	r18, 0x06	; 6
    1b98:	fc 01       	movw	r30, r24
    1b9a:	20 83       	st	Z, r18
	 *   1   |   0  |   0  | fosc/2
	 *   1   |   0  |   1  | fosc/8
	 *   1   |   1  |   0  | fosc/32
	 *   1   |   1  |   1  | fosc/64
	 */
	SPCR = (0 << SPIE) |
    1b9c:	8d e2       	ldi	r24, 0x2D	; 45
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	20 e5       	ldi	r18, 0x50	; 80
    1ba2:	fc 01       	movw	r30, r24
    1ba4:	20 83       	st	Z, r18
	 *
	 *  Bit 0  SPI2X: Double SPI Speed Bit
	 * When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master
	 * mode (see Table 19-5). This means that the minimum SCK period will be two CPU clock periods. When the SPI
	 * is configured as Slave, the SPI is only guaranteed to work at fosc/4 or lower. */
	SPSR |= _BV(SPI2X);
    1ba6:	8e e2       	ldi	r24, 0x2E	; 46
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	2e e2       	ldi	r18, 0x2E	; 46
    1bac:	30 e0       	ldi	r19, 0x00	; 0
    1bae:	f9 01       	movw	r30, r18
    1bb0:	20 81       	ld	r18, Z
    1bb2:	21 60       	ori	r18, 0x01	; 1
    1bb4:	fc 01       	movw	r30, r24
    1bb6:	20 83       	st	Z, r18
}
    1bb8:	00 00       	nop
    1bba:	df 91       	pop	r29
    1bbc:	cf 91       	pop	r28
    1bbe:	08 95       	ret

00001bc0 <spi_bulk_send>:

void spi_bulk_send( uint8_t *send_buffer, uint8_t count )
{
    1bc0:	cf 93       	push	r28
    1bc2:	df 93       	push	r29
    1bc4:	00 d0       	rcall	.+0      	; 0x1bc6 <spi_bulk_send+0x6>
    1bc6:	1f 92       	push	r1
    1bc8:	cd b7       	in	r28, 0x3d	; 61
    1bca:	de b7       	in	r29, 0x3e	; 62
    1bcc:	9a 83       	std	Y+2, r25	; 0x02
    1bce:	89 83       	std	Y+1, r24	; 0x01
    1bd0:	6b 83       	std	Y+3, r22	; 0x03
	while ( count-- ) {
    1bd2:	13 c0       	rjmp	.+38     	; 0x1bfa <spi_bulk_send+0x3a>
		SPDR = *send_buffer++;
    1bd4:	2f e2       	ldi	r18, 0x2F	; 47
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	89 81       	ldd	r24, Y+1	; 0x01
    1bda:	9a 81       	ldd	r25, Y+2	; 0x02
    1bdc:	ac 01       	movw	r20, r24
    1bde:	4f 5f       	subi	r20, 0xFF	; 255
    1be0:	5f 4f       	sbci	r21, 0xFF	; 255
    1be2:	5a 83       	std	Y+2, r21	; 0x02
    1be4:	49 83       	std	Y+1, r20	; 0x01
    1be6:	fc 01       	movw	r30, r24
    1be8:	80 81       	ld	r24, Z
    1bea:	f9 01       	movw	r30, r18
    1bec:	80 83       	st	Z, r24
		loop_until_bit_is_set(SPSR, SPIF);
    1bee:	8e e2       	ldi	r24, 0x2E	; 46
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	fc 01       	movw	r30, r24
    1bf4:	80 81       	ld	r24, Z
    1bf6:	88 23       	and	r24, r24
    1bf8:	d4 f7       	brge	.-12     	; 0x1bee <spi_bulk_send+0x2e>
	SPSR |= _BV(SPI2X);
}

void spi_bulk_send( uint8_t *send_buffer, uint8_t count )
{
	while ( count-- ) {
    1bfa:	8b 81       	ldd	r24, Y+3	; 0x03
    1bfc:	9f ef       	ldi	r25, 0xFF	; 255
    1bfe:	98 0f       	add	r25, r24
    1c00:	9b 83       	std	Y+3, r25	; 0x03
    1c02:	88 23       	and	r24, r24
    1c04:	39 f7       	brne	.-50     	; 0x1bd4 <spi_bulk_send+0x14>
		SPDR = *send_buffer++;
		loop_until_bit_is_set(SPSR, SPIF);
	}
}
    1c06:	00 00       	nop
    1c08:	0f 90       	pop	r0
    1c0a:	0f 90       	pop	r0
    1c0c:	0f 90       	pop	r0
    1c0e:	df 91       	pop	r29
    1c10:	cf 91       	pop	r28
    1c12:	08 95       	ret

00001c14 <spi_send>:

void spi_send( uint8_t send_data )
{
    1c14:	cf 93       	push	r28
    1c16:	df 93       	push	r29
    1c18:	1f 92       	push	r1
    1c1a:	cd b7       	in	r28, 0x3d	; 61
    1c1c:	de b7       	in	r29, 0x3e	; 62
    1c1e:	89 83       	std	Y+1, r24	; 0x01
	SPDR = send_data;
    1c20:	8f e2       	ldi	r24, 0x2F	; 47
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	29 81       	ldd	r18, Y+1	; 0x01
    1c26:	fc 01       	movw	r30, r24
    1c28:	20 83       	st	Z, r18
	loop_until_bit_is_set(SPSR, SPIF);
    1c2a:	8e e2       	ldi	r24, 0x2E	; 46
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	fc 01       	movw	r30, r24
    1c30:	80 81       	ld	r24, Z
    1c32:	88 23       	and	r24, r24
    1c34:	d4 f7       	brge	.-12     	; 0x1c2a <spi_send+0x16>
}
    1c36:	00 00       	nop
    1c38:	0f 90       	pop	r0
    1c3a:	df 91       	pop	r29
    1c3c:	cf 91       	pop	r28
    1c3e:	08 95       	ret

00001c40 <spi_bulk_exchange>:

void spi_bulk_exchange( uint8_t *send_buffer, uint8_t *receive_buffer, uint8_t count )
{
    1c40:	cf 93       	push	r28
    1c42:	df 93       	push	r29
    1c44:	00 d0       	rcall	.+0      	; 0x1c46 <spi_bulk_exchange+0x6>
    1c46:	00 d0       	rcall	.+0      	; 0x1c48 <spi_bulk_exchange+0x8>
    1c48:	1f 92       	push	r1
    1c4a:	cd b7       	in	r28, 0x3d	; 61
    1c4c:	de b7       	in	r29, 0x3e	; 62
    1c4e:	9a 83       	std	Y+2, r25	; 0x02
    1c50:	89 83       	std	Y+1, r24	; 0x01
    1c52:	7c 83       	std	Y+4, r23	; 0x04
    1c54:	6b 83       	std	Y+3, r22	; 0x03
    1c56:	4d 83       	std	Y+5, r20	; 0x05
	while ( count-- ) {
    1c58:	20 c0       	rjmp	.+64     	; 0x1c9a <spi_bulk_exchange+0x5a>
		SPDR = *send_buffer++;
    1c5a:	2f e2       	ldi	r18, 0x2F	; 47
    1c5c:	30 e0       	ldi	r19, 0x00	; 0
    1c5e:	89 81       	ldd	r24, Y+1	; 0x01
    1c60:	9a 81       	ldd	r25, Y+2	; 0x02
    1c62:	ac 01       	movw	r20, r24
    1c64:	4f 5f       	subi	r20, 0xFF	; 255
    1c66:	5f 4f       	sbci	r21, 0xFF	; 255
    1c68:	5a 83       	std	Y+2, r21	; 0x02
    1c6a:	49 83       	std	Y+1, r20	; 0x01
    1c6c:	fc 01       	movw	r30, r24
    1c6e:	80 81       	ld	r24, Z
    1c70:	f9 01       	movw	r30, r18
    1c72:	80 83       	st	Z, r24
		loop_until_bit_is_set(SPSR, SPIF);
    1c74:	8e e2       	ldi	r24, 0x2E	; 46
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	fc 01       	movw	r30, r24
    1c7a:	80 81       	ld	r24, Z
    1c7c:	88 23       	and	r24, r24
    1c7e:	d4 f7       	brge	.-12     	; 0x1c74 <spi_bulk_exchange+0x34>
		*receive_buffer++ = SPDR;
    1c80:	8b 81       	ldd	r24, Y+3	; 0x03
    1c82:	9c 81       	ldd	r25, Y+4	; 0x04
    1c84:	9c 01       	movw	r18, r24
    1c86:	2f 5f       	subi	r18, 0xFF	; 255
    1c88:	3f 4f       	sbci	r19, 0xFF	; 255
    1c8a:	3c 83       	std	Y+4, r19	; 0x04
    1c8c:	2b 83       	std	Y+3, r18	; 0x03
    1c8e:	2f e2       	ldi	r18, 0x2F	; 47
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	f9 01       	movw	r30, r18
    1c94:	20 81       	ld	r18, Z
    1c96:	fc 01       	movw	r30, r24
    1c98:	20 83       	st	Z, r18
	loop_until_bit_is_set(SPSR, SPIF);
}

void spi_bulk_exchange( uint8_t *send_buffer, uint8_t *receive_buffer, uint8_t count )
{
	while ( count-- ) {
    1c9a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c9c:	9f ef       	ldi	r25, 0xFF	; 255
    1c9e:	98 0f       	add	r25, r24
    1ca0:	9d 83       	std	Y+5, r25	; 0x05
    1ca2:	88 23       	and	r24, r24
    1ca4:	d1 f6       	brne	.-76     	; 0x1c5a <spi_bulk_exchange+0x1a>
		SPDR = *send_buffer++;
		loop_until_bit_is_set(SPSR, SPIF);
		*receive_buffer++ = SPDR;
	}
}
    1ca6:	00 00       	nop
    1ca8:	0f 90       	pop	r0
    1caa:	0f 90       	pop	r0
    1cac:	0f 90       	pop	r0
    1cae:	0f 90       	pop	r0
    1cb0:	0f 90       	pop	r0
    1cb2:	df 91       	pop	r29
    1cb4:	cf 91       	pop	r28
    1cb6:	08 95       	ret

00001cb8 <spi_exchange>:

uint8_t spi_exchange( uint8_t send_data )
{
    1cb8:	cf 93       	push	r28
    1cba:	df 93       	push	r29
    1cbc:	1f 92       	push	r1
    1cbe:	cd b7       	in	r28, 0x3d	; 61
    1cc0:	de b7       	in	r29, 0x3e	; 62
    1cc2:	89 83       	std	Y+1, r24	; 0x01
	SPDR = send_data;
    1cc4:	8f e2       	ldi	r24, 0x2F	; 47
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	29 81       	ldd	r18, Y+1	; 0x01
    1cca:	fc 01       	movw	r30, r24
    1ccc:	20 83       	st	Z, r18
	loop_until_bit_is_set(SPSR, SPIF);
    1cce:	8e e2       	ldi	r24, 0x2E	; 46
    1cd0:	90 e0       	ldi	r25, 0x00	; 0
    1cd2:	fc 01       	movw	r30, r24
    1cd4:	80 81       	ld	r24, Z
    1cd6:	88 23       	and	r24, r24
    1cd8:	d4 f7       	brge	.-12     	; 0x1cce <spi_exchange+0x16>
	return SPDR;
    1cda:	8f e2       	ldi	r24, 0x2F	; 47
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	fc 01       	movw	r30, r24
    1ce0:	80 81       	ld	r24, Z
}
    1ce2:	0f 90       	pop	r0
    1ce4:	df 91       	pop	r29
    1ce6:	cf 91       	pop	r28
    1ce8:	08 95       	ret

00001cea <__cmpsf2>:
    1cea:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__fp_cmp>
    1cee:	08 f4       	brcc	.+2      	; 0x1cf2 <__cmpsf2+0x8>
    1cf0:	81 e0       	ldi	r24, 0x01	; 1
    1cf2:	08 95       	ret

00001cf4 <__divsf3>:
    1cf4:	0e 94 8e 0e 	call	0x1d1c	; 0x1d1c <__divsf3x>
    1cf8:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__fp_round>
    1cfc:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__fp_pscB>
    1d00:	58 f0       	brcs	.+22     	; 0x1d18 <__divsf3+0x24>
    1d02:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__fp_pscA>
    1d06:	40 f0       	brcs	.+16     	; 0x1d18 <__divsf3+0x24>
    1d08:	29 f4       	brne	.+10     	; 0x1d14 <__divsf3+0x20>
    1d0a:	5f 3f       	cpi	r21, 0xFF	; 255
    1d0c:	29 f0       	breq	.+10     	; 0x1d18 <__divsf3+0x24>
    1d0e:	0c 94 3f 0f 	jmp	0x1e7e	; 0x1e7e <__fp_inf>
    1d12:	51 11       	cpse	r21, r1
    1d14:	0c 94 8a 0f 	jmp	0x1f14	; 0x1f14 <__fp_szero>
    1d18:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__fp_nan>

00001d1c <__divsf3x>:
    1d1c:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__fp_split3>
    1d20:	68 f3       	brcs	.-38     	; 0x1cfc <__divsf3+0x8>

00001d22 <__divsf3_pse>:
    1d22:	99 23       	and	r25, r25
    1d24:	b1 f3       	breq	.-20     	; 0x1d12 <__divsf3+0x1e>
    1d26:	55 23       	and	r21, r21
    1d28:	91 f3       	breq	.-28     	; 0x1d0e <__divsf3+0x1a>
    1d2a:	95 1b       	sub	r25, r21
    1d2c:	55 0b       	sbc	r21, r21
    1d2e:	bb 27       	eor	r27, r27
    1d30:	aa 27       	eor	r26, r26
    1d32:	62 17       	cp	r22, r18
    1d34:	73 07       	cpc	r23, r19
    1d36:	84 07       	cpc	r24, r20
    1d38:	38 f0       	brcs	.+14     	; 0x1d48 <__divsf3_pse+0x26>
    1d3a:	9f 5f       	subi	r25, 0xFF	; 255
    1d3c:	5f 4f       	sbci	r21, 0xFF	; 255
    1d3e:	22 0f       	add	r18, r18
    1d40:	33 1f       	adc	r19, r19
    1d42:	44 1f       	adc	r20, r20
    1d44:	aa 1f       	adc	r26, r26
    1d46:	a9 f3       	breq	.-22     	; 0x1d32 <__divsf3_pse+0x10>
    1d48:	35 d0       	rcall	.+106    	; 0x1db4 <__divsf3_pse+0x92>
    1d4a:	0e 2e       	mov	r0, r30
    1d4c:	3a f0       	brmi	.+14     	; 0x1d5c <__divsf3_pse+0x3a>
    1d4e:	e0 e8       	ldi	r30, 0x80	; 128
    1d50:	32 d0       	rcall	.+100    	; 0x1db6 <__divsf3_pse+0x94>
    1d52:	91 50       	subi	r25, 0x01	; 1
    1d54:	50 40       	sbci	r21, 0x00	; 0
    1d56:	e6 95       	lsr	r30
    1d58:	00 1c       	adc	r0, r0
    1d5a:	ca f7       	brpl	.-14     	; 0x1d4e <__divsf3_pse+0x2c>
    1d5c:	2b d0       	rcall	.+86     	; 0x1db4 <__divsf3_pse+0x92>
    1d5e:	fe 2f       	mov	r31, r30
    1d60:	29 d0       	rcall	.+82     	; 0x1db4 <__divsf3_pse+0x92>
    1d62:	66 0f       	add	r22, r22
    1d64:	77 1f       	adc	r23, r23
    1d66:	88 1f       	adc	r24, r24
    1d68:	bb 1f       	adc	r27, r27
    1d6a:	26 17       	cp	r18, r22
    1d6c:	37 07       	cpc	r19, r23
    1d6e:	48 07       	cpc	r20, r24
    1d70:	ab 07       	cpc	r26, r27
    1d72:	b0 e8       	ldi	r27, 0x80	; 128
    1d74:	09 f0       	breq	.+2      	; 0x1d78 <__divsf3_pse+0x56>
    1d76:	bb 0b       	sbc	r27, r27
    1d78:	80 2d       	mov	r24, r0
    1d7a:	bf 01       	movw	r22, r30
    1d7c:	ff 27       	eor	r31, r31
    1d7e:	93 58       	subi	r25, 0x83	; 131
    1d80:	5f 4f       	sbci	r21, 0xFF	; 255
    1d82:	3a f0       	brmi	.+14     	; 0x1d92 <__divsf3_pse+0x70>
    1d84:	9e 3f       	cpi	r25, 0xFE	; 254
    1d86:	51 05       	cpc	r21, r1
    1d88:	78 f0       	brcs	.+30     	; 0x1da8 <__divsf3_pse+0x86>
    1d8a:	0c 94 3f 0f 	jmp	0x1e7e	; 0x1e7e <__fp_inf>
    1d8e:	0c 94 8a 0f 	jmp	0x1f14	; 0x1f14 <__fp_szero>
    1d92:	5f 3f       	cpi	r21, 0xFF	; 255
    1d94:	e4 f3       	brlt	.-8      	; 0x1d8e <__divsf3_pse+0x6c>
    1d96:	98 3e       	cpi	r25, 0xE8	; 232
    1d98:	d4 f3       	brlt	.-12     	; 0x1d8e <__divsf3_pse+0x6c>
    1d9a:	86 95       	lsr	r24
    1d9c:	77 95       	ror	r23
    1d9e:	67 95       	ror	r22
    1da0:	b7 95       	ror	r27
    1da2:	f7 95       	ror	r31
    1da4:	9f 5f       	subi	r25, 0xFF	; 255
    1da6:	c9 f7       	brne	.-14     	; 0x1d9a <__divsf3_pse+0x78>
    1da8:	88 0f       	add	r24, r24
    1daa:	91 1d       	adc	r25, r1
    1dac:	96 95       	lsr	r25
    1dae:	87 95       	ror	r24
    1db0:	97 f9       	bld	r25, 7
    1db2:	08 95       	ret
    1db4:	e1 e0       	ldi	r30, 0x01	; 1
    1db6:	66 0f       	add	r22, r22
    1db8:	77 1f       	adc	r23, r23
    1dba:	88 1f       	adc	r24, r24
    1dbc:	bb 1f       	adc	r27, r27
    1dbe:	62 17       	cp	r22, r18
    1dc0:	73 07       	cpc	r23, r19
    1dc2:	84 07       	cpc	r24, r20
    1dc4:	ba 07       	cpc	r27, r26
    1dc6:	20 f0       	brcs	.+8      	; 0x1dd0 <__divsf3_pse+0xae>
    1dc8:	62 1b       	sub	r22, r18
    1dca:	73 0b       	sbc	r23, r19
    1dcc:	84 0b       	sbc	r24, r20
    1dce:	ba 0b       	sbc	r27, r26
    1dd0:	ee 1f       	adc	r30, r30
    1dd2:	88 f7       	brcc	.-30     	; 0x1db6 <__divsf3_pse+0x94>
    1dd4:	e0 95       	com	r30
    1dd6:	08 95       	ret

00001dd8 <__fixunssfsi>:
    1dd8:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <__fp_splitA>
    1ddc:	88 f0       	brcs	.+34     	; 0x1e00 <__fixunssfsi+0x28>
    1dde:	9f 57       	subi	r25, 0x7F	; 127
    1de0:	98 f0       	brcs	.+38     	; 0x1e08 <__fixunssfsi+0x30>
    1de2:	b9 2f       	mov	r27, r25
    1de4:	99 27       	eor	r25, r25
    1de6:	b7 51       	subi	r27, 0x17	; 23
    1de8:	b0 f0       	brcs	.+44     	; 0x1e16 <__fixunssfsi+0x3e>
    1dea:	e1 f0       	breq	.+56     	; 0x1e24 <__fixunssfsi+0x4c>
    1dec:	66 0f       	add	r22, r22
    1dee:	77 1f       	adc	r23, r23
    1df0:	88 1f       	adc	r24, r24
    1df2:	99 1f       	adc	r25, r25
    1df4:	1a f0       	brmi	.+6      	; 0x1dfc <__fixunssfsi+0x24>
    1df6:	ba 95       	dec	r27
    1df8:	c9 f7       	brne	.-14     	; 0x1dec <__fixunssfsi+0x14>
    1dfa:	14 c0       	rjmp	.+40     	; 0x1e24 <__fixunssfsi+0x4c>
    1dfc:	b1 30       	cpi	r27, 0x01	; 1
    1dfe:	91 f0       	breq	.+36     	; 0x1e24 <__fixunssfsi+0x4c>
    1e00:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <__fp_zero>
    1e04:	b1 e0       	ldi	r27, 0x01	; 1
    1e06:	08 95       	ret
    1e08:	0c 94 89 0f 	jmp	0x1f12	; 0x1f12 <__fp_zero>
    1e0c:	67 2f       	mov	r22, r23
    1e0e:	78 2f       	mov	r23, r24
    1e10:	88 27       	eor	r24, r24
    1e12:	b8 5f       	subi	r27, 0xF8	; 248
    1e14:	39 f0       	breq	.+14     	; 0x1e24 <__fixunssfsi+0x4c>
    1e16:	b9 3f       	cpi	r27, 0xF9	; 249
    1e18:	cc f3       	brlt	.-14     	; 0x1e0c <__fixunssfsi+0x34>
    1e1a:	86 95       	lsr	r24
    1e1c:	77 95       	ror	r23
    1e1e:	67 95       	ror	r22
    1e20:	b3 95       	inc	r27
    1e22:	d9 f7       	brne	.-10     	; 0x1e1a <__fixunssfsi+0x42>
    1e24:	3e f4       	brtc	.+14     	; 0x1e34 <__fixunssfsi+0x5c>
    1e26:	90 95       	com	r25
    1e28:	80 95       	com	r24
    1e2a:	70 95       	com	r23
    1e2c:	61 95       	neg	r22
    1e2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1e30:	8f 4f       	sbci	r24, 0xFF	; 255
    1e32:	9f 4f       	sbci	r25, 0xFF	; 255
    1e34:	08 95       	ret

00001e36 <__fp_cmp>:
    1e36:	99 0f       	add	r25, r25
    1e38:	00 08       	sbc	r0, r0
    1e3a:	55 0f       	add	r21, r21
    1e3c:	aa 0b       	sbc	r26, r26
    1e3e:	e0 e8       	ldi	r30, 0x80	; 128
    1e40:	fe ef       	ldi	r31, 0xFE	; 254
    1e42:	16 16       	cp	r1, r22
    1e44:	17 06       	cpc	r1, r23
    1e46:	e8 07       	cpc	r30, r24
    1e48:	f9 07       	cpc	r31, r25
    1e4a:	c0 f0       	brcs	.+48     	; 0x1e7c <__fp_cmp+0x46>
    1e4c:	12 16       	cp	r1, r18
    1e4e:	13 06       	cpc	r1, r19
    1e50:	e4 07       	cpc	r30, r20
    1e52:	f5 07       	cpc	r31, r21
    1e54:	98 f0       	brcs	.+38     	; 0x1e7c <__fp_cmp+0x46>
    1e56:	62 1b       	sub	r22, r18
    1e58:	73 0b       	sbc	r23, r19
    1e5a:	84 0b       	sbc	r24, r20
    1e5c:	95 0b       	sbc	r25, r21
    1e5e:	39 f4       	brne	.+14     	; 0x1e6e <__fp_cmp+0x38>
    1e60:	0a 26       	eor	r0, r26
    1e62:	61 f0       	breq	.+24     	; 0x1e7c <__fp_cmp+0x46>
    1e64:	23 2b       	or	r18, r19
    1e66:	24 2b       	or	r18, r20
    1e68:	25 2b       	or	r18, r21
    1e6a:	21 f4       	brne	.+8      	; 0x1e74 <__fp_cmp+0x3e>
    1e6c:	08 95       	ret
    1e6e:	0a 26       	eor	r0, r26
    1e70:	09 f4       	brne	.+2      	; 0x1e74 <__fp_cmp+0x3e>
    1e72:	a1 40       	sbci	r26, 0x01	; 1
    1e74:	a6 95       	lsr	r26
    1e76:	8f ef       	ldi	r24, 0xFF	; 255
    1e78:	81 1d       	adc	r24, r1
    1e7a:	81 1d       	adc	r24, r1
    1e7c:	08 95       	ret

00001e7e <__fp_inf>:
    1e7e:	97 f9       	bld	r25, 7
    1e80:	9f 67       	ori	r25, 0x7F	; 127
    1e82:	80 e8       	ldi	r24, 0x80	; 128
    1e84:	70 e0       	ldi	r23, 0x00	; 0
    1e86:	60 e0       	ldi	r22, 0x00	; 0
    1e88:	08 95       	ret

00001e8a <__fp_nan>:
    1e8a:	9f ef       	ldi	r25, 0xFF	; 255
    1e8c:	80 ec       	ldi	r24, 0xC0	; 192
    1e8e:	08 95       	ret

00001e90 <__fp_pscA>:
    1e90:	00 24       	eor	r0, r0
    1e92:	0a 94       	dec	r0
    1e94:	16 16       	cp	r1, r22
    1e96:	17 06       	cpc	r1, r23
    1e98:	18 06       	cpc	r1, r24
    1e9a:	09 06       	cpc	r0, r25
    1e9c:	08 95       	ret

00001e9e <__fp_pscB>:
    1e9e:	00 24       	eor	r0, r0
    1ea0:	0a 94       	dec	r0
    1ea2:	12 16       	cp	r1, r18
    1ea4:	13 06       	cpc	r1, r19
    1ea6:	14 06       	cpc	r1, r20
    1ea8:	05 06       	cpc	r0, r21
    1eaa:	08 95       	ret

00001eac <__fp_round>:
    1eac:	09 2e       	mov	r0, r25
    1eae:	03 94       	inc	r0
    1eb0:	00 0c       	add	r0, r0
    1eb2:	11 f4       	brne	.+4      	; 0x1eb8 <__fp_round+0xc>
    1eb4:	88 23       	and	r24, r24
    1eb6:	52 f0       	brmi	.+20     	; 0x1ecc <__fp_round+0x20>
    1eb8:	bb 0f       	add	r27, r27
    1eba:	40 f4       	brcc	.+16     	; 0x1ecc <__fp_round+0x20>
    1ebc:	bf 2b       	or	r27, r31
    1ebe:	11 f4       	brne	.+4      	; 0x1ec4 <__fp_round+0x18>
    1ec0:	60 ff       	sbrs	r22, 0
    1ec2:	04 c0       	rjmp	.+8      	; 0x1ecc <__fp_round+0x20>
    1ec4:	6f 5f       	subi	r22, 0xFF	; 255
    1ec6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ec8:	8f 4f       	sbci	r24, 0xFF	; 255
    1eca:	9f 4f       	sbci	r25, 0xFF	; 255
    1ecc:	08 95       	ret

00001ece <__fp_split3>:
    1ece:	57 fd       	sbrc	r21, 7
    1ed0:	90 58       	subi	r25, 0x80	; 128
    1ed2:	44 0f       	add	r20, r20
    1ed4:	55 1f       	adc	r21, r21
    1ed6:	59 f0       	breq	.+22     	; 0x1eee <__fp_splitA+0x10>
    1ed8:	5f 3f       	cpi	r21, 0xFF	; 255
    1eda:	71 f0       	breq	.+28     	; 0x1ef8 <__fp_splitA+0x1a>
    1edc:	47 95       	ror	r20

00001ede <__fp_splitA>:
    1ede:	88 0f       	add	r24, r24
    1ee0:	97 fb       	bst	r25, 7
    1ee2:	99 1f       	adc	r25, r25
    1ee4:	61 f0       	breq	.+24     	; 0x1efe <__fp_splitA+0x20>
    1ee6:	9f 3f       	cpi	r25, 0xFF	; 255
    1ee8:	79 f0       	breq	.+30     	; 0x1f08 <__fp_splitA+0x2a>
    1eea:	87 95       	ror	r24
    1eec:	08 95       	ret
    1eee:	12 16       	cp	r1, r18
    1ef0:	13 06       	cpc	r1, r19
    1ef2:	14 06       	cpc	r1, r20
    1ef4:	55 1f       	adc	r21, r21
    1ef6:	f2 cf       	rjmp	.-28     	; 0x1edc <__fp_split3+0xe>
    1ef8:	46 95       	lsr	r20
    1efa:	f1 df       	rcall	.-30     	; 0x1ede <__fp_splitA>
    1efc:	08 c0       	rjmp	.+16     	; 0x1f0e <__fp_splitA+0x30>
    1efe:	16 16       	cp	r1, r22
    1f00:	17 06       	cpc	r1, r23
    1f02:	18 06       	cpc	r1, r24
    1f04:	99 1f       	adc	r25, r25
    1f06:	f1 cf       	rjmp	.-30     	; 0x1eea <__fp_splitA+0xc>
    1f08:	86 95       	lsr	r24
    1f0a:	71 05       	cpc	r23, r1
    1f0c:	61 05       	cpc	r22, r1
    1f0e:	08 94       	sec
    1f10:	08 95       	ret

00001f12 <__fp_zero>:
    1f12:	e8 94       	clt

00001f14 <__fp_szero>:
    1f14:	bb 27       	eor	r27, r27
    1f16:	66 27       	eor	r22, r22
    1f18:	77 27       	eor	r23, r23
    1f1a:	cb 01       	movw	r24, r22
    1f1c:	97 f9       	bld	r25, 7
    1f1e:	08 95       	ret

00001f20 <__gesf2>:
    1f20:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <__fp_cmp>
    1f24:	08 f4       	brcc	.+2      	; 0x1f28 <__gesf2+0x8>
    1f26:	8f ef       	ldi	r24, 0xFF	; 255
    1f28:	08 95       	ret

00001f2a <__mulsf3>:
    1f2a:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <__mulsf3x>
    1f2e:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__fp_round>
    1f32:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__fp_pscA>
    1f36:	38 f0       	brcs	.+14     	; 0x1f46 <__mulsf3+0x1c>
    1f38:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__fp_pscB>
    1f3c:	20 f0       	brcs	.+8      	; 0x1f46 <__mulsf3+0x1c>
    1f3e:	95 23       	and	r25, r21
    1f40:	11 f0       	breq	.+4      	; 0x1f46 <__mulsf3+0x1c>
    1f42:	0c 94 3f 0f 	jmp	0x1e7e	; 0x1e7e <__fp_inf>
    1f46:	0c 94 45 0f 	jmp	0x1e8a	; 0x1e8a <__fp_nan>
    1f4a:	11 24       	eor	r1, r1
    1f4c:	0c 94 8a 0f 	jmp	0x1f14	; 0x1f14 <__fp_szero>

00001f50 <__mulsf3x>:
    1f50:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__fp_split3>
    1f54:	70 f3       	brcs	.-36     	; 0x1f32 <__mulsf3+0x8>

00001f56 <__mulsf3_pse>:
    1f56:	95 9f       	mul	r25, r21
    1f58:	c1 f3       	breq	.-16     	; 0x1f4a <__mulsf3+0x20>
    1f5a:	95 0f       	add	r25, r21
    1f5c:	50 e0       	ldi	r21, 0x00	; 0
    1f5e:	55 1f       	adc	r21, r21
    1f60:	62 9f       	mul	r22, r18
    1f62:	f0 01       	movw	r30, r0
    1f64:	72 9f       	mul	r23, r18
    1f66:	bb 27       	eor	r27, r27
    1f68:	f0 0d       	add	r31, r0
    1f6a:	b1 1d       	adc	r27, r1
    1f6c:	63 9f       	mul	r22, r19
    1f6e:	aa 27       	eor	r26, r26
    1f70:	f0 0d       	add	r31, r0
    1f72:	b1 1d       	adc	r27, r1
    1f74:	aa 1f       	adc	r26, r26
    1f76:	64 9f       	mul	r22, r20
    1f78:	66 27       	eor	r22, r22
    1f7a:	b0 0d       	add	r27, r0
    1f7c:	a1 1d       	adc	r26, r1
    1f7e:	66 1f       	adc	r22, r22
    1f80:	82 9f       	mul	r24, r18
    1f82:	22 27       	eor	r18, r18
    1f84:	b0 0d       	add	r27, r0
    1f86:	a1 1d       	adc	r26, r1
    1f88:	62 1f       	adc	r22, r18
    1f8a:	73 9f       	mul	r23, r19
    1f8c:	b0 0d       	add	r27, r0
    1f8e:	a1 1d       	adc	r26, r1
    1f90:	62 1f       	adc	r22, r18
    1f92:	83 9f       	mul	r24, r19
    1f94:	a0 0d       	add	r26, r0
    1f96:	61 1d       	adc	r22, r1
    1f98:	22 1f       	adc	r18, r18
    1f9a:	74 9f       	mul	r23, r20
    1f9c:	33 27       	eor	r19, r19
    1f9e:	a0 0d       	add	r26, r0
    1fa0:	61 1d       	adc	r22, r1
    1fa2:	23 1f       	adc	r18, r19
    1fa4:	84 9f       	mul	r24, r20
    1fa6:	60 0d       	add	r22, r0
    1fa8:	21 1d       	adc	r18, r1
    1faa:	82 2f       	mov	r24, r18
    1fac:	76 2f       	mov	r23, r22
    1fae:	6a 2f       	mov	r22, r26
    1fb0:	11 24       	eor	r1, r1
    1fb2:	9f 57       	subi	r25, 0x7F	; 127
    1fb4:	50 40       	sbci	r21, 0x00	; 0
    1fb6:	9a f0       	brmi	.+38     	; 0x1fde <__mulsf3_pse+0x88>
    1fb8:	f1 f0       	breq	.+60     	; 0x1ff6 <__mulsf3_pse+0xa0>
    1fba:	88 23       	and	r24, r24
    1fbc:	4a f0       	brmi	.+18     	; 0x1fd0 <__mulsf3_pse+0x7a>
    1fbe:	ee 0f       	add	r30, r30
    1fc0:	ff 1f       	adc	r31, r31
    1fc2:	bb 1f       	adc	r27, r27
    1fc4:	66 1f       	adc	r22, r22
    1fc6:	77 1f       	adc	r23, r23
    1fc8:	88 1f       	adc	r24, r24
    1fca:	91 50       	subi	r25, 0x01	; 1
    1fcc:	50 40       	sbci	r21, 0x00	; 0
    1fce:	a9 f7       	brne	.-22     	; 0x1fba <__mulsf3_pse+0x64>
    1fd0:	9e 3f       	cpi	r25, 0xFE	; 254
    1fd2:	51 05       	cpc	r21, r1
    1fd4:	80 f0       	brcs	.+32     	; 0x1ff6 <__mulsf3_pse+0xa0>
    1fd6:	0c 94 3f 0f 	jmp	0x1e7e	; 0x1e7e <__fp_inf>
    1fda:	0c 94 8a 0f 	jmp	0x1f14	; 0x1f14 <__fp_szero>
    1fde:	5f 3f       	cpi	r21, 0xFF	; 255
    1fe0:	e4 f3       	brlt	.-8      	; 0x1fda <__mulsf3_pse+0x84>
    1fe2:	98 3e       	cpi	r25, 0xE8	; 232
    1fe4:	d4 f3       	brlt	.-12     	; 0x1fda <__mulsf3_pse+0x84>
    1fe6:	86 95       	lsr	r24
    1fe8:	77 95       	ror	r23
    1fea:	67 95       	ror	r22
    1fec:	b7 95       	ror	r27
    1fee:	f7 95       	ror	r31
    1ff0:	e7 95       	ror	r30
    1ff2:	9f 5f       	subi	r25, 0xFF	; 255
    1ff4:	c1 f7       	brne	.-16     	; 0x1fe6 <__mulsf3_pse+0x90>
    1ff6:	fe 2b       	or	r31, r30
    1ff8:	88 0f       	add	r24, r24
    1ffa:	91 1d       	adc	r25, r1
    1ffc:	96 95       	lsr	r25
    1ffe:	87 95       	ror	r24
    2000:	97 f9       	bld	r25, 7
    2002:	08 95       	ret

00002004 <memset>:
    2004:	dc 01       	movw	r26, r24
    2006:	01 c0       	rjmp	.+2      	; 0x200a <memset+0x6>
    2008:	6d 93       	st	X+, r22
    200a:	41 50       	subi	r20, 0x01	; 1
    200c:	50 40       	sbci	r21, 0x00	; 0
    200e:	e0 f7       	brcc	.-8      	; 0x2008 <memset+0x4>
    2010:	08 95       	ret

00002012 <strcpy>:
    2012:	fb 01       	movw	r30, r22
    2014:	dc 01       	movw	r26, r24
    2016:	01 90       	ld	r0, Z+
    2018:	0d 92       	st	X+, r0
    201a:	00 20       	and	r0, r0
    201c:	e1 f7       	brne	.-8      	; 0x2016 <strcpy+0x4>
    201e:	08 95       	ret

00002020 <strlen>:
    2020:	fc 01       	movw	r30, r24
    2022:	01 90       	ld	r0, Z+
    2024:	00 20       	and	r0, r0
    2026:	e9 f7       	brne	.-6      	; 0x2022 <strlen+0x2>
    2028:	80 95       	com	r24
    202a:	90 95       	com	r25
    202c:	8e 0f       	add	r24, r30
    202e:	9f 1f       	adc	r25, r31
    2030:	08 95       	ret

00002032 <printf>:
    2032:	cf 93       	push	r28
    2034:	df 93       	push	r29
    2036:	cd b7       	in	r28, 0x3d	; 61
    2038:	de b7       	in	r29, 0x3e	; 62
    203a:	ae 01       	movw	r20, r28
    203c:	4b 5f       	subi	r20, 0xFB	; 251
    203e:	5f 4f       	sbci	r21, 0xFF	; 255
    2040:	fa 01       	movw	r30, r20
    2042:	61 91       	ld	r22, Z+
    2044:	71 91       	ld	r23, Z+
    2046:	af 01       	movw	r20, r30
    2048:	80 91 ca 02 	lds	r24, 0x02CA	; 0x8002ca <__iob+0x2>
    204c:	90 91 cb 02 	lds	r25, 0x02CB	; 0x8002cb <__iob+0x3>
    2050:	0e 94 96 10 	call	0x212c	; 0x212c <vfprintf>
    2054:	df 91       	pop	r29
    2056:	cf 91       	pop	r28
    2058:	08 95       	ret

0000205a <puts>:
    205a:	0f 93       	push	r16
    205c:	1f 93       	push	r17
    205e:	cf 93       	push	r28
    2060:	df 93       	push	r29
    2062:	e0 91 ca 02 	lds	r30, 0x02CA	; 0x8002ca <__iob+0x2>
    2066:	f0 91 cb 02 	lds	r31, 0x02CB	; 0x8002cb <__iob+0x3>
    206a:	23 81       	ldd	r18, Z+3	; 0x03
    206c:	21 ff       	sbrs	r18, 1
    206e:	1b c0       	rjmp	.+54     	; 0x20a6 <puts+0x4c>
    2070:	8c 01       	movw	r16, r24
    2072:	d0 e0       	ldi	r29, 0x00	; 0
    2074:	c0 e0       	ldi	r28, 0x00	; 0
    2076:	f8 01       	movw	r30, r16
    2078:	81 91       	ld	r24, Z+
    207a:	8f 01       	movw	r16, r30
    207c:	60 91 ca 02 	lds	r22, 0x02CA	; 0x8002ca <__iob+0x2>
    2080:	70 91 cb 02 	lds	r23, 0x02CB	; 0x8002cb <__iob+0x3>
    2084:	db 01       	movw	r26, r22
    2086:	18 96       	adiw	r26, 0x08	; 8
    2088:	ed 91       	ld	r30, X+
    208a:	fc 91       	ld	r31, X
    208c:	19 97       	sbiw	r26, 0x09	; 9
    208e:	88 23       	and	r24, r24
    2090:	31 f0       	breq	.+12     	; 0x209e <puts+0x44>
    2092:	09 95       	icall
    2094:	89 2b       	or	r24, r25
    2096:	79 f3       	breq	.-34     	; 0x2076 <puts+0x1c>
    2098:	df ef       	ldi	r29, 0xFF	; 255
    209a:	cf ef       	ldi	r28, 0xFF	; 255
    209c:	ec cf       	rjmp	.-40     	; 0x2076 <puts+0x1c>
    209e:	8a e0       	ldi	r24, 0x0A	; 10
    20a0:	09 95       	icall
    20a2:	89 2b       	or	r24, r25
    20a4:	19 f0       	breq	.+6      	; 0x20ac <puts+0x52>
    20a6:	8f ef       	ldi	r24, 0xFF	; 255
    20a8:	9f ef       	ldi	r25, 0xFF	; 255
    20aa:	02 c0       	rjmp	.+4      	; 0x20b0 <puts+0x56>
    20ac:	8d 2f       	mov	r24, r29
    20ae:	9c 2f       	mov	r25, r28
    20b0:	df 91       	pop	r29
    20b2:	cf 91       	pop	r28
    20b4:	1f 91       	pop	r17
    20b6:	0f 91       	pop	r16
    20b8:	08 95       	ret

000020ba <vsnprintf>:
    20ba:	0f 93       	push	r16
    20bc:	1f 93       	push	r17
    20be:	cf 93       	push	r28
    20c0:	df 93       	push	r29
    20c2:	cd b7       	in	r28, 0x3d	; 61
    20c4:	de b7       	in	r29, 0x3e	; 62
    20c6:	2e 97       	sbiw	r28, 0x0e	; 14
    20c8:	0f b6       	in	r0, 0x3f	; 63
    20ca:	f8 94       	cli
    20cc:	de bf       	out	0x3e, r29	; 62
    20ce:	0f be       	out	0x3f, r0	; 63
    20d0:	cd bf       	out	0x3d, r28	; 61
    20d2:	8c 01       	movw	r16, r24
    20d4:	fa 01       	movw	r30, r20
    20d6:	86 e0       	ldi	r24, 0x06	; 6
    20d8:	8c 83       	std	Y+4, r24	; 0x04
    20da:	1a 83       	std	Y+2, r17	; 0x02
    20dc:	09 83       	std	Y+1, r16	; 0x01
    20de:	77 ff       	sbrs	r23, 7
    20e0:	02 c0       	rjmp	.+4      	; 0x20e6 <vsnprintf+0x2c>
    20e2:	60 e0       	ldi	r22, 0x00	; 0
    20e4:	70 e8       	ldi	r23, 0x80	; 128
    20e6:	cb 01       	movw	r24, r22
    20e8:	01 97       	sbiw	r24, 0x01	; 1
    20ea:	9e 83       	std	Y+6, r25	; 0x06
    20ec:	8d 83       	std	Y+5, r24	; 0x05
    20ee:	a9 01       	movw	r20, r18
    20f0:	bf 01       	movw	r22, r30
    20f2:	ce 01       	movw	r24, r28
    20f4:	01 96       	adiw	r24, 0x01	; 1
    20f6:	0e 94 96 10 	call	0x212c	; 0x212c <vfprintf>
    20fa:	4d 81       	ldd	r20, Y+5	; 0x05
    20fc:	5e 81       	ldd	r21, Y+6	; 0x06
    20fe:	57 fd       	sbrc	r21, 7
    2100:	0a c0       	rjmp	.+20     	; 0x2116 <vsnprintf+0x5c>
    2102:	2f 81       	ldd	r18, Y+7	; 0x07
    2104:	38 85       	ldd	r19, Y+8	; 0x08
    2106:	42 17       	cp	r20, r18
    2108:	53 07       	cpc	r21, r19
    210a:	0c f4       	brge	.+2      	; 0x210e <vsnprintf+0x54>
    210c:	9a 01       	movw	r18, r20
    210e:	f8 01       	movw	r30, r16
    2110:	e2 0f       	add	r30, r18
    2112:	f3 1f       	adc	r31, r19
    2114:	10 82       	st	Z, r1
    2116:	2e 96       	adiw	r28, 0x0e	; 14
    2118:	0f b6       	in	r0, 0x3f	; 63
    211a:	f8 94       	cli
    211c:	de bf       	out	0x3e, r29	; 62
    211e:	0f be       	out	0x3f, r0	; 63
    2120:	cd bf       	out	0x3d, r28	; 61
    2122:	df 91       	pop	r29
    2124:	cf 91       	pop	r28
    2126:	1f 91       	pop	r17
    2128:	0f 91       	pop	r16
    212a:	08 95       	ret

0000212c <vfprintf>:
    212c:	2f 92       	push	r2
    212e:	3f 92       	push	r3
    2130:	4f 92       	push	r4
    2132:	5f 92       	push	r5
    2134:	6f 92       	push	r6
    2136:	7f 92       	push	r7
    2138:	8f 92       	push	r8
    213a:	9f 92       	push	r9
    213c:	af 92       	push	r10
    213e:	bf 92       	push	r11
    2140:	cf 92       	push	r12
    2142:	df 92       	push	r13
    2144:	ef 92       	push	r14
    2146:	ff 92       	push	r15
    2148:	0f 93       	push	r16
    214a:	1f 93       	push	r17
    214c:	cf 93       	push	r28
    214e:	df 93       	push	r29
    2150:	cd b7       	in	r28, 0x3d	; 61
    2152:	de b7       	in	r29, 0x3e	; 62
    2154:	2b 97       	sbiw	r28, 0x0b	; 11
    2156:	0f b6       	in	r0, 0x3f	; 63
    2158:	f8 94       	cli
    215a:	de bf       	out	0x3e, r29	; 62
    215c:	0f be       	out	0x3f, r0	; 63
    215e:	cd bf       	out	0x3d, r28	; 61
    2160:	6c 01       	movw	r12, r24
    2162:	7b 01       	movw	r14, r22
    2164:	8a 01       	movw	r16, r20
    2166:	fc 01       	movw	r30, r24
    2168:	17 82       	std	Z+7, r1	; 0x07
    216a:	16 82       	std	Z+6, r1	; 0x06
    216c:	83 81       	ldd	r24, Z+3	; 0x03
    216e:	81 ff       	sbrs	r24, 1
    2170:	cc c1       	rjmp	.+920    	; 0x250a <vfprintf+0x3de>
    2172:	ce 01       	movw	r24, r28
    2174:	01 96       	adiw	r24, 0x01	; 1
    2176:	3c 01       	movw	r6, r24
    2178:	f6 01       	movw	r30, r12
    217a:	93 81       	ldd	r25, Z+3	; 0x03
    217c:	f7 01       	movw	r30, r14
    217e:	93 fd       	sbrc	r25, 3
    2180:	85 91       	lpm	r24, Z+
    2182:	93 ff       	sbrs	r25, 3
    2184:	81 91       	ld	r24, Z+
    2186:	7f 01       	movw	r14, r30
    2188:	88 23       	and	r24, r24
    218a:	09 f4       	brne	.+2      	; 0x218e <vfprintf+0x62>
    218c:	ba c1       	rjmp	.+884    	; 0x2502 <vfprintf+0x3d6>
    218e:	85 32       	cpi	r24, 0x25	; 37
    2190:	39 f4       	brne	.+14     	; 0x21a0 <vfprintf+0x74>
    2192:	93 fd       	sbrc	r25, 3
    2194:	85 91       	lpm	r24, Z+
    2196:	93 ff       	sbrs	r25, 3
    2198:	81 91       	ld	r24, Z+
    219a:	7f 01       	movw	r14, r30
    219c:	85 32       	cpi	r24, 0x25	; 37
    219e:	29 f4       	brne	.+10     	; 0x21aa <vfprintf+0x7e>
    21a0:	b6 01       	movw	r22, r12
    21a2:	90 e0       	ldi	r25, 0x00	; 0
    21a4:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    21a8:	e7 cf       	rjmp	.-50     	; 0x2178 <vfprintf+0x4c>
    21aa:	91 2c       	mov	r9, r1
    21ac:	21 2c       	mov	r2, r1
    21ae:	31 2c       	mov	r3, r1
    21b0:	ff e1       	ldi	r31, 0x1F	; 31
    21b2:	f3 15       	cp	r31, r3
    21b4:	d8 f0       	brcs	.+54     	; 0x21ec <vfprintf+0xc0>
    21b6:	8b 32       	cpi	r24, 0x2B	; 43
    21b8:	79 f0       	breq	.+30     	; 0x21d8 <vfprintf+0xac>
    21ba:	38 f4       	brcc	.+14     	; 0x21ca <vfprintf+0x9e>
    21bc:	80 32       	cpi	r24, 0x20	; 32
    21be:	79 f0       	breq	.+30     	; 0x21de <vfprintf+0xb2>
    21c0:	83 32       	cpi	r24, 0x23	; 35
    21c2:	a1 f4       	brne	.+40     	; 0x21ec <vfprintf+0xc0>
    21c4:	23 2d       	mov	r18, r3
    21c6:	20 61       	ori	r18, 0x10	; 16
    21c8:	1d c0       	rjmp	.+58     	; 0x2204 <vfprintf+0xd8>
    21ca:	8d 32       	cpi	r24, 0x2D	; 45
    21cc:	61 f0       	breq	.+24     	; 0x21e6 <vfprintf+0xba>
    21ce:	80 33       	cpi	r24, 0x30	; 48
    21d0:	69 f4       	brne	.+26     	; 0x21ec <vfprintf+0xc0>
    21d2:	23 2d       	mov	r18, r3
    21d4:	21 60       	ori	r18, 0x01	; 1
    21d6:	16 c0       	rjmp	.+44     	; 0x2204 <vfprintf+0xd8>
    21d8:	83 2d       	mov	r24, r3
    21da:	82 60       	ori	r24, 0x02	; 2
    21dc:	38 2e       	mov	r3, r24
    21de:	e3 2d       	mov	r30, r3
    21e0:	e4 60       	ori	r30, 0x04	; 4
    21e2:	3e 2e       	mov	r3, r30
    21e4:	2a c0       	rjmp	.+84     	; 0x223a <vfprintf+0x10e>
    21e6:	f3 2d       	mov	r31, r3
    21e8:	f8 60       	ori	r31, 0x08	; 8
    21ea:	1d c0       	rjmp	.+58     	; 0x2226 <vfprintf+0xfa>
    21ec:	37 fc       	sbrc	r3, 7
    21ee:	2d c0       	rjmp	.+90     	; 0x224a <vfprintf+0x11e>
    21f0:	20 ed       	ldi	r18, 0xD0	; 208
    21f2:	28 0f       	add	r18, r24
    21f4:	2a 30       	cpi	r18, 0x0A	; 10
    21f6:	40 f0       	brcs	.+16     	; 0x2208 <vfprintf+0xdc>
    21f8:	8e 32       	cpi	r24, 0x2E	; 46
    21fa:	b9 f4       	brne	.+46     	; 0x222a <vfprintf+0xfe>
    21fc:	36 fc       	sbrc	r3, 6
    21fe:	81 c1       	rjmp	.+770    	; 0x2502 <vfprintf+0x3d6>
    2200:	23 2d       	mov	r18, r3
    2202:	20 64       	ori	r18, 0x40	; 64
    2204:	32 2e       	mov	r3, r18
    2206:	19 c0       	rjmp	.+50     	; 0x223a <vfprintf+0x10e>
    2208:	36 fe       	sbrs	r3, 6
    220a:	06 c0       	rjmp	.+12     	; 0x2218 <vfprintf+0xec>
    220c:	8a e0       	ldi	r24, 0x0A	; 10
    220e:	98 9e       	mul	r9, r24
    2210:	20 0d       	add	r18, r0
    2212:	11 24       	eor	r1, r1
    2214:	92 2e       	mov	r9, r18
    2216:	11 c0       	rjmp	.+34     	; 0x223a <vfprintf+0x10e>
    2218:	ea e0       	ldi	r30, 0x0A	; 10
    221a:	2e 9e       	mul	r2, r30
    221c:	20 0d       	add	r18, r0
    221e:	11 24       	eor	r1, r1
    2220:	22 2e       	mov	r2, r18
    2222:	f3 2d       	mov	r31, r3
    2224:	f0 62       	ori	r31, 0x20	; 32
    2226:	3f 2e       	mov	r3, r31
    2228:	08 c0       	rjmp	.+16     	; 0x223a <vfprintf+0x10e>
    222a:	8c 36       	cpi	r24, 0x6C	; 108
    222c:	21 f4       	brne	.+8      	; 0x2236 <vfprintf+0x10a>
    222e:	83 2d       	mov	r24, r3
    2230:	80 68       	ori	r24, 0x80	; 128
    2232:	38 2e       	mov	r3, r24
    2234:	02 c0       	rjmp	.+4      	; 0x223a <vfprintf+0x10e>
    2236:	88 36       	cpi	r24, 0x68	; 104
    2238:	41 f4       	brne	.+16     	; 0x224a <vfprintf+0x11e>
    223a:	f7 01       	movw	r30, r14
    223c:	93 fd       	sbrc	r25, 3
    223e:	85 91       	lpm	r24, Z+
    2240:	93 ff       	sbrs	r25, 3
    2242:	81 91       	ld	r24, Z+
    2244:	7f 01       	movw	r14, r30
    2246:	81 11       	cpse	r24, r1
    2248:	b3 cf       	rjmp	.-154    	; 0x21b0 <vfprintf+0x84>
    224a:	98 2f       	mov	r25, r24
    224c:	9f 7d       	andi	r25, 0xDF	; 223
    224e:	95 54       	subi	r25, 0x45	; 69
    2250:	93 30       	cpi	r25, 0x03	; 3
    2252:	28 f4       	brcc	.+10     	; 0x225e <vfprintf+0x132>
    2254:	0c 5f       	subi	r16, 0xFC	; 252
    2256:	1f 4f       	sbci	r17, 0xFF	; 255
    2258:	9f e3       	ldi	r25, 0x3F	; 63
    225a:	99 83       	std	Y+1, r25	; 0x01
    225c:	0d c0       	rjmp	.+26     	; 0x2278 <vfprintf+0x14c>
    225e:	83 36       	cpi	r24, 0x63	; 99
    2260:	31 f0       	breq	.+12     	; 0x226e <vfprintf+0x142>
    2262:	83 37       	cpi	r24, 0x73	; 115
    2264:	71 f0       	breq	.+28     	; 0x2282 <vfprintf+0x156>
    2266:	83 35       	cpi	r24, 0x53	; 83
    2268:	09 f0       	breq	.+2      	; 0x226c <vfprintf+0x140>
    226a:	59 c0       	rjmp	.+178    	; 0x231e <vfprintf+0x1f2>
    226c:	21 c0       	rjmp	.+66     	; 0x22b0 <vfprintf+0x184>
    226e:	f8 01       	movw	r30, r16
    2270:	80 81       	ld	r24, Z
    2272:	89 83       	std	Y+1, r24	; 0x01
    2274:	0e 5f       	subi	r16, 0xFE	; 254
    2276:	1f 4f       	sbci	r17, 0xFF	; 255
    2278:	88 24       	eor	r8, r8
    227a:	83 94       	inc	r8
    227c:	91 2c       	mov	r9, r1
    227e:	53 01       	movw	r10, r6
    2280:	13 c0       	rjmp	.+38     	; 0x22a8 <vfprintf+0x17c>
    2282:	28 01       	movw	r4, r16
    2284:	f2 e0       	ldi	r31, 0x02	; 2
    2286:	4f 0e       	add	r4, r31
    2288:	51 1c       	adc	r5, r1
    228a:	f8 01       	movw	r30, r16
    228c:	a0 80       	ld	r10, Z
    228e:	b1 80       	ldd	r11, Z+1	; 0x01
    2290:	36 fe       	sbrs	r3, 6
    2292:	03 c0       	rjmp	.+6      	; 0x229a <vfprintf+0x16e>
    2294:	69 2d       	mov	r22, r9
    2296:	70 e0       	ldi	r23, 0x00	; 0
    2298:	02 c0       	rjmp	.+4      	; 0x229e <vfprintf+0x172>
    229a:	6f ef       	ldi	r22, 0xFF	; 255
    229c:	7f ef       	ldi	r23, 0xFF	; 255
    229e:	c5 01       	movw	r24, r10
    22a0:	0e 94 ab 12 	call	0x2556	; 0x2556 <strnlen>
    22a4:	4c 01       	movw	r8, r24
    22a6:	82 01       	movw	r16, r4
    22a8:	f3 2d       	mov	r31, r3
    22aa:	ff 77       	andi	r31, 0x7F	; 127
    22ac:	3f 2e       	mov	r3, r31
    22ae:	16 c0       	rjmp	.+44     	; 0x22dc <vfprintf+0x1b0>
    22b0:	28 01       	movw	r4, r16
    22b2:	22 e0       	ldi	r18, 0x02	; 2
    22b4:	42 0e       	add	r4, r18
    22b6:	51 1c       	adc	r5, r1
    22b8:	f8 01       	movw	r30, r16
    22ba:	a0 80       	ld	r10, Z
    22bc:	b1 80       	ldd	r11, Z+1	; 0x01
    22be:	36 fe       	sbrs	r3, 6
    22c0:	03 c0       	rjmp	.+6      	; 0x22c8 <vfprintf+0x19c>
    22c2:	69 2d       	mov	r22, r9
    22c4:	70 e0       	ldi	r23, 0x00	; 0
    22c6:	02 c0       	rjmp	.+4      	; 0x22cc <vfprintf+0x1a0>
    22c8:	6f ef       	ldi	r22, 0xFF	; 255
    22ca:	7f ef       	ldi	r23, 0xFF	; 255
    22cc:	c5 01       	movw	r24, r10
    22ce:	0e 94 a0 12 	call	0x2540	; 0x2540 <strnlen_P>
    22d2:	4c 01       	movw	r8, r24
    22d4:	f3 2d       	mov	r31, r3
    22d6:	f0 68       	ori	r31, 0x80	; 128
    22d8:	3f 2e       	mov	r3, r31
    22da:	82 01       	movw	r16, r4
    22dc:	33 fc       	sbrc	r3, 3
    22de:	1b c0       	rjmp	.+54     	; 0x2316 <vfprintf+0x1ea>
    22e0:	82 2d       	mov	r24, r2
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	88 16       	cp	r8, r24
    22e6:	99 06       	cpc	r9, r25
    22e8:	b0 f4       	brcc	.+44     	; 0x2316 <vfprintf+0x1ea>
    22ea:	b6 01       	movw	r22, r12
    22ec:	80 e2       	ldi	r24, 0x20	; 32
    22ee:	90 e0       	ldi	r25, 0x00	; 0
    22f0:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    22f4:	2a 94       	dec	r2
    22f6:	f4 cf       	rjmp	.-24     	; 0x22e0 <vfprintf+0x1b4>
    22f8:	f5 01       	movw	r30, r10
    22fa:	37 fc       	sbrc	r3, 7
    22fc:	85 91       	lpm	r24, Z+
    22fe:	37 fe       	sbrs	r3, 7
    2300:	81 91       	ld	r24, Z+
    2302:	5f 01       	movw	r10, r30
    2304:	b6 01       	movw	r22, r12
    2306:	90 e0       	ldi	r25, 0x00	; 0
    2308:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    230c:	21 10       	cpse	r2, r1
    230e:	2a 94       	dec	r2
    2310:	21 e0       	ldi	r18, 0x01	; 1
    2312:	82 1a       	sub	r8, r18
    2314:	91 08       	sbc	r9, r1
    2316:	81 14       	cp	r8, r1
    2318:	91 04       	cpc	r9, r1
    231a:	71 f7       	brne	.-36     	; 0x22f8 <vfprintf+0x1cc>
    231c:	e8 c0       	rjmp	.+464    	; 0x24ee <vfprintf+0x3c2>
    231e:	84 36       	cpi	r24, 0x64	; 100
    2320:	11 f0       	breq	.+4      	; 0x2326 <vfprintf+0x1fa>
    2322:	89 36       	cpi	r24, 0x69	; 105
    2324:	41 f5       	brne	.+80     	; 0x2376 <vfprintf+0x24a>
    2326:	f8 01       	movw	r30, r16
    2328:	37 fe       	sbrs	r3, 7
    232a:	07 c0       	rjmp	.+14     	; 0x233a <vfprintf+0x20e>
    232c:	60 81       	ld	r22, Z
    232e:	71 81       	ldd	r23, Z+1	; 0x01
    2330:	82 81       	ldd	r24, Z+2	; 0x02
    2332:	93 81       	ldd	r25, Z+3	; 0x03
    2334:	0c 5f       	subi	r16, 0xFC	; 252
    2336:	1f 4f       	sbci	r17, 0xFF	; 255
    2338:	08 c0       	rjmp	.+16     	; 0x234a <vfprintf+0x21e>
    233a:	60 81       	ld	r22, Z
    233c:	71 81       	ldd	r23, Z+1	; 0x01
    233e:	07 2e       	mov	r0, r23
    2340:	00 0c       	add	r0, r0
    2342:	88 0b       	sbc	r24, r24
    2344:	99 0b       	sbc	r25, r25
    2346:	0e 5f       	subi	r16, 0xFE	; 254
    2348:	1f 4f       	sbci	r17, 0xFF	; 255
    234a:	f3 2d       	mov	r31, r3
    234c:	ff 76       	andi	r31, 0x6F	; 111
    234e:	3f 2e       	mov	r3, r31
    2350:	97 ff       	sbrs	r25, 7
    2352:	09 c0       	rjmp	.+18     	; 0x2366 <vfprintf+0x23a>
    2354:	90 95       	com	r25
    2356:	80 95       	com	r24
    2358:	70 95       	com	r23
    235a:	61 95       	neg	r22
    235c:	7f 4f       	sbci	r23, 0xFF	; 255
    235e:	8f 4f       	sbci	r24, 0xFF	; 255
    2360:	9f 4f       	sbci	r25, 0xFF	; 255
    2362:	f0 68       	ori	r31, 0x80	; 128
    2364:	3f 2e       	mov	r3, r31
    2366:	2a e0       	ldi	r18, 0x0A	; 10
    2368:	30 e0       	ldi	r19, 0x00	; 0
    236a:	a3 01       	movw	r20, r6
    236c:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <__ultoa_invert>
    2370:	88 2e       	mov	r8, r24
    2372:	86 18       	sub	r8, r6
    2374:	45 c0       	rjmp	.+138    	; 0x2400 <vfprintf+0x2d4>
    2376:	85 37       	cpi	r24, 0x75	; 117
    2378:	31 f4       	brne	.+12     	; 0x2386 <vfprintf+0x25a>
    237a:	23 2d       	mov	r18, r3
    237c:	2f 7e       	andi	r18, 0xEF	; 239
    237e:	b2 2e       	mov	r11, r18
    2380:	2a e0       	ldi	r18, 0x0A	; 10
    2382:	30 e0       	ldi	r19, 0x00	; 0
    2384:	25 c0       	rjmp	.+74     	; 0x23d0 <vfprintf+0x2a4>
    2386:	93 2d       	mov	r25, r3
    2388:	99 7f       	andi	r25, 0xF9	; 249
    238a:	b9 2e       	mov	r11, r25
    238c:	8f 36       	cpi	r24, 0x6F	; 111
    238e:	c1 f0       	breq	.+48     	; 0x23c0 <vfprintf+0x294>
    2390:	18 f4       	brcc	.+6      	; 0x2398 <vfprintf+0x26c>
    2392:	88 35       	cpi	r24, 0x58	; 88
    2394:	79 f0       	breq	.+30     	; 0x23b4 <vfprintf+0x288>
    2396:	b5 c0       	rjmp	.+362    	; 0x2502 <vfprintf+0x3d6>
    2398:	80 37       	cpi	r24, 0x70	; 112
    239a:	19 f0       	breq	.+6      	; 0x23a2 <vfprintf+0x276>
    239c:	88 37       	cpi	r24, 0x78	; 120
    239e:	21 f0       	breq	.+8      	; 0x23a8 <vfprintf+0x27c>
    23a0:	b0 c0       	rjmp	.+352    	; 0x2502 <vfprintf+0x3d6>
    23a2:	e9 2f       	mov	r30, r25
    23a4:	e0 61       	ori	r30, 0x10	; 16
    23a6:	be 2e       	mov	r11, r30
    23a8:	b4 fe       	sbrs	r11, 4
    23aa:	0d c0       	rjmp	.+26     	; 0x23c6 <vfprintf+0x29a>
    23ac:	fb 2d       	mov	r31, r11
    23ae:	f4 60       	ori	r31, 0x04	; 4
    23b0:	bf 2e       	mov	r11, r31
    23b2:	09 c0       	rjmp	.+18     	; 0x23c6 <vfprintf+0x29a>
    23b4:	34 fe       	sbrs	r3, 4
    23b6:	0a c0       	rjmp	.+20     	; 0x23cc <vfprintf+0x2a0>
    23b8:	29 2f       	mov	r18, r25
    23ba:	26 60       	ori	r18, 0x06	; 6
    23bc:	b2 2e       	mov	r11, r18
    23be:	06 c0       	rjmp	.+12     	; 0x23cc <vfprintf+0x2a0>
    23c0:	28 e0       	ldi	r18, 0x08	; 8
    23c2:	30 e0       	ldi	r19, 0x00	; 0
    23c4:	05 c0       	rjmp	.+10     	; 0x23d0 <vfprintf+0x2a4>
    23c6:	20 e1       	ldi	r18, 0x10	; 16
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	02 c0       	rjmp	.+4      	; 0x23d0 <vfprintf+0x2a4>
    23cc:	20 e1       	ldi	r18, 0x10	; 16
    23ce:	32 e0       	ldi	r19, 0x02	; 2
    23d0:	f8 01       	movw	r30, r16
    23d2:	b7 fe       	sbrs	r11, 7
    23d4:	07 c0       	rjmp	.+14     	; 0x23e4 <vfprintf+0x2b8>
    23d6:	60 81       	ld	r22, Z
    23d8:	71 81       	ldd	r23, Z+1	; 0x01
    23da:	82 81       	ldd	r24, Z+2	; 0x02
    23dc:	93 81       	ldd	r25, Z+3	; 0x03
    23de:	0c 5f       	subi	r16, 0xFC	; 252
    23e0:	1f 4f       	sbci	r17, 0xFF	; 255
    23e2:	06 c0       	rjmp	.+12     	; 0x23f0 <vfprintf+0x2c4>
    23e4:	60 81       	ld	r22, Z
    23e6:	71 81       	ldd	r23, Z+1	; 0x01
    23e8:	80 e0       	ldi	r24, 0x00	; 0
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	0e 5f       	subi	r16, 0xFE	; 254
    23ee:	1f 4f       	sbci	r17, 0xFF	; 255
    23f0:	a3 01       	movw	r20, r6
    23f2:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <__ultoa_invert>
    23f6:	88 2e       	mov	r8, r24
    23f8:	86 18       	sub	r8, r6
    23fa:	fb 2d       	mov	r31, r11
    23fc:	ff 77       	andi	r31, 0x7F	; 127
    23fe:	3f 2e       	mov	r3, r31
    2400:	36 fe       	sbrs	r3, 6
    2402:	0d c0       	rjmp	.+26     	; 0x241e <vfprintf+0x2f2>
    2404:	23 2d       	mov	r18, r3
    2406:	2e 7f       	andi	r18, 0xFE	; 254
    2408:	a2 2e       	mov	r10, r18
    240a:	89 14       	cp	r8, r9
    240c:	58 f4       	brcc	.+22     	; 0x2424 <vfprintf+0x2f8>
    240e:	34 fe       	sbrs	r3, 4
    2410:	0b c0       	rjmp	.+22     	; 0x2428 <vfprintf+0x2fc>
    2412:	32 fc       	sbrc	r3, 2
    2414:	09 c0       	rjmp	.+18     	; 0x2428 <vfprintf+0x2fc>
    2416:	83 2d       	mov	r24, r3
    2418:	8e 7e       	andi	r24, 0xEE	; 238
    241a:	a8 2e       	mov	r10, r24
    241c:	05 c0       	rjmp	.+10     	; 0x2428 <vfprintf+0x2fc>
    241e:	b8 2c       	mov	r11, r8
    2420:	a3 2c       	mov	r10, r3
    2422:	03 c0       	rjmp	.+6      	; 0x242a <vfprintf+0x2fe>
    2424:	b8 2c       	mov	r11, r8
    2426:	01 c0       	rjmp	.+2      	; 0x242a <vfprintf+0x2fe>
    2428:	b9 2c       	mov	r11, r9
    242a:	a4 fe       	sbrs	r10, 4
    242c:	0f c0       	rjmp	.+30     	; 0x244c <vfprintf+0x320>
    242e:	fe 01       	movw	r30, r28
    2430:	e8 0d       	add	r30, r8
    2432:	f1 1d       	adc	r31, r1
    2434:	80 81       	ld	r24, Z
    2436:	80 33       	cpi	r24, 0x30	; 48
    2438:	21 f4       	brne	.+8      	; 0x2442 <vfprintf+0x316>
    243a:	9a 2d       	mov	r25, r10
    243c:	99 7e       	andi	r25, 0xE9	; 233
    243e:	a9 2e       	mov	r10, r25
    2440:	09 c0       	rjmp	.+18     	; 0x2454 <vfprintf+0x328>
    2442:	a2 fe       	sbrs	r10, 2
    2444:	06 c0       	rjmp	.+12     	; 0x2452 <vfprintf+0x326>
    2446:	b3 94       	inc	r11
    2448:	b3 94       	inc	r11
    244a:	04 c0       	rjmp	.+8      	; 0x2454 <vfprintf+0x328>
    244c:	8a 2d       	mov	r24, r10
    244e:	86 78       	andi	r24, 0x86	; 134
    2450:	09 f0       	breq	.+2      	; 0x2454 <vfprintf+0x328>
    2452:	b3 94       	inc	r11
    2454:	a3 fc       	sbrc	r10, 3
    2456:	11 c0       	rjmp	.+34     	; 0x247a <vfprintf+0x34e>
    2458:	a0 fe       	sbrs	r10, 0
    245a:	06 c0       	rjmp	.+12     	; 0x2468 <vfprintf+0x33c>
    245c:	b2 14       	cp	r11, r2
    245e:	88 f4       	brcc	.+34     	; 0x2482 <vfprintf+0x356>
    2460:	28 0c       	add	r2, r8
    2462:	92 2c       	mov	r9, r2
    2464:	9b 18       	sub	r9, r11
    2466:	0e c0       	rjmp	.+28     	; 0x2484 <vfprintf+0x358>
    2468:	b2 14       	cp	r11, r2
    246a:	60 f4       	brcc	.+24     	; 0x2484 <vfprintf+0x358>
    246c:	b6 01       	movw	r22, r12
    246e:	80 e2       	ldi	r24, 0x20	; 32
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    2476:	b3 94       	inc	r11
    2478:	f7 cf       	rjmp	.-18     	; 0x2468 <vfprintf+0x33c>
    247a:	b2 14       	cp	r11, r2
    247c:	18 f4       	brcc	.+6      	; 0x2484 <vfprintf+0x358>
    247e:	2b 18       	sub	r2, r11
    2480:	02 c0       	rjmp	.+4      	; 0x2486 <vfprintf+0x35a>
    2482:	98 2c       	mov	r9, r8
    2484:	21 2c       	mov	r2, r1
    2486:	a4 fe       	sbrs	r10, 4
    2488:	10 c0       	rjmp	.+32     	; 0x24aa <vfprintf+0x37e>
    248a:	b6 01       	movw	r22, r12
    248c:	80 e3       	ldi	r24, 0x30	; 48
    248e:	90 e0       	ldi	r25, 0x00	; 0
    2490:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    2494:	a2 fe       	sbrs	r10, 2
    2496:	17 c0       	rjmp	.+46     	; 0x24c6 <vfprintf+0x39a>
    2498:	a1 fc       	sbrc	r10, 1
    249a:	03 c0       	rjmp	.+6      	; 0x24a2 <vfprintf+0x376>
    249c:	88 e7       	ldi	r24, 0x78	; 120
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	02 c0       	rjmp	.+4      	; 0x24a6 <vfprintf+0x37a>
    24a2:	88 e5       	ldi	r24, 0x58	; 88
    24a4:	90 e0       	ldi	r25, 0x00	; 0
    24a6:	b6 01       	movw	r22, r12
    24a8:	0c c0       	rjmp	.+24     	; 0x24c2 <vfprintf+0x396>
    24aa:	8a 2d       	mov	r24, r10
    24ac:	86 78       	andi	r24, 0x86	; 134
    24ae:	59 f0       	breq	.+22     	; 0x24c6 <vfprintf+0x39a>
    24b0:	a1 fe       	sbrs	r10, 1
    24b2:	02 c0       	rjmp	.+4      	; 0x24b8 <vfprintf+0x38c>
    24b4:	8b e2       	ldi	r24, 0x2B	; 43
    24b6:	01 c0       	rjmp	.+2      	; 0x24ba <vfprintf+0x38e>
    24b8:	80 e2       	ldi	r24, 0x20	; 32
    24ba:	a7 fc       	sbrc	r10, 7
    24bc:	8d e2       	ldi	r24, 0x2D	; 45
    24be:	b6 01       	movw	r22, r12
    24c0:	90 e0       	ldi	r25, 0x00	; 0
    24c2:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    24c6:	89 14       	cp	r8, r9
    24c8:	38 f4       	brcc	.+14     	; 0x24d8 <vfprintf+0x3ac>
    24ca:	b6 01       	movw	r22, r12
    24cc:	80 e3       	ldi	r24, 0x30	; 48
    24ce:	90 e0       	ldi	r25, 0x00	; 0
    24d0:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    24d4:	9a 94       	dec	r9
    24d6:	f7 cf       	rjmp	.-18     	; 0x24c6 <vfprintf+0x39a>
    24d8:	8a 94       	dec	r8
    24da:	f3 01       	movw	r30, r6
    24dc:	e8 0d       	add	r30, r8
    24de:	f1 1d       	adc	r31, r1
    24e0:	80 81       	ld	r24, Z
    24e2:	b6 01       	movw	r22, r12
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    24ea:	81 10       	cpse	r8, r1
    24ec:	f5 cf       	rjmp	.-22     	; 0x24d8 <vfprintf+0x3ac>
    24ee:	22 20       	and	r2, r2
    24f0:	09 f4       	brne	.+2      	; 0x24f4 <vfprintf+0x3c8>
    24f2:	42 ce       	rjmp	.-892    	; 0x2178 <vfprintf+0x4c>
    24f4:	b6 01       	movw	r22, r12
    24f6:	80 e2       	ldi	r24, 0x20	; 32
    24f8:	90 e0       	ldi	r25, 0x00	; 0
    24fa:	0e 94 b6 12 	call	0x256c	; 0x256c <fputc>
    24fe:	2a 94       	dec	r2
    2500:	f6 cf       	rjmp	.-20     	; 0x24ee <vfprintf+0x3c2>
    2502:	f6 01       	movw	r30, r12
    2504:	86 81       	ldd	r24, Z+6	; 0x06
    2506:	97 81       	ldd	r25, Z+7	; 0x07
    2508:	02 c0       	rjmp	.+4      	; 0x250e <vfprintf+0x3e2>
    250a:	8f ef       	ldi	r24, 0xFF	; 255
    250c:	9f ef       	ldi	r25, 0xFF	; 255
    250e:	2b 96       	adiw	r28, 0x0b	; 11
    2510:	0f b6       	in	r0, 0x3f	; 63
    2512:	f8 94       	cli
    2514:	de bf       	out	0x3e, r29	; 62
    2516:	0f be       	out	0x3f, r0	; 63
    2518:	cd bf       	out	0x3d, r28	; 61
    251a:	df 91       	pop	r29
    251c:	cf 91       	pop	r28
    251e:	1f 91       	pop	r17
    2520:	0f 91       	pop	r16
    2522:	ff 90       	pop	r15
    2524:	ef 90       	pop	r14
    2526:	df 90       	pop	r13
    2528:	cf 90       	pop	r12
    252a:	bf 90       	pop	r11
    252c:	af 90       	pop	r10
    252e:	9f 90       	pop	r9
    2530:	8f 90       	pop	r8
    2532:	7f 90       	pop	r7
    2534:	6f 90       	pop	r6
    2536:	5f 90       	pop	r5
    2538:	4f 90       	pop	r4
    253a:	3f 90       	pop	r3
    253c:	2f 90       	pop	r2
    253e:	08 95       	ret

00002540 <strnlen_P>:
    2540:	fc 01       	movw	r30, r24
    2542:	05 90       	lpm	r0, Z+
    2544:	61 50       	subi	r22, 0x01	; 1
    2546:	70 40       	sbci	r23, 0x00	; 0
    2548:	01 10       	cpse	r0, r1
    254a:	d8 f7       	brcc	.-10     	; 0x2542 <strnlen_P+0x2>
    254c:	80 95       	com	r24
    254e:	90 95       	com	r25
    2550:	8e 0f       	add	r24, r30
    2552:	9f 1f       	adc	r25, r31
    2554:	08 95       	ret

00002556 <strnlen>:
    2556:	fc 01       	movw	r30, r24
    2558:	61 50       	subi	r22, 0x01	; 1
    255a:	70 40       	sbci	r23, 0x00	; 0
    255c:	01 90       	ld	r0, Z+
    255e:	01 10       	cpse	r0, r1
    2560:	d8 f7       	brcc	.-10     	; 0x2558 <strnlen+0x2>
    2562:	80 95       	com	r24
    2564:	90 95       	com	r25
    2566:	8e 0f       	add	r24, r30
    2568:	9f 1f       	adc	r25, r31
    256a:	08 95       	ret

0000256c <fputc>:
    256c:	0f 93       	push	r16
    256e:	1f 93       	push	r17
    2570:	cf 93       	push	r28
    2572:	df 93       	push	r29
    2574:	fb 01       	movw	r30, r22
    2576:	23 81       	ldd	r18, Z+3	; 0x03
    2578:	21 fd       	sbrc	r18, 1
    257a:	03 c0       	rjmp	.+6      	; 0x2582 <fputc+0x16>
    257c:	8f ef       	ldi	r24, 0xFF	; 255
    257e:	9f ef       	ldi	r25, 0xFF	; 255
    2580:	2c c0       	rjmp	.+88     	; 0x25da <fputc+0x6e>
    2582:	22 ff       	sbrs	r18, 2
    2584:	16 c0       	rjmp	.+44     	; 0x25b2 <fputc+0x46>
    2586:	46 81       	ldd	r20, Z+6	; 0x06
    2588:	57 81       	ldd	r21, Z+7	; 0x07
    258a:	24 81       	ldd	r18, Z+4	; 0x04
    258c:	35 81       	ldd	r19, Z+5	; 0x05
    258e:	42 17       	cp	r20, r18
    2590:	53 07       	cpc	r21, r19
    2592:	44 f4       	brge	.+16     	; 0x25a4 <fputc+0x38>
    2594:	a0 81       	ld	r26, Z
    2596:	b1 81       	ldd	r27, Z+1	; 0x01
    2598:	9d 01       	movw	r18, r26
    259a:	2f 5f       	subi	r18, 0xFF	; 255
    259c:	3f 4f       	sbci	r19, 0xFF	; 255
    259e:	31 83       	std	Z+1, r19	; 0x01
    25a0:	20 83       	st	Z, r18
    25a2:	8c 93       	st	X, r24
    25a4:	26 81       	ldd	r18, Z+6	; 0x06
    25a6:	37 81       	ldd	r19, Z+7	; 0x07
    25a8:	2f 5f       	subi	r18, 0xFF	; 255
    25aa:	3f 4f       	sbci	r19, 0xFF	; 255
    25ac:	37 83       	std	Z+7, r19	; 0x07
    25ae:	26 83       	std	Z+6, r18	; 0x06
    25b0:	14 c0       	rjmp	.+40     	; 0x25da <fputc+0x6e>
    25b2:	8b 01       	movw	r16, r22
    25b4:	ec 01       	movw	r28, r24
    25b6:	fb 01       	movw	r30, r22
    25b8:	00 84       	ldd	r0, Z+8	; 0x08
    25ba:	f1 85       	ldd	r31, Z+9	; 0x09
    25bc:	e0 2d       	mov	r30, r0
    25be:	09 95       	icall
    25c0:	89 2b       	or	r24, r25
    25c2:	e1 f6       	brne	.-72     	; 0x257c <fputc+0x10>
    25c4:	d8 01       	movw	r26, r16
    25c6:	16 96       	adiw	r26, 0x06	; 6
    25c8:	8d 91       	ld	r24, X+
    25ca:	9c 91       	ld	r25, X
    25cc:	17 97       	sbiw	r26, 0x07	; 7
    25ce:	01 96       	adiw	r24, 0x01	; 1
    25d0:	17 96       	adiw	r26, 0x07	; 7
    25d2:	9c 93       	st	X, r25
    25d4:	8e 93       	st	-X, r24
    25d6:	16 97       	sbiw	r26, 0x06	; 6
    25d8:	ce 01       	movw	r24, r28
    25da:	df 91       	pop	r29
    25dc:	cf 91       	pop	r28
    25de:	1f 91       	pop	r17
    25e0:	0f 91       	pop	r16
    25e2:	08 95       	ret

000025e4 <__ultoa_invert>:
    25e4:	fa 01       	movw	r30, r20
    25e6:	aa 27       	eor	r26, r26
    25e8:	28 30       	cpi	r18, 0x08	; 8
    25ea:	51 f1       	breq	.+84     	; 0x2640 <__ultoa_invert+0x5c>
    25ec:	20 31       	cpi	r18, 0x10	; 16
    25ee:	81 f1       	breq	.+96     	; 0x2650 <__ultoa_invert+0x6c>
    25f0:	e8 94       	clt
    25f2:	6f 93       	push	r22
    25f4:	6e 7f       	andi	r22, 0xFE	; 254
    25f6:	6e 5f       	subi	r22, 0xFE	; 254
    25f8:	7f 4f       	sbci	r23, 0xFF	; 255
    25fa:	8f 4f       	sbci	r24, 0xFF	; 255
    25fc:	9f 4f       	sbci	r25, 0xFF	; 255
    25fe:	af 4f       	sbci	r26, 0xFF	; 255
    2600:	b1 e0       	ldi	r27, 0x01	; 1
    2602:	3e d0       	rcall	.+124    	; 0x2680 <__ultoa_invert+0x9c>
    2604:	b4 e0       	ldi	r27, 0x04	; 4
    2606:	3c d0       	rcall	.+120    	; 0x2680 <__ultoa_invert+0x9c>
    2608:	67 0f       	add	r22, r23
    260a:	78 1f       	adc	r23, r24
    260c:	89 1f       	adc	r24, r25
    260e:	9a 1f       	adc	r25, r26
    2610:	a1 1d       	adc	r26, r1
    2612:	68 0f       	add	r22, r24
    2614:	79 1f       	adc	r23, r25
    2616:	8a 1f       	adc	r24, r26
    2618:	91 1d       	adc	r25, r1
    261a:	a1 1d       	adc	r26, r1
    261c:	6a 0f       	add	r22, r26
    261e:	71 1d       	adc	r23, r1
    2620:	81 1d       	adc	r24, r1
    2622:	91 1d       	adc	r25, r1
    2624:	a1 1d       	adc	r26, r1
    2626:	20 d0       	rcall	.+64     	; 0x2668 <__ultoa_invert+0x84>
    2628:	09 f4       	brne	.+2      	; 0x262c <__ultoa_invert+0x48>
    262a:	68 94       	set
    262c:	3f 91       	pop	r19
    262e:	2a e0       	ldi	r18, 0x0A	; 10
    2630:	26 9f       	mul	r18, r22
    2632:	11 24       	eor	r1, r1
    2634:	30 19       	sub	r19, r0
    2636:	30 5d       	subi	r19, 0xD0	; 208
    2638:	31 93       	st	Z+, r19
    263a:	de f6       	brtc	.-74     	; 0x25f2 <__ultoa_invert+0xe>
    263c:	cf 01       	movw	r24, r30
    263e:	08 95       	ret
    2640:	46 2f       	mov	r20, r22
    2642:	47 70       	andi	r20, 0x07	; 7
    2644:	40 5d       	subi	r20, 0xD0	; 208
    2646:	41 93       	st	Z+, r20
    2648:	b3 e0       	ldi	r27, 0x03	; 3
    264a:	0f d0       	rcall	.+30     	; 0x266a <__ultoa_invert+0x86>
    264c:	c9 f7       	brne	.-14     	; 0x2640 <__ultoa_invert+0x5c>
    264e:	f6 cf       	rjmp	.-20     	; 0x263c <__ultoa_invert+0x58>
    2650:	46 2f       	mov	r20, r22
    2652:	4f 70       	andi	r20, 0x0F	; 15
    2654:	40 5d       	subi	r20, 0xD0	; 208
    2656:	4a 33       	cpi	r20, 0x3A	; 58
    2658:	18 f0       	brcs	.+6      	; 0x2660 <__ultoa_invert+0x7c>
    265a:	49 5d       	subi	r20, 0xD9	; 217
    265c:	31 fd       	sbrc	r19, 1
    265e:	40 52       	subi	r20, 0x20	; 32
    2660:	41 93       	st	Z+, r20
    2662:	02 d0       	rcall	.+4      	; 0x2668 <__ultoa_invert+0x84>
    2664:	a9 f7       	brne	.-22     	; 0x2650 <__ultoa_invert+0x6c>
    2666:	ea cf       	rjmp	.-44     	; 0x263c <__ultoa_invert+0x58>
    2668:	b4 e0       	ldi	r27, 0x04	; 4
    266a:	a6 95       	lsr	r26
    266c:	97 95       	ror	r25
    266e:	87 95       	ror	r24
    2670:	77 95       	ror	r23
    2672:	67 95       	ror	r22
    2674:	ba 95       	dec	r27
    2676:	c9 f7       	brne	.-14     	; 0x266a <__ultoa_invert+0x86>
    2678:	00 97       	sbiw	r24, 0x00	; 0
    267a:	61 05       	cpc	r22, r1
    267c:	71 05       	cpc	r23, r1
    267e:	08 95       	ret
    2680:	9b 01       	movw	r18, r22
    2682:	ac 01       	movw	r20, r24
    2684:	0a 2e       	mov	r0, r26
    2686:	06 94       	lsr	r0
    2688:	57 95       	ror	r21
    268a:	47 95       	ror	r20
    268c:	37 95       	ror	r19
    268e:	27 95       	ror	r18
    2690:	ba 95       	dec	r27
    2692:	c9 f7       	brne	.-14     	; 0x2686 <__ultoa_invert+0xa2>
    2694:	62 0f       	add	r22, r18
    2696:	73 1f       	adc	r23, r19
    2698:	84 1f       	adc	r24, r20
    269a:	95 1f       	adc	r25, r21
    269c:	a0 1d       	adc	r26, r0
    269e:	08 95       	ret

000026a0 <_exit>:
    26a0:	f8 94       	cli

000026a2 <__stop_program>:
    26a2:	ff cf       	rjmp	.-2      	; 0x26a2 <__stop_program>
