set HOME {/afs/cad.njit.edu/u/j/k/jk526}
set SRC {../vhdl}
set edifout_power_ground_style_is_net TRUE
set vhdl_write_use_packages library ieee, adk; 
set vhdl_write_use_packages use ieee.std_logic_1164.all, adk.adk_components.all;
load_library $HOME/leonardo/tsmc035_typ
read -format vhdl -dont_ELABORATE $SRC/prob_1.vhd
elaborate -technology tsmc035_typ full_adder
elaborate full_adder
pre_optimize -common-logic -unused_logic
optimize -target tsmc035_typ -macro -delay
write main_syn.vhd
write main_syn.v
report_delay -critical_paths -show_nets
exit
