<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="11.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="top_level.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="Implementation"/>
      <association xil_pn:name="BehavioralSimulation"/>
    </file>
    <file xil_pn:name="top_level_testbench.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
    </file>
  </files>

  <properties>
    <!-- Warning: Some properties are order dependent.  Changing the order -->
    <!--          may cause unexpected behavior.                           -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Architecture|top_level_testbench|structural"/>
    <property xil_pn:name="Overwrite Compiled Libraries" xil_pn:value="true"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="top_level"/>
    <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
    <property xil_pn:name="Placer Effort Level Map" xil_pn:value="High"/>
    <property xil_pn:name="PROP_PostMapSimTop" xil_pn:value="Architecture|top_level_testbench|structural"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="Architecture|top_level_testbench|structural"/>
    <property xil_pn:name="PROP_PostSynthSimTop" xil_pn:value="Architecture|top_level_testbench|structural"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint Post Trace" xil_pn:value="false"/>
    <property xil_pn:name="PROP_PostXlateSimTop" xil_pn:value="Architecture|top_level_testbench|structural"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint" xil_pn:value="false"/>
    <property xil_pn:name="Use Automatic Do File" xil_pn:value="false"/>
    <property xil_pn:name="Use Custom Do File Behavioral" xil_pn:value="true"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|top_level|structural"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/top_level"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
    <property xil_pn:name="Report Type Post Trace" xil_pn:value="Error Report"/>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false"/>
    <property xil_pn:name="Device Family" xil_pn:value="Virtex5"/>
    <property xil_pn:name="Custom Do File Behavioral" xil_pn:value="top_level_testbench.do"/>
    <property xil_pn:name="Simulator" xil_pn:value="Modelsim-SE Mixed"/>
    <property xil_pn:name="Device" xil_pn:value="xc5vsx50t"/>
    <property xil_pn:name="Package" xil_pn:value="ff1136"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL"/>
  </properties>

  <bindings/>

  <libraries/>

  <partitions>
    <partition xil_pn:name="/top_level"/>
  </partitions>

</project>
