# FPGA_UART_Module

UART_Module with transmitter und receiver.

# Support

UART_Module supports:
- BAUD rates less or equal than input clock frequency
- 5-9 data bits
- parity (even/odd/no)
- 1 or 2 stop bits
