
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000681                       # Number of seconds simulated
sim_ticks                                   680542000                       # Number of ticks simulated
final_tick                                  680542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149641                       # Simulator instruction rate (inst/s)
host_op_rate                                   290154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45242862                       # Simulator tick rate (ticks/s)
host_mem_usage                                 453280                       # Number of bytes of host memory used
host_seconds                                    15.04                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             321600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100736                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5025                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         148023193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         324541321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472564515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    148023193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148023193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        148023193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        324541321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            472564515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000515464500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10791                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1058                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1058                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 316544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  321664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     680540000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1058                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.196446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.549091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.362033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          281     27.74%     27.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          257     25.37%     53.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104     10.27%     63.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      6.61%     69.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      4.84%     74.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      4.15%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      3.36%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.78%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          161     15.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.741935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.938255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.991334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             43     69.35%     69.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            10     16.13%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      3.23%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               53     85.48%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.23%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     11.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 140593820.807532817125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 324541321.476117551327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94795031.019393369555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1058                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60453000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    112691250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16467541250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38382.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32654.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15564783.79                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     80406750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173144250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16256.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35006.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       465.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    472.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     111857.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4669560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2455365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21605640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2871000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41409360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1209120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       131696790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14273760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         64753860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              317520375                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            466.569844                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            586613500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1435000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    260603250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     37167500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      78713500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    288842750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2670360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1388970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13701660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2390760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39198900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1905600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102895830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25103040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         75528780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              294286620                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            432.429769                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            589645750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3265000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    298596500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65374250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      75151250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    225675000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  233221                       # Number of BP lookups
system.cpu.branchPred.condPredicted            233221                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11069                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85010                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30435                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              81643                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3367                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1488                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      889858                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167443                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1822                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           142                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      259744                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           275                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       680542000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1361085                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             301074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2582338                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      233221                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             112078                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        962447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1431                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          235                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    259577                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3344                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1276586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.897068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.694337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   531949     41.67%     41.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16078      1.26%     42.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58624      4.59%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    34180      2.68%     50.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43228      3.39%     53.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35702      2.80%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17838      1.40%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31270      2.45%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   507717     39.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1276586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171349                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.897264                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   296499                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                254220                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    697974                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16698                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11195                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4875099                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11195                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   307390                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  139008                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4530                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    701855                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                112608                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4822144                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2958                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13891                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14840                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  82819                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5500653                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10698624                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4782020                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3455546                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   541266                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                176                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     68640                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               890278                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              175410                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49282                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16284                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4733330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4616264                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4764                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          369138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       537956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            238                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1276586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.616101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.792979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              296378     23.22%     23.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               78213      6.13%     29.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139647     10.94%     40.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              108160      8.47%     48.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              139256     10.91%     59.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              126307      9.89%     69.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              116196      9.10%     78.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              130890     10.25%     88.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141539     11.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1276586                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16206      7.73%      7.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17381      8.30%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     16.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2638      1.26%     17.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     17.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             83957     40.07%     57.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            51007     24.34%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1722      0.82%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   856      0.41%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35683     17.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10518      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1950483     42.25%     42.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12599      0.27%     42.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1594      0.03%     42.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566318     12.27%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  730      0.02%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26991      0.58%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1973      0.04%     55.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390420      8.46%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                944      0.02%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.09%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           10041      0.22%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.77%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               311235      6.74%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              127901      2.77%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          569740     12.34%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41073      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4616264                       # Type of FU issued
system.cpu.iq.rate                           3.391606                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      209526                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045389                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5377239                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2505079                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2001958                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5346165                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2597754                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2570254                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2045706                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2769566                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140572                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53597                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14992                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11195                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   93113                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4355                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4733632                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                890278                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               175410                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                187                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    639                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3312                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2096                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12558                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14654                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4591488                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                874351                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24776                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1041786                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   178940                       # Number of branches executed
system.cpu.iew.exec_stores                     167435                       # Number of stores executed
system.cpu.iew.exec_rate                     3.373403                       # Inst execution rate
system.cpu.iew.wb_sent                        4579372                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4572212                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2913208                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4632460                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.359241                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628868                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          369167                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11146                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1219567                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.578723                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.147857                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       324894     26.64%     26.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       153430     12.58%     39.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        82971      6.80%     46.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78649      6.45%     52.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       104202      8.54%     61.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75254      6.17%     67.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65086      5.34%     72.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55068      4.52%     77.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280013     22.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1219567                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                280013                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5673214                       # The number of ROB reads
system.cpu.rob.rob_writes                     9525390                       # The number of ROB writes
system.cpu.timesIdled                             770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.604688                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.604688                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.653745                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.653745                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4391783                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1709006                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3434068                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2528921                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    749431                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   958708                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1410959                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2372.773786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2372.773786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.144823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.144823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3442                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.210632                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1813419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1813419                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       730206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          730206                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159275                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       889481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           889481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       889481                       # number of overall hits
system.cpu.dcache.overall_hits::total          889481                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1146                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15503                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15503                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15503                       # number of overall misses
system.cpu.dcache.overall_misses::total         15503                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    772916000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    772916000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72532500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72532500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    845448500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    845448500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    845448500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    845448500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       744563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       744563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       904984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       904984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       904984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       904984                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019282                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007144                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017131                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53835.480950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53835.480950                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63291.884817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63291.884817                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54534.509450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54534.509450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54534.509450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54534.509450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.133333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.750000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12047                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12052                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2310                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3451                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    150768000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    150768000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71195000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71195000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    221963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    221963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    221963000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    221963000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003813                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65267.532468                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65267.532468                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62397.020158                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62397.020158                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64318.458418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64318.458418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64318.458418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64318.458418                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.151753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               56001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1062                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.731638                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.151753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965140                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            520726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           520726                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       257295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257295                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       257295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257295                       # number of overall hits
system.cpu.icache.overall_hits::total          257295                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2281                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2281                       # number of overall misses
system.cpu.icache.overall_misses::total          2281                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146629496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146629496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    146629496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146629496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146629496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146629496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       259576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       259576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       259576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       259576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       259576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       259576                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008787                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008787                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008787                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008787                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008787                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64282.988163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64282.988163                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64282.988163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64282.988163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64282.988163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64282.988163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1926                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.647059                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1062                       # number of writebacks
system.cpu.icache.writebacks::total              1062                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          706                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          706                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          706                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          706                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          706                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1575                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1575                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110666996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110666996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110666996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110666996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110666996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110666996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70264.759365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70264.759365                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70264.759365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70264.759365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70264.759365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70264.759365                       # average overall mshr miss latency
system.cpu.icache.replacements                   1062                       # number of replacements
system.membus.snoop_filter.tot_requests          6088                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    680542000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3884                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1062                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1141                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1141                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2310                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       220864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       220864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5026                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001791                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042283                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5017     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5026                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11338500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8336499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18210000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
