Fitter Status : Successful - Wed Jun 19 21:48:59 2013
Quartus II 64-Bit Version : 12.0 Build 178 05/31/2012 SJ Full Version
Revision Name : ddl_ctrlr
Top-level Entity Name : ddl_ctrlr
Family : Stratix II
Device : EP2S15F484C5
Timing Models : Final
Logic utilization : 12 %
    Combinational ALUTs : 1,152 / 12,480 ( 9 % )
    Dedicated logic registers : 1,069 / 12,480 ( 9 % )
Total registers : 1069
Total pins : 144 / 343 ( 42 % )
Total virtual pins : 0
Total block memory bits : 33,536 / 419,328 ( 8 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
