
VCU IFS06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000147e8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000958  08014ab8  08014ab8  00015ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015410  08015410  00016410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015418  08015418  00016418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801541c  0801541c  0001641c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  24000000  08015420  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001b44  2400006c  0801548c  0001706c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001bb0  0801548c  00017bb0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001706c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00028ad1  00000000  00000000  0001709a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000042d9  00000000  00000000  0003fb6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000020a8  00000000  00000000  00043e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001974  00000000  00000000  00045ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003acc6  00000000  00000000  00047864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002c64d  00000000  00000000  0008252a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017a54c  00000000  00000000  000aeb77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002290c3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009330  00000000  00000000  00229108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000092  00000000  00000000  00232438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400006c 	.word	0x2400006c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08014aa0 	.word	0x08014aa0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000070 	.word	0x24000070
 800030c:	08014aa0 	.word	0x08014aa0

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96a 	b.w	80006ac <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	460c      	mov	r4, r1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d14e      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fc:	4694      	mov	ip, r2
 80003fe:	458c      	cmp	ip, r1
 8000400:	4686      	mov	lr, r0
 8000402:	fab2 f282 	clz	r2, r2
 8000406:	d962      	bls.n	80004ce <__udivmoddi4+0xde>
 8000408:	b14a      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040a:	f1c2 0320 	rsb	r3, r2, #32
 800040e:	4091      	lsls	r1, r2
 8000410:	fa20 f303 	lsr.w	r3, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	4319      	orrs	r1, r3
 800041a:	fa00 fe02 	lsl.w	lr, r0, r2
 800041e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000422:	fa1f f68c 	uxth.w	r6, ip
 8000426:	fbb1 f4f7 	udiv	r4, r1, r7
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb07 1114 	mls	r1, r7, r4, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb04 f106 	mul.w	r1, r4, r6
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f104 30ff 	add.w	r0, r4, #4294967295
 8000446:	f080 8112 	bcs.w	800066e <__udivmoddi4+0x27e>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 810f 	bls.w	800066e <__udivmoddi4+0x27e>
 8000450:	3c02      	subs	r4, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a59      	subs	r1, r3, r1
 8000456:	fa1f f38e 	uxth.w	r3, lr
 800045a:	fbb1 f0f7 	udiv	r0, r1, r7
 800045e:	fb07 1110 	mls	r1, r7, r0, r1
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f606 	mul.w	r6, r0, r6
 800046a:	429e      	cmp	r6, r3
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x94>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 31ff 	add.w	r1, r0, #4294967295
 8000476:	f080 80fc 	bcs.w	8000672 <__udivmoddi4+0x282>
 800047a:	429e      	cmp	r6, r3
 800047c:	f240 80f9 	bls.w	8000672 <__udivmoddi4+0x282>
 8000480:	4463      	add	r3, ip
 8000482:	3802      	subs	r0, #2
 8000484:	1b9b      	subs	r3, r3, r6
 8000486:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800048a:	2100      	movs	r1, #0
 800048c:	b11d      	cbz	r5, 8000496 <__udivmoddi4+0xa6>
 800048e:	40d3      	lsrs	r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	e9c5 3200 	strd	r3, r2, [r5]
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d905      	bls.n	80004aa <__udivmoddi4+0xba>
 800049e:	b10d      	cbz	r5, 80004a4 <__udivmoddi4+0xb4>
 80004a0:	e9c5 0100 	strd	r0, r1, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	4608      	mov	r0, r1
 80004a8:	e7f5      	b.n	8000496 <__udivmoddi4+0xa6>
 80004aa:	fab3 f183 	clz	r1, r3
 80004ae:	2900      	cmp	r1, #0
 80004b0:	d146      	bne.n	8000540 <__udivmoddi4+0x150>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d302      	bcc.n	80004bc <__udivmoddi4+0xcc>
 80004b6:	4290      	cmp	r0, r2
 80004b8:	f0c0 80f0 	bcc.w	800069c <__udivmoddi4+0x2ac>
 80004bc:	1a86      	subs	r6, r0, r2
 80004be:	eb64 0303 	sbc.w	r3, r4, r3
 80004c2:	2001      	movs	r0, #1
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0e6      	beq.n	8000496 <__udivmoddi4+0xa6>
 80004c8:	e9c5 6300 	strd	r6, r3, [r5]
 80004cc:	e7e3      	b.n	8000496 <__udivmoddi4+0xa6>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	f040 8090 	bne.w	80005f4 <__udivmoddi4+0x204>
 80004d4:	eba1 040c 	sub.w	r4, r1, ip
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	2101      	movs	r1, #1
 80004e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ea:	fb08 4416 	mls	r4, r8, r6, r4
 80004ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004f2:	fb07 f006 	mul.w	r0, r7, r6
 80004f6:	4298      	cmp	r0, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x11c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x11a>
 8000504:	4298      	cmp	r0, r3
 8000506:	f200 80cd 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 800050a:	4626      	mov	r6, r4
 800050c:	1a1c      	subs	r4, r3, r0
 800050e:	fa1f f38e 	uxth.w	r3, lr
 8000512:	fbb4 f0f8 	udiv	r0, r4, r8
 8000516:	fb08 4410 	mls	r4, r8, r0, r4
 800051a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800051e:	fb00 f707 	mul.w	r7, r0, r7
 8000522:	429f      	cmp	r7, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x148>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 34ff 	add.w	r4, r0, #4294967295
 800052e:	d202      	bcs.n	8000536 <__udivmoddi4+0x146>
 8000530:	429f      	cmp	r7, r3
 8000532:	f200 80b0 	bhi.w	8000696 <__udivmoddi4+0x2a6>
 8000536:	4620      	mov	r0, r4
 8000538:	1bdb      	subs	r3, r3, r7
 800053a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800053e:	e7a5      	b.n	800048c <__udivmoddi4+0x9c>
 8000540:	f1c1 0620 	rsb	r6, r1, #32
 8000544:	408b      	lsls	r3, r1
 8000546:	fa22 f706 	lsr.w	r7, r2, r6
 800054a:	431f      	orrs	r7, r3
 800054c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000550:	fa04 f301 	lsl.w	r3, r4, r1
 8000554:	ea43 030c 	orr.w	r3, r3, ip
 8000558:	40f4      	lsrs	r4, r6
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	0c38      	lsrs	r0, r7, #16
 8000560:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000564:	fbb4 fef0 	udiv	lr, r4, r0
 8000568:	fa1f fc87 	uxth.w	ip, r7
 800056c:	fb00 441e 	mls	r4, r0, lr, r4
 8000570:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000574:	fb0e f90c 	mul.w	r9, lr, ip
 8000578:	45a1      	cmp	r9, r4
 800057a:	fa02 f201 	lsl.w	r2, r2, r1
 800057e:	d90a      	bls.n	8000596 <__udivmoddi4+0x1a6>
 8000580:	193c      	adds	r4, r7, r4
 8000582:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000586:	f080 8084 	bcs.w	8000692 <__udivmoddi4+0x2a2>
 800058a:	45a1      	cmp	r9, r4
 800058c:	f240 8081 	bls.w	8000692 <__udivmoddi4+0x2a2>
 8000590:	f1ae 0e02 	sub.w	lr, lr, #2
 8000594:	443c      	add	r4, r7
 8000596:	eba4 0409 	sub.w	r4, r4, r9
 800059a:	fa1f f983 	uxth.w	r9, r3
 800059e:	fbb4 f3f0 	udiv	r3, r4, r0
 80005a2:	fb00 4413 	mls	r4, r0, r3, r4
 80005a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ae:	45a4      	cmp	ip, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x1d2>
 80005b2:	193c      	adds	r4, r7, r4
 80005b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005b8:	d267      	bcs.n	800068a <__udivmoddi4+0x29a>
 80005ba:	45a4      	cmp	ip, r4
 80005bc:	d965      	bls.n	800068a <__udivmoddi4+0x29a>
 80005be:	3b02      	subs	r3, #2
 80005c0:	443c      	add	r4, r7
 80005c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005c6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ca:	eba4 040c 	sub.w	r4, r4, ip
 80005ce:	429c      	cmp	r4, r3
 80005d0:	46ce      	mov	lr, r9
 80005d2:	469c      	mov	ip, r3
 80005d4:	d351      	bcc.n	800067a <__udivmoddi4+0x28a>
 80005d6:	d04e      	beq.n	8000676 <__udivmoddi4+0x286>
 80005d8:	b155      	cbz	r5, 80005f0 <__udivmoddi4+0x200>
 80005da:	ebb8 030e 	subs.w	r3, r8, lr
 80005de:	eb64 040c 	sbc.w	r4, r4, ip
 80005e2:	fa04 f606 	lsl.w	r6, r4, r6
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431e      	orrs	r6, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	e9c5 6400 	strd	r6, r4, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e750      	b.n	8000496 <__udivmoddi4+0xa6>
 80005f4:	f1c2 0320 	rsb	r3, r2, #32
 80005f8:	fa20 f103 	lsr.w	r1, r0, r3
 80005fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000600:	fa24 f303 	lsr.w	r3, r4, r3
 8000604:	4094      	lsls	r4, r2
 8000606:	430c      	orrs	r4, r1
 8000608:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800060c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000610:	fa1f f78c 	uxth.w	r7, ip
 8000614:	fbb3 f0f8 	udiv	r0, r3, r8
 8000618:	fb08 3110 	mls	r1, r8, r0, r3
 800061c:	0c23      	lsrs	r3, r4, #16
 800061e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000622:	fb00 f107 	mul.w	r1, r0, r7
 8000626:	4299      	cmp	r1, r3
 8000628:	d908      	bls.n	800063c <__udivmoddi4+0x24c>
 800062a:	eb1c 0303 	adds.w	r3, ip, r3
 800062e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000632:	d22c      	bcs.n	800068e <__udivmoddi4+0x29e>
 8000634:	4299      	cmp	r1, r3
 8000636:	d92a      	bls.n	800068e <__udivmoddi4+0x29e>
 8000638:	3802      	subs	r0, #2
 800063a:	4463      	add	r3, ip
 800063c:	1a5b      	subs	r3, r3, r1
 800063e:	b2a4      	uxth	r4, r4
 8000640:	fbb3 f1f8 	udiv	r1, r3, r8
 8000644:	fb08 3311 	mls	r3, r8, r1, r3
 8000648:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800064c:	fb01 f307 	mul.w	r3, r1, r7
 8000650:	42a3      	cmp	r3, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x276>
 8000654:	eb1c 0404 	adds.w	r4, ip, r4
 8000658:	f101 36ff 	add.w	r6, r1, #4294967295
 800065c:	d213      	bcs.n	8000686 <__udivmoddi4+0x296>
 800065e:	42a3      	cmp	r3, r4
 8000660:	d911      	bls.n	8000686 <__udivmoddi4+0x296>
 8000662:	3902      	subs	r1, #2
 8000664:	4464      	add	r4, ip
 8000666:	1ae4      	subs	r4, r4, r3
 8000668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800066c:	e739      	b.n	80004e2 <__udivmoddi4+0xf2>
 800066e:	4604      	mov	r4, r0
 8000670:	e6f0      	b.n	8000454 <__udivmoddi4+0x64>
 8000672:	4608      	mov	r0, r1
 8000674:	e706      	b.n	8000484 <__udivmoddi4+0x94>
 8000676:	45c8      	cmp	r8, r9
 8000678:	d2ae      	bcs.n	80005d8 <__udivmoddi4+0x1e8>
 800067a:	ebb9 0e02 	subs.w	lr, r9, r2
 800067e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000682:	3801      	subs	r0, #1
 8000684:	e7a8      	b.n	80005d8 <__udivmoddi4+0x1e8>
 8000686:	4631      	mov	r1, r6
 8000688:	e7ed      	b.n	8000666 <__udivmoddi4+0x276>
 800068a:	4603      	mov	r3, r0
 800068c:	e799      	b.n	80005c2 <__udivmoddi4+0x1d2>
 800068e:	4630      	mov	r0, r6
 8000690:	e7d4      	b.n	800063c <__udivmoddi4+0x24c>
 8000692:	46d6      	mov	lr, sl
 8000694:	e77f      	b.n	8000596 <__udivmoddi4+0x1a6>
 8000696:	4463      	add	r3, ip
 8000698:	3802      	subs	r0, #2
 800069a:	e74d      	b.n	8000538 <__udivmoddi4+0x148>
 800069c:	4606      	mov	r6, r0
 800069e:	4623      	mov	r3, r4
 80006a0:	4608      	mov	r0, r1
 80006a2:	e70f      	b.n	80004c4 <__udivmoddi4+0xd4>
 80006a4:	3e02      	subs	r6, #2
 80006a6:	4463      	add	r3, ip
 80006a8:	e730      	b.n	800050c <__udivmoddi4+0x11c>
 80006aa:	bf00      	nop

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <LPF_EMA_Init>:
 *      Author: RMG
 */

#include "LPF.h"

void LPF_EMA_Init(LPF_EMA *filt, float alpha){
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	ed87 0a00 	vstr	s0, [r7]

	//Set filter coefficient

	LPF_EMA_SetAlpha(filt, alpha);
 80006bc:	ed97 0a00 	vldr	s0, [r7]
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f000 f808 	bl	80006d6 <LPF_EMA_SetAlpha>

	//Clear filter output

	filt->output = 0.0f;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f04f 0200 	mov.w	r2, #0
 80006cc:	605a      	str	r2, [r3, #4]
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <LPF_EMA_SetAlpha>:

void LPF_EMA_SetAlpha(LPF_EMA *filt, float alpha){
 80006d6:	b480      	push	{r7}
 80006d8:	b083      	sub	sp, #12
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
 80006de:	ed87 0a00 	vstr	s0, [r7]

	//Correct filter

	if(alpha > 1.0f){
 80006e2:	edd7 7a00 	vldr	s15, [r7]
 80006e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80006ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f2:	dd03      	ble.n	80006fc <LPF_EMA_SetAlpha+0x26>
		alpha = 1.0f;
 80006f4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	e009      	b.n	8000710 <LPF_EMA_SetAlpha+0x3a>

	}else if (alpha < 0.0f){
 80006fc:	edd7 7a00 	vldr	s15, [r7]
 8000700:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000708:	d502      	bpl.n	8000710 <LPF_EMA_SetAlpha+0x3a>
		alpha = 0.0f;
 800070a:	f04f 0300 	mov.w	r3, #0
 800070e:	603b      	str	r3, [r7, #0]
	}

	//Set filter coefficient

	filt->alpha = alpha;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	683a      	ldr	r2, [r7, #0]
 8000714:	601a      	str	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <LPF_EMA_Update>:

float LPF_EMA_Update(LPF_EMA *filt, float in){
 8000722:	b480      	push	{r7}
 8000724:	b083      	sub	sp, #12
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
 800072a:	ed87 0a00 	vstr	s0, [r7]

	filt->output = filt->alpha*in + (1-filt->alpha)*filt->output;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	ed93 7a00 	vldr	s14, [r3]
 8000734:	edd7 7a00 	vldr	s15, [r7]
 8000738:	ee27 7a27 	vmul.f32	s14, s14, s15
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	edd3 7a00 	vldr	s15, [r3]
 8000742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000746:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	edc3 7a01 	vstr	s15, [r3, #4]

	return filt->output;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	ee07 3a90 	vmov	s15, r3
}
 8000766:	eeb0 0a67 	vmov.f32	s0, s15
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000778:	f002 f968 	bl	8002a4c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800077c:	f000 f99a 	bl	8000ab4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000780:	f000 fa06 	bl	8000b90 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000784:	f000 fdec 	bl	8001360 <MX_GPIO_Init>
	MX_DMA_Init();
 8000788:	f000 fdca 	bl	8001320 <MX_DMA_Init>
	MX_ADC1_Init();
 800078c:	f000 fa32 	bl	8000bf4 <MX_ADC1_Init>
	MX_ADC2_Init();
 8000790:	f000 facc 	bl	8000d2c <MX_ADC2_Init>
	MX_FDCAN1_Init();
 8000794:	f000 fb32 	bl	8000dfc <MX_FDCAN1_Init>
	MX_FDCAN2_Init();
 8000798:	f000 fbae 	bl	8000ef8 <MX_FDCAN2_Init>
	MX_TIM1_Init();
 800079c:	f000 fc48 	bl	8001030 <MX_TIM1_Init>
	MX_USART2_UART_Init();
 80007a0:	f000 fd72 	bl	8001288 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 80007a4:	f000 fcfc 	bl	80011a0 <MX_TIM16_Init>
	MX_USART1_UART_Init();
 80007a8:	f000 fd22 	bl	80011f0 <MX_USART1_UART_Init>
	MX_SDMMC1_SD_Init();
 80007ac:	f000 fc22 	bl	8000ff4 <MX_SDMMC1_SD_Init>
	MX_FATFS_Init();
 80007b0:	f010 fa72 	bl	8010c98 <MX_FATFS_Init>
	/* USER CODE BEGIN 2 */
	// Inicializar tarjeta microSD
	SDCard_start();
 80007b4:	f001 fa72 	bl	8001c9c <SDCard_start>
	HAL_Delay(2000);
 80007b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80007bc:	f002 f9d8 	bl	8002b70 <HAL_Delay>

	//sprintf(buffer, "%u,test,test1,test2\n", (unsigned)time(NULL));

	//print(buffer);
	//SDCard_write("data.csv", buffer, 1);
	SDCard_write("data.csv", "test,test1,test2\n", 1); // el modo 1 crea un archivo nuevo (importante añadir \n al final)
 80007c0:	2201      	movs	r2, #1
 80007c2:	498e      	ldr	r1, [pc, #568]	@ (80009fc <main+0x288>)
 80007c4:	488e      	ldr	r0, [pc, #568]	@ (8000a00 <main+0x28c>)
 80007c6:	f001 faf5 	bl	8001db4 <SDCard_write>
	//print(buffer);						 // Mostrar el buffer por USART
	// fprintf(timestamp, "%u\n", (unsigned)time(NULL));
	//sprintf(buffer, "%u,1test,1test1,1test2\n", (unsigned)time(NULL));
	SDCard_write("data.csv", "1test,1test1,1test2\n", 0); // el modo 0 asume que existe el archivo y añade datos
 80007ca:	2200      	movs	r2, #0
 80007cc:	498d      	ldr	r1, [pc, #564]	@ (8000a04 <main+0x290>)
 80007ce:	488c      	ldr	r0, [pc, #560]	@ (8000a00 <main+0x28c>)
 80007d0:	f001 faf0 	bl	8001db4 <SDCard_write>
	//print(buffer);

	// HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buffer_adc, 3) != HAL_OK)
 80007d4:	2203      	movs	r2, #3
 80007d6:	498c      	ldr	r1, [pc, #560]	@ (8000a08 <main+0x294>)
 80007d8:	488c      	ldr	r0, [pc, #560]	@ (8000a0c <main+0x298>)
 80007da:	f002 fee1 	bl	80035a0 <HAL_ADC_Start_DMA>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d004      	beq.n	80007ee <main+0x7a>
	{
#if DEBUG
		print("Error al inicializar ADC_DMA");
 80007e4:	488a      	ldr	r0, [pc, #552]	@ (8000a10 <main+0x29c>)
 80007e6:	f000 fe9f 	bl	8001528 <print>
#endif
		Error_Handler();
 80007ea:	f001 fbdd 	bl	8001fa8 <Error_Handler>
	}
	// Inicializacion filtro paso bajo
	LPF_EMA_Init(&s1_filt, 0.2f);
 80007ee:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8000a14 <main+0x2a0>
 80007f2:	4889      	ldr	r0, [pc, #548]	@ (8000a18 <main+0x2a4>)
 80007f4:	f7ff ff5c 	bl	80006b0 <LPF_EMA_Init>
	LPF_EMA_Init(&s2_filt, 0.2f);
 80007f8:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 8000a14 <main+0x2a0>
 80007fc:	4887      	ldr	r0, [pc, #540]	@ (8000a1c <main+0x2a8>)
 80007fe:	f7ff ff57 	bl	80006b0 <LPF_EMA_Init>

	// Inicialización de buses CAN
	// Inversor
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8000802:	4887      	ldr	r0, [pc, #540]	@ (8000a20 <main+0x2ac>)
 8000804:	f006 feae 	bl	8007564 <HAL_FDCAN_Start>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d004      	beq.n	8000818 <main+0xa4>
	{
#if DEBUG
		print("Error al inicializar CAN_INV");
 800080e:	4885      	ldr	r0, [pc, #532]	@ (8000a24 <main+0x2b0>)
 8000810:	f000 fe8a 	bl	8001528 <print>
#endif
		Error_Handler();
 8000814:	f001 fbc8 	bl	8001fa8 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000818:	2200      	movs	r2, #0
 800081a:	2101      	movs	r1, #1
 800081c:	4880      	ldr	r0, [pc, #512]	@ (8000a20 <main+0x2ac>)
 800081e:	f007 f8e3 	bl	80079e8 <HAL_FDCAN_ActivateNotification>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d004      	beq.n	8000832 <main+0xbe>
									   0) != HAL_OK)
	{

#if DEBUG
		print("Error al activar NOTIFICACION CAN_INV");
 8000828:	487f      	ldr	r0, [pc, #508]	@ (8000a28 <main+0x2b4>)
 800082a:	f000 fe7d 	bl	8001528 <print>
#endif
		Error_Handler();
 800082e:	f001 fbbb 	bl	8001fa8 <Error_Handler>
#endif
		Error_Handler();
	}*/

	// Acumulador
	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8000832:	487e      	ldr	r0, [pc, #504]	@ (8000a2c <main+0x2b8>)
 8000834:	f006 fe96 	bl	8007564 <HAL_FDCAN_Start>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d004      	beq.n	8000848 <main+0xd4>
	{

#if DEBUG
		print("Error al inicializar CAN_ACU");
 800083e:	487c      	ldr	r0, [pc, #496]	@ (8000a30 <main+0x2bc>)
 8000840:	f000 fe72 	bl	8001528 <print>

#endif
		Error_Handler();
 8000844:	f001 fbb0 	bl	8001fa8 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8000848:	2200      	movs	r2, #0
 800084a:	2101      	movs	r1, #1
 800084c:	4877      	ldr	r0, [pc, #476]	@ (8000a2c <main+0x2b8>)
 800084e:	f007 f8cb 	bl	80079e8 <HAL_FDCAN_ActivateNotification>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d004      	beq.n	8000862 <main+0xee>
									   0) != HAL_OK)
	{

#if DEBUG
		print("Error al activar NOTIFICATION CAN_ACU");
 8000858:	4876      	ldr	r0, [pc, #472]	@ (8000a34 <main+0x2c0>)
 800085a:	f000 fe65 	bl	8001528 <print>
#endif
		Error_Handler();
 800085e:	f001 fba3 	bl	8001fa8 <Error_Handler>
	}

	//---------- SECUENCIA DE ARRANQUE ----------
#if (DEBUG)
	print("Solicitar tensión inversor");
 8000862:	4875      	ldr	r0, [pc, #468]	@ (8000a38 <main+0x2c4>)
 8000864:	f000 fe60 	bl	8001528 <print>
#endif
	// Espera ACK inversor (DC bus)
	while (config_inv_lectura_v == 0)
 8000868:	e006      	b.n	8000878 <main+0x104>
	{

		if (config_inv_lectura_v == 1)
 800086a:	4b74      	ldr	r3, [pc, #464]	@ (8000a3c <main+0x2c8>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d102      	bne.n	8000878 <main+0x104>
		{

#if DEBUG
			print("CAN_INV: Lectura de DC_BUS_VOLTAGE correctamente");
 8000872:	4873      	ldr	r0, [pc, #460]	@ (8000a40 <main+0x2cc>)
 8000874:	f000 fe58 	bl	8001528 <print>
	while (config_inv_lectura_v == 0)
 8000878:	4b70      	ldr	r3, [pc, #448]	@ (8000a3c <main+0x2c8>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d0f4      	beq.n	800086a <main+0xf6>
	}

#if !CALIBRATION

	// Estado STAND BY inversor
	while (state != 3)
 8000880:	e006      	b.n	8000890 <main+0x11c>
	{

		if (state == 3)
 8000882:	4b70      	ldr	r3, [pc, #448]	@ (8000a44 <main+0x2d0>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b03      	cmp	r3, #3
 8000888:	d102      	bne.n	8000890 <main+0x11c>
		{
#if DEBUG
			print("Precarga");
 800088a:	486f      	ldr	r0, [pc, #444]	@ (8000a48 <main+0x2d4>)
 800088c:	f000 fe4c 	bl	8001528 <print>
	while (state != 3)
 8000890:	4b6c      	ldr	r3, [pc, #432]	@ (8000a44 <main+0x2d0>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b03      	cmp	r3, #3
 8000896:	d1f4      	bne.n	8000882 <main+0x10e>
#endif
		}
	}
	// PRE-CHARGE
	while (precarga_inv == 0)
 8000898:	e03f      	b.n	800091a <main+0x1a6>
	{

#if DEBUG
		sprintf(TxBuffer, "DC_BUS_VOLTAGE: %i V\r\n", inv_dc_bus_voltage);
 800089a:	4b6c      	ldr	r3, [pc, #432]	@ (8000a4c <main+0x2d8>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	461a      	mov	r2, r3
 80008a0:	496b      	ldr	r1, [pc, #428]	@ (8000a50 <main+0x2dc>)
 80008a2:	486c      	ldr	r0, [pc, #432]	@ (8000a54 <main+0x2e0>)
 80008a4:	f013 fc5c 	bl	8014160 <siprintf>
		print(TxBuffer);
 80008a8:	486a      	ldr	r0, [pc, #424]	@ (8000a54 <main+0x2e0>)
 80008aa:	f000 fe3d 	bl	8001528 <print>
		// printValue((int) ((byte1_voltage << 8) | byte0_voltage));
#endif

		// Reenvío DC_BUS_VOLTAGE al AMS por CAN_ACU
		TxHeader_Acu.Identifier = ID_dc_bus_voltage;
 80008ae:	4b6a      	ldr	r3, [pc, #424]	@ (8000a58 <main+0x2e4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a6a      	ldr	r2, [pc, #424]	@ (8000a5c <main+0x2e8>)
 80008b4:	6013      	str	r3, [r2, #0]
		TxHeader_Acu.DataLength = 2;
 80008b6:	4b69      	ldr	r3, [pc, #420]	@ (8000a5c <main+0x2e8>)
 80008b8:	2202      	movs	r2, #2
 80008ba:	60da      	str	r2, [r3, #12]
		TxHeader_Acu.IdType = FDCAN_EXTENDED_ID;
 80008bc:	4b67      	ldr	r3, [pc, #412]	@ (8000a5c <main+0x2e8>)
 80008be:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008c2:	605a      	str	r2, [r3, #4]
		TxHeader_Acu.FDFormat = FDCAN_CLASSIC_CAN;
 80008c4:	4b65      	ldr	r3, [pc, #404]	@ (8000a5c <main+0x2e8>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
		TxHeader_Acu.TxFrameType = FDCAN_DATA_FRAME;
 80008ca:	4b64      	ldr	r3, [pc, #400]	@ (8000a5c <main+0x2e8>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]

		/*		TxData_Acu[0] = byte0_voltage;
		 TxData_Acu[1] = byte1_voltage;*/
		TxData_Acu[0] = inv_dc_bus_voltage & 0xFF;
 80008d0:	4b5e      	ldr	r3, [pc, #376]	@ (8000a4c <main+0x2d8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b62      	ldr	r3, [pc, #392]	@ (8000a60 <main+0x2ec>)
 80008d8:	701a      	strb	r2, [r3, #0]
		TxData_Acu[1] = (inv_dc_bus_voltage >> 8) & 0xFF;
 80008da:	4b5c      	ldr	r3, [pc, #368]	@ (8000a4c <main+0x2d8>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	121b      	asrs	r3, r3, #8
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4b5f      	ldr	r3, [pc, #380]	@ (8000a60 <main+0x2ec>)
 80008e4:	705a      	strb	r2, [r3, #1]
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_Acu, TxData_Acu) == HAL_OK)
 80008e6:	4a5e      	ldr	r2, [pc, #376]	@ (8000a60 <main+0x2ec>)
 80008e8:	495c      	ldr	r1, [pc, #368]	@ (8000a5c <main+0x2e8>)
 80008ea:	4850      	ldr	r0, [pc, #320]	@ (8000a2c <main+0x2b8>)
 80008ec:	f006 fe65 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d102      	bne.n	80008fc <main+0x188>
		{
#if DEBUG
			print("CAN_ACU: DC_BUS_VOLTAGE enviado a AMS");
 80008f6:	485b      	ldr	r0, [pc, #364]	@ (8000a64 <main+0x2f0>)
 80008f8:	f000 fe16 	bl	8001528 <print>
#endif
		}

		if (precarga_inv == 1)
 80008fc:	4b5a      	ldr	r3, [pc, #360]	@ (8000a68 <main+0x2f4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d102      	bne.n	800090a <main+0x196>
		{
#if DEBUG
			print("CAN_ACU: Precarga correcta");
 8000904:	4859      	ldr	r0, [pc, #356]	@ (8000a6c <main+0x2f8>)
 8000906:	f000 fe0f 	bl	8001528 <print>
#endif
		}
		// VSV
		if(inv_dc_bus_voltage > 330) {
 800090a:	4b50      	ldr	r3, [pc, #320]	@ (8000a4c <main+0x2d8>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f5b3 7fa5 	cmp.w	r3, #330	@ 0x14a
 8000912:	dd02      	ble.n	800091a <main+0x1a6>
			precarga_inv = 1;
 8000914:	4b54      	ldr	r3, [pc, #336]	@ (8000a68 <main+0x2f4>)
 8000916:	2201      	movs	r2, #1
 8000918:	601a      	str	r2, [r3, #0]
	while (precarga_inv == 0)
 800091a:	4b53      	ldr	r3, [pc, #332]	@ (8000a68 <main+0x2f4>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d0bb      	beq.n	800089a <main+0x126>
		}
	}

#if DEBUG
	print("state : stand by");
 8000922:	4853      	ldr	r0, [pc, #332]	@ (8000a70 <main+0x2fc>)
 8000924:	f000 fe00 	bl	8001528 <print>
#endif
	// Estado READY inversor
	TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8000928:	4b52      	ldr	r3, [pc, #328]	@ (8000a74 <main+0x300>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a52      	ldr	r2, [pc, #328]	@ (8000a78 <main+0x304>)
 800092e:	6013      	str	r3, [r2, #0]
	TxHeader_Inv.DataLength = 3;
 8000930:	4b51      	ldr	r3, [pc, #324]	@ (8000a78 <main+0x304>)
 8000932:	2203      	movs	r2, #3
 8000934:	60da      	str	r2, [r3, #12]
	TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8000936:	4b50      	ldr	r3, [pc, #320]	@ (8000a78 <main+0x304>)
 8000938:	2200      	movs	r2, #0
 800093a:	605a      	str	r2, [r3, #4]

	TxData_Inv[0] = 0x0;
 800093c:	4b4f      	ldr	r3, [pc, #316]	@ (8000a7c <main+0x308>)
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
	TxData_Inv[1] = 0x0;
 8000942:	4b4e      	ldr	r3, [pc, #312]	@ (8000a7c <main+0x308>)
 8000944:	2200      	movs	r2, #0
 8000946:	705a      	strb	r2, [r3, #1]
	TxData_Inv[2] = 0x4;
 8000948:	4b4c      	ldr	r3, [pc, #304]	@ (8000a7c <main+0x308>)
 800094a:	2204      	movs	r2, #4
 800094c:	709a      	strb	r2, [r3, #2]
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 800094e:	4a4b      	ldr	r2, [pc, #300]	@ (8000a7c <main+0x308>)
 8000950:	4949      	ldr	r1, [pc, #292]	@ (8000a78 <main+0x304>)
 8000952:	4833      	ldr	r0, [pc, #204]	@ (8000a20 <main+0x2ac>)
 8000954:	f006 fe31 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>

	while (state != 4)
 8000958:	bf00      	nop
 800095a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a44 <main+0x2d0>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b04      	cmp	r3, #4
 8000960:	d1fb      	bne.n	800095a <main+0x1e6>
	{
	}

#if DEBUG
	print("state: ready");
 8000962:	4847      	ldr	r0, [pc, #284]	@ (8000a80 <main+0x30c>)
 8000964:	f000 fde0 	bl	8001528 <print>

#endif

#if !CALIBRATION
	// Espera a que se pulse el botón de arranque mientras se pisa el freno
	boton_arranque = 1; // VSV
 8000968:	4b46      	ldr	r3, [pc, #280]	@ (8000a84 <main+0x310>)
 800096a:	2201      	movs	r2, #1
 800096c:	601a      	str	r2, [r3, #0]
	while (boton_arranque == 0)
 800096e:	e027      	b.n	80009c0 <main+0x24c>
	{

		start_button_act = HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port,
 8000970:	2180      	movs	r1, #128	@ 0x80
 8000972:	4845      	ldr	r0, [pc, #276]	@ (8000a88 <main+0x314>)
 8000974:	f007 ff56 	bl	8008824 <HAL_GPIO_ReadPin>
 8000978:	4603      	mov	r3, r0
 800097a:	461a      	mov	r2, r3
 800097c:	4b43      	ldr	r3, [pc, #268]	@ (8000a8c <main+0x318>)
 800097e:	601a      	str	r2, [r3, #0]
											START_BUTTON_Pin);
		if (start_button_act == 1 && start_button_ant == 0)
 8000980:	4b42      	ldr	r3, [pc, #264]	@ (8000a8c <main+0x318>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d11b      	bne.n	80009c0 <main+0x24c>
 8000988:	4b41      	ldr	r3, [pc, #260]	@ (8000a90 <main+0x31c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d117      	bne.n	80009c0 <main+0x24c>
		{

#if DEBUG
			print("Botón Start + Freno:");
 8000990:	4840      	ldr	r0, [pc, #256]	@ (8000a94 <main+0x320>)
 8000992:	f000 fdc9 	bl	8001528 <print>
			printValue(s_freno);
 8000996:	4b40      	ldr	r3, [pc, #256]	@ (8000a98 <main+0x324>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4618      	mov	r0, r3
 800099c:	f000 fde2 	bl	8001564 <printValue>
#endif
			if (s_freno > UMBRAL_FRENO)
 80009a0:	4b3d      	ldr	r3, [pc, #244]	@ (8000a98 <main+0x324>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80009a8:	4293      	cmp	r3, r2
 80009aa:	dd06      	ble.n	80009ba <main+0x246>
			{
				boton_arranque = 1;
 80009ac:	4b35      	ldr	r3, [pc, #212]	@ (8000a84 <main+0x310>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	601a      	str	r2, [r3, #0]
#if DEBUG
				print("Coche arrancado correctamente");
 80009b2:	483a      	ldr	r0, [pc, #232]	@ (8000a9c <main+0x328>)
 80009b4:	f000 fdb8 	bl	8001528 <print>
 80009b8:	e002      	b.n	80009c0 <main+0x24c>
#endif
			}
			else
			{
#if DEBUG
				print("Pulsar freno para arrancar");
 80009ba:	4839      	ldr	r0, [pc, #228]	@ (8000aa0 <main+0x32c>)
 80009bc:	f000 fdb4 	bl	8001528 <print>
	while (boton_arranque == 0)
 80009c0:	4b30      	ldr	r3, [pc, #192]	@ (8000a84 <main+0x310>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d0d3      	beq.n	8000970 <main+0x1fc>
	}
#endif

	// Activar READY-TO-DRIVE-SOUND (RTDS) durante 2s
#if DEBUG
	print("RTDS sonando");
 80009c8:	4836      	ldr	r0, [pc, #216]	@ (8000aa4 <main+0x330>)
 80009ca:	f000 fdad 	bl	8001528 <print>
#endif
#if !CALIBRATION

	HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_SET); // Enciende RTDS
 80009ce:	2201      	movs	r2, #1
 80009d0:	2102      	movs	r1, #2
 80009d2:	4835      	ldr	r0, [pc, #212]	@ (8000aa8 <main+0x334>)
 80009d4:	f007 ff3e 	bl	8008854 <HAL_GPIO_WritePin>
	HAL_Delay(2000);
 80009d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80009dc:	f002 f8c8 	bl	8002b70 <HAL_Delay>
	HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_RESET); // Apaga RTDS
 80009e0:	2200      	movs	r2, #0
 80009e2:	2102      	movs	r1, #2
 80009e4:	4830      	ldr	r0, [pc, #192]	@ (8000aa8 <main+0x334>)
 80009e6:	f007 ff35 	bl	8008854 <HAL_GPIO_WritePin>

#endif

#if DEBUG
	print("RTDS apagado");
 80009ea:	4830      	ldr	r0, [pc, #192]	@ (8000aac <main+0x338>)
 80009ec:	f000 fd9c 	bl	8001528 <print>
	 * TIM16 -> APB2 => 264MHzw
	 * 10 ms interruption => 10ms * 264MHz = 2640000
	 * prescalado 264 (por ejemplo)
	 * timer count = 2640000 / 264 = 10000
	 */
	HAL_TIM_Base_Start_IT(&htim16);
 80009f0:	482f      	ldr	r0, [pc, #188]	@ (8000ab0 <main+0x33c>)
 80009f2:	f00c ff8b 	bl	800d90c <HAL_TIM_Base_Start_IT>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80009f6:	bf00      	nop
 80009f8:	e7fd      	b.n	80009f6 <main+0x282>
 80009fa:	bf00      	nop
 80009fc:	08014ab8 	.word	0x08014ab8
 8000a00:	08014acc 	.word	0x08014acc
 8000a04:	08014ad8 	.word	0x08014ad8
 8000a08:	2400166c 	.word	0x2400166c
 8000a0c:	24000094 	.word	0x24000094
 8000a10:	08014af0 	.word	0x08014af0
 8000a14:	3e4ccccd 	.word	0x3e4ccccd
 8000a18:	24001684 	.word	0x24001684
 8000a1c:	2400168c 	.word	0x2400168c
 8000a20:	240001ec 	.word	0x240001ec
 8000a24:	08014b10 	.word	0x08014b10
 8000a28:	08014b30 	.word	0x08014b30
 8000a2c:	2400028c 	.word	0x2400028c
 8000a30:	08014b58 	.word	0x08014b58
 8000a34:	08014b78 	.word	0x08014b78
 8000a38:	08014ba0 	.word	0x08014ba0
 8000a3c:	2400008c 	.word	0x2400008c
 8000a40:	08014bbc 	.word	0x08014bbc
 8000a44:	240016a2 	.word	0x240016a2
 8000a48:	08014bf0 	.word	0x08014bf0
 8000a4c:	24001660 	.word	0x24001660
 8000a50:	08014bfc 	.word	0x08014bfc
 8000a54:	24001714 	.word	0x24001714
 8000a58:	24000004 	.word	0x24000004
 8000a5c:	240005b4 	.word	0x240005b4
 8000a60:	24000610 	.word	0x24000610
 8000a64:	08014c14 	.word	0x08014c14
 8000a68:	24000088 	.word	0x24000088
 8000a6c:	08014c3c 	.word	0x08014c3c
 8000a70:	08014c58 	.word	0x08014c58
 8000a74:	24000000 	.word	0x24000000
 8000a78:	24000568 	.word	0x24000568
 8000a7c:	24000600 	.word	0x24000600
 8000a80:	08014c6c 	.word	0x08014c6c
 8000a84:	24000090 	.word	0x24000090
 8000a88:	58021800 	.word	0x58021800
 8000a8c:	24001658 	.word	0x24001658
 8000a90:	2400165c 	.word	0x2400165c
 8000a94:	08014c7c 	.word	0x08014c7c
 8000a98:	24001694 	.word	0x24001694
 8000a9c:	08014c94 	.word	0x08014c94
 8000aa0:	08014cb4 	.word	0x08014cb4
 8000aa4:	08014cd0 	.word	0x08014cd0
 8000aa8:	58020800 	.word	0x58020800
 8000aac:	08014ce0 	.word	0x08014ce0
 8000ab0:	240003f4 	.word	0x240003f4

08000ab4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b09c      	sub	sp, #112	@ 0x70
 8000ab8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000abe:	224c      	movs	r2, #76	@ 0x4c
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f013 fb6c 	bl	80141a0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2220      	movs	r2, #32
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f013 fb66 	bl	80141a0 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ad4:	2002      	movs	r0, #2
 8000ad6:	f007 fed7 	bl	8008888 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ada:	2300      	movs	r3, #0
 8000adc:	603b      	str	r3, [r7, #0]
 8000ade:	4b2b      	ldr	r3, [pc, #172]	@ (8000b8c <SystemClock_Config+0xd8>)
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b8c <SystemClock_Config+0xd8>)
 8000ae4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ae8:	6193      	str	r3, [r2, #24]
 8000aea:	4b28      	ldr	r3, [pc, #160]	@ (8000b8c <SystemClock_Config+0xd8>)
 8000aec:	699b      	ldr	r3, [r3, #24]
 8000aee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 8000af6:	bf00      	nop
 8000af8:	4b24      	ldr	r3, [pc, #144]	@ (8000b8c <SystemClock_Config+0xd8>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b04:	d1f8      	bne.n	8000af8 <SystemClock_Config+0x44>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b06:	2301      	movs	r3, #1
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b10:	2302      	movs	r3, #2
 8000b12:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b14:	2302      	movs	r3, #2
 8000b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 2;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 44;
 8000b1c:	232c      	movs	r3, #44	@ 0x2c
 8000b1e:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 8000b20:	2301      	movs	r3, #1
 8000b22:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b24:	2304      	movs	r3, #4
 8000b26:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b2c:	230c      	movs	r3, #12
 8000b2e:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f007 fedd 	bl	80088fc <HAL_RCC_OscConfig>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <SystemClock_Config+0x98>
	{
		Error_Handler();
 8000b48:	f001 fa2e 	bl	8001fa8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
 8000b4c:	233f      	movs	r3, #63	@ 0x3f
 8000b4e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b50:	2303      	movs	r3, #3
 8000b52:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b58:	2308      	movs	r3, #8
 8000b5a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b5c:	2340      	movs	r3, #64	@ 0x40
 8000b5e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b60:	2340      	movs	r3, #64	@ 0x40
 8000b62:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b68:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b6a:	2340      	movs	r3, #64	@ 0x40
 8000b6c:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2103      	movs	r1, #3
 8000b72:	4618      	mov	r0, r3
 8000b74:	f008 fa9c 	bl	80090b0 <HAL_RCC_ClockConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0xce>
	{
		Error_Handler();
 8000b7e:	f001 fa13 	bl	8001fa8 <Error_Handler>
	}
}
 8000b82:	bf00      	nop
 8000b84:	3770      	adds	r7, #112	@ 0x70
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	58024800 	.word	0x58024800

08000b90 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b0ae      	sub	sp, #184	@ 0xb8
 8000b94:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b96:	463b      	mov	r3, r7
 8000b98:	22b8      	movs	r2, #184	@ 0xb8
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f013 faff 	bl	80141a0 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SDMMC;
 8000ba2:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000ba6:	f04f 0300 	mov.w	r3, #0
 8000baa:	e9c7 2300 	strd	r2, r3, [r7]
	PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000bb2:	2310      	movs	r3, #16
 8000bb4:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLL2.PLL2R = 1;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000bc2:	23c0      	movs	r3, #192	@ 0xc0
 8000bc4:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8000bce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bd2:	653b      	str	r3, [r7, #80]	@ 0x50
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bda:	463b      	mov	r3, r7
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f008 fdf3 	bl	80097c8 <HAL_RCCEx_PeriphCLKConfig>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <PeriphCommonClock_Config+0x5c>
	{
		Error_Handler();
 8000be8:	f001 f9de 	bl	8001fa8 <Error_Handler>
	}
}
 8000bec:	bf00      	nop
 8000bee:	37b8      	adds	r7, #184	@ 0xb8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08c      	sub	sp, #48	@ 0x30
 8000bf8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = {0};
 8000bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c06:	463b      	mov	r3, r7
 8000c08:	2224      	movs	r2, #36	@ 0x24
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f013 fac7 	bl	80141a0 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000c12:	4b41      	ldr	r3, [pc, #260]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c14:	4a41      	ldr	r2, [pc, #260]	@ (8000d1c <MX_ADC1_Init+0x128>)
 8000c16:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000c18:	4b3f      	ldr	r3, [pc, #252]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c1a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c1e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c20:	4b3d      	ldr	r3, [pc, #244]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c22:	2208      	movs	r2, #8
 8000c24:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c26:	4b3c      	ldr	r3, [pc, #240]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c2c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c2e:	2208      	movs	r2, #8
 8000c30:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c32:	4b39      	ldr	r3, [pc, #228]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8000c38:	4b37      	ldr	r3, [pc, #220]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 3;
 8000c3e:	4b36      	ldr	r3, [pc, #216]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c40:	2203      	movs	r2, #3
 8000c42:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c44:	4b34      	ldr	r3, [pc, #208]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c4c:	4b32      	ldr	r3, [pc, #200]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c52:	4b31      	ldr	r3, [pc, #196]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c58:	4b2f      	ldr	r3, [pc, #188]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c5a:	2203      	movs	r2, #3
 8000c5c:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c64:	4b2c      	ldr	r3, [pc, #176]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	641a      	str	r2, [r3, #64]	@ 0x40
	hadc1.Init.OversamplingMode = DISABLE;
 8000c6a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	hadc1.Init.Oversampling.Ratio = 1;
 8000c72:	4b29      	ldr	r3, [pc, #164]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	649a      	str	r2, [r3, #72]	@ 0x48
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c78:	4827      	ldr	r0, [pc, #156]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c7a:	f002 fa89 	bl	8003190 <HAL_ADC_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_ADC1_Init+0x94>
	{
		Error_Handler();
 8000c84:	f001 f990 	bl	8001fa8 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c90:	4619      	mov	r1, r3
 8000c92:	4821      	ldr	r0, [pc, #132]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000c94:	f003 ff4c 	bl	8004b30 <HAL_ADCEx_MultiModeConfigChannel>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_ADC1_Init+0xae>
	{
		Error_Handler();
 8000c9e:	f001 f983 	bl	8001fa8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <MX_ADC1_Init+0x12c>)
 8000ca4:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ca6:	2306      	movs	r3, #6
 8000ca8:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000caa:	2305      	movs	r3, #5
 8000cac:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cae:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cb2:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
	sConfig.OffsetSignedSaturation = DISABLE;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4814      	ldr	r0, [pc, #80]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000cc8:	f002 ff9e 	bl	8003c08 <HAL_ADC_ConfigChannel>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_ADC1_Init+0xe2>
	{
		Error_Handler();
 8000cd2:	f001 f969 	bl	8001fa8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8000cd6:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <MX_ADC1_Init+0x130>)
 8000cd8:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cda:	230c      	movs	r3, #12
 8000cdc:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	480d      	ldr	r0, [pc, #52]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000ce4:	f002 ff90 	bl	8003c08 <HAL_ADC_ConfigChannel>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_ADC1_Init+0xfe>
	{
		Error_Handler();
 8000cee:	f001 f95b 	bl	8001fa8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8000cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d28 <MX_ADC1_Init+0x134>)
 8000cf4:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8000cf6:	2312      	movs	r3, #18
 8000cf8:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cfa:	463b      	mov	r3, r7
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4806      	ldr	r0, [pc, #24]	@ (8000d18 <MX_ADC1_Init+0x124>)
 8000d00:	f002 ff82 	bl	8003c08 <HAL_ADC_ConfigChannel>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_ADC1_Init+0x11a>
	{
		Error_Handler();
 8000d0a:	f001 f94d 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */
}
 8000d0e:	bf00      	nop
 8000d10:	3730      	adds	r7, #48	@ 0x30
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	24000094 	.word	0x24000094
 8000d1c:	40022000 	.word	0x40022000
 8000d20:	10c00010 	.word	0x10c00010
 8000d24:	14f00020 	.word	0x14f00020
 8000d28:	08600004 	.word	0x08600004

08000d2c <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28
 8000d30:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8000d32:	1d3b      	adds	r3, r7, #4
 8000d34:	2224      	movs	r2, #36	@ 0x24
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f013 fa31 	bl	80141a0 <memset>

	/* USER CODE END ADC2_Init 1 */

	/** Common config
	 */
	hadc2.Instance = ADC2;
 8000d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d40:	4a2c      	ldr	r2, [pc, #176]	@ (8000df4 <MX_ADC2_Init+0xc8>)
 8000d42:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d44:	4b2a      	ldr	r3, [pc, #168]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d46:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d4a:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000d4c:	4b28      	ldr	r3, [pc, #160]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d52:	4b27      	ldr	r3, [pc, #156]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d58:	4b25      	ldr	r3, [pc, #148]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d5a:	2204      	movs	r2, #4
 8000d5c:	615a      	str	r2, [r3, #20]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d5e:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	761a      	strb	r2, [r3, #24]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8000d64:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	765a      	strb	r2, [r3, #25]
	hadc2.Init.NbrOfConversion = 1;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	61da      	str	r2, [r3, #28]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d70:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d84:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d8a:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	641a      	str	r2, [r3, #64]	@ 0x40
	hadc2.Init.OversamplingMode = DISABLE;
 8000d96:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	hadc2.Init.Oversampling.Ratio = 1;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	649a      	str	r2, [r3, #72]	@ 0x48
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000da4:	4812      	ldr	r0, [pc, #72]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000da6:	f002 f9f3 	bl	8003190 <HAL_ADC_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC2_Init+0x88>
	{
		Error_Handler();
 8000db0:	f001 f8fa 	bl	8001fa8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8000db4:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <MX_ADC2_Init+0xcc>)
 8000db6:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000db8:	2306      	movs	r3, #6
 8000dba:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dc0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000dc4:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetSignedSaturation = DISABLE;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <MX_ADC2_Init+0xc4>)
 8000dda:	f002 ff15 	bl	8003c08 <HAL_ADC_ConfigChannel>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_ADC2_Init+0xbc>
	{
		Error_Handler();
 8000de4:	f001 f8e0 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */
}
 8000de8:	bf00      	nop
 8000dea:	3728      	adds	r7, #40	@ 0x28
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	24000104 	.word	0x24000104
 8000df4:	40022100 	.word	0x40022100
 8000df8:	25b00200 	.word	0x25b00200

08000dfc <MX_FDCAN1_Init>:
 * @brief FDCAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN1_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8000e02:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e04:	4a3b      	ldr	r2, [pc, #236]	@ (8000ef4 <MX_FDCAN1_Init+0xf8>)
 8000e06:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000e08:	4b39      	ldr	r3, [pc, #228]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000e0e:	4b38      	ldr	r3, [pc, #224]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = ENABLE;
 8000e14:	4b36      	ldr	r3, [pc, #216]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e16:	2201      	movs	r2, #1
 8000e18:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8000e1a:	4b35      	ldr	r3, [pc, #212]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8000e20:	4b33      	ldr	r3, [pc, #204]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 6;
 8000e26:	4b32      	ldr	r3, [pc, #200]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e28:	2206      	movs	r2, #6
 8000e2a:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000e2c:	4b30      	ldr	r3, [pc, #192]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 8000e32:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e34:	2202      	movs	r2, #2
 8000e36:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 5;
 8000e38:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e3a:	2205      	movs	r2, #5
 8000e3c:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8000e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e44:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 8000e4a:	4b29      	ldr	r3, [pc, #164]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 8000e50:	4b27      	ldr	r3, [pc, #156]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.MessageRAMOffset = 0;
 8000e56:	4b26      	ldr	r3, [pc, #152]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.StdFiltersNbr = 1;
 8000e5c:	4b24      	ldr	r3, [pc, #144]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.ExtFiltersNbr = 1;
 8000e62:	4b23      	ldr	r3, [pc, #140]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	63da      	str	r2, [r3, #60]	@ 0x3c
	hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 8000e68:	4b21      	ldr	r3, [pc, #132]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e6a:	2220      	movs	r2, #32
 8000e6c:	641a      	str	r2, [r3, #64]	@ 0x40
	hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e6e:	4b20      	ldr	r3, [pc, #128]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e70:	2204      	movs	r2, #4
 8000e72:	645a      	str	r2, [r3, #68]	@ 0x44
	hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e76:	2220      	movs	r2, #32
 8000e78:	649a      	str	r2, [r3, #72]	@ 0x48
	hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e7c:	2204      	movs	r2, #4
 8000e7e:	64da      	str	r2, [r3, #76]	@ 0x4c
	hfdcan1.Init.RxBuffersNbr = 0;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	651a      	str	r2, [r3, #80]	@ 0x50
	hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000e86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e88:	2204      	movs	r2, #4
 8000e8a:	655a      	str	r2, [r3, #84]	@ 0x54
	hfdcan1.Init.TxEventsNbr = 0;
 8000e8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	659a      	str	r2, [r3, #88]	@ 0x58
	hfdcan1.Init.TxBuffersNbr = 0;
 8000e92:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	65da      	str	r2, [r3, #92]	@ 0x5c
	hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8000e98:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000e9a:	2220      	movs	r2, #32
 8000e9c:	661a      	str	r2, [r3, #96]	@ 0x60
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e9e:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	665a      	str	r2, [r3, #100]	@ 0x64
	hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000ea4:	4b12      	ldr	r3, [pc, #72]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	669a      	str	r2, [r3, #104]	@ 0x68
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000eaa:	4811      	ldr	r0, [pc, #68]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000eac:	f006 f906 	bl	80070bc <HAL_FDCAN_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_FDCAN1_Init+0xbe>
	{
		Error_Handler();
 8000eb6:	f001 f877 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000ed2:	463b      	mov	r3, r7
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4806      	ldr	r0, [pc, #24]	@ (8000ef0 <MX_FDCAN1_Init+0xf4>)
 8000ed8:	f006 face 	bl	8007478 <HAL_FDCAN_ConfigFilter>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_FDCAN1_Init+0xea>
	{
		Error_Handler();
 8000ee2:	f001 f861 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE END FDCAN1_Init 2 */
}
 8000ee6:	bf00      	nop
 8000ee8:	3720      	adds	r7, #32
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	240001ec 	.word	0x240001ec
 8000ef4:	4000a000 	.word	0x4000a000

08000ef8 <MX_FDCAN2_Init>:
 * @brief FDCAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN2_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN2_Init 0 */

	/* USER CODE BEGIN FDCAN2_Init 1 */

	/* USER CODE END FDCAN2_Init 1 */
	hfdcan2.Instance = FDCAN2;
 8000efe:	4b3b      	ldr	r3, [pc, #236]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f00:	4a3b      	ldr	r2, [pc, #236]	@ (8000ff0 <MX_FDCAN2_Init+0xf8>)
 8000f02:	601a      	str	r2, [r3, #0]
	hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f04:	4b39      	ldr	r3, [pc, #228]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
	hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000f0a:	4b38      	ldr	r3, [pc, #224]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
	hfdcan2.Init.AutoRetransmission = DISABLE;
 8000f10:	4b36      	ldr	r3, [pc, #216]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	741a      	strb	r2, [r3, #16]
	hfdcan2.Init.TransmitPause = DISABLE;
 8000f16:	4b35      	ldr	r3, [pc, #212]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	745a      	strb	r2, [r3, #17]
	hfdcan2.Init.ProtocolException = DISABLE;
 8000f1c:	4b33      	ldr	r3, [pc, #204]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	749a      	strb	r2, [r3, #18]
	hfdcan2.Init.NominalPrescaler = 6;
 8000f22:	4b32      	ldr	r3, [pc, #200]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f24:	2206      	movs	r2, #6
 8000f26:	615a      	str	r2, [r3, #20]
	hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000f28:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	619a      	str	r2, [r3, #24]
	hfdcan2.Init.NominalTimeSeg1 = 10;
 8000f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f30:	220a      	movs	r2, #10
 8000f32:	61da      	str	r2, [r3, #28]
	hfdcan2.Init.NominalTimeSeg2 = 5;
 8000f34:	4b2d      	ldr	r3, [pc, #180]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f36:	2205      	movs	r2, #5
 8000f38:	621a      	str	r2, [r3, #32]
	hfdcan2.Init.DataPrescaler = 1;
 8000f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan2.Init.DataSyncJumpWidth = 1;
 8000f40:	4b2a      	ldr	r3, [pc, #168]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan2.Init.DataTimeSeg1 = 1;
 8000f46:	4b29      	ldr	r3, [pc, #164]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan2.Init.DataTimeSeg2 = 1;
 8000f4c:	4b27      	ldr	r3, [pc, #156]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan2.Init.MessageRAMOffset = 0;
 8000f52:	4b26      	ldr	r3, [pc, #152]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan2.Init.StdFiltersNbr = 1;
 8000f58:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan2.Init.ExtFiltersNbr = 1;
 8000f5e:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	63da      	str	r2, [r3, #60]	@ 0x3c
	hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 8000f64:	4b21      	ldr	r3, [pc, #132]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f66:	2210      	movs	r2, #16
 8000f68:	641a      	str	r2, [r3, #64]	@ 0x40
	hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f6a:	4b20      	ldr	r3, [pc, #128]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f6c:	2204      	movs	r2, #4
 8000f6e:	645a      	str	r2, [r3, #68]	@ 0x44
	hfdcan2.Init.RxFifo1ElmtsNbr = 16;
 8000f70:	4b1e      	ldr	r3, [pc, #120]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f72:	2210      	movs	r2, #16
 8000f74:	649a      	str	r2, [r3, #72]	@ 0x48
	hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f78:	2204      	movs	r2, #4
 8000f7a:	64da      	str	r2, [r3, #76]	@ 0x4c
	hfdcan2.Init.RxBuffersNbr = 0;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	651a      	str	r2, [r3, #80]	@ 0x50
	hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f82:	4b1a      	ldr	r3, [pc, #104]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f84:	2204      	movs	r2, #4
 8000f86:	655a      	str	r2, [r3, #84]	@ 0x54
	hfdcan2.Init.TxEventsNbr = 0;
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	659a      	str	r2, [r3, #88]	@ 0x58
	hfdcan2.Init.TxBuffersNbr = 0;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	65da      	str	r2, [r3, #92]	@ 0x5c
	hfdcan2.Init.TxFifoQueueElmtsNbr = 16;
 8000f94:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f96:	2210      	movs	r2, #16
 8000f98:	661a      	str	r2, [r3, #96]	@ 0x60
	hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f9a:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	665a      	str	r2, [r3, #100]	@ 0x64
	hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	669a      	str	r2, [r3, #104]	@ 0x68
	if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000fa6:	4811      	ldr	r0, [pc, #68]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000fa8:	f006 f888 	bl	80070bc <HAL_FDCAN_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_FDCAN2_Init+0xbe>
	{
		Error_Handler();
 8000fb2:	f000 fff9 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN2_Init 2 */
	FDCAN_FilterTypeDef sFilterConfig;
	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8000fb6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fba:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4805      	ldr	r0, [pc, #20]	@ (8000fec <MX_FDCAN2_Init+0xf4>)
 8000fd6:	f006 fa4f 	bl	8007478 <HAL_FDCAN_ConfigFilter>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_FDCAN2_Init+0xec>
	{
		Error_Handler();
 8000fe0:	f000 ffe2 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE END FDCAN2_Init 2 */
}
 8000fe4:	bf00      	nop
 8000fe6:	3720      	adds	r7, #32
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	2400028c 	.word	0x2400028c
 8000ff0:	4000a400 	.word	0x4000a400

08000ff4 <MX_SDMMC1_SD_Init>:
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <MX_SDMMC1_SD_Init+0x34>)
 8000ffa:	4a0c      	ldr	r2, [pc, #48]	@ (800102c <MX_SDMMC1_SD_Init+0x38>)
 8000ffc:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <MX_SDMMC1_SD_Init+0x34>)
 8001000:	2200      	movs	r2, #0
 8001002:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001004:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <MX_SDMMC1_SD_Init+0x34>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800100a:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <MX_SDMMC1_SD_Init+0x34>)
 800100c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001010:	60da      	str	r2, [r3, #12]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001012:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <MX_SDMMC1_SD_Init+0x34>)
 8001014:	2200      	movs	r2, #0
 8001016:	611a      	str	r2, [r3, #16]
	hsd1.Init.ClockDiv = 2;
 8001018:	4b03      	ldr	r3, [pc, #12]	@ (8001028 <MX_SDMMC1_SD_Init+0x34>)
 800101a:	2202      	movs	r2, #2
 800101c:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	2400032c 	.word	0x2400032c
 800102c:	52007000 	.word	0x52007000

08001030 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b09c      	sub	sp, #112	@ 0x70
 8001034:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8001050:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
 8001060:	615a      	str	r2, [r3, #20]
 8001062:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	2234      	movs	r2, #52	@ 0x34
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f013 f898 	bl	80141a0 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001072:	4a4a      	ldr	r2, [pc, #296]	@ (800119c <MX_TIM1_Init+0x16c>)
 8001074:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_TIM1_Init+0x168>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001084:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001088:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108a:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_TIM1_Init+0x168>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001090:	4b41      	ldr	r3, [pc, #260]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001092:	2200      	movs	r2, #0
 8001094:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001096:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001098:	2280      	movs	r2, #128	@ 0x80
 800109a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800109c:	483e      	ldr	r0, [pc, #248]	@ (8001198 <MX_TIM1_Init+0x168>)
 800109e:	f00c fbdd 	bl	800d85c <HAL_TIM_Base_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM1_Init+0x7c>
	{
		Error_Handler();
 80010a8:	f000 ff7e 	bl	8001fa8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b0:	663b      	str	r3, [r7, #96]	@ 0x60
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010b2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80010b6:	4619      	mov	r1, r3
 80010b8:	4837      	ldr	r0, [pc, #220]	@ (8001198 <MX_TIM1_Init+0x168>)
 80010ba:	f00c ff29 	bl	800df10 <HAL_TIM_ConfigClockSource>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_TIM1_Init+0x98>
	{
		Error_Handler();
 80010c4:	f000 ff70 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010c8:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_TIM1_Init+0x168>)
 80010ca:	f00c fca5 	bl	800da18 <HAL_TIM_PWM_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM1_Init+0xa8>
	{
		Error_Handler();
 80010d4:	f000 ff68 	bl	8001fa8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d8:	2300      	movs	r3, #0
 80010da:	657b      	str	r3, [r7, #84]	@ 0x54
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010dc:	2300      	movs	r3, #0
 80010de:	65bb      	str	r3, [r7, #88]	@ 0x58
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e0:	2300      	movs	r3, #0
 80010e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010e8:	4619      	mov	r1, r3
 80010ea:	482b      	ldr	r0, [pc, #172]	@ (8001198 <MX_TIM1_Init+0x168>)
 80010ec:	f00d fc56 	bl	800e99c <HAL_TIMEx_MasterConfigSynchronization>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_TIM1_Init+0xca>
	{
		Error_Handler();
 80010f6:	f000 ff57 	bl	8001fa8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010fa:	2360      	movs	r3, #96	@ 0x60
 80010fc:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.Pulse = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001102:	2300      	movs	r3, #0
 8001104:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001106:	2300      	movs	r3, #0
 8001108:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	64bb      	str	r3, [r7, #72]	@ 0x48
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800110e:	2300      	movs	r3, #0
 8001110:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001112:	2300      	movs	r3, #0
 8001114:	653b      	str	r3, [r7, #80]	@ 0x50
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001116:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800111a:	2200      	movs	r2, #0
 800111c:	4619      	mov	r1, r3
 800111e:	481e      	ldr	r0, [pc, #120]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001120:	f00c fde2 	bl	800dce8 <HAL_TIM_PWM_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM1_Init+0xfe>
	{
		Error_Handler();
 800112a:	f000 ff3d 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800112e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001132:	2204      	movs	r2, #4
 8001134:	4619      	mov	r1, r3
 8001136:	4818      	ldr	r0, [pc, #96]	@ (8001198 <MX_TIM1_Init+0x168>)
 8001138:	f00c fdd6 	bl	800dce8 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM1_Init+0x116>
	{
		Error_Handler();
 8001142:	f000 ff31 	bl	8001fa8 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800115a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800115e:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001168:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800116c:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.Break2Filter = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4807      	ldr	r0, [pc, #28]	@ (8001198 <MX_TIM1_Init+0x168>)
 800117c:	f00d fcaa 	bl	800ead4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM1_Init+0x15a>
	{
		Error_Handler();
 8001186:	f000 ff0f 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 800118a:	4803      	ldr	r0, [pc, #12]	@ (8001198 <MX_TIM1_Init+0x168>)
 800118c:	f001 fa22 	bl	80025d4 <HAL_TIM_MspPostInit>
}
 8001190:	bf00      	nop
 8001192:	3770      	adds	r7, #112	@ 0x70
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	240003a8 	.word	0x240003a8
 800119c:	40010000 	.word	0x40010000

080011a0 <MX_TIM16_Init>:
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 80011a4:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011a6:	4a11      	ldr	r2, [pc, #68]	@ (80011ec <MX_TIM16_Init+0x4c>)
 80011a8:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 528;
 80011aa:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011ac:	f44f 7204 	mov.w	r2, #528	@ 0x210
 80011b0:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b2:	4b0d      	ldr	r3, [pc, #52]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 10000 - 1;
 80011b8:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011ba:	f242 720f 	movw	r2, #9999	@ 0x270f
 80011be:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_TIM16_Init+0x48>)
 80011d4:	f00c fb42 	bl	800d85c <HAL_TIM_Base_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM16_Init+0x42>
	{
		Error_Handler();
 80011de:	f000 fee3 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */

	/* USER CODE END TIM16_Init 2 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	240003f4 	.word	0x240003f4
 80011ec:	40014400 	.word	0x40014400

080011f0 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80011f4:	4b22      	ldr	r3, [pc, #136]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 80011f6:	4a23      	ldr	r2, [pc, #140]	@ (8001284 <MX_USART1_UART_Init+0x94>)
 80011f8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80011fa:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 80011fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001200:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001202:	4b1f      	ldr	r3, [pc, #124]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001208:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800120e:	4b1c      	ldr	r3, [pc, #112]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001214:	4b1a      	ldr	r3, [pc, #104]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 8001216:	220c      	movs	r2, #12
 8001218:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800121a:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001220:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001226:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 8001228:	2200      	movs	r2, #0
 800122a:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800122c:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800122e:	2200      	movs	r2, #0
 8001230:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001232:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 8001234:	2200      	movs	r2, #0
 8001236:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001238:	4811      	ldr	r0, [pc, #68]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800123a:	f00d fcf5 	bl	800ec28 <HAL_UART_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 8001244:	f000 feb0 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001248:	2100      	movs	r1, #0
 800124a:	480d      	ldr	r0, [pc, #52]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800124c:	f00e fe8f 	bl	800ff6e <HAL_UARTEx_SetTxFifoThreshold>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 8001256:	f000 fea7 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800125a:	2100      	movs	r1, #0
 800125c:	4808      	ldr	r0, [pc, #32]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800125e:	f00e fec4 	bl	800ffea <HAL_UARTEx_SetRxFifoThreshold>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8001268:	f000 fe9e 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800126c:	4804      	ldr	r0, [pc, #16]	@ (8001280 <MX_USART1_UART_Init+0x90>)
 800126e:	f00e fe45 	bl	800fefc <HAL_UARTEx_DisableFifoMode>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8001278:	f000 fe96 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	24000440 	.word	0x24000440
 8001284:	40011000 	.word	0x40011000

08001288 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800128c:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 800128e:	4a23      	ldr	r2, [pc, #140]	@ (800131c <MX_USART2_UART_Init+0x94>)
 8001290:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001292:	4b21      	ldr	r3, [pc, #132]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b19      	ldr	r3, [pc, #100]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012be:	4b16      	ldr	r3, [pc, #88]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012c4:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012ca:	4b13      	ldr	r3, [pc, #76]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80012d0:	4811      	ldr	r0, [pc, #68]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012d2:	f00d fca9 	bl	800ec28 <HAL_UART_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 80012dc:	f000 fe64 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012e0:	2100      	movs	r1, #0
 80012e2:	480d      	ldr	r0, [pc, #52]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012e4:	f00e fe43 	bl	800ff6e <HAL_UARTEx_SetTxFifoThreshold>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_USART2_UART_Init+0x6a>
	{
		Error_Handler();
 80012ee:	f000 fe5b 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012f2:	2100      	movs	r1, #0
 80012f4:	4808      	ldr	r0, [pc, #32]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 80012f6:	f00e fe78 	bl	800ffea <HAL_UARTEx_SetRxFifoThreshold>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_USART2_UART_Init+0x7c>
	{
		Error_Handler();
 8001300:	f000 fe52 	bl	8001fa8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001304:	4804      	ldr	r0, [pc, #16]	@ (8001318 <MX_USART2_UART_Init+0x90>)
 8001306:	f00e fdf9 	bl	800fefc <HAL_UARTEx_DisableFifoMode>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 8001310:	f000 fe4a 	bl	8001fa8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	240004d4 	.word	0x240004d4
 800131c:	40004400 	.word	0x40004400

08001320 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001326:	4b0d      	ldr	r3, [pc, #52]	@ (800135c <MX_DMA_Init+0x3c>)
 8001328:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800132c:	4a0b      	ldr	r2, [pc, #44]	@ (800135c <MX_DMA_Init+0x3c>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_DMA_Init+0x3c>)
 8001338:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001344:	2200      	movs	r2, #0
 8001346:	2100      	movs	r1, #0
 8001348:	200b      	movs	r0, #11
 800134a:	f003 fdae 	bl	8004eaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800134e:	200b      	movs	r0, #11
 8001350:	f003 fdc5 	bl	8004ede <HAL_NVIC_EnableIRQ>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	58024400 	.word	0x58024400

08001360 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08e      	sub	sp, #56	@ 0x38
 8001364:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001366:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
 8001374:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001376:	4b67      	ldr	r3, [pc, #412]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800137c:	4a65      	ldr	r2, [pc, #404]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800137e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001382:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001386:	4b63      	ldr	r3, [pc, #396]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800138c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001390:	623b      	str	r3, [r7, #32]
 8001392:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001394:	4b5f      	ldr	r3, [pc, #380]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139a:	4a5e      	ldr	r2, [pc, #376]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	61fb      	str	r3, [r7, #28]
 80013b0:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	4b58      	ldr	r3, [pc, #352]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b8:	4a56      	ldr	r2, [pc, #344]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013c2:	4b54      	ldr	r3, [pc, #336]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	61bb      	str	r3, [r7, #24]
 80013ce:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80013d0:	4b50      	ldr	r3, [pc, #320]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d6:	4a4f      	ldr	r2, [pc, #316]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013d8:	f043 0302 	orr.w	r3, r3, #2
 80013dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013e0:	4b4c      	ldr	r3, [pc, #304]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80013ee:	4b49      	ldr	r3, [pc, #292]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f4:	4a47      	ldr	r2, [pc, #284]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 80013f6:	f043 0320 	orr.w	r3, r3, #32
 80013fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013fe:	4b45      	ldr	r3, [pc, #276]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001404:	f003 0320 	and.w	r3, r3, #32
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800140c:	4b41      	ldr	r3, [pc, #260]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800140e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001412:	4a40      	ldr	r2, [pc, #256]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001414:	f043 0310 	orr.w	r3, r3, #16
 8001418:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800141c:	4b3d      	ldr	r3, [pc, #244]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800141e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800142a:	4b3a      	ldr	r3, [pc, #232]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001430:	4a38      	ldr	r2, [pc, #224]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001436:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800143a:	4b36      	ldr	r3, [pc, #216]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800143c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001448:	4b32      	ldr	r3, [pc, #200]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800144a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800144e:	4a31      	ldr	r2, [pc, #196]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 8001450:	f043 0308 	orr.w	r3, r3, #8
 8001454:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001458:	4b2e      	ldr	r3, [pc, #184]	@ (8001514 <MX_GPIO_Init+0x1b4>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, START_BUTTON_LED_Pin | RTDS_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2103      	movs	r1, #3
 800146a:	482b      	ldr	r0, [pc, #172]	@ (8001518 <MX_GPIO_Init+0x1b8>)
 800146c:	f007 f9f2 	bl	8008854 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DS18B20_Data_GPIO_Port, DS18B20_Data_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001476:	4829      	ldr	r0, [pc, #164]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001478:	f007 f9ec 	bl	8008854 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : START_BUTTON_LED_Pin RTDS_Pin */
	GPIO_InitStruct.Pin = START_BUTTON_LED_Pin | RTDS_Pin;
 800147c:	2303      	movs	r3, #3
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001480:	2301      	movs	r3, #1
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	633b      	str	r3, [r7, #48]	@ 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800148c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001490:	4619      	mov	r1, r3
 8001492:	4821      	ldr	r0, [pc, #132]	@ (8001518 <MX_GPIO_Init+0x1b8>)
 8001494:	f007 f81e 	bl	80084d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : MICROSD_DET_Pin */
	GPIO_InitStruct.Pin = MICROSD_DET_Pin;
 8001498:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149e:	2300      	movs	r3, #0
 80014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(MICROSD_DET_GPIO_Port, &GPIO_InitStruct);
 80014a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	481c      	ldr	r0, [pc, #112]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 80014ae:	f007 f811 	bl	80084d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : DS18B20_Data_Pin */
	GPIO_InitStruct.Pin = DS18B20_Data_Pin;
 80014b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b8:	2301      	movs	r3, #1
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c0:	2300      	movs	r3, #0
 80014c2:	633b      	str	r3, [r7, #48]	@ 0x30
	HAL_GPIO_Init(DS18B20_Data_GPIO_Port, &GPIO_InitStruct);
 80014c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c8:	4619      	mov	r1, r3
 80014ca:	4814      	ldr	r0, [pc, #80]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80014cc:	f007 f802 	bl	80084d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : START_BUTTON_Pin */
	GPIO_InitStruct.Pin = START_BUTTON_Pin;
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d4:	2300      	movs	r3, #0
 80014d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80014dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e0:	4619      	mov	r1, r3
 80014e2:	4810      	ldr	r0, [pc, #64]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 80014e4:	f006 fff6 	bl	80084d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PG9 PG10 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 80014e8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f6:	2300      	movs	r3, #0
 80014f8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 80014fa:	2302      	movs	r3, #2
 80014fc:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001502:	4619      	mov	r1, r3
 8001504:	4807      	ldr	r0, [pc, #28]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 8001506:	f006 ffe5 	bl	80084d4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800150a:	bf00      	nop
 800150c:	3738      	adds	r7, #56	@ 0x38
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	58024400 	.word	0x58024400
 8001518:	58020800 	.word	0x58020800
 800151c:	58021000 	.word	0x58021000
 8001520:	58021400 	.word	0x58021400
 8001524:	58021800 	.word	0x58021800

08001528 <print>:

/* USER CODE BEGIN 4 */
void print(char uart_buffer[])
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	4909      	ldr	r1, [pc, #36]	@ (8001558 <print+0x30>)
 8001534:	4809      	ldr	r0, [pc, #36]	@ (800155c <print+0x34>)
 8001536:	f012 fe13 	bl	8014160 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_msg, strlen(uart_msg),
 800153a:	4808      	ldr	r0, [pc, #32]	@ (800155c <print+0x34>)
 800153c:	f7fe fee8 	bl	8000310 <strlen>
 8001540:	4603      	mov	r3, r0
 8001542:	b29a      	uxth	r2, r3
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
 8001548:	4904      	ldr	r1, [pc, #16]	@ (800155c <print+0x34>)
 800154a:	4805      	ldr	r0, [pc, #20]	@ (8001560 <print+0x38>)
 800154c:	f00d fbbc 	bl	800ecc8 <HAL_UART_Transmit>
					  HAL_MAX_DELAY);
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	08014cf0 	.word	0x08014cf0
 800155c:	240016b0 	.word	0x240016b0
 8001560:	240004d4 	.word	0x240004d4

08001564 <printValue>:

void printValue(int value)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%hu \n\r", value);
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	4909      	ldr	r1, [pc, #36]	@ (8001594 <printValue+0x30>)
 8001570:	4809      	ldr	r0, [pc, #36]	@ (8001598 <printValue+0x34>)
 8001572:	f012 fdf5 	bl	8014160 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_msg, strlen(uart_msg),
 8001576:	4808      	ldr	r0, [pc, #32]	@ (8001598 <printValue+0x34>)
 8001578:	f7fe feca 	bl	8000310 <strlen>
 800157c:	4603      	mov	r3, r0
 800157e:	b29a      	uxth	r2, r3
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	4904      	ldr	r1, [pc, #16]	@ (8001598 <printValue+0x34>)
 8001586:	4805      	ldr	r0, [pc, #20]	@ (800159c <printValue+0x38>)
 8001588:	f00d fb9e 	bl	800ecc8 <HAL_UART_Transmit>
					  HAL_MAX_DELAY);
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	08014cf8 	.word	0x08014cf8
 8001598:	240016b0 	.word	0x240016b0
 800159c:	240004d4 	.word	0x240004d4

080015a0 <HAL_ADC_ConvCpltCallback>:
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_msg, strlen(uart_msg),
					  HAL_MAX_DELAY);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	s1_aceleracion = buffer_adc[0];
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <HAL_ADC_ConvCpltCallback+0x34>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <HAL_ADC_ConvCpltCallback+0x38>)
 80015b0:	601a      	str	r2, [r3, #0]
	s2_aceleracion = buffer_adc[1];
 80015b2:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <HAL_ADC_ConvCpltCallback+0x34>)
 80015b4:	885b      	ldrh	r3, [r3, #2]
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <HAL_ADC_ConvCpltCallback+0x3c>)
 80015ba:	601a      	str	r2, [r3, #0]
	s_freno = buffer_adc[2];
 80015bc:	4b05      	ldr	r3, [pc, #20]	@ (80015d4 <HAL_ADC_ConvCpltCallback+0x34>)
 80015be:	889b      	ldrh	r3, [r3, #4]
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b07      	ldr	r3, [pc, #28]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0x40>)
 80015c4:	601a      	str	r2, [r3, #0]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	2400166c 	.word	0x2400166c
 80015d8:	24001674 	.word	0x24001674
 80015dc:	24001678 	.word	0x24001678
 80015e0:	24001694 	.word	0x24001694

080015e4 <HAL_FDCAN_RxFifo0Callback>:
		Error_Handler();
	}
}

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80ba 	beq.w	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
	{
		/* Retreive Rx messages from RX FIFO0 */

		if (hfdcan->Instance == FDCAN1)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a5e      	ldr	r2, [pc, #376]	@ (8001778 <HAL_FDCAN_RxFifo0Callback+0x194>)
 8001600:	4293      	cmp	r3, r2
 8001602:	f040 8081 	bne.w	8001708 <HAL_FDCAN_RxFifo0Callback+0x124>
		{
			if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv,
 8001606:	4b5d      	ldr	r3, [pc, #372]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001608:	4a5d      	ldr	r2, [pc, #372]	@ (8001780 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 800160a:	2140      	movs	r1, #64	@ 0x40
 800160c:	485d      	ldr	r0, [pc, #372]	@ (8001784 <HAL_FDCAN_RxFifo0Callback+0x1a0>)
 800160e:	f006 f82f 	bl	8007670 <HAL_FDCAN_GetRxMessage>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	f040 80aa 	bne.w	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
									   RxData_Inv) == HAL_OK)
			{
				switch (RxHeader_Inv.Identifier)
 800161a:	4b59      	ldr	r3, [pc, #356]	@ (8001780 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f240 4266 	movw	r2, #1126	@ 0x466
 8001622:	4293      	cmp	r3, r2
 8001624:	d037      	beq.n	8001696 <HAL_FDCAN_RxFifo0Callback+0xb2>
 8001626:	f240 4266 	movw	r2, #1126	@ 0x466
 800162a:	4293      	cmp	r3, r2
 800162c:	f200 809f 	bhi.w	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
 8001630:	f240 4262 	movw	r2, #1122	@ 0x462
 8001634:	4293      	cmp	r3, r2
 8001636:	d004      	beq.n	8001642 <HAL_FDCAN_RxFifo0Callback+0x5e>
 8001638:	f240 4263 	movw	r2, #1123	@ 0x463
 800163c:	4293      	cmp	r3, r2
 800163e:	d010      	beq.n	8001662 <HAL_FDCAN_RxFifo0Callback+0x7e>
					break;
				}
			}
		}
	}
}
 8001640:	e095      	b.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
					state = RxData_Inv[2] >> 0x1;
 8001642:	4b4e      	ldr	r3, [pc, #312]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001644:	789b      	ldrb	r3, [r3, #2]
 8001646:	085b      	lsrs	r3, r3, #1
 8001648:	b2da      	uxtb	r2, r3
 800164a:	4b4f      	ldr	r3, [pc, #316]	@ (8001788 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 800164c:	701a      	strb	r2, [r3, #0]
					if (state == 10)
 800164e:	4b4e      	ldr	r3, [pc, #312]	@ (8001788 <HAL_FDCAN_RxFifo0Callback+0x1a4>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b0a      	cmp	r3, #10
 8001654:	f040 8084 	bne.w	8001760 <HAL_FDCAN_RxFifo0Callback+0x17c>
						error = RxData_Inv[0];
 8001658:	4b48      	ldr	r3, [pc, #288]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	4b4b      	ldr	r3, [pc, #300]	@ (800178c <HAL_FDCAN_RxFifo0Callback+0x1a8>)
 800165e:	701a      	strb	r2, [r3, #0]
					break;
 8001660:	e07e      	b.n	8001760 <HAL_FDCAN_RxFifo0Callback+0x17c>
					e_machine_rpm = (RxData_Inv[7] & 0x0F << 16) | RxData_Inv[8] << 8 | RxData_Inv[5];
 8001662:	4b46      	ldr	r3, [pc, #280]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001664:	79db      	ldrb	r3, [r3, #7]
 8001666:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 800166a:	4b44      	ldr	r3, [pc, #272]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 800166c:	7a1b      	ldrb	r3, [r3, #8]
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	4313      	orrs	r3, r2
 8001672:	4a42      	ldr	r2, [pc, #264]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 8001674:	7952      	ldrb	r2, [r2, #5]
 8001676:	4313      	orrs	r3, r2
 8001678:	4a45      	ldr	r2, [pc, #276]	@ (8001790 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 800167a:	6013      	str	r3, [r2, #0]
					if (e_machine_rpm & 0x80000)
 800167c:	4b44      	ldr	r3, [pc, #272]	@ (8001790 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d06d      	beq.n	8001764 <HAL_FDCAN_RxFifo0Callback+0x180>
						e_machine_rpm |= 0xFFF0000;
 8001688:	4b41      	ldr	r3, [pc, #260]	@ (8001790 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b41      	ldr	r3, [pc, #260]	@ (8001794 <HAL_FDCAN_RxFifo0Callback+0x1b0>)
 800168e:	4313      	orrs	r3, r2
 8001690:	4a3f      	ldr	r2, [pc, #252]	@ (8001790 <HAL_FDCAN_RxFifo0Callback+0x1ac>)
 8001692:	6013      	str	r3, [r2, #0]
					break;
 8001694:	e066      	b.n	8001764 <HAL_FDCAN_RxFifo0Callback+0x180>
					if (RxHeader_Inv.DataLength == 6)
 8001696:	4b3a      	ldr	r3, [pc, #232]	@ (8001780 <HAL_FDCAN_RxFifo0Callback+0x19c>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	2b06      	cmp	r3, #6
 800169c:	d164      	bne.n	8001768 <HAL_FDCAN_RxFifo0Callback+0x184>
						if (config_inv_lectura_v == 0)
 800169e:	4b3e      	ldr	r3, [pc, #248]	@ (8001798 <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d103      	bne.n	80016ae <HAL_FDCAN_RxFifo0Callback+0xca>
							config_inv_lectura_v = 1;
 80016a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001798 <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	601a      	str	r2, [r3, #0]
					break;
 80016ac:	e05c      	b.n	8001768 <HAL_FDCAN_RxFifo0Callback+0x184>
						else if (config_inv_lectura_v == 1)
 80016ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001798 <HAL_FDCAN_RxFifo0Callback+0x1b4>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d158      	bne.n	8001768 <HAL_FDCAN_RxFifo0Callback+0x184>
							inv_dc_bus_voltage = (int)RxData_Inv[1] << 8 | (int)RxData_Inv[0];
 80016b6:	4b31      	ldr	r3, [pc, #196]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 80016b8:	785b      	ldrb	r3, [r3, #1]
 80016ba:	021b      	lsls	r3, r3, #8
 80016bc:	4a2f      	ldr	r2, [pc, #188]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 80016be:	7812      	ldrb	r2, [r2, #0]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	4a36      	ldr	r2, [pc, #216]	@ (800179c <HAL_FDCAN_RxFifo0Callback+0x1b8>)
 80016c4:	6013      	str	r3, [r2, #0]
							inv_dc_bus_power = (int)RxData_Inv[2] << 8 | (int)RxData_Inv[1];
 80016c6:	4b2d      	ldr	r3, [pc, #180]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 80016c8:	789b      	ldrb	r3, [r3, #2]
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	4a2b      	ldr	r2, [pc, #172]	@ (800177c <HAL_FDCAN_RxFifo0Callback+0x198>)
 80016ce:	7852      	ldrb	r2, [r2, #1]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	4a33      	ldr	r2, [pc, #204]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016d4:	6013      	str	r3, [r2, #0]
							inv_dc_bus_power = inv_dc_bus_power >> 2; // Bits 10 to 16
 80016d6:	4b32      	ldr	r3, [pc, #200]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	109b      	asrs	r3, r3, #2
 80016dc:	4a30      	ldr	r2, [pc, #192]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016de:	6013      	str	r3, [r2, #0]
							if (inv_dc_bus_power & 0x2000)
 80016e0:	4b2f      	ldr	r3, [pc, #188]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d005      	beq.n	80016f8 <HAL_FDCAN_RxFifo0Callback+0x114>
								inv_dc_bus_power |= 0xC000;
 80016ec:	4b2c      	ldr	r3, [pc, #176]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016f4:	4a2a      	ldr	r2, [pc, #168]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016f6:	6013      	str	r3, [r2, #0]
							inv_dc_bus_power = inv_dc_bus_power * 32767; // Scale factor
 80016f8:	4b29      	ldr	r3, [pc, #164]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4613      	mov	r3, r2
 80016fe:	03db      	lsls	r3, r3, #15
 8001700:	1a9b      	subs	r3, r3, r2
 8001702:	4a27      	ldr	r2, [pc, #156]	@ (80017a0 <HAL_FDCAN_RxFifo0Callback+0x1bc>)
 8001704:	6013      	str	r3, [r2, #0]
					break;
 8001706:	e02f      	b.n	8001768 <HAL_FDCAN_RxFifo0Callback+0x184>
		else if (hfdcan->Instance == FDCAN2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a25      	ldr	r2, [pc, #148]	@ (80017a4 <HAL_FDCAN_RxFifo0Callback+0x1c0>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d12d      	bne.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_Acu,
 8001712:	4b25      	ldr	r3, [pc, #148]	@ (80017a8 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 8001714:	4a25      	ldr	r2, [pc, #148]	@ (80017ac <HAL_FDCAN_RxFifo0Callback+0x1c8>)
 8001716:	2140      	movs	r1, #64	@ 0x40
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f005 ffa9 	bl	8007670 <HAL_FDCAN_GetRxMessage>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d124      	bne.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
				switch (RxHeader_Acu.Identifier)
 8001724:	4b21      	ldr	r3, [pc, #132]	@ (80017ac <HAL_FDCAN_RxFifo0Callback+0x1c8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b20      	cmp	r3, #32
 800172a:	d003      	beq.n	8001734 <HAL_FDCAN_RxFifo0Callback+0x150>
 800172c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001730:	d008      	beq.n	8001744 <HAL_FDCAN_RxFifo0Callback+0x160>
}
 8001732:	e01c      	b.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
					if (RxData_Acu[0] == 0)
 8001734:	4b1c      	ldr	r3, [pc, #112]	@ (80017a8 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d117      	bne.n	800176c <HAL_FDCAN_RxFifo0Callback+0x188>
						precarga_inv = 1;
 800173c:	4b1c      	ldr	r3, [pc, #112]	@ (80017b0 <HAL_FDCAN_RxFifo0Callback+0x1cc>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]
					break;
 8001742:	e013      	b.n	800176c <HAL_FDCAN_RxFifo0Callback+0x188>
					v_celda_min = (int)(RxData_Acu[0] << 8 | RxData_Acu[1]);
 8001744:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	4a17      	ldr	r2, [pc, #92]	@ (80017a8 <HAL_FDCAN_RxFifo0Callback+0x1c4>)
 800174c:	7852      	ldrb	r2, [r2, #1]
 800174e:	4313      	orrs	r3, r2
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001758:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <HAL_FDCAN_RxFifo0Callback+0x1d0>)
 800175a:	edc3 7a00 	vstr	s15, [r3]
					break;
 800175e:	e006      	b.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 8001760:	bf00      	nop
 8001762:	e004      	b.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 8001764:	bf00      	nop
 8001766:	e002      	b.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 8001768:	bf00      	nop
 800176a:	e000      	b.n	800176e <HAL_FDCAN_RxFifo0Callback+0x18a>
					break;
 800176c:	bf00      	nop
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	4000a000 	.word	0x4000a000
 800177c:	24000608 	.word	0x24000608
 8001780:	2400058c 	.word	0x2400058c
 8001784:	240001ec 	.word	0x240001ec
 8001788:	240016a2 	.word	0x240016a2
 800178c:	2400180e 	.word	0x2400180e
 8001790:	24001668 	.word	0x24001668
 8001794:	0fff0000 	.word	0x0fff0000
 8001798:	2400008c 	.word	0x2400008c
 800179c:	24001660 	.word	0x24001660
 80017a0:	24001664 	.word	0x24001664
 80017a4:	4000a400 	.word	0x4000a400
 80017a8:	24000618 	.word	0x24000618
 80017ac:	240005d8 	.word	0x240005d8
 80017b0:	24000088 	.word	0x24000088
 80017b4:	24000008 	.word	0x24000008

080017b8 <setTorque>:
	}
	return sum / N_LECTURAS;
}

uint16_t setTorque()
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
	// Leemos sensores de posición del pedal de acelaración

	int s1_aceleracion_filtr = LPF_EMA_Update(&s1_filt, s1_aceleracion);
 80017be:	4b9a      	ldr	r3, [pc, #616]	@ (8001a28 <setTorque+0x270>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	ee07 3a90 	vmov	s15, r3
 80017c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ca:	eeb0 0a67 	vmov.f32	s0, s15
 80017ce:	4897      	ldr	r0, [pc, #604]	@ (8001a2c <setTorque+0x274>)
 80017d0:	f7fe ffa7 	bl	8000722 <LPF_EMA_Update>
 80017d4:	eef0 7a40 	vmov.f32	s15, s0
 80017d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017dc:	ee17 3a90 	vmov	r3, s15
 80017e0:	60fb      	str	r3, [r7, #12]
	int s2_aceleracion_filtr = LPF_EMA_Update(&s2_filt, s2_aceleracion);
 80017e2:	4b93      	ldr	r3, [pc, #588]	@ (8001a30 <setTorque+0x278>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ee:	eeb0 0a67 	vmov.f32	s0, s15
 80017f2:	4890      	ldr	r0, [pc, #576]	@ (8001a34 <setTorque+0x27c>)
 80017f4:	f7fe ff95 	bl	8000722 <LPF_EMA_Update>
 80017f8:	eef0 7a40 	vmov.f32	s15, s0
 80017fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001800:	ee17 3a90 	vmov	r3, s15
 8001804:	60bb      	str	r3, [r7, #8]
	print("Sensor freno: ");
	printValue(s_freno);
#endif

	// Calculamos % torque  en función de la posición de los sensores
	s1_aceleracion_aux = (s1_aceleracion_filtr - 1500) / 3;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 800180c:	4a8a      	ldr	r2, [pc, #552]	@ (8001a38 <setTorque+0x280>)
 800180e:	fb82 1203 	smull	r1, r2, r2, r3
 8001812:	17db      	asrs	r3, r3, #31
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	4a89      	ldr	r2, [pc, #548]	@ (8001a3c <setTorque+0x284>)
 8001818:	6013      	str	r3, [r2, #0]
	if (s1_aceleracion_aux < 0)
 800181a:	4b88      	ldr	r3, [pc, #544]	@ (8001a3c <setTorque+0x284>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	da03      	bge.n	800182a <setTorque+0x72>
	{
		s1_aceleracion_aux = 0;
 8001822:	4b86      	ldr	r3, [pc, #536]	@ (8001a3c <setTorque+0x284>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	e006      	b.n	8001838 <setTorque+0x80>
	}
	else if (s1_aceleracion_aux > 100)
 800182a:	4b84      	ldr	r3, [pc, #528]	@ (8001a3c <setTorque+0x284>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b64      	cmp	r3, #100	@ 0x64
 8001830:	dd02      	ble.n	8001838 <setTorque+0x80>
	{
		s1_aceleracion_aux = 100;
 8001832:	4b82      	ldr	r3, [pc, #520]	@ (8001a3c <setTorque+0x284>)
 8001834:	2264      	movs	r2, #100	@ 0x64
 8001836:	601a      	str	r2, [r3, #0]
	}

	s2_aceleracion_aux = (s2_aceleracion_filtr - 1500) / 3;
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 800183e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a38 <setTorque+0x280>)
 8001840:	fb82 1203 	smull	r1, r2, r2, r3
 8001844:	17db      	asrs	r3, r3, #31
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	4a7d      	ldr	r2, [pc, #500]	@ (8001a40 <setTorque+0x288>)
 800184a:	6013      	str	r3, [r2, #0]
	if (s2_aceleracion_aux < 0)
 800184c:	4b7c      	ldr	r3, [pc, #496]	@ (8001a40 <setTorque+0x288>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	da03      	bge.n	800185c <setTorque+0xa4>
	{
		s2_aceleracion_aux = 0;
 8001854:	4b7a      	ldr	r3, [pc, #488]	@ (8001a40 <setTorque+0x288>)
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	e006      	b.n	800186a <setTorque+0xb2>
	}
	else if (s2_aceleracion_aux > 100)
 800185c:	4b78      	ldr	r3, [pc, #480]	@ (8001a40 <setTorque+0x288>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b64      	cmp	r3, #100	@ 0x64
 8001862:	dd02      	ble.n	800186a <setTorque+0xb2>
	{
		s2_aceleracion_aux = 100;
 8001864:	4b76      	ldr	r3, [pc, #472]	@ (8001a40 <setTorque+0x288>)
 8001866:	2264      	movs	r2, #100	@ 0x64
 8001868:	601a      	str	r2, [r3, #0]
	printValue(s2_aceleracion_aux);
	print("");
#endif

	// Torque enviado es la media de los dos sensores
	if (s1_aceleracion_aux > 8 && s2_aceleracion_aux > 8)
 800186a:	4b74      	ldr	r3, [pc, #464]	@ (8001a3c <setTorque+0x284>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b08      	cmp	r3, #8
 8001870:	dd10      	ble.n	8001894 <setTorque+0xdc>
 8001872:	4b73      	ldr	r3, [pc, #460]	@ (8001a40 <setTorque+0x288>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b08      	cmp	r3, #8
 8001878:	dd0c      	ble.n	8001894 <setTorque+0xdc>
	{
		torque_total = (s1_aceleracion_aux + s2_aceleracion_aux) / 2;
 800187a:	4b70      	ldr	r3, [pc, #448]	@ (8001a3c <setTorque+0x284>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	4b70      	ldr	r3, [pc, #448]	@ (8001a40 <setTorque+0x288>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4413      	add	r3, r2
 8001884:	2b00      	cmp	r3, #0
 8001886:	da00      	bge.n	800188a <setTorque+0xd2>
 8001888:	3301      	adds	r3, #1
 800188a:	105b      	asrs	r3, r3, #1
 800188c:	b29a      	uxth	r2, r3
 800188e:	4b6d      	ldr	r3, [pc, #436]	@ (8001a44 <setTorque+0x28c>)
 8001890:	801a      	strh	r2, [r3, #0]
 8001892:	e002      	b.n	800189a <setTorque+0xe2>
	}
	else
	{
		torque_total = 0;
 8001894:	4b6b      	ldr	r3, [pc, #428]	@ (8001a44 <setTorque+0x28c>)
 8001896:	2200      	movs	r2, #0
 8001898:	801a      	strh	r2, [r3, #0]
	}

	// Por debajo de un 10% no acelera y por encima de un 90% esta a tope
	if (torque_total < 10)
 800189a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a44 <setTorque+0x28c>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	2b09      	cmp	r3, #9
 80018a0:	d803      	bhi.n	80018aa <setTorque+0xf2>
	{
		torque_total = 0;
 80018a2:	4b68      	ldr	r3, [pc, #416]	@ (8001a44 <setTorque+0x28c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	801a      	strh	r2, [r3, #0]
 80018a8:	e006      	b.n	80018b8 <setTorque+0x100>
	}
	else if (torque_total > 90)
 80018aa:	4b66      	ldr	r3, [pc, #408]	@ (8001a44 <setTorque+0x28c>)
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	2b5a      	cmp	r3, #90	@ 0x5a
 80018b0:	d902      	bls.n	80018b8 <setTorque+0x100>
	{
		torque_total = 100;
 80018b2:	4b64      	ldr	r3, [pc, #400]	@ (8001a44 <setTorque+0x28c>)
 80018b4:	2264      	movs	r2, #100	@ 0x64
 80018b6:	801a      	strh	r2, [r3, #0]
	}

	// Comprobamos EV 2.3 APPS/Brake Pedal Plausibility Check
	// En caso de que se esté pisando el freno y mas de un 25% del pedal para. Se resetea
	// solo si el acelerador vuelve por debajo del 5%
	if (s_freno > UMBRAL_FRENO_APPS && torque_total > 25)
 80018b8:	4b63      	ldr	r3, [pc, #396]	@ (8001a48 <setTorque+0x290>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80018c0:	4293      	cmp	r3, r2
 80018c2:	dd0a      	ble.n	80018da <setTorque+0x122>
 80018c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001a44 <setTorque+0x28c>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	2b19      	cmp	r3, #25
 80018ca:	d906      	bls.n	80018da <setTorque+0x122>
	{
		print("EV_2_3");
 80018cc:	485f      	ldr	r0, [pc, #380]	@ (8001a4c <setTorque+0x294>)
 80018ce:	f7ff fe2b 	bl	8001528 <print>
		flag_EV_2_3 = 1;
 80018d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001a50 <setTorque+0x298>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	e00c      	b.n	80018f4 <setTorque+0x13c>
	}
	else if (s_freno < UMBRAL_FRENO_APPS && torque_total < 5)
 80018da:	4b5b      	ldr	r3, [pc, #364]	@ (8001a48 <setTorque+0x290>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80018e2:	4293      	cmp	r3, r2
 80018e4:	dc06      	bgt.n	80018f4 <setTorque+0x13c>
 80018e6:	4b57      	ldr	r3, [pc, #348]	@ (8001a44 <setTorque+0x28c>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	d802      	bhi.n	80018f4 <setTorque+0x13c>
	{
		flag_EV_2_3 = 0;
 80018ee:	4b58      	ldr	r3, [pc, #352]	@ (8001a50 <setTorque+0x298>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
	}
	// If an implausibility occurs between the values of the APPSs and persists for more than
	// 100ms The power to the motor(s) must be immediately shut down completely
	// T11.8.9 Implausibility is defined as a deviation of more than ten percentage points
	// pedal travel between any of the used APPSs
	if (abs(s1_aceleracion_aux - s2_aceleracion_aux) > 10)
 80018f4:	4b51      	ldr	r3, [pc, #324]	@ (8001a3c <setTorque+0x284>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b51      	ldr	r3, [pc, #324]	@ (8001a40 <setTorque+0x288>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	bfb8      	it	lt
 8001902:	425b      	neglt	r3, r3
 8001904:	2b0a      	cmp	r3, #10
 8001906:	dd06      	ble.n	8001916 <setTorque+0x15e>
	{

		// if (HAL_GetTick() - last_time_t_11_8 > 100) {
		print("T11.8.9");
 8001908:	4852      	ldr	r0, [pc, #328]	@ (8001a54 <setTorque+0x29c>)
 800190a:	f7ff fe0d 	bl	8001528 <print>
		flag_T11_8_9 = 1;
 800190e:	4b52      	ldr	r3, [pc, #328]	@ (8001a58 <setTorque+0x2a0>)
 8001910:	2201      	movs	r2, #1
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	e007      	b.n	8001926 <setTorque+0x16e>
		//}
	}
	else
	{
		last_time_t_11_8 = HAL_GetTick();
 8001916:	f001 f91f 	bl	8002b58 <HAL_GetTick>
 800191a:	4603      	mov	r3, r0
 800191c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a5c <setTorque+0x2a4>)
 800191e:	6013      	str	r3, [r2, #0]
		flag_T11_8_9 = 0;
 8001920:	4b4d      	ldr	r3, [pc, #308]	@ (8001a58 <setTorque+0x2a0>)
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
	}

	if (flag_EV_2_3 || flag_T11_8_9)
 8001926:	4b4a      	ldr	r3, [pc, #296]	@ (8001a50 <setTorque+0x298>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
	print("Torque total solicitado: ");
	printValue(torque_total);
#endif

	// Limitación del torque en función de la carga
	if (v_celda_min < 3500)
 800192c:	4b4c      	ldr	r3, [pc, #304]	@ (8001a60 <setTorque+0x2a8>)
 800192e:	edd3 7a00 	vldr	s15, [r3]
 8001932:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001a64 <setTorque+0x2ac>
 8001936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	d53a      	bpl.n	80019b6 <setTorque+0x1fe>
	{
		if (v_celda_min > 2800)
 8001940:	4b47      	ldr	r3, [pc, #284]	@ (8001a60 <setTorque+0x2a8>)
 8001942:	edd3 7a00 	vldr	s15, [r3]
 8001946:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001a68 <setTorque+0x2b0>
 800194a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800194e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001952:	dd1f      	ble.n	8001994 <setTorque+0x1dc>
		{
			torque_limitado = torque_total * (1.357 * v_celda_min - 3750) / 1000;
 8001954:	4b3b      	ldr	r3, [pc, #236]	@ (8001a44 <setTorque+0x28c>)
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	ee07 3a90 	vmov	s15, r3
 800195c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001960:	4b3f      	ldr	r3, [pc, #252]	@ (8001a60 <setTorque+0x2a8>)
 8001962:	edd3 7a00 	vldr	s15, [r3]
 8001966:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800196a:	ed9f 5b27 	vldr	d5, [pc, #156]	@ 8001a08 <setTorque+0x250>
 800196e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001972:	ed9f 5b27 	vldr	d5, [pc, #156]	@ 8001a10 <setTorque+0x258>
 8001976:	ee37 7b45 	vsub.f64	d7, d7, d5
 800197a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800197e:	ed9f 5b26 	vldr	d5, [pc, #152]	@ 8001a18 <setTorque+0x260>
 8001982:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001986:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800198a:	ee17 2a90 	vmov	r2, s15
 800198e:	4b37      	ldr	r3, [pc, #220]	@ (8001a6c <setTorque+0x2b4>)
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	e015      	b.n	80019c0 <setTorque+0x208>
		}
		else
		{
			torque_limitado = torque_total * 0.05;
 8001994:	4b2b      	ldr	r3, [pc, #172]	@ (8001a44 <setTorque+0x28c>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	ee07 3a90 	vmov	s15, r3
 800199c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80019a0:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8001a20 <setTorque+0x268>
 80019a4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80019a8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80019ac:	ee17 2a90 	vmov	r2, s15
 80019b0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a6c <setTorque+0x2b4>)
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	e004      	b.n	80019c0 <setTorque+0x208>
		}
	}
	else
	{
		torque_limitado = torque_total;
 80019b6:	4b23      	ldr	r3, [pc, #140]	@ (8001a44 <setTorque+0x28c>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b2b      	ldr	r3, [pc, #172]	@ (8001a6c <setTorque+0x2b4>)
 80019be:	601a      	str	r2, [r3, #0]
print("Torque limitado en: ");
printValue(torque_limitado);
#endif

	// torque_total = torque_total * 240 / 100;
	if (torque_total >= 10)
 80019c0:	4b20      	ldr	r3, [pc, #128]	@ (8001a44 <setTorque+0x28c>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	2b09      	cmp	r3, #9
 80019c6:	d912      	bls.n	80019ee <setTorque+0x236>
	{
		torque_total = (torque_total * 240 / 90 - 2400 / 90) * (100 / 100);
 80019c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a44 <setTorque+0x28c>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	4613      	mov	r3, r2
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	1a9b      	subs	r3, r3, r2
 80019d4:	011b      	lsls	r3, r3, #4
 80019d6:	4a26      	ldr	r2, [pc, #152]	@ (8001a70 <setTorque+0x2b8>)
 80019d8:	fb82 1203 	smull	r1, r2, r2, r3
 80019dc:	441a      	add	r2, r3
 80019de:	1192      	asrs	r2, r2, #6
 80019e0:	17db      	asrs	r3, r3, #31
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	3b1a      	subs	r3, #26
 80019e8:	b29a      	uxth	r2, r3
 80019ea:	4b16      	ldr	r3, [pc, #88]	@ (8001a44 <setTorque+0x28c>)
 80019ec:	801a      	strh	r2, [r3, #0]
	/*if(torque_total < 0){
		torque_total = 0;
	}*/

	// Invertir todos los bits (complemento a uno)
	uint16_t complement_one = ~torque_total;
 80019ee:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <setTorque+0x28c>)
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	43db      	mvns	r3, r3
 80019f4:	80fb      	strh	r3, [r7, #6]

	// Sumar 1 para obtener el complemento a dos
	uint16_t torque_real = complement_one + 1;
 80019f6:	88fb      	ldrh	r3, [r7, #6]
 80019f8:	3301      	adds	r3, #1
 80019fa:	80bb      	strh	r3, [r7, #4]

#if 0
	print("Torque mandado al inversor: ");
	printHex(torque_real);
#endif
	return torque_real;
 80019fc:	88bb      	ldrh	r3, [r7, #4]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	a1cac083 	.word	0xa1cac083
 8001a0c:	3ff5b645 	.word	0x3ff5b645
 8001a10:	00000000 	.word	0x00000000
 8001a14:	40ad4c00 	.word	0x40ad4c00
 8001a18:	00000000 	.word	0x00000000
 8001a1c:	408f4000 	.word	0x408f4000
 8001a20:	9999999a 	.word	0x9999999a
 8001a24:	3fa99999 	.word	0x3fa99999
 8001a28:	24001674 	.word	0x24001674
 8001a2c:	24001684 	.word	0x24001684
 8001a30:	24001678 	.word	0x24001678
 8001a34:	2400168c 	.word	0x2400168c
 8001a38:	55555556 	.word	0x55555556
 8001a3c:	2400167c 	.word	0x2400167c
 8001a40:	24001680 	.word	0x24001680
 8001a44:	24001698 	.word	0x24001698
 8001a48:	24001694 	.word	0x24001694
 8001a4c:	08014d0c 	.word	0x08014d0c
 8001a50:	240016a8 	.word	0x240016a8
 8001a54:	08014d14 	.word	0x08014d14
 8001a58:	240016ac 	.word	0x240016ac
 8001a5c:	240016a4 	.word	0x240016a4
 8001a60:	24000008 	.word	0x24000008
 8001a64:	455ac000 	.word	0x455ac000
 8001a68:	452f0000 	.word	0x452f0000
 8001a6c:	2400169c 	.word	0x2400169c
 8001a70:	b60b60b7 	.word	0xb60b60b7

08001a74 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	if (htim == &htim16)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a78      	ldr	r2, [pc, #480]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	f040 80e9 	bne.w	8001c58 <HAL_TIM_PeriodElapsedCallback+0x1e4>
#if !CALIBRATION

		// ---------- CONTROL DEL INVERSOR ----------

		// Estado TORQUE
		if (flag_react == 0)
 8001a86:	4b77      	ldr	r3, [pc, #476]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d117      	bne.n	8001abe <HAL_TIM_PeriodElapsedCallback+0x4a>
		{ // Si no hay que reactivar el coche manda siempre torque

			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001a8e:	4b76      	ldr	r3, [pc, #472]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a76      	ldr	r2, [pc, #472]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a94:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001a96:	4b75      	ldr	r3, [pc, #468]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a98:	2203      	movs	r2, #3
 8001a9a:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001a9c:	4b73      	ldr	r3, [pc, #460]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001aa2:	4b73      	ldr	r3, [pc, #460]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001aa8:	4b71      	ldr	r3, [pc, #452]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x6;
 8001aae:	4b70      	ldr	r3, [pc, #448]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ab0:	2206      	movs	r2, #6
 8001ab2:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001ab4:	4a6e      	ldr	r2, [pc, #440]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ab6:	496d      	ldr	r1, [pc, #436]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001ab8:	486e      	ldr	r0, [pc, #440]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001aba:	f005 fd7e 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
		}

		switch (state)
 8001abe:	4b6e      	ldr	r3, [pc, #440]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	3b03      	subs	r3, #3
 8001ac4:	2b07      	cmp	r3, #7
 8001ac6:	f200 80c7 	bhi.w	8001c58 <HAL_TIM_PeriodElapsedCallback+0x1e4>
 8001aca:	a201      	add	r2, pc, #4	@ (adr r2, 8001ad0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad0:	08001af1 	.word	0x08001af1
 8001ad4:	08001b27 	.word	0x08001b27
 8001ad8:	08001c59 	.word	0x08001c59
 8001adc:	08001b6f 	.word	0x08001b6f
 8001ae0:	08001c59 	.word	0x08001c59
 8001ae4:	08001c59 	.word	0x08001c59
 8001ae8:	08001c59 	.word	0x08001c59
 8001aec:	08001bcf 	.word	0x08001bcf
		{
		case 3:
#if DEBUG
			print("state: standby");
 8001af0:	4862      	ldr	r0, [pc, #392]	@ (8001c7c <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001af2:	f7ff fd19 	bl	8001528 <print>
#endif
			// Estado READY inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001af6:	4b5c      	ldr	r3, [pc, #368]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a5c      	ldr	r2, [pc, #368]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001afc:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001afe:	4b5b      	ldr	r3, [pc, #364]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b00:	2203      	movs	r2, #3
 8001b02:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001b04:	4b59      	ldr	r3, [pc, #356]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001b0a:	4b59      	ldr	r3, [pc, #356]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001b10:	4b57      	ldr	r3, [pc, #348]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x4;
 8001b16:	4b56      	ldr	r3, [pc, #344]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b18:	2204      	movs	r2, #4
 8001b1a:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001b1c:	4a54      	ldr	r2, [pc, #336]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b1e:	4953      	ldr	r1, [pc, #332]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b20:	4854      	ldr	r0, [pc, #336]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001b22:	f005 fd4a 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
			//}

		case 4:

#if DEBUG
			print("state: ready");
 8001b26:	4856      	ldr	r0, [pc, #344]	@ (8001c80 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001b28:	f7ff fcfe 	bl	8001528 <print>
#endif
			TxHeader_Inv.Identifier = 0x362;
 8001b2c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b2e:	f240 3262 	movw	r2, #866	@ 0x362
 8001b32:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001b34:	4b4d      	ldr	r3, [pc, #308]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b36:	2204      	movs	r2, #4
 8001b38:	60da      	str	r2, [r3, #12]

			real_torque = 0;
 8001b3a:	4b52      	ldr	r3, [pc, #328]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	801a      	strh	r2, [r3, #0]

			TxData_Inv[0] = 0x0;
 8001b40:	4b4b      	ldr	r3, [pc, #300]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001b46:	4b4a      	ldr	r3, [pc, #296]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = real_torque;
 8001b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b4e:	881b      	ldrh	r3, [r3, #0]
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	4b47      	ldr	r3, [pc, #284]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b54:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = 0x0;
 8001b56:	4b46      	ldr	r3, [pc, #280]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	70da      	strb	r2, [r3, #3]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001b5c:	4a44      	ldr	r2, [pc, #272]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001b5e:	4943      	ldr	r1, [pc, #268]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b60:	4844      	ldr	r0, [pc, #272]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001b62:	f005 fd2a 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
			flag_react = 0; // Reactivado
 8001b66:	4b3f      	ldr	r3, [pc, #252]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]

			break;
 8001b6c:	e074      	b.n	8001c58 <HAL_TIM_PeriodElapsedCallback+0x1e4>

			// Request TORQUE inversor

			// flag_react = 1;

			real_torque = setTorque();
 8001b6e:	f7ff fe23 	bl	80017b8 <setTorque>
 8001b72:	4603      	mov	r3, r0
 8001b74:	461a      	mov	r2, r3
 8001b76:	4b43      	ldr	r3, [pc, #268]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b78:	801a      	strh	r2, [r3, #0]

			TxHeader_Inv.Identifier = 0x362;
 8001b7a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b7c:	f240 3262 	movw	r2, #866	@ 0x362
 8001b80:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001b82:	4b3a      	ldr	r3, [pc, #232]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001b84:	2204      	movs	r2, #4
 8001b86:	60da      	str	r2, [r3, #12]

			// real_torque = 0;
			byte_torque_1 = real_torque & 0xFF;
 8001b88:	4b3e      	ldr	r3, [pc, #248]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c88 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001b90:	701a      	strb	r2, [r3, #0]
			byte_torque_2 = (real_torque >> 8) & 0xFF;
 8001b92:	4b3c      	ldr	r3, [pc, #240]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	0a1b      	lsrs	r3, r3, #8
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c8c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001b9e:	701a      	strb	r2, [r3, #0]
			TxData_Inv[0] = 0x00;
 8001ba0:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x00;
 8001ba6:	4b32      	ldr	r3, [pc, #200]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	705a      	strb	r2, [r3, #1]
				if(frena > 500){
					acelera = 1;
					frena = 0;
				}
			}*/
			TxData_Inv[2] = byte_torque_1;
 8001bac:	4b36      	ldr	r3, [pc, #216]	@ (8001c88 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001bae:	781a      	ldrb	r2, [r3, #0]
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bb2:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = byte_torque_2;
 8001bb4:	4b35      	ldr	r3, [pc, #212]	@ (8001c8c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001bb6:	781a      	ldrb	r2, [r3, #0]
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bba:	70da      	strb	r2, [r3, #3]
			// TxData_Inv[2] = 0xFE;
			// TxData_Inv[3] = 0xFF;
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bbe:	492b      	ldr	r1, [pc, #172]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bc0:	482c      	ldr	r0, [pc, #176]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001bc2:	f005 fcfa 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
			CAN_bus_off_check_reset(&hfdcan1);
 8001bc6:	482b      	ldr	r0, [pc, #172]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001bc8:	f000 f8da 	bl	8001d80 <CAN_bus_off_check_reset>

			break;
 8001bcc:	e044      	b.n	8001c58 <HAL_TIM_PeriodElapsedCallback+0x1e4>

		case 10:
			print("state: soft fault");
 8001bce:	4830      	ldr	r0, [pc, #192]	@ (8001c90 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001bd0:	f7ff fcaa 	bl	8001528 <print>
			printValue(error);
 8001bd4:	4b2f      	ldr	r3, [pc, #188]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fcc3 	bl	8001564 <printValue>

			// Estado READY inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001bde:	4b22      	ldr	r3, [pc, #136]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a22      	ldr	r2, [pc, #136]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001be4:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001be6:	4b21      	ldr	r3, [pc, #132]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001be8:	2203      	movs	r2, #3
 8001bea:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001bec:	4b1f      	ldr	r3, [pc, #124]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	605a      	str	r2, [r3, #4]

			TxData_Inv[0] = 0x0;
 8001bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x3;
 8001bfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c00:	2203      	movs	r2, #3
 8001c02:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001c04:	4a1a      	ldr	r2, [pc, #104]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c06:	4919      	ldr	r1, [pc, #100]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c08:	481a      	ldr	r0, [pc, #104]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001c0a:	f005 fcd6 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
			case 3:
				print("Error: Overtemperature");
				break;
			}*/

			if (inv_dc_bus_voltage < 60)
 8001c0e:	4b22      	ldr	r3, [pc, #136]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b3b      	cmp	r3, #59	@ 0x3b
 8001c14:	dc1f      	bgt.n	8001c56 <HAL_TIM_PeriodElapsedCallback+0x1e2>
			{

				// Estado STAND BY inversor
				while (state != 3)
 8001c16:	e01a      	b.n	8001c4e <HAL_TIM_PeriodElapsedCallback+0x1da>
				{

					flag_react = 1;
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]

					TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001c1e:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c24:	6013      	str	r3, [r2, #0]
					TxHeader_Inv.DataLength = 3;
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c28:	2203      	movs	r2, #3
 8001c2a:	60da      	str	r2, [r3, #12]
					TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	605a      	str	r2, [r3, #4]

					TxData_Inv[0] = 0x0;
 8001c32:	4b0f      	ldr	r3, [pc, #60]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]
					TxData_Inv[1] = 0x0;
 8001c38:	4b0d      	ldr	r3, [pc, #52]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	705a      	strb	r2, [r3, #1]
					TxData_Inv[2] = 0x3;
 8001c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c40:	2203      	movs	r2, #3
 8001c42:	709a      	strb	r2, [r3, #2]
					HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv,
 8001c44:	4a0a      	ldr	r2, [pc, #40]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001c46:	4909      	ldr	r1, [pc, #36]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001c48:	480a      	ldr	r0, [pc, #40]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001c4a:	f005 fcb6 	bl	80075ba <HAL_FDCAN_AddMessageToTxFifoQ>
				while (state != 3)
 8001c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b03      	cmp	r3, #3
 8001c54:	d1e0      	bne.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x1a4>
												  TxData_Inv);
				}
			}

			break;
 8001c56:	bf00      	nop
		}
#endif
	}
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	240003f4 	.word	0x240003f4
 8001c64:	2400180f 	.word	0x2400180f
 8001c68:	24000000 	.word	0x24000000
 8001c6c:	24000568 	.word	0x24000568
 8001c70:	24000600 	.word	0x24000600
 8001c74:	240001ec 	.word	0x240001ec
 8001c78:	240016a2 	.word	0x240016a2
 8001c7c:	08014d1c 	.word	0x08014d1c
 8001c80:	08014c6c 	.word	0x08014c6c
 8001c84:	240016a0 	.word	0x240016a0
 8001c88:	2400169a 	.word	0x2400169a
 8001c8c:	2400169b 	.word	0x2400169b
 8001c90:	08014d2c 	.word	0x08014d2c
 8001c94:	2400180e 	.word	0x2400180e
 8001c98:	24001660 	.word	0x24001660

08001c9c <SDCard_start>:

void SDCard_start(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
	DWORD FreeClusters;
	uint32_t TotalSize, FreeSpace;
	do
	{
		//------------------[ Mount The SD Card ]--------------------
		FR_Status = f_mount(&FatFs, SDPath, 1);
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	492e      	ldr	r1, [pc, #184]	@ (8001d60 <SDCard_start+0xc4>)
 8001ca6:	482f      	ldr	r0, [pc, #188]	@ (8001d64 <SDCard_start+0xc8>)
 8001ca8:	f011 fc38 	bl	801351c <f_mount>
 8001cac:	4603      	mov	r3, r0
 8001cae:	75fb      	strb	r3, [r7, #23]
		if (FR_Status != FR_OK)
 8001cb0:	7dfb      	ldrb	r3, [r7, #23]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d009      	beq.n	8001cca <SDCard_start+0x2e>
		{
			sprintf(TxBuffer, "Error! Error Code: (%i)\r\n", FR_Status);
 8001cb6:	7dfb      	ldrb	r3, [r7, #23]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	492b      	ldr	r1, [pc, #172]	@ (8001d68 <SDCard_start+0xcc>)
 8001cbc:	482b      	ldr	r0, [pc, #172]	@ (8001d6c <SDCard_start+0xd0>)
 8001cbe:	f012 fa4f 	bl	8014160 <siprintf>
			print(TxBuffer);
 8001cc2:	482a      	ldr	r0, [pc, #168]	@ (8001d6c <SDCard_start+0xd0>)
 8001cc4:	f7ff fc30 	bl	8001528 <print>
			break;
 8001cc8:	e045      	b.n	8001d56 <SDCard_start+0xba>
		}
		sprintf(TxBuffer, "SD montada correctamente \r\n\n");
 8001cca:	4929      	ldr	r1, [pc, #164]	@ (8001d70 <SDCard_start+0xd4>)
 8001ccc:	4827      	ldr	r0, [pc, #156]	@ (8001d6c <SDCard_start+0xd0>)
 8001cce:	f012 fa47 	bl	8014160 <siprintf>
		print(TxBuffer);
 8001cd2:	4826      	ldr	r0, [pc, #152]	@ (8001d6c <SDCard_start+0xd0>)
 8001cd4:	f7ff fc28 	bl	8001528 <print>
		//------------------[ Get & Print The SD Card Size & Free Space ]--------------------
		f_getfree("", &FreeClusters, &FS_Ptr);
 8001cd8:	f107 0208 	add.w	r2, r7, #8
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4824      	ldr	r0, [pc, #144]	@ (8001d74 <SDCard_start+0xd8>)
 8001ce2:	f012 f865 	bl	8013db0 <f_getfree>
		TotalSize = (uint32_t)((FS_Ptr->n_fatent - 2) * FS_Ptr->csize * 0.5);
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	3b02      	subs	r3, #2
 8001cec:	68ba      	ldr	r2, [r7, #8]
 8001cee:	8952      	ldrh	r2, [r2, #10]
 8001cf0:	fb02 f303 	mul.w	r3, r2, r3
 8001cf4:	ee07 3a90 	vmov	s15, r3
 8001cf8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001cfc:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8001d00:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001d08:	ee17 3a90 	vmov	r3, s15
 8001d0c:	613b      	str	r3, [r7, #16]
		FreeSpace = (uint32_t)(FreeClusters * FS_Ptr->csize * 0.5);
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	895b      	ldrh	r3, [r3, #10]
 8001d12:	461a      	mov	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	ee07 3a90 	vmov	s15, r3
 8001d1e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001d22:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8001d26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d2a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001d2e:	ee17 3a90 	vmov	r3, s15
 8001d32:	60fb      	str	r3, [r7, #12]
		sprintf(TxBuffer, "Espacio total: %lu Bytes\r\n", TotalSize);
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	4910      	ldr	r1, [pc, #64]	@ (8001d78 <SDCard_start+0xdc>)
 8001d38:	480c      	ldr	r0, [pc, #48]	@ (8001d6c <SDCard_start+0xd0>)
 8001d3a:	f012 fa11 	bl	8014160 <siprintf>
		print(TxBuffer);
 8001d3e:	480b      	ldr	r0, [pc, #44]	@ (8001d6c <SDCard_start+0xd0>)
 8001d40:	f7ff fbf2 	bl	8001528 <print>
		sprintf(TxBuffer, "Espacio libre: %lu Bytes\r\n\n", FreeSpace);
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	490d      	ldr	r1, [pc, #52]	@ (8001d7c <SDCard_start+0xe0>)
 8001d48:	4808      	ldr	r0, [pc, #32]	@ (8001d6c <SDCard_start+0xd0>)
 8001d4a:	f012 fa09 	bl	8014160 <siprintf>
		print(TxBuffer);
 8001d4e:	4807      	ldr	r0, [pc, #28]	@ (8001d6c <SDCard_start+0xd0>)
 8001d50:	f7ff fbea 	bl	8001528 <print>
	} while (0);
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	24001824 	.word	0x24001824
 8001d64:	24000620 	.word	0x24000620
 8001d68:	08014d40 	.word	0x08014d40
 8001d6c:	24001714 	.word	0x24001714
 8001d70:	08014d5c 	.word	0x08014d5c
 8001d74:	08014d7c 	.word	0x08014d7c
 8001d78:	08014d80 	.word	0x08014d80
 8001d7c:	08014d9c 	.word	0x08014d9c

08001d80 <CAN_bus_off_check_reset>:

void CAN_bus_off_check_reset(FDCAN_HandleTypeDef *hfdcan)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08e      	sub	sp, #56	@ 0x38
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	FDCAN_ProtocolStatusTypeDef protocolStatus;
	HAL_FDCAN_GetProtocolStatus(hfdcan, &protocolStatus);
 8001d88:	f107 030c 	add.w	r3, r7, #12
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f005 fdda 	bl	8007948 <HAL_FDCAN_GetProtocolStatus>
	if (protocolStatus.BusOff)
 8001d94:	6a3b      	ldr	r3, [r7, #32]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d007      	beq.n	8001daa <CAN_bus_off_check_reset+0x2a>
	{
		CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	699a      	ldr	r2, [r3, #24]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 0201 	bic.w	r2, r2, #1
 8001da8:	619a      	str	r2, [r3, #24]
	}
}
 8001daa:	bf00      	nop
 8001dac:	3738      	adds	r7, #56	@ 0x38
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <SDCard_write>:
		logBufferToSD(); // Write the data to the SD card
	}
}

void SDCard_write(char *filename, char *data, int newFile)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dc2:	f843 0c3c 	str.w	r0, [r3, #-60]
 8001dc6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dca:	f843 1c40 	str.w	r1, [r3, #-64]
 8001dce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dd2:	f843 2c44 	str.w	r2, [r3, #-68]
	FRESULT fr; // FATFS function common result code
	UINT bw;	// Bytes written

	//------------------[ Open or Create a File ]--------------------

	if (newFile == 1)
 8001dd6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dda:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d129      	bne.n	8001e36 <SDCard_write+0x82>
	{
		fr = f_open(&file, filename, FA_WRITE | FA_CREATE_ALWAYS); // este modo crea un archivo y sobreescribe los anteriores
 8001de2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001de6:	4619      	mov	r1, r3
 8001de8:	4b67      	ldr	r3, [pc, #412]	@ (8001f88 <SDCard_write+0x1d4>)
 8001dea:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8001dee:	f103 0308 	add.w	r3, r3, #8
 8001df2:	443b      	add	r3, r7
 8001df4:	220a      	movs	r2, #10
 8001df6:	f851 1c3c 	ldr.w	r1, [r1, #-60]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f011 fbd4 	bl	80135a8 <f_open>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f241 0247 	movw	r2, #4167	@ 0x1047
 8001e06:	443a      	add	r2, r7
 8001e08:	7013      	strb	r3, [r2, #0]
		if (fr != FR_OK)
 8001e0a:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001e0e:	443b      	add	r3, r7
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d039      	beq.n	8001e8a <SDCard_write+0xd6>
		{
			sprintf(TxBuffer,
 8001e16:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001e1a:	443b      	add	r3, r7
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001e22:	f852 2c3c 	ldr.w	r2, [r2, #-60]
 8001e26:	4959      	ldr	r1, [pc, #356]	@ (8001f8c <SDCard_write+0x1d8>)
 8001e28:	4859      	ldr	r0, [pc, #356]	@ (8001f90 <SDCard_write+0x1dc>)
 8001e2a:	f012 f999 	bl	8014160 <siprintf>
					"Error opening/creating file: %s. Error Code: (%i)\r\n",
					filename, fr);
			print(TxBuffer);
 8001e2e:	4858      	ldr	r0, [pc, #352]	@ (8001f90 <SDCard_write+0x1dc>)
 8001e30:	f7ff fb7a 	bl	8001528 <print>
			return;
 8001e34:	e0a2      	b.n	8001f7c <SDCard_write+0x1c8>
		}
	}
	else
	{
		fr = f_open(&file, filename, FA_WRITE | FA_OPEN_APPEND); // este modo añade datos sin sobreescribir
 8001e36:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4b52      	ldr	r3, [pc, #328]	@ (8001f88 <SDCard_write+0x1d4>)
 8001e3e:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8001e42:	f103 0308 	add.w	r3, r3, #8
 8001e46:	443b      	add	r3, r7
 8001e48:	2232      	movs	r2, #50	@ 0x32
 8001e4a:	f851 1c3c 	ldr.w	r1, [r1, #-60]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f011 fbaa 	bl	80135a8 <f_open>
 8001e54:	4603      	mov	r3, r0
 8001e56:	f241 0247 	movw	r2, #4167	@ 0x1047
 8001e5a:	443a      	add	r2, r7
 8001e5c:	7013      	strb	r3, [r2, #0]
		if (fr != FR_OK)
 8001e5e:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001e62:	443b      	add	r3, r7
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00f      	beq.n	8001e8a <SDCard_write+0xd6>
		{
			sprintf(TxBuffer,
 8001e6a:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001e6e:	443b      	add	r3, r7
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001e76:	f852 2c3c 	ldr.w	r2, [r2, #-60]
 8001e7a:	4946      	ldr	r1, [pc, #280]	@ (8001f94 <SDCard_write+0x1e0>)
 8001e7c:	4844      	ldr	r0, [pc, #272]	@ (8001f90 <SDCard_write+0x1dc>)
 8001e7e:	f012 f96f 	bl	8014160 <siprintf>
					"Error opening file: %s. Error Code: (%i)\r\n",
					filename, fr);
			print(TxBuffer);
 8001e82:	4843      	ldr	r0, [pc, #268]	@ (8001f90 <SDCard_write+0x1dc>)
 8001e84:	f7ff fb50 	bl	8001528 <print>
			return;
 8001e88:	e078      	b.n	8001f7c <SDCard_write+0x1c8>
		}
	}

	//------------------[ Write Data to the File ]--------------------
	fr = f_write(&file, data, strlen(data), &bw);
 8001e8a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e8e:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001e92:	f7fe fa3d 	bl	8000310 <strlen>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b3f      	ldr	r3, [pc, #252]	@ (8001f98 <SDCard_write+0x1e4>)
 8001e9a:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8001e9e:	f103 0308 	add.w	r3, r3, #8
 8001ea2:	443b      	add	r3, r7
 8001ea4:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001ea8:	4837      	ldr	r0, [pc, #220]	@ (8001f88 <SDCard_write+0x1d4>)
 8001eaa:	f500 5082 	add.w	r0, r0, #4160	@ 0x1040
 8001eae:	f100 0008 	add.w	r0, r0, #8
 8001eb2:	4438      	add	r0, r7
 8001eb4:	f851 1c40 	ldr.w	r1, [r1, #-64]
 8001eb8:	f011 fd3e 	bl	8013938 <f_write>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	f241 0247 	movw	r2, #4167	@ 0x1047
 8001ec2:	443a      	add	r2, r7
 8001ec4:	7013      	strb	r3, [r2, #0]
	if (fr != FR_OK || bw < strlen(data))
 8001ec6:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001eca:	443b      	add	r3, r7
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10c      	bne.n	8001eec <SDCard_write+0x138>
 8001ed2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ed6:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001eda:	f7fe fa19 	bl	8000310 <strlen>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ee4:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d918      	bls.n	8001f1e <SDCard_write+0x16a>
	{
		sprintf(TxBuffer, "Error writing to file: %s. Error Code: (%i)\r\n",
 8001eec:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001ef0:	443b      	add	r3, r7
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001ef8:	f852 2c3c 	ldr.w	r2, [r2, #-60]
 8001efc:	4927      	ldr	r1, [pc, #156]	@ (8001f9c <SDCard_write+0x1e8>)
 8001efe:	4824      	ldr	r0, [pc, #144]	@ (8001f90 <SDCard_write+0x1dc>)
 8001f00:	f012 f92e 	bl	8014160 <siprintf>
				filename, fr);
		print(TxBuffer);
 8001f04:	4822      	ldr	r0, [pc, #136]	@ (8001f90 <SDCard_write+0x1dc>)
 8001f06:	f7ff fb0f 	bl	8001528 <print>
		f_close(&file);
 8001f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f88 <SDCard_write+0x1d4>)
 8001f0c:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8001f10:	f103 0308 	add.w	r3, r3, #8
 8001f14:	443b      	add	r3, r7
 8001f16:	4618      	mov	r0, r3
 8001f18:	f011 ff20 	bl	8013d5c <f_close>
		return;
 8001f1c:	e02e      	b.n	8001f7c <SDCard_write+0x1c8>
	}

	//------------------[ Close the File ]--------------------
	fr = f_close(&file);
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <SDCard_write+0x1d4>)
 8001f20:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8001f24:	f103 0308 	add.w	r3, r3, #8
 8001f28:	443b      	add	r3, r7
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f011 ff16 	bl	8013d5c <f_close>
 8001f30:	4603      	mov	r3, r0
 8001f32:	f241 0247 	movw	r2, #4167	@ 0x1047
 8001f36:	443a      	add	r2, r7
 8001f38:	7013      	strb	r3, [r2, #0]
	if (fr != FR_OK)
 8001f3a:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001f3e:	443b      	add	r3, r7
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d00f      	beq.n	8001f66 <SDCard_write+0x1b2>
	{
		sprintf(TxBuffer, "Error closing file: %s. Error Code: (%i)\r\n",
 8001f46:	f241 0347 	movw	r3, #4167	@ 0x1047
 8001f4a:	443b      	add	r3, r7
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001f52:	f852 2c3c 	ldr.w	r2, [r2, #-60]
 8001f56:	4912      	ldr	r1, [pc, #72]	@ (8001fa0 <SDCard_write+0x1ec>)
 8001f58:	480d      	ldr	r0, [pc, #52]	@ (8001f90 <SDCard_write+0x1dc>)
 8001f5a:	f012 f901 	bl	8014160 <siprintf>
				filename, fr);
		print(TxBuffer);
 8001f5e:	480c      	ldr	r0, [pc, #48]	@ (8001f90 <SDCard_write+0x1dc>)
 8001f60:	f7ff fae2 	bl	8001528 <print>
		return;
 8001f64:	e00a      	b.n	8001f7c <SDCard_write+0x1c8>
	}

	//------------------[ Success Message ]--------------------
	sprintf(TxBuffer, "Data written successfully to file: %s\r\n", filename);
 8001f66:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f6a:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 8001f6e:	490d      	ldr	r1, [pc, #52]	@ (8001fa4 <SDCard_write+0x1f0>)
 8001f70:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <SDCard_write+0x1dc>)
 8001f72:	f012 f8f5 	bl	8014160 <siprintf>
	print(TxBuffer);
 8001f76:	4806      	ldr	r0, [pc, #24]	@ (8001f90 <SDCard_write+0x1dc>)
 8001f78:	f7ff fad6 	bl	8001528 <print>
}
 8001f7c:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	ffffefcc 	.word	0xffffefcc
 8001f8c:	08014dc0 	.word	0x08014dc0
 8001f90:	24001714 	.word	0x24001714
 8001f94:	08014df4 	.word	0x08014df4
 8001f98:	ffffefc8 	.word	0xffffefc8
 8001f9c:	08014e20 	.word	0x08014e20
 8001fa0:	08014e50 	.word	0x08014e50
 8001fa4:	08014e7c 	.word	0x08014e7c

08001fa8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fac:	b672      	cpsid	i
}
 8001fae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <Error_Handler+0x8>

08001fb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_MspInit+0x30>)
 8001fbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fc0:	4a08      	ldr	r2, [pc, #32]	@ (8001fe4 <HAL_MspInit+0x30>)
 8001fc2:	f043 0302 	orr.w	r3, r3, #2
 8001fc6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_MspInit+0x30>)
 8001fcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	607b      	str	r3, [r7, #4]
 8001fd6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	58024400 	.word	0x58024400

08001fe8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b090      	sub	sp, #64	@ 0x40
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a90      	ldr	r2, [pc, #576]	@ (8002248 <HAL_ADC_MspInit+0x260>)
 8002006:	4293      	cmp	r3, r2
 8002008:	f040 80a3 	bne.w	8002152 <HAL_ADC_MspInit+0x16a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800200c:	4b8f      	ldr	r3, [pc, #572]	@ (800224c <HAL_ADC_MspInit+0x264>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	3301      	adds	r3, #1
 8002012:	4a8e      	ldr	r2, [pc, #568]	@ (800224c <HAL_ADC_MspInit+0x264>)
 8002014:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002016:	4b8d      	ldr	r3, [pc, #564]	@ (800224c <HAL_ADC_MspInit+0x264>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d10e      	bne.n	800203c <HAL_ADC_MspInit+0x54>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800201e:	4b8c      	ldr	r3, [pc, #560]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002020:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002024:	4a8a      	ldr	r2, [pc, #552]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002026:	f043 0320 	orr.w	r3, r3, #32
 800202a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800202e:	4b88      	ldr	r3, [pc, #544]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002030:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800203a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800203c:	4b84      	ldr	r3, [pc, #528]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800203e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002042:	4a83      	ldr	r2, [pc, #524]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002044:	f043 0304 	orr.w	r3, r3, #4
 8002048:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800204c:	4b80      	ldr	r3, [pc, #512]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800204e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
 8002058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800205a:	4b7d      	ldr	r3, [pc, #500]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800205c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002060:	4a7b      	ldr	r2, [pc, #492]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002062:	f043 0302 	orr.w	r3, r3, #2
 8002066:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800206a:	4b79      	ldr	r3, [pc, #484]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800206c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	623b      	str	r3, [r7, #32]
 8002076:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002078:	4b75      	ldr	r3, [pc, #468]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800207a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800207e:	4a74      	ldr	r2, [pc, #464]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002080:	f043 0320 	orr.w	r3, r3, #32
 8002084:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002088:	4b71      	ldr	r3, [pc, #452]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800208a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800208e:	f003 0320 	and.w	r3, r3, #32
 8002092:	61fb      	str	r3, [r7, #28]
 8002094:	69fb      	ldr	r3, [r7, #28]
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = S_APPS_1_Pin|SUSPENSION_RL_Pin;
 8002096:	2330      	movs	r3, #48	@ 0x30
 8002098:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800209a:	2303      	movs	r3, #3
 800209c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020a6:	4619      	mov	r1, r3
 80020a8:	486a      	ldr	r0, [pc, #424]	@ (8002254 <HAL_ADC_MspInit+0x26c>)
 80020aa:	f006 fa13 	bl	80084d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin|S_APPS_2_Pin;
 80020ae:	2303      	movs	r3, #3
 80020b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020b2:	2303      	movs	r3, #3
 80020b4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020be:	4619      	mov	r1, r3
 80020c0:	4865      	ldr	r0, [pc, #404]	@ (8002258 <HAL_ADC_MspInit+0x270>)
 80020c2:	f006 fa07 	bl	80084d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S_FRENO_Pin;
 80020c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020cc:	2303      	movs	r3, #3
 80020ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(S_FRENO_GPIO_Port, &GPIO_InitStruct);
 80020d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020d8:	4619      	mov	r1, r3
 80020da:	4860      	ldr	r0, [pc, #384]	@ (800225c <HAL_ADC_MspInit+0x274>)
 80020dc:	f006 f9fa 	bl	80084d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80020e0:	4b5f      	ldr	r3, [pc, #380]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 80020e2:	4a60      	ldr	r2, [pc, #384]	@ (8002264 <HAL_ADC_MspInit+0x27c>)
 80020e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80020e6:	4b5e      	ldr	r3, [pc, #376]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 80020e8:	2209      	movs	r2, #9
 80020ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ec:	4b5c      	ldr	r3, [pc, #368]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020f8:	4b59      	ldr	r3, [pc, #356]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 80020fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002100:	4b57      	ldr	r3, [pc, #348]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 8002102:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002106:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002108:	4b55      	ldr	r3, [pc, #340]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 800210a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800210e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002110:	4b53      	ldr	r3, [pc, #332]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 8002112:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002116:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002118:	4b51      	ldr	r3, [pc, #324]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 800211a:	2200      	movs	r2, #0
 800211c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800211e:	4b50      	ldr	r3, [pc, #320]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 8002120:	2200      	movs	r2, #0
 8002122:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002124:	484e      	ldr	r0, [pc, #312]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 8002126:	f002 fef5 	bl	8004f14 <HAL_DMA_Init>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <HAL_ADC_MspInit+0x14c>
    {
      Error_Handler();
 8002130:	f7ff ff3a 	bl	8001fa8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a4a      	ldr	r2, [pc, #296]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 8002138:	659a      	str	r2, [r3, #88]	@ 0x58
 800213a:	4a49      	ldr	r2, [pc, #292]	@ (8002260 <HAL_ADC_MspInit+0x278>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	2012      	movs	r0, #18
 8002146:	f002 feb0 	bl	8004eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800214a:	2012      	movs	r0, #18
 800214c:	f002 fec7 	bl	8004ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002150:	e076      	b.n	8002240 <HAL_ADC_MspInit+0x258>
  else if(hadc->Instance==ADC2)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a44      	ldr	r2, [pc, #272]	@ (8002268 <HAL_ADC_MspInit+0x280>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d171      	bne.n	8002240 <HAL_ADC_MspInit+0x258>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800215c:	4b3b      	ldr	r3, [pc, #236]	@ (800224c <HAL_ADC_MspInit+0x264>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	4a3a      	ldr	r2, [pc, #232]	@ (800224c <HAL_ADC_MspInit+0x264>)
 8002164:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002166:	4b39      	ldr	r3, [pc, #228]	@ (800224c <HAL_ADC_MspInit+0x264>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d10e      	bne.n	800218c <HAL_ADC_MspInit+0x1a4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800216e:	4b38      	ldr	r3, [pc, #224]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002170:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002174:	4a36      	ldr	r2, [pc, #216]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002176:	f043 0320 	orr.w	r3, r3, #32
 800217a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800217e:	4b34      	ldr	r3, [pc, #208]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002180:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002184:	f003 0320 	and.w	r3, r3, #32
 8002188:	61bb      	str	r3, [r7, #24]
 800218a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800218c:	4b30      	ldr	r3, [pc, #192]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800218e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002192:	4a2f      	ldr	r2, [pc, #188]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800219c:	4b2c      	ldr	r3, [pc, #176]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 800219e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021aa:	4b29      	ldr	r3, [pc, #164]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 80021ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021b0:	4a27      	ldr	r2, [pc, #156]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 80021b2:	f043 0302 	orr.w	r3, r3, #2
 80021b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021ba:	4b25      	ldr	r3, [pc, #148]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 80021bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80021c8:	4b21      	ldr	r3, [pc, #132]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 80021ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ce:	4a20      	ldr	r2, [pc, #128]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 80021d0:	f043 0320 	orr.w	r3, r3, #32
 80021d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002250 <HAL_ADC_MspInit+0x268>)
 80021da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021de:	f003 0320 	and.w	r3, r3, #32
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SUSPENSION_RL_Pin;
 80021e6:	2320      	movs	r3, #32
 80021e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ea:	2303      	movs	r3, #3
 80021ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RL_GPIO_Port, &GPIO_InitStruct);
 80021f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021f6:	4619      	mov	r1, r3
 80021f8:	4816      	ldr	r0, [pc, #88]	@ (8002254 <HAL_ADC_MspInit+0x26c>)
 80021fa:	f006 f96b 	bl	80084d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin;
 80021fe:	2301      	movs	r3, #1
 8002200:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002202:	2303      	movs	r3, #3
 8002204:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RR_GPIO_Port, &GPIO_InitStruct);
 800220a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800220e:	4619      	mov	r1, r3
 8002210:	4811      	ldr	r0, [pc, #68]	@ (8002258 <HAL_ADC_MspInit+0x270>)
 8002212:	f006 f95f 	bl	80084d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_FL_Pin|SUSPENSION_FR_Pin;
 8002216:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800221a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800221c:	2303      	movs	r3, #3
 800221e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002224:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002228:	4619      	mov	r1, r3
 800222a:	480c      	ldr	r0, [pc, #48]	@ (800225c <HAL_ADC_MspInit+0x274>)
 800222c:	f006 f952 	bl	80084d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	2012      	movs	r0, #18
 8002236:	f002 fe38 	bl	8004eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800223a:	2012      	movs	r0, #18
 800223c:	f002 fe4f 	bl	8004ede <HAL_NVIC_EnableIRQ>
}
 8002240:	bf00      	nop
 8002242:	3740      	adds	r7, #64	@ 0x40
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40022000 	.word	0x40022000
 800224c:	24001810 	.word	0x24001810
 8002250:	58024400 	.word	0x58024400
 8002254:	58020800 	.word	0x58020800
 8002258:	58020400 	.word	0x58020400
 800225c:	58021400 	.word	0x58021400
 8002260:	24000174 	.word	0x24000174
 8002264:	40020010 	.word	0x40020010
 8002268:	40022100 	.word	0x40022100

0800226c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b0ba      	sub	sp, #232	@ 0xe8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002284:	f107 0318 	add.w	r3, r7, #24
 8002288:	22b8      	movs	r2, #184	@ 0xb8
 800228a:	2100      	movs	r1, #0
 800228c:	4618      	mov	r0, r3
 800228e:	f011 ff87 	bl	80141a0 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a5e      	ldr	r2, [pc, #376]	@ (8002410 <HAL_FDCAN_MspInit+0x1a4>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d157      	bne.n	800234c <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800229c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80022a8:	2300      	movs	r3, #0
 80022aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ae:	f107 0318 	add.w	r3, r7, #24
 80022b2:	4618      	mov	r0, r3
 80022b4:	f007 fa88 	bl	80097c8 <HAL_RCCEx_PeriphCLKConfig>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80022be:	f7ff fe73 	bl	8001fa8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80022c2:	4b54      	ldr	r3, [pc, #336]	@ (8002414 <HAL_FDCAN_MspInit+0x1a8>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	3301      	adds	r3, #1
 80022c8:	4a52      	ldr	r2, [pc, #328]	@ (8002414 <HAL_FDCAN_MspInit+0x1a8>)
 80022ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80022cc:	4b51      	ldr	r3, [pc, #324]	@ (8002414 <HAL_FDCAN_MspInit+0x1a8>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d10e      	bne.n	80022f2 <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80022d4:	4b50      	ldr	r3, [pc, #320]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80022d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022da:	4a4f      	ldr	r2, [pc, #316]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80022dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80022e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80022e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f2:	4b49      	ldr	r3, [pc, #292]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80022f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022f8:	4a47      	ldr	r2, [pc, #284]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002302:	4b45      	ldr	r3, [pc, #276]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 8002304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002308:	f003 0308 	and.w	r3, r3, #8
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002310:	2303      	movs	r3, #3
 8002312:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231c:	2300      	movs	r3, #0
 800231e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002328:	2309      	movs	r3, #9
 800232a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002332:	4619      	mov	r1, r3
 8002334:	4839      	ldr	r0, [pc, #228]	@ (800241c <HAL_FDCAN_MspInit+0x1b0>)
 8002336:	f006 f8cd 	bl	80084d4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 1, 0);
 800233a:	2200      	movs	r2, #0
 800233c:	2101      	movs	r1, #1
 800233e:	2013      	movs	r0, #19
 8002340:	f002 fdb3 	bl	8004eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002344:	2013      	movs	r0, #19
 8002346:	f002 fdca 	bl	8004ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 800234a:	e05c      	b.n	8002406 <HAL_FDCAN_MspInit+0x19a>
  else if(hfdcan->Instance==FDCAN2)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a33      	ldr	r2, [pc, #204]	@ (8002420 <HAL_FDCAN_MspInit+0x1b4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d157      	bne.n	8002406 <HAL_FDCAN_MspInit+0x19a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002356:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800235a:	f04f 0300 	mov.w	r3, #0
 800235e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8002362:	2300      	movs	r3, #0
 8002364:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002368:	f107 0318 	add.w	r3, r7, #24
 800236c:	4618      	mov	r0, r3
 800236e:	f007 fa2b 	bl	80097c8 <HAL_RCCEx_PeriphCLKConfig>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 8002378:	f7ff fe16 	bl	8001fa8 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800237c:	4b25      	ldr	r3, [pc, #148]	@ (8002414 <HAL_FDCAN_MspInit+0x1a8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3301      	adds	r3, #1
 8002382:	4a24      	ldr	r2, [pc, #144]	@ (8002414 <HAL_FDCAN_MspInit+0x1a8>)
 8002384:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002386:	4b23      	ldr	r3, [pc, #140]	@ (8002414 <HAL_FDCAN_MspInit+0x1a8>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d10e      	bne.n	80023ac <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800238e:	4b22      	ldr	r3, [pc, #136]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 8002390:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002394:	4a20      	ldr	r2, [pc, #128]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 8002396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800239e:	4b1e      	ldr	r3, [pc, #120]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80023a0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80023a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b2:	4a19      	ldr	r2, [pc, #100]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023bc:	4b16      	ldr	r3, [pc, #88]	@ (8002418 <HAL_FDCAN_MspInit+0x1ac>)
 80023be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80023ca:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80023ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80023e4:	2309      	movs	r3, #9
 80023e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023ee:	4619      	mov	r1, r3
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <HAL_FDCAN_MspInit+0x1b8>)
 80023f2:	f006 f86f 	bl	80084d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 2, 0);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2102      	movs	r1, #2
 80023fa:	2014      	movs	r0, #20
 80023fc:	f002 fd55 	bl	8004eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002400:	2014      	movs	r0, #20
 8002402:	f002 fd6c 	bl	8004ede <HAL_NVIC_EnableIRQ>
}
 8002406:	bf00      	nop
 8002408:	37e8      	adds	r7, #232	@ 0xe8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	4000a000 	.word	0x4000a000
 8002414:	24001814 	.word	0x24001814
 8002418:	58024400 	.word	0x58024400
 800241c:	58020c00 	.word	0x58020c00
 8002420:	4000a400 	.word	0x4000a400
 8002424:	58020400 	.word	0x58020400

08002428 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08c      	sub	sp, #48	@ 0x30
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002430:	f107 031c 	add.w	r3, r7, #28
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a3e      	ldr	r2, [pc, #248]	@ (8002540 <HAL_SD_MspInit+0x118>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d175      	bne.n	8002536 <HAL_SD_MspInit+0x10e>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800244a:	4b3e      	ldr	r3, [pc, #248]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 800244c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002450:	4a3c      	ldr	r2, [pc, #240]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 8002452:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002456:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800245a:	4b3a      	ldr	r3, [pc, #232]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 800245c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002464:	61bb      	str	r3, [r7, #24]
 8002466:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002468:	4b36      	ldr	r3, [pc, #216]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 800246a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800246e:	4a35      	ldr	r2, [pc, #212]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 8002470:	f043 0304 	orr.w	r3, r3, #4
 8002474:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002478:	4b32      	ldr	r3, [pc, #200]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 800247a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002486:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 8002488:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800248c:	4a2d      	ldr	r2, [pc, #180]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 800248e:	f043 0308 	orr.w	r3, r3, #8
 8002492:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002496:	4b2b      	ldr	r3, [pc, #172]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 8002498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a4:	4b27      	ldr	r3, [pc, #156]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 80024a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024aa:	4a26      	ldr	r2, [pc, #152]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 80024ac:	f043 0302 	orr.w	r3, r3, #2
 80024b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024b4:	4b23      	ldr	r3, [pc, #140]	@ (8002544 <HAL_SD_MspInit+0x11c>)
 80024b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80024c2:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80024c6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c8:	2302      	movs	r3, #2
 80024ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d0:	2303      	movs	r3, #3
 80024d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024d4:	230c      	movs	r3, #12
 80024d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024d8:	f107 031c 	add.w	r3, r7, #28
 80024dc:	4619      	mov	r1, r3
 80024de:	481a      	ldr	r0, [pc, #104]	@ (8002548 <HAL_SD_MspInit+0x120>)
 80024e0:	f005 fff8 	bl	80084d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024e4:	2304      	movs	r3, #4
 80024e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e8:	2302      	movs	r3, #2
 80024ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ec:	2300      	movs	r3, #0
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f0:	2303      	movs	r3, #3
 80024f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80024f4:	230c      	movs	r3, #12
 80024f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024f8:	f107 031c 	add.w	r3, r7, #28
 80024fc:	4619      	mov	r1, r3
 80024fe:	4813      	ldr	r0, [pc, #76]	@ (800254c <HAL_SD_MspInit+0x124>)
 8002500:	f005 ffe8 	bl	80084d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002504:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250a:	2302      	movs	r3, #2
 800250c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250e:	2300      	movs	r3, #0
 8002510:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002512:	2303      	movs	r3, #3
 8002514:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SDMMC1;
 8002516:	2307      	movs	r3, #7
 8002518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800251a:	f107 031c 	add.w	r3, r7, #28
 800251e:	4619      	mov	r1, r3
 8002520:	480b      	ldr	r0, [pc, #44]	@ (8002550 <HAL_SD_MspInit+0x128>)
 8002522:	f005 ffd7 	bl	80084d4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8002526:	2200      	movs	r2, #0
 8002528:	2100      	movs	r1, #0
 800252a:	2031      	movs	r0, #49	@ 0x31
 800252c:	f002 fcbd 	bl	8004eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002530:	2031      	movs	r0, #49	@ 0x31
 8002532:	f002 fcd4 	bl	8004ede <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002536:	bf00      	nop
 8002538:	3730      	adds	r7, #48	@ 0x30
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	52007000 	.word	0x52007000
 8002544:	58024400 	.word	0x58024400
 8002548:	58020800 	.word	0x58020800
 800254c:	58020c00 	.word	0x58020c00
 8002550:	58020400 	.word	0x58020400

08002554 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a19      	ldr	r2, [pc, #100]	@ (80025c8 <HAL_TIM_Base_MspInit+0x74>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d10f      	bne.n	8002586 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002566:	4b19      	ldr	r3, [pc, #100]	@ (80025cc <HAL_TIM_Base_MspInit+0x78>)
 8002568:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800256c:	4a17      	ldr	r2, [pc, #92]	@ (80025cc <HAL_TIM_Base_MspInit+0x78>)
 800256e:	f043 0301 	orr.w	r3, r3, #1
 8002572:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002576:	4b15      	ldr	r3, [pc, #84]	@ (80025cc <HAL_TIM_Base_MspInit+0x78>)
 8002578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002584:	e01b      	b.n	80025be <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM16)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a11      	ldr	r2, [pc, #68]	@ (80025d0 <HAL_TIM_Base_MspInit+0x7c>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d116      	bne.n	80025be <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002590:	4b0e      	ldr	r3, [pc, #56]	@ (80025cc <HAL_TIM_Base_MspInit+0x78>)
 8002592:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002596:	4a0d      	ldr	r2, [pc, #52]	@ (80025cc <HAL_TIM_Base_MspInit+0x78>)
 8002598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800259c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80025a0:	4b0a      	ldr	r3, [pc, #40]	@ (80025cc <HAL_TIM_Base_MspInit+0x78>)
 80025a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80025a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80025ae:	2200      	movs	r2, #0
 80025b0:	2100      	movs	r1, #0
 80025b2:	2075      	movs	r0, #117	@ 0x75
 80025b4:	f002 fc79 	bl	8004eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80025b8:	2075      	movs	r0, #117	@ 0x75
 80025ba:	f002 fc90 	bl	8004ede <HAL_NVIC_EnableIRQ>
}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40010000 	.word	0x40010000
 80025cc:	58024400 	.word	0x58024400
 80025d0:	40014400 	.word	0x40014400

080025d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 030c 	add.w	r3, r7, #12
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
 80025ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a13      	ldr	r2, [pc, #76]	@ (8002640 <HAL_TIM_MspPostInit+0x6c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d11f      	bne.n	8002636 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025f6:	4b13      	ldr	r3, [pc, #76]	@ (8002644 <HAL_TIM_MspPostInit+0x70>)
 80025f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025fc:	4a11      	ldr	r2, [pc, #68]	@ (8002644 <HAL_TIM_MspPostInit+0x70>)
 80025fe:	f043 0310 	orr.w	r3, r3, #16
 8002602:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002606:	4b0f      	ldr	r3, [pc, #60]	@ (8002644 <HAL_TIM_MspPostInit+0x70>)
 8002608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800260c:	f003 0310 	and.w	r3, r3, #16
 8002610:	60bb      	str	r3, [r7, #8]
 8002612:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_FAN1_Pin|PWM_FAN2_Pin;
 8002614:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002618:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261a:	2302      	movs	r3, #2
 800261c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002626:	2301      	movs	r3, #1
 8002628:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800262a:	f107 030c 	add.w	r3, r7, #12
 800262e:	4619      	mov	r1, r3
 8002630:	4805      	ldr	r0, [pc, #20]	@ (8002648 <HAL_TIM_MspPostInit+0x74>)
 8002632:	f005 ff4f 	bl	80084d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002636:	bf00      	nop
 8002638:	3720      	adds	r7, #32
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40010000 	.word	0x40010000
 8002644:	58024400 	.word	0x58024400
 8002648:	58021000 	.word	0x58021000

0800264c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b0ba      	sub	sp, #232	@ 0xe8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
 8002662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002664:	f107 0318 	add.w	r3, r7, #24
 8002668:	22b8      	movs	r2, #184	@ 0xb8
 800266a:	2100      	movs	r1, #0
 800266c:	4618      	mov	r0, r3
 800266e:	f011 fd97 	bl	80141a0 <memset>
  if(huart->Instance==USART1)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a4d      	ldr	r2, [pc, #308]	@ (80027ac <HAL_UART_MspInit+0x160>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d147      	bne.n	800270c <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800267c:	f04f 0201 	mov.w	r2, #1
 8002680:	f04f 0300 	mov.w	r3, #0
 8002684:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002688:	2300      	movs	r3, #0
 800268a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800268e:	f107 0318 	add.w	r3, r7, #24
 8002692:	4618      	mov	r0, r3
 8002694:	f007 f898 	bl	80097c8 <HAL_RCCEx_PeriphCLKConfig>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800269e:	f7ff fc83 	bl	8001fa8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026a2:	4b43      	ldr	r3, [pc, #268]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 80026a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026a8:	4a41      	ldr	r2, [pc, #260]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 80026aa:	f043 0310 	orr.w	r3, r3, #16
 80026ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80026b2:	4b3f      	ldr	r3, [pc, #252]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 80026b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c0:	4b3b      	ldr	r3, [pc, #236]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 80026c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026c6:	4a3a      	ldr	r2, [pc, #232]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80026d0:	4b37      	ldr	r3, [pc, #220]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 80026d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	613b      	str	r3, [r7, #16]
 80026dc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_GPS_Pin|USART1_RX_GPS_Pin;
 80026de:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80026e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e6:	2302      	movs	r3, #2
 80026e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f2:	2300      	movs	r3, #0
 80026f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026f8:	2307      	movs	r3, #7
 80026fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026fe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002702:	4619      	mov	r1, r3
 8002704:	482b      	ldr	r0, [pc, #172]	@ (80027b4 <HAL_UART_MspInit+0x168>)
 8002706:	f005 fee5 	bl	80084d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800270a:	e04a      	b.n	80027a2 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a29      	ldr	r2, [pc, #164]	@ (80027b8 <HAL_UART_MspInit+0x16c>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d145      	bne.n	80027a2 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002716:	f04f 0202 	mov.w	r2, #2
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002722:	2300      	movs	r3, #0
 8002724:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002728:	f107 0318 	add.w	r3, r7, #24
 800272c:	4618      	mov	r0, r3
 800272e:	f007 f84b 	bl	80097c8 <HAL_RCCEx_PeriphCLKConfig>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002738:	f7ff fc36 	bl	8001fa8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800273c:	4b1c      	ldr	r3, [pc, #112]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 800273e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002742:	4a1b      	ldr	r2, [pc, #108]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 8002744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002748:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800274c:	4b18      	ldr	r3, [pc, #96]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 800274e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275a:	4b15      	ldr	r3, [pc, #84]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 800275c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002760:	4a13      	ldr	r2, [pc, #76]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800276a:	4b11      	ldr	r3, [pc, #68]	@ (80027b0 <HAL_UART_MspInit+0x164>)
 800276c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002778:	230c      	movs	r3, #12
 800277a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	2300      	movs	r3, #0
 8002786:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278a:	2300      	movs	r3, #0
 800278c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002790:	2307      	movs	r3, #7
 8002792:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002796:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800279a:	4619      	mov	r1, r3
 800279c:	4805      	ldr	r0, [pc, #20]	@ (80027b4 <HAL_UART_MspInit+0x168>)
 800279e:	f005 fe99 	bl	80084d4 <HAL_GPIO_Init>
}
 80027a2:	bf00      	nop
 80027a4:	37e8      	adds	r7, #232	@ 0xe8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40011000 	.word	0x40011000
 80027b0:	58024400 	.word	0x58024400
 80027b4:	58020000 	.word	0x58020000
 80027b8:	40004400 	.word	0x40004400

080027bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <NMI_Handler+0x4>

080027c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <HardFault_Handler+0x4>

080027cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <MemManage_Handler+0x4>

080027d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <BusFault_Handler+0x4>

080027dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e0:	bf00      	nop
 80027e2:	e7fd      	b.n	80027e0 <UsageFault_Handler+0x4>

080027e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027f2:	b480      	push	{r7}
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002812:	f000 f98d 	bl	8002b30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002820:	4802      	ldr	r0, [pc, #8]	@ (800282c <DMA1_Stream0_IRQHandler+0x10>)
 8002822:	f003 f939 	bl	8005a98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	24000174 	.word	0x24000174

08002830 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002834:	4803      	ldr	r0, [pc, #12]	@ (8002844 <ADC_IRQHandler+0x14>)
 8002836:	f000 ff8f 	bl	8003758 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800283a:	4803      	ldr	r0, [pc, #12]	@ (8002848 <ADC_IRQHandler+0x18>)
 800283c:	f000 ff8c 	bl	8003758 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002840:	bf00      	nop
 8002842:	bd80      	pop	{r7, pc}
 8002844:	24000094 	.word	0x24000094
 8002848:	24000104 	.word	0x24000104

0800284c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002850:	4802      	ldr	r0, [pc, #8]	@ (800285c <FDCAN1_IT0_IRQHandler+0x10>)
 8002852:	f005 f943 	bl	8007adc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	240001ec 	.word	0x240001ec

08002860 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002864:	4802      	ldr	r0, [pc, #8]	@ (8002870 <FDCAN2_IT0_IRQHandler+0x10>)
 8002866:	f005 f939 	bl	8007adc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	2400028c 	.word	0x2400028c

08002874 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002878:	4802      	ldr	r0, [pc, #8]	@ (8002884 <SDMMC1_IRQHandler+0x10>)
 800287a:	f009 fdfb 	bl	800c474 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	2400032c 	.word	0x2400032c

08002888 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800288c:	4802      	ldr	r0, [pc, #8]	@ (8002898 <TIM16_IRQHandler+0x10>)
 800288e:	f00b f924 	bl	800dada <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	240003f4 	.word	0x240003f4

0800289c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028a4:	4a14      	ldr	r2, [pc, #80]	@ (80028f8 <_sbrk+0x5c>)
 80028a6:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <_sbrk+0x60>)
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028b0:	4b13      	ldr	r3, [pc, #76]	@ (8002900 <_sbrk+0x64>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d102      	bne.n	80028be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028b8:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <_sbrk+0x64>)
 80028ba:	4a12      	ldr	r2, [pc, #72]	@ (8002904 <_sbrk+0x68>)
 80028bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028be:	4b10      	ldr	r3, [pc, #64]	@ (8002900 <_sbrk+0x64>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4413      	add	r3, r2
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d207      	bcs.n	80028dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028cc:	f011 fc70 	bl	80141b0 <__errno>
 80028d0:	4603      	mov	r3, r0
 80028d2:	220c      	movs	r2, #12
 80028d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028d6:	f04f 33ff 	mov.w	r3, #4294967295
 80028da:	e009      	b.n	80028f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028dc:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <_sbrk+0x64>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028e2:	4b07      	ldr	r3, [pc, #28]	@ (8002900 <_sbrk+0x64>)
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4413      	add	r3, r2
 80028ea:	4a05      	ldr	r2, [pc, #20]	@ (8002900 <_sbrk+0x64>)
 80028ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ee:	68fb      	ldr	r3, [r7, #12]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	24050000 	.word	0x24050000
 80028fc:	00000400 	.word	0x00000400
 8002900:	24001818 	.word	0x24001818
 8002904:	24001bb0 	.word	0x24001bb0

08002908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800290c:	4b32      	ldr	r3, [pc, #200]	@ (80029d8 <SystemInit+0xd0>)
 800290e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002912:	4a31      	ldr	r2, [pc, #196]	@ (80029d8 <SystemInit+0xd0>)
 8002914:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002918:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800291c:	4b2f      	ldr	r3, [pc, #188]	@ (80029dc <SystemInit+0xd4>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 030f 	and.w	r3, r3, #15
 8002924:	2b06      	cmp	r3, #6
 8002926:	d807      	bhi.n	8002938 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002928:	4b2c      	ldr	r3, [pc, #176]	@ (80029dc <SystemInit+0xd4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f023 030f 	bic.w	r3, r3, #15
 8002930:	4a2a      	ldr	r2, [pc, #168]	@ (80029dc <SystemInit+0xd4>)
 8002932:	f043 0307 	orr.w	r3, r3, #7
 8002936:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002938:	4b29      	ldr	r3, [pc, #164]	@ (80029e0 <SystemInit+0xd8>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a28      	ldr	r2, [pc, #160]	@ (80029e0 <SystemInit+0xd8>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002944:	4b26      	ldr	r3, [pc, #152]	@ (80029e0 <SystemInit+0xd8>)
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800294a:	4b25      	ldr	r3, [pc, #148]	@ (80029e0 <SystemInit+0xd8>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4924      	ldr	r1, [pc, #144]	@ (80029e0 <SystemInit+0xd8>)
 8002950:	4b24      	ldr	r3, [pc, #144]	@ (80029e4 <SystemInit+0xdc>)
 8002952:	4013      	ands	r3, r2
 8002954:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002956:	4b21      	ldr	r3, [pc, #132]	@ (80029dc <SystemInit+0xd4>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002962:	4b1e      	ldr	r3, [pc, #120]	@ (80029dc <SystemInit+0xd4>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f023 030f 	bic.w	r3, r3, #15
 800296a:	4a1c      	ldr	r2, [pc, #112]	@ (80029dc <SystemInit+0xd4>)
 800296c:	f043 0307 	orr.w	r3, r3, #7
 8002970:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002972:	4b1b      	ldr	r3, [pc, #108]	@ (80029e0 <SystemInit+0xd8>)
 8002974:	2200      	movs	r2, #0
 8002976:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002978:	4b19      	ldr	r3, [pc, #100]	@ (80029e0 <SystemInit+0xd8>)
 800297a:	2200      	movs	r2, #0
 800297c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800297e:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <SystemInit+0xd8>)
 8002980:	2200      	movs	r2, #0
 8002982:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002984:	4b16      	ldr	r3, [pc, #88]	@ (80029e0 <SystemInit+0xd8>)
 8002986:	4a18      	ldr	r2, [pc, #96]	@ (80029e8 <SystemInit+0xe0>)
 8002988:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800298a:	4b15      	ldr	r3, [pc, #84]	@ (80029e0 <SystemInit+0xd8>)
 800298c:	4a17      	ldr	r2, [pc, #92]	@ (80029ec <SystemInit+0xe4>)
 800298e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002990:	4b13      	ldr	r3, [pc, #76]	@ (80029e0 <SystemInit+0xd8>)
 8002992:	4a17      	ldr	r2, [pc, #92]	@ (80029f0 <SystemInit+0xe8>)
 8002994:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002996:	4b12      	ldr	r3, [pc, #72]	@ (80029e0 <SystemInit+0xd8>)
 8002998:	2200      	movs	r2, #0
 800299a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800299c:	4b10      	ldr	r3, [pc, #64]	@ (80029e0 <SystemInit+0xd8>)
 800299e:	4a14      	ldr	r2, [pc, #80]	@ (80029f0 <SystemInit+0xe8>)
 80029a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80029a2:	4b0f      	ldr	r3, [pc, #60]	@ (80029e0 <SystemInit+0xd8>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80029a8:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <SystemInit+0xd8>)
 80029aa:	4a11      	ldr	r2, [pc, #68]	@ (80029f0 <SystemInit+0xe8>)
 80029ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80029ae:	4b0c      	ldr	r3, [pc, #48]	@ (80029e0 <SystemInit+0xd8>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029b4:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <SystemInit+0xd8>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a09      	ldr	r2, [pc, #36]	@ (80029e0 <SystemInit+0xd8>)
 80029ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80029c0:	4b07      	ldr	r3, [pc, #28]	@ (80029e0 <SystemInit+0xd8>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80029c6:	4b0b      	ldr	r3, [pc, #44]	@ (80029f4 <SystemInit+0xec>)
 80029c8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80029cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000ed00 	.word	0xe000ed00
 80029dc:	52002000 	.word	0x52002000
 80029e0:	58024400 	.word	0x58024400
 80029e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80029e8:	02020200 	.word	0x02020200
 80029ec:	01ff0000 	.word	0x01ff0000
 80029f0:	01010280 	.word	0x01010280
 80029f4:	52004000 	.word	0x52004000

080029f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80029f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a30 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80029fc:	f7ff ff84 	bl	8002908 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a00:	480c      	ldr	r0, [pc, #48]	@ (8002a34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a02:	490d      	ldr	r1, [pc, #52]	@ (8002a38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a04:	4a0d      	ldr	r2, [pc, #52]	@ (8002a3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a08:	e002      	b.n	8002a10 <LoopCopyDataInit>

08002a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a0e:	3304      	adds	r3, #4

08002a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a14:	d3f9      	bcc.n	8002a0a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a16:	4a0a      	ldr	r2, [pc, #40]	@ (8002a40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a18:	4c0a      	ldr	r4, [pc, #40]	@ (8002a44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a1c:	e001      	b.n	8002a22 <LoopFillZerobss>

08002a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a20:	3204      	adds	r2, #4

08002a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a24:	d3fb      	bcc.n	8002a1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a26:	f011 fbc9 	bl	80141bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a2a:	f7fd fea3 	bl	8000774 <main>
  bx  lr
 8002a2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a30:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002a34:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002a38:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8002a3c:	08015420 	.word	0x08015420
  ldr r2, =_sbss
 8002a40:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8002a44:	24001bb0 	.word	0x24001bb0

08002a48 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a48:	e7fe      	b.n	8002a48 <ADC3_IRQHandler>
	...

08002a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a52:	2003      	movs	r0, #3
 8002a54:	f002 fa1e 	bl	8004e94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002a58:	f006 fce0 	bl	800941c <HAL_RCC_GetSysClockFreq>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	4b15      	ldr	r3, [pc, #84]	@ (8002ab4 <HAL_Init+0x68>)
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	0a1b      	lsrs	r3, r3, #8
 8002a64:	f003 030f 	and.w	r3, r3, #15
 8002a68:	4913      	ldr	r1, [pc, #76]	@ (8002ab8 <HAL_Init+0x6c>)
 8002a6a:	5ccb      	ldrb	r3, [r1, r3]
 8002a6c:	f003 031f 	and.w	r3, r3, #31
 8002a70:	fa22 f303 	lsr.w	r3, r2, r3
 8002a74:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002a76:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab4 <HAL_Init+0x68>)
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <HAL_Init+0x6c>)
 8002a80:	5cd3      	ldrb	r3, [r2, r3]
 8002a82:	f003 031f 	and.w	r3, r3, #31
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8002abc <HAL_Init+0x70>)
 8002a8e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002a90:	4a0b      	ldr	r2, [pc, #44]	@ (8002ac0 <HAL_Init+0x74>)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a96:	200f      	movs	r0, #15
 8002a98:	f000 f814 	bl	8002ac4 <HAL_InitTick>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e002      	b.n	8002aac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002aa6:	f7ff fa85 	bl	8001fb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	58024400 	.word	0x58024400
 8002ab8:	08014f38 	.word	0x08014f38
 8002abc:	24000010 	.word	0x24000010
 8002ac0:	2400000c 	.word	0x2400000c

08002ac4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002acc:	4b15      	ldr	r3, [pc, #84]	@ (8002b24 <HAL_InitTick+0x60>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e021      	b.n	8002b1c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002ad8:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_InitTick+0x64>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4b11      	ldr	r3, [pc, #68]	@ (8002b24 <HAL_InitTick+0x60>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aee:	4618      	mov	r0, r3
 8002af0:	f002 fa03 	bl	8004efa <HAL_SYSTICK_Config>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e00e      	b.n	8002b1c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b0f      	cmp	r3, #15
 8002b02:	d80a      	bhi.n	8002b1a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b04:	2200      	movs	r2, #0
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0c:	f002 f9cd 	bl	8004eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b10:	4a06      	ldr	r2, [pc, #24]	@ (8002b2c <HAL_InitTick+0x68>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e000      	b.n	8002b1c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	24000018 	.word	0x24000018
 8002b28:	2400000c 	.word	0x2400000c
 8002b2c:	24000014 	.word	0x24000014

08002b30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b34:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <HAL_IncTick+0x20>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <HAL_IncTick+0x24>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	4a04      	ldr	r2, [pc, #16]	@ (8002b54 <HAL_IncTick+0x24>)
 8002b42:	6013      	str	r3, [r2, #0]
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	24000018 	.word	0x24000018
 8002b54:	2400181c 	.word	0x2400181c

08002b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <HAL_GetTick+0x14>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	2400181c 	.word	0x2400181c

08002b70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b78:	f7ff ffee 	bl	8002b58 <HAL_GetTick>
 8002b7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b88:	d005      	beq.n	8002b96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb4 <HAL_Delay+0x44>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4413      	add	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b96:	bf00      	nop
 8002b98:	f7ff ffde 	bl	8002b58 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d8f7      	bhi.n	8002b98 <HAL_Delay+0x28>
  {
  }
}
 8002ba8:	bf00      	nop
 8002baa:	bf00      	nop
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	24000018 	.word	0x24000018

08002bb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
 8002be6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3360      	adds	r3, #96	@ 0x60
 8002c32:	461a      	mov	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	4a10      	ldr	r2, [pc, #64]	@ (8002c80 <LL_ADC_SetOffset+0x60>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d10b      	bne.n	8002c5c <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002c5a:	e00b      	b.n	8002c74 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	601a      	str	r2, [r3, #0]
}
 8002c74:	bf00      	nop
 8002c76:	371c      	adds	r7, #28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	58026000 	.word	0x58026000

08002c84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3360      	adds	r3, #96	@ 0x60
 8002c92:	461a      	mov	r2, r3
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	f003 031f 	and.w	r3, r3, #31
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	611a      	str	r2, [r3, #16]
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d24 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	3360      	adds	r3, #96	@ 0x60
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	431a      	orrs	r2, r3
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	601a      	str	r2, [r3, #0]
  }
}
 8002d16:	bf00      	nop
 8002d18:	371c      	adds	r7, #28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	58026000 	.word	0x58026000

08002d28 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4a0c      	ldr	r2, [pc, #48]	@ (8002d68 <LL_ADC_SetOffsetSaturation+0x40>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d10e      	bne.n	8002d5a <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3360      	adds	r3, #96	@ 0x60
 8002d40:	461a      	mov	r2, r3
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	431a      	orrs	r2, r3
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	58026000 	.word	0x58026000

08002d6c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002dac <LL_ADC_SetOffsetSign+0x40>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d10e      	bne.n	8002d9e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	3360      	adds	r3, #96	@ 0x60
 8002d84:	461a      	mov	r2, r3
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4413      	add	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002d9e:	bf00      	nop
 8002da0:	371c      	adds	r7, #28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	58026000 	.word	0x58026000

08002db0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	3360      	adds	r3, #96	@ 0x60
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8002e00 <LL_ADC_SetOffsetState+0x50>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d108      	bne.n	8002de4 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002de2:	e007      	b.n	8002df4 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	431a      	orrs	r2, r3
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	601a      	str	r2, [r3, #0]
}
 8002df4:	bf00      	nop
 8002df6:	371c      	adds	r7, #28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	58026000 	.word	0x58026000

08002e04 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e000      	b.n	8002e1e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b087      	sub	sp, #28
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	60f8      	str	r0, [r7, #12]
 8002e32:	60b9      	str	r1, [r7, #8]
 8002e34:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	3330      	adds	r3, #48	@ 0x30
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	0a1b      	lsrs	r3, r3, #8
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	f003 030c 	and.w	r3, r3, #12
 8002e46:	4413      	add	r3, r2
 8002e48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	f003 031f 	and.w	r3, r3, #31
 8002e54:	211f      	movs	r1, #31
 8002e56:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	401a      	ands	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	0e9b      	lsrs	r3, r3, #26
 8002e62:	f003 011f 	and.w	r1, r3, #31
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f003 031f 	and.w	r3, r3, #31
 8002e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e70:	431a      	orrs	r2, r3
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002e76:	bf00      	nop
 8002e78:	371c      	adds	r7, #28
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
 8002e8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f023 0203 	bic.w	r2, r3, #3
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	60da      	str	r2, [r3, #12]
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	f043 0201 	orr.w	r2, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	60da      	str	r2, [r3, #12]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a08      	ldr	r2, [pc, #32]	@ (8002ef8 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d107      	bne.n	8002eea <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	f023 0203 	bic.w	r2, r3, #3
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	60da      	str	r2, [r3, #12]
  }
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	58026000 	.word	0x58026000

08002efc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f08:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002f10:	2301      	movs	r3, #1
 8002f12:	e000      	b.n	8002f16 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b087      	sub	sp, #28
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	3314      	adds	r3, #20
 8002f32:	461a      	mov	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	0e5b      	lsrs	r3, r3, #25
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	f003 0304 	and.w	r3, r3, #4
 8002f3e:	4413      	add	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	0d1b      	lsrs	r3, r3, #20
 8002f4a:	f003 031f 	and.w	r3, r3, #31
 8002f4e:	2107      	movs	r1, #7
 8002f50:	fa01 f303 	lsl.w	r3, r1, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	401a      	ands	r2, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	0d1b      	lsrs	r3, r3, #20
 8002f5c:	f003 031f 	and.w	r3, r3, #31
 8002f60:	6879      	ldr	r1, [r7, #4]
 8002f62:	fa01 f303 	lsl.w	r3, r1, r3
 8002f66:	431a      	orrs	r2, r3
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002f6c:	bf00      	nop
 8002f6e:	371c      	adds	r7, #28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4a1a      	ldr	r2, [pc, #104]	@ (8002ff0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d115      	bne.n	8002fb8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f003 0318 	and.w	r3, r3, #24
 8002fa2:	4914      	ldr	r1, [pc, #80]	@ (8002ff4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002fa4:	40d9      	lsrs	r1, r3
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	400b      	ands	r3, r1
 8002faa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002fb6:	e014      	b.n	8002fe2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f003 0318 	and.w	r3, r3, #24
 8002fce:	4909      	ldr	r1, [pc, #36]	@ (8002ff4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002fd0:	40d9      	lsrs	r1, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	400b      	ands	r3, r1
 8002fd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002fe2:	bf00      	nop
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	58026000 	.word	0x58026000
 8002ff4:	000fffff 	.word	0x000fffff

08002ff8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f003 031f 	and.w	r3, r3, #31
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8003024:	4618      	mov	r0, r3
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	4b04      	ldr	r3, [pc, #16]	@ (8003050 <LL_ADC_DisableDeepPowerDown+0x20>)
 800303e:	4013      	ands	r3, r2
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6093      	str	r3, [r2, #8]
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	5fffffc0 	.word	0x5fffffc0

08003054 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003064:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003068:	d101      	bne.n	800306e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800306a:	2301      	movs	r3, #1
 800306c:	e000      	b.n	8003070 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <LL_ADC_EnableInternalRegulator+0x24>)
 800308a:	4013      	ands	r3, r2
 800308c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	6fffffc0 	.word	0x6fffffc0

080030a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030b8:	d101      	bne.n	80030be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e000      	b.n	80030c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	4b05      	ldr	r3, [pc, #20]	@ (80030f0 <LL_ADC_Enable+0x24>)
 80030da:	4013      	ands	r3, r2
 80030dc:	f043 0201 	orr.w	r2, r3, #1
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80030e4:	bf00      	nop
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	7fffffc0 	.word	0x7fffffc0

080030f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <LL_ADC_IsEnabled+0x18>
 8003108:	2301      	movs	r3, #1
 800310a:	e000      	b.n	800310e <LL_ADC_IsEnabled+0x1a>
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	4b05      	ldr	r3, [pc, #20]	@ (8003140 <LL_ADC_REG_StartConversion+0x24>)
 800312a:	4013      	ands	r3, r2
 800312c:	f043 0204 	orr.w	r2, r3, #4
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr
 8003140:	7fffffc0 	.word	0x7fffffc0

08003144 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b04      	cmp	r3, #4
 8003156:	d101      	bne.n	800315c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003158:	2301      	movs	r3, #1
 800315a:	e000      	b.n	800315e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0308 	and.w	r3, r3, #8
 800317a:	2b08      	cmp	r3, #8
 800317c:	d101      	bne.n	8003182 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003190:	b590      	push	{r4, r7, lr}
 8003192:	b089      	sub	sp, #36	@ 0x24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003198:	2300      	movs	r3, #0
 800319a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800319c:	2300      	movs	r3, #0
 800319e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e1ee      	b.n	8003588 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	691b      	ldr	r3, [r3, #16]
 80031ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d109      	bne.n	80031cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f7fe ff15 	bl	8001fe8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7ff ff3f 	bl	8003054 <LL_ADC_IsDeepPowerDownEnabled>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d004      	beq.n	80031e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff25 	bl	8003030 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff ff5a 	bl	80030a4 <LL_ADC_IsInternalRegulatorEnabled>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d114      	bne.n	8003220 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff ff3e 	bl	800307c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003200:	4b8e      	ldr	r3, [pc, #568]	@ (800343c <HAL_ADC_Init+0x2ac>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	099b      	lsrs	r3, r3, #6
 8003206:	4a8e      	ldr	r2, [pc, #568]	@ (8003440 <HAL_ADC_Init+0x2b0>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	099b      	lsrs	r3, r3, #6
 800320e:	3301      	adds	r3, #1
 8003210:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003212:	e002      	b.n	800321a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	3b01      	subs	r3, #1
 8003218:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1f9      	bne.n	8003214 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff ff3d 	bl	80030a4 <LL_ADC_IsInternalRegulatorEnabled>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d10d      	bne.n	800324c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003234:	f043 0210 	orr.w	r2, r3, #16
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003240:	f043 0201 	orr.w	r2, r3, #1
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff ff77 	bl	8003144 <LL_ADC_REG_IsConversionOngoing>
 8003256:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325c:	f003 0310 	and.w	r3, r3, #16
 8003260:	2b00      	cmp	r3, #0
 8003262:	f040 8188 	bne.w	8003576 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b00      	cmp	r3, #0
 800326a:	f040 8184 	bne.w	8003576 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003272:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003276:	f043 0202 	orr.w	r2, r3, #2
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff ff36 	bl	80030f4 <LL_ADC_IsEnabled>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d136      	bne.n	80032fc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a6c      	ldr	r2, [pc, #432]	@ (8003444 <HAL_ADC_Init+0x2b4>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d004      	beq.n	80032a2 <HAL_ADC_Init+0x112>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a6a      	ldr	r2, [pc, #424]	@ (8003448 <HAL_ADC_Init+0x2b8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d10e      	bne.n	80032c0 <HAL_ADC_Init+0x130>
 80032a2:	4868      	ldr	r0, [pc, #416]	@ (8003444 <HAL_ADC_Init+0x2b4>)
 80032a4:	f7ff ff26 	bl	80030f4 <LL_ADC_IsEnabled>
 80032a8:	4604      	mov	r4, r0
 80032aa:	4867      	ldr	r0, [pc, #412]	@ (8003448 <HAL_ADC_Init+0x2b8>)
 80032ac:	f7ff ff22 	bl	80030f4 <LL_ADC_IsEnabled>
 80032b0:	4603      	mov	r3, r0
 80032b2:	4323      	orrs	r3, r4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf0c      	ite	eq
 80032b8:	2301      	moveq	r3, #1
 80032ba:	2300      	movne	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	e008      	b.n	80032d2 <HAL_ADC_Init+0x142>
 80032c0:	4862      	ldr	r0, [pc, #392]	@ (800344c <HAL_ADC_Init+0x2bc>)
 80032c2:	f7ff ff17 	bl	80030f4 <LL_ADC_IsEnabled>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	bf0c      	ite	eq
 80032cc:	2301      	moveq	r3, #1
 80032ce:	2300      	movne	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d012      	beq.n	80032fc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a5a      	ldr	r2, [pc, #360]	@ (8003444 <HAL_ADC_Init+0x2b4>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d004      	beq.n	80032ea <HAL_ADC_Init+0x15a>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a58      	ldr	r2, [pc, #352]	@ (8003448 <HAL_ADC_Init+0x2b8>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d101      	bne.n	80032ee <HAL_ADC_Init+0x15e>
 80032ea:	4a59      	ldr	r2, [pc, #356]	@ (8003450 <HAL_ADC_Init+0x2c0>)
 80032ec:	e000      	b.n	80032f0 <HAL_ADC_Init+0x160>
 80032ee:	4a59      	ldr	r2, [pc, #356]	@ (8003454 <HAL_ADC_Init+0x2c4>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	4619      	mov	r1, r3
 80032f6:	4610      	mov	r0, r2
 80032f8:	f7ff fc5e 	bl	8002bb8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a52      	ldr	r2, [pc, #328]	@ (800344c <HAL_ADC_Init+0x2bc>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d129      	bne.n	800335a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	7e5b      	ldrb	r3, [r3, #25]
 800330a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003310:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003316:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	2b08      	cmp	r3, #8
 800331e:	d013      	beq.n	8003348 <HAL_ADC_Init+0x1b8>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b0c      	cmp	r3, #12
 8003326:	d00d      	beq.n	8003344 <HAL_ADC_Init+0x1b4>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b1c      	cmp	r3, #28
 800332e:	d007      	beq.n	8003340 <HAL_ADC_Init+0x1b0>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	2b18      	cmp	r3, #24
 8003336:	d101      	bne.n	800333c <HAL_ADC_Init+0x1ac>
 8003338:	2318      	movs	r3, #24
 800333a:	e006      	b.n	800334a <HAL_ADC_Init+0x1ba>
 800333c:	2300      	movs	r3, #0
 800333e:	e004      	b.n	800334a <HAL_ADC_Init+0x1ba>
 8003340:	2310      	movs	r3, #16
 8003342:	e002      	b.n	800334a <HAL_ADC_Init+0x1ba>
 8003344:	2308      	movs	r3, #8
 8003346:	e000      	b.n	800334a <HAL_ADC_Init+0x1ba>
 8003348:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800334a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003352:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003354:	4313      	orrs	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
 8003358:	e00e      	b.n	8003378 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	7e5b      	ldrb	r3, [r3, #25]
 800335e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003364:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800336a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003372:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003374:	4313      	orrs	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d106      	bne.n	8003390 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003386:	3b01      	subs	r3, #1
 8003388:	045b      	lsls	r3, r3, #17
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4313      	orrs	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003394:	2b00      	cmp	r3, #0
 8003396:	d009      	beq.n	80033ac <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a26      	ldr	r2, [pc, #152]	@ (800344c <HAL_ADC_Init+0x2bc>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d115      	bne.n	80033e2 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	4b26      	ldr	r3, [pc, #152]	@ (8003458 <HAL_ADC_Init+0x2c8>)
 80033be:	4013      	ands	r3, r2
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6812      	ldr	r2, [r2, #0]
 80033c4:	69b9      	ldr	r1, [r7, #24]
 80033c6:	430b      	orrs	r3, r1
 80033c8:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	611a      	str	r2, [r3, #16]
 80033e0:	e009      	b.n	80033f6 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68da      	ldr	r2, [r3, #12]
 80033e8:	4b1c      	ldr	r3, [pc, #112]	@ (800345c <HAL_ADC_Init+0x2cc>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	69b9      	ldr	r1, [r7, #24]
 80033f2:	430b      	orrs	r3, r1
 80033f4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff fea2 	bl	8003144 <LL_ADC_REG_IsConversionOngoing>
 8003400:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff feaf 	bl	800316a <LL_ADC_INJ_IsConversionOngoing>
 800340c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	2b00      	cmp	r3, #0
 8003412:	f040 808e 	bne.w	8003532 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b00      	cmp	r3, #0
 800341a:	f040 808a 	bne.w	8003532 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a0a      	ldr	r2, [pc, #40]	@ (800344c <HAL_ADC_Init+0x2bc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d11b      	bne.n	8003460 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	7e1b      	ldrb	r3, [r3, #24]
 800342c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003434:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
 800343a:	e018      	b.n	800346e <HAL_ADC_Init+0x2de>
 800343c:	2400000c 	.word	0x2400000c
 8003440:	053e2d63 	.word	0x053e2d63
 8003444:	40022000 	.word	0x40022000
 8003448:	40022100 	.word	0x40022100
 800344c:	58026000 	.word	0x58026000
 8003450:	40022300 	.word	0x40022300
 8003454:	58026300 	.word	0x58026300
 8003458:	fff04007 	.word	0xfff04007
 800345c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	7e1b      	ldrb	r3, [r3, #24]
 8003464:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	4b46      	ldr	r3, [pc, #280]	@ (8003590 <HAL_ADC_Init+0x400>)
 8003476:	4013      	ands	r3, r2
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	69b9      	ldr	r1, [r7, #24]
 800347e:	430b      	orrs	r3, r1
 8003480:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003488:	2b01      	cmp	r3, #1
 800348a:	d137      	bne.n	80034fc <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003490:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a3f      	ldr	r2, [pc, #252]	@ (8003594 <HAL_ADC_Init+0x404>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d116      	bne.n	80034ca <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003598 <HAL_ADC_Init+0x408>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80034ae:	4311      	orrs	r1, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034b4:	4311      	orrs	r1, r2
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80034ba:	430a      	orrs	r2, r1
 80034bc:	431a      	orrs	r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	611a      	str	r2, [r3, #16]
 80034c8:	e020      	b.n	800350c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	4b32      	ldr	r3, [pc, #200]	@ (800359c <HAL_ADC_Init+0x40c>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034d8:	3a01      	subs	r2, #1
 80034da:	0411      	lsls	r1, r2, #16
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80034e0:	4311      	orrs	r1, r2
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034e6:	4311      	orrs	r1, r2
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80034ec:	430a      	orrs	r2, r1
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f042 0201 	orr.w	r2, r2, #1
 80034f8:	611a      	str	r2, [r3, #16]
 80034fa:	e007      	b.n	800350c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0201 	bic.w	r2, r2, #1
 800350a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1b      	ldr	r2, [pc, #108]	@ (8003594 <HAL_ADC_Init+0x404>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d002      	beq.n	8003532 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f001 f9b9 	bl	80048a4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d10c      	bne.n	8003554 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003540:	f023 010f 	bic.w	r1, r3, #15
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	1e5a      	subs	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	631a      	str	r2, [r3, #48]	@ 0x30
 8003552:	e007      	b.n	8003564 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 020f 	bic.w	r2, r2, #15
 8003562:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003568:	f023 0303 	bic.w	r3, r3, #3
 800356c:	f043 0201 	orr.w	r2, r3, #1
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	661a      	str	r2, [r3, #96]	@ 0x60
 8003574:	e007      	b.n	8003586 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800357a:	f043 0210 	orr.w	r2, r3, #16
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003586:	7ffb      	ldrb	r3, [r7, #31]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3724      	adds	r7, #36	@ 0x24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd90      	pop	{r4, r7, pc}
 8003590:	ffffbffc 	.word	0xffffbffc
 8003594:	58026000 	.word	0x58026000
 8003598:	fc00f81f 	.word	0xfc00f81f
 800359c:	fc00f81e 	.word	0xfc00f81e

080035a0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a60      	ldr	r2, [pc, #384]	@ (8003734 <HAL_ADC_Start_DMA+0x194>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d004      	beq.n	80035c0 <HAL_ADC_Start_DMA+0x20>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003738 <HAL_ADC_Start_DMA+0x198>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d101      	bne.n	80035c4 <HAL_ADC_Start_DMA+0x24>
 80035c0:	4b5e      	ldr	r3, [pc, #376]	@ (800373c <HAL_ADC_Start_DMA+0x19c>)
 80035c2:	e000      	b.n	80035c6 <HAL_ADC_Start_DMA+0x26>
 80035c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003740 <HAL_ADC_Start_DMA+0x1a0>)
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff fd16 	bl	8002ff8 <LL_ADC_GetMultimode>
 80035cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff fdb6 	bl	8003144 <LL_ADC_REG_IsConversionOngoing>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f040 80a2 	bne.w	8003724 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d101      	bne.n	80035ee <HAL_ADC_Start_DMA+0x4e>
 80035ea:	2302      	movs	r3, #2
 80035ec:	e09d      	b.n	800372a <HAL_ADC_Start_DMA+0x18a>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d006      	beq.n	800360a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	2b05      	cmp	r3, #5
 8003600:	d003      	beq.n	800360a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	2b09      	cmp	r3, #9
 8003606:	f040 8086 	bne.w	8003716 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f001 f82c 	bl	8004668 <ADC_Enable>
 8003610:	4603      	mov	r3, r0
 8003612:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003614:	7dfb      	ldrb	r3, [r7, #23]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d178      	bne.n	800370c <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800361e:	4b49      	ldr	r3, [pc, #292]	@ (8003744 <HAL_ADC_Start_DMA+0x1a4>)
 8003620:	4013      	ands	r3, r2
 8003622:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a42      	ldr	r2, [pc, #264]	@ (8003738 <HAL_ADC_Start_DMA+0x198>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d002      	beq.n	800363a <HAL_ADC_Start_DMA+0x9a>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	e000      	b.n	800363c <HAL_ADC_Start_DMA+0x9c>
 800363a:	4b3e      	ldr	r3, [pc, #248]	@ (8003734 <HAL_ADC_Start_DMA+0x194>)
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	6812      	ldr	r2, [r2, #0]
 8003640:	4293      	cmp	r3, r2
 8003642:	d002      	beq.n	800364a <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d105      	bne.n	8003656 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800364e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800365a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d006      	beq.n	8003670 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003666:	f023 0206 	bic.w	r2, r3, #6
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	665a      	str	r2, [r3, #100]	@ 0x64
 800366e:	e002      	b.n	8003676 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367a:	4a33      	ldr	r2, [pc, #204]	@ (8003748 <HAL_ADC_Start_DMA+0x1a8>)
 800367c:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003682:	4a32      	ldr	r2, [pc, #200]	@ (800374c <HAL_ADC_Start_DMA+0x1ac>)
 8003684:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800368a:	4a31      	ldr	r2, [pc, #196]	@ (8003750 <HAL_ADC_Start_DMA+0x1b0>)
 800368c:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	221c      	movs	r2, #28
 8003694:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f042 0210 	orr.w	r2, r2, #16
 80036ac:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a28      	ldr	r2, [pc, #160]	@ (8003754 <HAL_ADC_Start_DMA+0x1b4>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d10f      	bne.n	80036d8 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	4619      	mov	r1, r3
 80036c6:	4610      	mov	r0, r2
 80036c8:	f7ff fbfe 	bl	8002ec8 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fbe9 	bl	8002ea8 <LL_ADC_EnableDMAReq>
 80036d6:	e007      	b.n	80036e8 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f7ff fbcd 	bl	8002e82 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3340      	adds	r3, #64	@ 0x40
 80036f2:	4619      	mov	r1, r3
 80036f4:	68ba      	ldr	r2, [r7, #8]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f001 ff64 	bl	80055c4 <HAL_DMA_Start_IT>
 80036fc:	4603      	mov	r3, r0
 80036fe:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff fd09 	bl	800311c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800370a:	e00d      	b.n	8003728 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8003714:	e008      	b.n	8003728 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8003722:	e001      	b.n	8003728 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003724:	2302      	movs	r3, #2
 8003726:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003728:	7dfb      	ldrb	r3, [r7, #23]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3718      	adds	r7, #24
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40022000 	.word	0x40022000
 8003738:	40022100 	.word	0x40022100
 800373c:	40022300 	.word	0x40022300
 8003740:	58026300 	.word	0x58026300
 8003744:	fffff0fe 	.word	0xfffff0fe
 8003748:	0800477d 	.word	0x0800477d
 800374c:	08004855 	.word	0x08004855
 8003750:	08004871 	.word	0x08004871
 8003754:	58026000 	.word	0x58026000

08003758 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	@ 0x28
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003760:	2300      	movs	r3, #0
 8003762:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a87      	ldr	r2, [pc, #540]	@ (8003998 <HAL_ADC_IRQHandler+0x240>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d004      	beq.n	8003788 <HAL_ADC_IRQHandler+0x30>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a86      	ldr	r2, [pc, #536]	@ (800399c <HAL_ADC_IRQHandler+0x244>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d101      	bne.n	800378c <HAL_ADC_IRQHandler+0x34>
 8003788:	4b85      	ldr	r3, [pc, #532]	@ (80039a0 <HAL_ADC_IRQHandler+0x248>)
 800378a:	e000      	b.n	800378e <HAL_ADC_IRQHandler+0x36>
 800378c:	4b85      	ldr	r3, [pc, #532]	@ (80039a4 <HAL_ADC_IRQHandler+0x24c>)
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff fc32 	bl	8002ff8 <LL_ADC_GetMultimode>
 8003794:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d017      	beq.n	80037d0 <HAL_ADC_IRQHandler+0x78>
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d012      	beq.n	80037d0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d105      	bne.n	80037c2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ba:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f001 f9aa 	bl	8004b1c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2202      	movs	r2, #2
 80037ce:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d004      	beq.n	80037e4 <HAL_ADC_IRQHandler+0x8c>
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10a      	bne.n	80037fa <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 8083 	beq.w	80038f6 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d07d      	beq.n	80038f6 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fe:	f003 0310 	and.w	r3, r3, #16
 8003802:	2b00      	cmp	r3, #0
 8003804:	d105      	bne.n	8003812 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff faf4 	bl	8002e04 <LL_ADC_REG_IsTriggerSourceSWStart>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d062      	beq.n	80038e8 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a5d      	ldr	r2, [pc, #372]	@ (800399c <HAL_ADC_IRQHandler+0x244>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d002      	beq.n	8003832 <HAL_ADC_IRQHandler+0xda>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	e000      	b.n	8003834 <HAL_ADC_IRQHandler+0xdc>
 8003832:	4b59      	ldr	r3, [pc, #356]	@ (8003998 <HAL_ADC_IRQHandler+0x240>)
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6812      	ldr	r2, [r2, #0]
 8003838:	4293      	cmp	r3, r2
 800383a:	d008      	beq.n	800384e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d005      	beq.n	800384e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	2b05      	cmp	r3, #5
 8003846:	d002      	beq.n	800384e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2b09      	cmp	r3, #9
 800384c:	d104      	bne.n	8003858 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	623b      	str	r3, [r7, #32]
 8003856:	e00c      	b.n	8003872 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a4f      	ldr	r2, [pc, #316]	@ (800399c <HAL_ADC_IRQHandler+0x244>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d002      	beq.n	8003868 <HAL_ADC_IRQHandler+0x110>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	e000      	b.n	800386a <HAL_ADC_IRQHandler+0x112>
 8003868:	4b4b      	ldr	r3, [pc, #300]	@ (8003998 <HAL_ADC_IRQHandler+0x240>)
 800386a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003872:	6a3b      	ldr	r3, [r7, #32]
 8003874:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d135      	bne.n	80038e8 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b08      	cmp	r3, #8
 8003888:	d12e      	bne.n	80038e8 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff fc58 	bl	8003144 <LL_ADC_REG_IsConversionOngoing>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d11a      	bne.n	80038d0 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 020c 	bic.w	r2, r2, #12
 80038a8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d112      	bne.n	80038e8 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c6:	f043 0201 	orr.w	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80038ce:	e00b      	b.n	80038e8 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d4:	f043 0210 	orr.w	r2, r3, #16
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038e0:	f043 0201 	orr.w	r2, r3, #1
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f7fd fe59 	bl	80015a0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	220c      	movs	r2, #12
 80038f4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0320 	and.w	r3, r3, #32
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d004      	beq.n	800390a <HAL_ADC_IRQHandler+0x1b2>
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	f003 0320 	and.w	r3, r3, #32
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10b      	bne.n	8003922 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 80a0 	beq.w	8003a56 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 809a 	beq.w	8003a56 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003926:	f003 0310 	and.w	r3, r3, #16
 800392a:	2b00      	cmp	r3, #0
 800392c:	d105      	bne.n	800393a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003932:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fadc 	bl	8002efc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003944:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f7ff fa5a 	bl	8002e04 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003950:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a11      	ldr	r2, [pc, #68]	@ (800399c <HAL_ADC_IRQHandler+0x244>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d002      	beq.n	8003962 <HAL_ADC_IRQHandler+0x20a>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	e000      	b.n	8003964 <HAL_ADC_IRQHandler+0x20c>
 8003962:	4b0d      	ldr	r3, [pc, #52]	@ (8003998 <HAL_ADC_IRQHandler+0x240>)
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	4293      	cmp	r3, r2
 800396a:	d008      	beq.n	800397e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d005      	beq.n	800397e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2b06      	cmp	r3, #6
 8003976:	d002      	beq.n	800397e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	2b07      	cmp	r3, #7
 800397c:	d104      	bne.n	8003988 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	623b      	str	r3, [r7, #32]
 8003986:	e014      	b.n	80039b2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a03      	ldr	r2, [pc, #12]	@ (800399c <HAL_ADC_IRQHandler+0x244>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00a      	beq.n	80039a8 <HAL_ADC_IRQHandler+0x250>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	e008      	b.n	80039aa <HAL_ADC_IRQHandler+0x252>
 8003998:	40022000 	.word	0x40022000
 800399c:	40022100 	.word	0x40022100
 80039a0:	40022300 	.word	0x40022300
 80039a4:	58026300 	.word	0x58026300
 80039a8:	4b84      	ldr	r3, [pc, #528]	@ (8003bbc <HAL_ADC_IRQHandler+0x464>)
 80039aa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d047      	beq.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80039b8:	6a3b      	ldr	r3, [r7, #32]
 80039ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d007      	beq.n	80039d2 <HAL_ADC_IRQHandler+0x27a>
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d03f      	beq.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80039c8:	6a3b      	ldr	r3, [r7, #32]
 80039ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d13a      	bne.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039dc:	2b40      	cmp	r3, #64	@ 0x40
 80039de:	d133      	bne.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d12e      	bne.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff fbbb 	bl	800316a <LL_ADC_INJ_IsConversionOngoing>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d11a      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a08:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d112      	bne.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a26:	f043 0201 	orr.w	r2, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a2e:	e00b      	b.n	8003a48 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a34:	f043 0210 	orr.w	r2, r3, #16
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a40:	f043 0201 	orr.w	r2, r3, #1
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f001 f83f 	bl	8004acc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2260      	movs	r2, #96	@ 0x60
 8003a54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d011      	beq.n	8003a84 <HAL_ADC_IRQHandler+0x32c>
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00c      	beq.n	8003a84 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f8b2 	bl	8003be0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2280      	movs	r2, #128	@ 0x80
 8003a82:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d012      	beq.n	8003ab4 <HAL_ADC_IRQHandler+0x35c>
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00d      	beq.n	8003ab4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f001 f825 	bl	8004af4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ab2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d012      	beq.n	8003ae4 <HAL_ADC_IRQHandler+0x38c>
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00d      	beq.n	8003ae4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003acc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f001 f817 	bl	8004b08 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ae2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f003 0310 	and.w	r3, r3, #16
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d043      	beq.n	8003b76 <HAL_ADC_IRQHandler+0x41e>
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	f003 0310 	and.w	r3, r3, #16
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d03e      	beq.n	8003b76 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d102      	bne.n	8003b06 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8003b00:	2301      	movs	r3, #1
 8003b02:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b04:	e021      	b.n	8003b4a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d015      	beq.n	8003b38 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a2a      	ldr	r2, [pc, #168]	@ (8003bbc <HAL_ADC_IRQHandler+0x464>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d004      	beq.n	8003b20 <HAL_ADC_IRQHandler+0x3c8>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a29      	ldr	r2, [pc, #164]	@ (8003bc0 <HAL_ADC_IRQHandler+0x468>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d101      	bne.n	8003b24 <HAL_ADC_IRQHandler+0x3cc>
 8003b20:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <HAL_ADC_IRQHandler+0x46c>)
 8003b22:	e000      	b.n	8003b26 <HAL_ADC_IRQHandler+0x3ce>
 8003b24:	4b28      	ldr	r3, [pc, #160]	@ (8003bc8 <HAL_ADC_IRQHandler+0x470>)
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7ff fa74 	bl	8003014 <LL_ADC_GetMultiDMATransfer>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00b      	beq.n	8003b4a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003b32:	2301      	movs	r3, #1
 8003b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b36:	e008      	b.n	8003b4a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003b46:	2301      	movs	r3, #1
 8003b48:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d10e      	bne.n	8003b6e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b54:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b60:	f043 0202 	orr.w	r2, r3, #2
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f843 	bl	8003bf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2210      	movs	r2, #16
 8003b74:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d018      	beq.n	8003bb2 <HAL_ADC_IRQHandler+0x45a>
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d013      	beq.n	8003bb2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b8e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b9a:	f043 0208 	orr.w	r2, r3, #8
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003baa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 ff97 	bl	8004ae0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003bb2:	bf00      	nop
 8003bb4:	3728      	adds	r7, #40	@ 0x28
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40022000 	.word	0x40022000
 8003bc0:	40022100 	.word	0x40022100
 8003bc4:	40022300 	.word	0x40022300
 8003bc8:	58026300 	.word	0x58026300

08003bcc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003c08:	b590      	push	{r4, r7, lr}
 8003c0a:	b0b9      	sub	sp, #228	@ 0xe4
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c22:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	4aab      	ldr	r2, [pc, #684]	@ (8003ed8 <HAL_ADC_ConfigChannel+0x2d0>)
 8003c2a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d102      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x34>
 8003c36:	2302      	movs	r3, #2
 8003c38:	f000 bcfe 	b.w	8004638 <HAL_ADC_ConfigChannel+0xa30>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff fa7b 	bl	8003144 <LL_ADC_REG_IsConversionOngoing>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f040 84e2 	bne.w	800461a <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	db38      	blt.n	8003cd0 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a9e      	ldr	r2, [pc, #632]	@ (8003edc <HAL_ADC_ConfigChannel+0x2d4>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d033      	beq.n	8003cd0 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d108      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x7e>
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	0e9b      	lsrs	r3, r3, #26
 8003c7a:	f003 031f 	and.w	r3, r3, #31
 8003c7e:	2201      	movs	r2, #1
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	e01d      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0xba>
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c92:	fa93 f3a3 	rbit	r3, r3
 8003c96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003c9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ca2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8003caa:	2320      	movs	r3, #32
 8003cac:	e004      	b.n	8003cb8 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8003cae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003cb2:	fab3 f383 	clz	r3, r3
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	f003 031f 	and.w	r3, r3, #31
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6812      	ldr	r2, [r2, #0]
 8003cc6:	69d1      	ldr	r1, [r2, #28]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6812      	ldr	r2, [r2, #0]
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6818      	ldr	r0, [r3, #0]
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	6859      	ldr	r1, [r3, #4]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	f7ff f8a4 	bl	8002e2a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff fa2c 	bl	8003144 <LL_ADC_REG_IsConversionOngoing>
 8003cec:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7ff fa38 	bl	800316a <LL_ADC_INJ_IsConversionOngoing>
 8003cfa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003cfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f040 8270 	bne.w	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d08:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f040 826b 	bne.w	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	6819      	ldr	r1, [r3, #0]
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f7ff f8ff 	bl	8002f22 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a6c      	ldr	r2, [pc, #432]	@ (8003edc <HAL_ADC_ConfigChannel+0x2d4>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d10d      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	695a      	ldr	r2, [r3, #20]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	08db      	lsrs	r3, r3, #3
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d48:	e032      	b.n	8003db0 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003d4a:	4b65      	ldr	r3, [pc, #404]	@ (8003ee0 <HAL_ADC_ConfigChannel+0x2d8>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003d52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d56:	d10b      	bne.n	8003d70 <HAL_ADC_ConfigChannel+0x168>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	695a      	ldr	r2, [r3, #20]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	089b      	lsrs	r3, r3, #2
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	e01d      	b.n	8003dac <HAL_ADC_ConfigChannel+0x1a4>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	f003 0310 	and.w	r3, r3, #16
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10b      	bne.n	8003d96 <HAL_ADC_ConfigChannel+0x18e>
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	089b      	lsrs	r3, r3, #2
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	e00a      	b.n	8003dac <HAL_ADC_ConfigChannel+0x1a4>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	089b      	lsrs	r3, r3, #2
 8003da2:	f003 0304 	and.w	r3, r3, #4
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d048      	beq.n	8003e4a <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6818      	ldr	r0, [r3, #0]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	6919      	ldr	r1, [r3, #16]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dc8:	f7fe ff2a 	bl	8002c20 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a42      	ldr	r2, [pc, #264]	@ (8003edc <HAL_ADC_ConfigChannel+0x2d4>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d119      	bne.n	8003e0a <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6919      	ldr	r1, [r3, #16]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	461a      	mov	r2, r3
 8003de4:	f7fe ffc2 	bl	8002d6c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6919      	ldr	r1, [r3, #16]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d102      	bne.n	8003e00 <HAL_ADC_ConfigChannel+0x1f8>
 8003dfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dfe:	e000      	b.n	8003e02 <HAL_ADC_ConfigChannel+0x1fa>
 8003e00:	2300      	movs	r3, #0
 8003e02:	461a      	mov	r2, r3
 8003e04:	f7fe ff90 	bl	8002d28 <LL_ADC_SetOffsetSaturation>
 8003e08:	e1ee      	b.n	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6818      	ldr	r0, [r3, #0]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	6919      	ldr	r1, [r3, #16]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d102      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x21a>
 8003e1c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003e20:	e000      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x21c>
 8003e22:	2300      	movs	r3, #0
 8003e24:	461a      	mov	r2, r3
 8003e26:	f7fe ff5d 	bl	8002ce4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6818      	ldr	r0, [r3, #0]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	6919      	ldr	r1, [r3, #16]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	7e1b      	ldrb	r3, [r3, #24]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d102      	bne.n	8003e40 <HAL_ADC_ConfigChannel+0x238>
 8003e3a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003e3e:	e000      	b.n	8003e42 <HAL_ADC_ConfigChannel+0x23a>
 8003e40:	2300      	movs	r3, #0
 8003e42:	461a      	mov	r2, r3
 8003e44:	f7fe ff34 	bl	8002cb0 <LL_ADC_SetDataRightShift>
 8003e48:	e1ce      	b.n	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a23      	ldr	r2, [pc, #140]	@ (8003edc <HAL_ADC_ConfigChannel+0x2d4>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	f040 8181 	bne.w	8004158 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fe ff11 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10a      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x27a>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2100      	movs	r1, #0
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fe ff06 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	0e9b      	lsrs	r3, r3, #26
 8003e7c:	f003 021f 	and.w	r2, r3, #31
 8003e80:	e01e      	b.n	8003ec0 <HAL_ADC_ConfigChannel+0x2b8>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2100      	movs	r1, #0
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fe fefb 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e98:	fa93 f3a3 	rbit	r3, r3
 8003e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003ea0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ea4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003ea8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8003eb0:	2320      	movs	r3, #32
 8003eb2:	e004      	b.n	8003ebe <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8003eb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003eb8:	fab3 f383 	clz	r3, r3
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d10b      	bne.n	8003ee4 <HAL_ADC_ConfigChannel+0x2dc>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	0e9b      	lsrs	r3, r3, #26
 8003ed2:	f003 031f 	and.w	r3, r3, #31
 8003ed6:	e01e      	b.n	8003f16 <HAL_ADC_ConfigChannel+0x30e>
 8003ed8:	47ff0000 	.word	0x47ff0000
 8003edc:	58026000 	.word	0x58026000
 8003ee0:	5c001000 	.word	0x5c001000
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ef0:	fa93 f3a3 	rbit	r3, r3
 8003ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003ef8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003efc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003f00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8003f08:	2320      	movs	r3, #32
 8003f0a:	e004      	b.n	8003f16 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8003f0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f10:	fab3 f383 	clz	r3, r3
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d106      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	2100      	movs	r1, #0
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fe ff44 	bl	8002db0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fe fea8 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003f34:	4603      	mov	r3, r0
 8003f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10a      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x34c>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2101      	movs	r1, #1
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe fe9d 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	0e9b      	lsrs	r3, r3, #26
 8003f4e:	f003 021f 	and.w	r2, r3, #31
 8003f52:	e01e      	b.n	8003f92 <HAL_ADC_ConfigChannel+0x38a>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2101      	movs	r1, #1
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fe fe92 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003f60:	4603      	mov	r3, r0
 8003f62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f6a:	fa93 f3a3 	rbit	r3, r3
 8003f6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003f7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8003f82:	2320      	movs	r3, #32
 8003f84:	e004      	b.n	8003f90 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8003f86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f8a:	fab3 f383 	clz	r3, r3
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	461a      	mov	r2, r3
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d105      	bne.n	8003faa <HAL_ADC_ConfigChannel+0x3a2>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	0e9b      	lsrs	r3, r3, #26
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	e018      	b.n	8003fdc <HAL_ADC_ConfigChannel+0x3d4>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fb6:	fa93 f3a3 	rbit	r3, r3
 8003fba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003fbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003fc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8003fce:	2320      	movs	r3, #32
 8003fd0:	e004      	b.n	8003fdc <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8003fd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fd6:	fab3 f383 	clz	r3, r3
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d106      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7fe fee1 	bl	8002db0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2102      	movs	r1, #2
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fe fe45 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10a      	bne.n	800401a <HAL_ADC_ConfigChannel+0x412>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2102      	movs	r1, #2
 800400a:	4618      	mov	r0, r3
 800400c:	f7fe fe3a 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8004010:	4603      	mov	r3, r0
 8004012:	0e9b      	lsrs	r3, r3, #26
 8004014:	f003 021f 	and.w	r2, r3, #31
 8004018:	e01e      	b.n	8004058 <HAL_ADC_ConfigChannel+0x450>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2102      	movs	r1, #2
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe fe2f 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 8004026:	4603      	mov	r3, r0
 8004028:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004030:	fa93 f3a3 	rbit	r3, r3
 8004034:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004038:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800403c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004040:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8004048:	2320      	movs	r3, #32
 800404a:	e004      	b.n	8004056 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 800404c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004050:	fab3 f383 	clz	r3, r3
 8004054:	b2db      	uxtb	r3, r3
 8004056:	461a      	mov	r2, r3
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <HAL_ADC_ConfigChannel+0x468>
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	0e9b      	lsrs	r3, r3, #26
 800406a:	f003 031f 	and.w	r3, r3, #31
 800406e:	e014      	b.n	800409a <HAL_ADC_ConfigChannel+0x492>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004076:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004078:	fa93 f3a3 	rbit	r3, r3
 800407c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800407e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004080:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004084:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800408c:	2320      	movs	r3, #32
 800408e:	e004      	b.n	800409a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004090:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004094:	fab3 f383 	clz	r3, r3
 8004098:	b2db      	uxtb	r3, r3
 800409a:	429a      	cmp	r2, r3
 800409c:	d106      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2200      	movs	r2, #0
 80040a4:	2102      	movs	r1, #2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7fe fe82 	bl	8002db0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2103      	movs	r1, #3
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fe fde6 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10a      	bne.n	80040d8 <HAL_ADC_ConfigChannel+0x4d0>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2103      	movs	r1, #3
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7fe fddb 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 80040ce:	4603      	mov	r3, r0
 80040d0:	0e9b      	lsrs	r3, r3, #26
 80040d2:	f003 021f 	and.w	r2, r3, #31
 80040d6:	e017      	b.n	8004108 <HAL_ADC_ConfigChannel+0x500>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2103      	movs	r1, #3
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fe fdd0 	bl	8002c84 <LL_ADC_GetOffsetChannel>
 80040e4:	4603      	mov	r3, r0
 80040e6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040ea:	fa93 f3a3 	rbit	r3, r3
 80040ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80040f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80040f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 80040fa:	2320      	movs	r3, #32
 80040fc:	e003      	b.n	8004106 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 80040fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004100:	fab3 f383 	clz	r3, r3
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004110:	2b00      	cmp	r3, #0
 8004112:	d105      	bne.n	8004120 <HAL_ADC_ConfigChannel+0x518>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	0e9b      	lsrs	r3, r3, #26
 800411a:	f003 031f 	and.w	r3, r3, #31
 800411e:	e011      	b.n	8004144 <HAL_ADC_ConfigChannel+0x53c>
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004126:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004128:	fa93 f3a3 	rbit	r3, r3
 800412c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800412e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004130:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004132:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004134:	2b00      	cmp	r3, #0
 8004136:	d101      	bne.n	800413c <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8004138:	2320      	movs	r3, #32
 800413a:	e003      	b.n	8004144 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 800413c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800413e:	fab3 f383 	clz	r3, r3
 8004142:	b2db      	uxtb	r3, r3
 8004144:	429a      	cmp	r2, r3
 8004146:	d14f      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2200      	movs	r2, #0
 800414e:	2103      	movs	r1, #3
 8004150:	4618      	mov	r0, r3
 8004152:	f7fe fe2d 	bl	8002db0 <LL_ADC_SetOffsetState>
 8004156:	e047      	b.n	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800415e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	069b      	lsls	r3, r3, #26
 8004168:	429a      	cmp	r2, r3
 800416a:	d107      	bne.n	800417c <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800417a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004182:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	069b      	lsls	r3, r3, #26
 800418c:	429a      	cmp	r2, r3
 800418e:	d107      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800419e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	069b      	lsls	r3, r3, #26
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d107      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80041c2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	069b      	lsls	r3, r3, #26
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d107      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80041e6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7fe ff81 	bl	80030f4 <LL_ADC_IsEnabled>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f040 8219 	bne.w	800462c <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6818      	ldr	r0, [r3, #0]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6819      	ldr	r1, [r3, #0]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	461a      	mov	r2, r3
 8004208:	f7fe feb6 	bl	8002f78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	4aa1      	ldr	r2, [pc, #644]	@ (8004498 <HAL_ADC_ConfigChannel+0x890>)
 8004212:	4293      	cmp	r3, r2
 8004214:	f040 812e 	bne.w	8004474 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10b      	bne.n	8004240 <HAL_ADC_ConfigChannel+0x638>
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	0e9b      	lsrs	r3, r3, #26
 800422e:	3301      	adds	r3, #1
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	2b09      	cmp	r3, #9
 8004236:	bf94      	ite	ls
 8004238:	2301      	movls	r3, #1
 800423a:	2300      	movhi	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	e019      	b.n	8004274 <HAL_ADC_ConfigChannel+0x66c>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004248:	fa93 f3a3 	rbit	r3, r3
 800424c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800424e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004250:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004252:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004258:	2320      	movs	r3, #32
 800425a:	e003      	b.n	8004264 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800425c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800425e:	fab3 f383 	clz	r3, r3
 8004262:	b2db      	uxtb	r3, r3
 8004264:	3301      	adds	r3, #1
 8004266:	f003 031f 	and.w	r3, r3, #31
 800426a:	2b09      	cmp	r3, #9
 800426c:	bf94      	ite	ls
 800426e:	2301      	movls	r3, #1
 8004270:	2300      	movhi	r3, #0
 8004272:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004274:	2b00      	cmp	r3, #0
 8004276:	d079      	beq.n	800436c <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004280:	2b00      	cmp	r3, #0
 8004282:	d107      	bne.n	8004294 <HAL_ADC_ConfigChannel+0x68c>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	0e9b      	lsrs	r3, r3, #26
 800428a:	3301      	adds	r3, #1
 800428c:	069b      	lsls	r3, r3, #26
 800428e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004292:	e015      	b.n	80042c0 <HAL_ADC_ConfigChannel+0x6b8>
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800429c:	fa93 f3a3 	rbit	r3, r3
 80042a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80042a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042a4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80042a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 80042ac:	2320      	movs	r3, #32
 80042ae:	e003      	b.n	80042b8 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 80042b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042b2:	fab3 f383 	clz	r3, r3
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	3301      	adds	r3, #1
 80042ba:	069b      	lsls	r3, r3, #26
 80042bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d109      	bne.n	80042e0 <HAL_ADC_ConfigChannel+0x6d8>
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	0e9b      	lsrs	r3, r3, #26
 80042d2:	3301      	adds	r3, #1
 80042d4:	f003 031f 	and.w	r3, r3, #31
 80042d8:	2101      	movs	r1, #1
 80042da:	fa01 f303 	lsl.w	r3, r1, r3
 80042de:	e017      	b.n	8004310 <HAL_ADC_ConfigChannel+0x708>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042e8:	fa93 f3a3 	rbit	r3, r3
 80042ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80042ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042f0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80042f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 80042f8:	2320      	movs	r3, #32
 80042fa:	e003      	b.n	8004304 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 80042fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042fe:	fab3 f383 	clz	r3, r3
 8004302:	b2db      	uxtb	r3, r3
 8004304:	3301      	adds	r3, #1
 8004306:	f003 031f 	and.w	r3, r3, #31
 800430a:	2101      	movs	r1, #1
 800430c:	fa01 f303 	lsl.w	r3, r1, r3
 8004310:	ea42 0103 	orr.w	r1, r2, r3
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10a      	bne.n	8004336 <HAL_ADC_ConfigChannel+0x72e>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	0e9b      	lsrs	r3, r3, #26
 8004326:	3301      	adds	r3, #1
 8004328:	f003 021f 	and.w	r2, r3, #31
 800432c:	4613      	mov	r3, r2
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	4413      	add	r3, r2
 8004332:	051b      	lsls	r3, r3, #20
 8004334:	e018      	b.n	8004368 <HAL_ADC_ConfigChannel+0x760>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800433e:	fa93 f3a3 	rbit	r3, r3
 8004342:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004346:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 800434e:	2320      	movs	r3, #32
 8004350:	e003      	b.n	800435a <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 8004352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004354:	fab3 f383 	clz	r3, r3
 8004358:	b2db      	uxtb	r3, r3
 800435a:	3301      	adds	r3, #1
 800435c:	f003 021f 	and.w	r2, r3, #31
 8004360:	4613      	mov	r3, r2
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	4413      	add	r3, r2
 8004366:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004368:	430b      	orrs	r3, r1
 800436a:	e07e      	b.n	800446a <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004374:	2b00      	cmp	r3, #0
 8004376:	d107      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x780>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	0e9b      	lsrs	r3, r3, #26
 800437e:	3301      	adds	r3, #1
 8004380:	069b      	lsls	r3, r3, #26
 8004382:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004386:	e015      	b.n	80043b4 <HAL_ADC_ConfigChannel+0x7ac>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004390:	fa93 f3a3 	rbit	r3, r3
 8004394:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800439a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800439c:	2b00      	cmp	r3, #0
 800439e:	d101      	bne.n	80043a4 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 80043a0:	2320      	movs	r3, #32
 80043a2:	e003      	b.n	80043ac <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 80043a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a6:	fab3 f383 	clz	r3, r3
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	3301      	adds	r3, #1
 80043ae:	069b      	lsls	r3, r3, #26
 80043b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d109      	bne.n	80043d4 <HAL_ADC_ConfigChannel+0x7cc>
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	0e9b      	lsrs	r3, r3, #26
 80043c6:	3301      	adds	r3, #1
 80043c8:	f003 031f 	and.w	r3, r3, #31
 80043cc:	2101      	movs	r1, #1
 80043ce:	fa01 f303 	lsl.w	r3, r1, r3
 80043d2:	e017      	b.n	8004404 <HAL_ADC_ConfigChannel+0x7fc>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	fa93 f3a3 	rbit	r3, r3
 80043e0:	61bb      	str	r3, [r7, #24]
  return result;
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80043e6:	6a3b      	ldr	r3, [r7, #32]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 80043ec:	2320      	movs	r3, #32
 80043ee:	e003      	b.n	80043f8 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	fab3 f383 	clz	r3, r3
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	3301      	adds	r3, #1
 80043fa:	f003 031f 	and.w	r3, r3, #31
 80043fe:	2101      	movs	r1, #1
 8004400:	fa01 f303 	lsl.w	r3, r1, r3
 8004404:	ea42 0103 	orr.w	r1, r2, r3
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10d      	bne.n	8004430 <HAL_ADC_ConfigChannel+0x828>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	0e9b      	lsrs	r3, r3, #26
 800441a:	3301      	adds	r3, #1
 800441c:	f003 021f 	and.w	r2, r3, #31
 8004420:	4613      	mov	r3, r2
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	4413      	add	r3, r2
 8004426:	3b1e      	subs	r3, #30
 8004428:	051b      	lsls	r3, r3, #20
 800442a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800442e:	e01b      	b.n	8004468 <HAL_ADC_ConfigChannel+0x860>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	fa93 f3a3 	rbit	r3, r3
 800443c:	60fb      	str	r3, [r7, #12]
  return result;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8004448:	2320      	movs	r3, #32
 800444a:	e003      	b.n	8004454 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	fab3 f383 	clz	r3, r3
 8004452:	b2db      	uxtb	r3, r3
 8004454:	3301      	adds	r3, #1
 8004456:	f003 021f 	and.w	r2, r3, #31
 800445a:	4613      	mov	r3, r2
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	4413      	add	r3, r2
 8004460:	3b1e      	subs	r3, #30
 8004462:	051b      	lsls	r3, r3, #20
 8004464:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004468:	430b      	orrs	r3, r1
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	6892      	ldr	r2, [r2, #8]
 800446e:	4619      	mov	r1, r3
 8004470:	f7fe fd57 	bl	8002f22 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	f280 80d7 	bge.w	800462c <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a06      	ldr	r2, [pc, #24]	@ (800449c <HAL_ADC_ConfigChannel+0x894>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d004      	beq.n	8004492 <HAL_ADC_ConfigChannel+0x88a>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a04      	ldr	r2, [pc, #16]	@ (80044a0 <HAL_ADC_ConfigChannel+0x898>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d10a      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x8a0>
 8004492:	4b04      	ldr	r3, [pc, #16]	@ (80044a4 <HAL_ADC_ConfigChannel+0x89c>)
 8004494:	e009      	b.n	80044aa <HAL_ADC_ConfigChannel+0x8a2>
 8004496:	bf00      	nop
 8004498:	47ff0000 	.word	0x47ff0000
 800449c:	40022000 	.word	0x40022000
 80044a0:	40022100 	.word	0x40022100
 80044a4:	40022300 	.word	0x40022300
 80044a8:	4b65      	ldr	r3, [pc, #404]	@ (8004640 <HAL_ADC_ConfigChannel+0xa38>)
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fbaa 	bl	8002c04 <LL_ADC_GetCommonPathInternalCh>
 80044b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a62      	ldr	r2, [pc, #392]	@ (8004644 <HAL_ADC_ConfigChannel+0xa3c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d004      	beq.n	80044c8 <HAL_ADC_ConfigChannel+0x8c0>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a61      	ldr	r2, [pc, #388]	@ (8004648 <HAL_ADC_ConfigChannel+0xa40>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d10e      	bne.n	80044e6 <HAL_ADC_ConfigChannel+0x8de>
 80044c8:	485e      	ldr	r0, [pc, #376]	@ (8004644 <HAL_ADC_ConfigChannel+0xa3c>)
 80044ca:	f7fe fe13 	bl	80030f4 <LL_ADC_IsEnabled>
 80044ce:	4604      	mov	r4, r0
 80044d0:	485d      	ldr	r0, [pc, #372]	@ (8004648 <HAL_ADC_ConfigChannel+0xa40>)
 80044d2:	f7fe fe0f 	bl	80030f4 <LL_ADC_IsEnabled>
 80044d6:	4603      	mov	r3, r0
 80044d8:	4323      	orrs	r3, r4
 80044da:	2b00      	cmp	r3, #0
 80044dc:	bf0c      	ite	eq
 80044de:	2301      	moveq	r3, #1
 80044e0:	2300      	movne	r3, #0
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	e008      	b.n	80044f8 <HAL_ADC_ConfigChannel+0x8f0>
 80044e6:	4859      	ldr	r0, [pc, #356]	@ (800464c <HAL_ADC_ConfigChannel+0xa44>)
 80044e8:	f7fe fe04 	bl	80030f4 <LL_ADC_IsEnabled>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	bf0c      	ite	eq
 80044f2:	2301      	moveq	r3, #1
 80044f4:	2300      	movne	r3, #0
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f000 8084 	beq.w	8004606 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a53      	ldr	r2, [pc, #332]	@ (8004650 <HAL_ADC_ConfigChannel+0xa48>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d132      	bne.n	800456e <HAL_ADC_ConfigChannel+0x966>
 8004508:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800450c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d12c      	bne.n	800456e <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a4c      	ldr	r2, [pc, #304]	@ (800464c <HAL_ADC_ConfigChannel+0xa44>)
 800451a:	4293      	cmp	r3, r2
 800451c:	f040 8086 	bne.w	800462c <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a47      	ldr	r2, [pc, #284]	@ (8004644 <HAL_ADC_ConfigChannel+0xa3c>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d004      	beq.n	8004534 <HAL_ADC_ConfigChannel+0x92c>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a46      	ldr	r2, [pc, #280]	@ (8004648 <HAL_ADC_ConfigChannel+0xa40>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d101      	bne.n	8004538 <HAL_ADC_ConfigChannel+0x930>
 8004534:	4a47      	ldr	r2, [pc, #284]	@ (8004654 <HAL_ADC_ConfigChannel+0xa4c>)
 8004536:	e000      	b.n	800453a <HAL_ADC_ConfigChannel+0x932>
 8004538:	4a41      	ldr	r2, [pc, #260]	@ (8004640 <HAL_ADC_ConfigChannel+0xa38>)
 800453a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800453e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004542:	4619      	mov	r1, r3
 8004544:	4610      	mov	r0, r2
 8004546:	f7fe fb4a 	bl	8002bde <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800454a:	4b43      	ldr	r3, [pc, #268]	@ (8004658 <HAL_ADC_ConfigChannel+0xa50>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	099b      	lsrs	r3, r3, #6
 8004550:	4a42      	ldr	r2, [pc, #264]	@ (800465c <HAL_ADC_ConfigChannel+0xa54>)
 8004552:	fba2 2303 	umull	r2, r3, r2, r3
 8004556:	099b      	lsrs	r3, r3, #6
 8004558:	3301      	adds	r3, #1
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800455e:	e002      	b.n	8004566 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	3b01      	subs	r3, #1
 8004564:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1f9      	bne.n	8004560 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800456c:	e05e      	b.n	800462c <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a3b      	ldr	r2, [pc, #236]	@ (8004660 <HAL_ADC_ConfigChannel+0xa58>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d120      	bne.n	80045ba <HAL_ADC_ConfigChannel+0x9b2>
 8004578:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800457c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d11a      	bne.n	80045ba <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a30      	ldr	r2, [pc, #192]	@ (800464c <HAL_ADC_ConfigChannel+0xa44>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d14e      	bne.n	800462c <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a2c      	ldr	r2, [pc, #176]	@ (8004644 <HAL_ADC_ConfigChannel+0xa3c>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d004      	beq.n	80045a2 <HAL_ADC_ConfigChannel+0x99a>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a2a      	ldr	r2, [pc, #168]	@ (8004648 <HAL_ADC_ConfigChannel+0xa40>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d101      	bne.n	80045a6 <HAL_ADC_ConfigChannel+0x99e>
 80045a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004654 <HAL_ADC_ConfigChannel+0xa4c>)
 80045a4:	e000      	b.n	80045a8 <HAL_ADC_ConfigChannel+0x9a0>
 80045a6:	4a26      	ldr	r2, [pc, #152]	@ (8004640 <HAL_ADC_ConfigChannel+0xa38>)
 80045a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045b0:	4619      	mov	r1, r3
 80045b2:	4610      	mov	r0, r2
 80045b4:	f7fe fb13 	bl	8002bde <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80045b8:	e038      	b.n	800462c <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a29      	ldr	r2, [pc, #164]	@ (8004664 <HAL_ADC_ConfigChannel+0xa5c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d133      	bne.n	800462c <HAL_ADC_ConfigChannel+0xa24>
 80045c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d12d      	bne.n	800462c <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a1d      	ldr	r2, [pc, #116]	@ (800464c <HAL_ADC_ConfigChannel+0xa44>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d128      	bne.n	800462c <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a19      	ldr	r2, [pc, #100]	@ (8004644 <HAL_ADC_ConfigChannel+0xa3c>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d004      	beq.n	80045ee <HAL_ADC_ConfigChannel+0x9e6>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a17      	ldr	r2, [pc, #92]	@ (8004648 <HAL_ADC_ConfigChannel+0xa40>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d101      	bne.n	80045f2 <HAL_ADC_ConfigChannel+0x9ea>
 80045ee:	4a19      	ldr	r2, [pc, #100]	@ (8004654 <HAL_ADC_ConfigChannel+0xa4c>)
 80045f0:	e000      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x9ec>
 80045f2:	4a13      	ldr	r2, [pc, #76]	@ (8004640 <HAL_ADC_ConfigChannel+0xa38>)
 80045f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80045fc:	4619      	mov	r1, r3
 80045fe:	4610      	mov	r0, r2
 8004600:	f7fe faed 	bl	8002bde <LL_ADC_SetCommonPathInternalCh>
 8004604:	e012      	b.n	800462c <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800460a:	f043 0220 	orr.w	r2, r3, #32
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8004618:	e008      	b.n	800462c <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461e:	f043 0220 	orr.w	r2, r3, #32
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004634:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8004638:	4618      	mov	r0, r3
 800463a:	37e4      	adds	r7, #228	@ 0xe4
 800463c:	46bd      	mov	sp, r7
 800463e:	bd90      	pop	{r4, r7, pc}
 8004640:	58026300 	.word	0x58026300
 8004644:	40022000 	.word	0x40022000
 8004648:	40022100 	.word	0x40022100
 800464c:	58026000 	.word	0x58026000
 8004650:	c7520000 	.word	0xc7520000
 8004654:	40022300 	.word	0x40022300
 8004658:	2400000c 	.word	0x2400000c
 800465c:	053e2d63 	.word	0x053e2d63
 8004660:	c3210000 	.word	0xc3210000
 8004664:	cb840000 	.word	0xcb840000

08004668 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4618      	mov	r0, r3
 8004676:	f7fe fd3d 	bl	80030f4 <LL_ADC_IsEnabled>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d16e      	bne.n	800475e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689a      	ldr	r2, [r3, #8]
 8004686:	4b38      	ldr	r3, [pc, #224]	@ (8004768 <ADC_Enable+0x100>)
 8004688:	4013      	ands	r3, r2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00d      	beq.n	80046aa <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004692:	f043 0210 	orr.w	r2, r3, #16
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800469e:	f043 0201 	orr.w	r2, r3, #1
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e05a      	b.n	8004760 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fe fd0c 	bl	80030cc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80046b4:	f7fe fa50 	bl	8002b58 <HAL_GetTick>
 80046b8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a2b      	ldr	r2, [pc, #172]	@ (800476c <ADC_Enable+0x104>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d004      	beq.n	80046ce <ADC_Enable+0x66>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a29      	ldr	r2, [pc, #164]	@ (8004770 <ADC_Enable+0x108>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d101      	bne.n	80046d2 <ADC_Enable+0x6a>
 80046ce:	4b29      	ldr	r3, [pc, #164]	@ (8004774 <ADC_Enable+0x10c>)
 80046d0:	e000      	b.n	80046d4 <ADC_Enable+0x6c>
 80046d2:	4b29      	ldr	r3, [pc, #164]	@ (8004778 <ADC_Enable+0x110>)
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7fe fc8f 	bl	8002ff8 <LL_ADC_GetMultimode>
 80046da:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a23      	ldr	r2, [pc, #140]	@ (8004770 <ADC_Enable+0x108>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d002      	beq.n	80046ec <ADC_Enable+0x84>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	e000      	b.n	80046ee <ADC_Enable+0x86>
 80046ec:	4b1f      	ldr	r3, [pc, #124]	@ (800476c <ADC_Enable+0x104>)
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6812      	ldr	r2, [r2, #0]
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d02c      	beq.n	8004750 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d130      	bne.n	800475e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046fc:	e028      	b.n	8004750 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f7fe fcf6 	bl	80030f4 <LL_ADC_IsEnabled>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d104      	bne.n	8004718 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f7fe fcda 	bl	80030cc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004718:	f7fe fa1e 	bl	8002b58 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d914      	bls.n	8004750 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b01      	cmp	r3, #1
 8004732:	d00d      	beq.n	8004750 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004738:	f043 0210 	orr.w	r2, r3, #16
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004744:	f043 0201 	orr.w	r2, r3, #1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e007      	b.n	8004760 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b01      	cmp	r3, #1
 800475c:	d1cf      	bne.n	80046fe <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	8000003f 	.word	0x8000003f
 800476c:	40022000 	.word	0x40022000
 8004770:	40022100 	.word	0x40022100
 8004774:	40022300 	.word	0x40022300
 8004778:	58026300 	.word	0x58026300

0800477c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004788:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800478e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004792:	2b00      	cmp	r3, #0
 8004794:	d14b      	bne.n	800482e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0308 	and.w	r3, r3, #8
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d021      	beq.n	80047f4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7fe fb25 	bl	8002e04 <LL_ADC_REG_IsTriggerSourceSWStart>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d032      	beq.n	8004826 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d12b      	bne.n	8004826 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d11f      	bne.n	8004826 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ea:	f043 0201 	orr.w	r2, r3, #1
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	661a      	str	r2, [r3, #96]	@ 0x60
 80047f2:	e018      	b.n	8004826 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d111      	bne.n	8004826 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004806:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004812:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d105      	bne.n	8004826 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800481e:	f043 0201 	orr.w	r2, r3, #1
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f7fc feba 	bl	80015a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800482c:	e00e      	b.n	800484c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004832:	f003 0310 	and.w	r3, r3, #16
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f7ff f9da 	bl	8003bf4 <HAL_ADC_ErrorCallback>
}
 8004840:	e004      	b.n	800484c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	4798      	blx	r3
}
 800484c:	bf00      	nop
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004860:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	f7ff f9b2 	bl	8003bcc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004882:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800488e:	f043 0204 	orr.w	r2, r3, #4
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f7ff f9ac 	bl	8003bf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800489c:	bf00      	nop
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a6c      	ldr	r2, [pc, #432]	@ (8004a64 <ADC_ConfigureBoostMode+0x1c0>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d004      	beq.n	80048c0 <ADC_ConfigureBoostMode+0x1c>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a6b      	ldr	r2, [pc, #428]	@ (8004a68 <ADC_ConfigureBoostMode+0x1c4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d109      	bne.n	80048d4 <ADC_ConfigureBoostMode+0x30>
 80048c0:	4b6a      	ldr	r3, [pc, #424]	@ (8004a6c <ADC_ConfigureBoostMode+0x1c8>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	bf14      	ite	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	2300      	moveq	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	e008      	b.n	80048e6 <ADC_ConfigureBoostMode+0x42>
 80048d4:	4b66      	ldr	r3, [pc, #408]	@ (8004a70 <ADC_ConfigureBoostMode+0x1cc>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	bf14      	ite	ne
 80048e0:	2301      	movne	r3, #1
 80048e2:	2300      	moveq	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d01c      	beq.n	8004924 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80048ea:	f004 ff11 	bl	8009710 <HAL_RCC_GetHCLKFreq>
 80048ee:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048f8:	d010      	beq.n	800491c <ADC_ConfigureBoostMode+0x78>
 80048fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048fe:	d873      	bhi.n	80049e8 <ADC_ConfigureBoostMode+0x144>
 8004900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004904:	d002      	beq.n	800490c <ADC_ConfigureBoostMode+0x68>
 8004906:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800490a:	d16d      	bne.n	80049e8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	0c1b      	lsrs	r3, r3, #16
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	fbb2 f3f3 	udiv	r3, r2, r3
 8004918:	60fb      	str	r3, [r7, #12]
        break;
 800491a:	e068      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	60fb      	str	r3, [r7, #12]
        break;
 8004922:	e064      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004924:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004928:	f04f 0100 	mov.w	r1, #0
 800492c:	f006 f8ec 	bl	800ab08 <HAL_RCCEx_GetPeriphCLKFreq>
 8004930:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800493a:	d051      	beq.n	80049e0 <ADC_ConfigureBoostMode+0x13c>
 800493c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004940:	d854      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 8004942:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004946:	d047      	beq.n	80049d8 <ADC_ConfigureBoostMode+0x134>
 8004948:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800494c:	d84e      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 800494e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004952:	d03d      	beq.n	80049d0 <ADC_ConfigureBoostMode+0x12c>
 8004954:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004958:	d848      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 800495a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800495e:	d033      	beq.n	80049c8 <ADC_ConfigureBoostMode+0x124>
 8004960:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004964:	d842      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 8004966:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800496a:	d029      	beq.n	80049c0 <ADC_ConfigureBoostMode+0x11c>
 800496c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004970:	d83c      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 8004972:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004976:	d01a      	beq.n	80049ae <ADC_ConfigureBoostMode+0x10a>
 8004978:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800497c:	d836      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 800497e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004982:	d014      	beq.n	80049ae <ADC_ConfigureBoostMode+0x10a>
 8004984:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004988:	d830      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 800498a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800498e:	d00e      	beq.n	80049ae <ADC_ConfigureBoostMode+0x10a>
 8004990:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004994:	d82a      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 8004996:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800499a:	d008      	beq.n	80049ae <ADC_ConfigureBoostMode+0x10a>
 800499c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80049a0:	d824      	bhi.n	80049ec <ADC_ConfigureBoostMode+0x148>
 80049a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049a6:	d002      	beq.n	80049ae <ADC_ConfigureBoostMode+0x10a>
 80049a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049ac:	d11e      	bne.n	80049ec <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	0c9b      	lsrs	r3, r3, #18
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049bc:	60fb      	str	r3, [r7, #12]
        break;
 80049be:	e016      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	091b      	lsrs	r3, r3, #4
 80049c4:	60fb      	str	r3, [r7, #12]
        break;
 80049c6:	e012      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	60fb      	str	r3, [r7, #12]
        break;
 80049ce:	e00e      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	099b      	lsrs	r3, r3, #6
 80049d4:	60fb      	str	r3, [r7, #12]
        break;
 80049d6:	e00a      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	09db      	lsrs	r3, r3, #7
 80049dc:	60fb      	str	r3, [r7, #12]
        break;
 80049de:	e006      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	0a1b      	lsrs	r3, r3, #8
 80049e4:	60fb      	str	r3, [r7, #12]
        break;
 80049e6:	e002      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
        break;
 80049e8:	bf00      	nop
 80049ea:	e000      	b.n	80049ee <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80049ec:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	085b      	lsrs	r3, r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004a74 <ADC_ConfigureBoostMode+0x1d0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d808      	bhi.n	8004a0e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689a      	ldr	r2, [r3, #8]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004a0a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004a0c:	e025      	b.n	8004a5a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4a19      	ldr	r2, [pc, #100]	@ (8004a78 <ADC_ConfigureBoostMode+0x1d4>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d80a      	bhi.n	8004a2c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a28:	609a      	str	r2, [r3, #8]
}
 8004a2a:	e016      	b.n	8004a5a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	4a13      	ldr	r2, [pc, #76]	@ (8004a7c <ADC_ConfigureBoostMode+0x1d8>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d80a      	bhi.n	8004a4a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a46:	609a      	str	r2, [r3, #8]
}
 8004a48:	e007      	b.n	8004a5a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004a58:	609a      	str	r2, [r3, #8]
}
 8004a5a:	bf00      	nop
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	40022000 	.word	0x40022000
 8004a68:	40022100 	.word	0x40022100
 8004a6c:	40022300 	.word	0x40022300
 8004a70:	58026300 	.word	0x58026300
 8004a74:	005f5e10 	.word	0x005f5e10
 8004a78:	00bebc20 	.word	0x00bebc20
 8004a7c:	017d7840 	.word	0x017d7840

08004a80 <LL_ADC_IsEnabled>:
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <LL_ADC_IsEnabled+0x18>
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <LL_ADC_IsEnabled+0x1a>
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <LL_ADC_REG_IsConversionOngoing>:
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 0304 	and.w	r3, r3, #4
 8004ab6:	2b04      	cmp	r3, #4
 8004ab8:	d101      	bne.n	8004abe <LL_ADC_REG_IsConversionOngoing+0x18>
 8004aba:	2301      	movs	r3, #1
 8004abc:	e000      	b.n	8004ac0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b30:	b590      	push	{r4, r7, lr}
 8004b32:	b0a3      	sub	sp, #140	@ 0x8c
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e0c1      	b.n	8004cd2 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004b56:	2300      	movs	r3, #0
 8004b58:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a5e      	ldr	r2, [pc, #376]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d102      	bne.n	8004b6e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004b68:	4b5d      	ldr	r3, [pc, #372]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	e001      	b.n	8004b72 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10b      	bne.n	8004b90 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b7c:	f043 0220 	orr.w	r2, r3, #32
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e0a0      	b.n	8004cd2 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff ff87 	bl	8004aa6 <LL_ADC_REG_IsConversionOngoing>
 8004b98:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7ff ff80 	bl	8004aa6 <LL_ADC_REG_IsConversionOngoing>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f040 8081 	bne.w	8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004bae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d17c      	bne.n	8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a48      	ldr	r2, [pc, #288]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d004      	beq.n	8004bca <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a46      	ldr	r2, [pc, #280]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d101      	bne.n	8004bce <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004bca:	4b46      	ldr	r3, [pc, #280]	@ (8004ce4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004bcc:	e000      	b.n	8004bd0 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8004bce:	4b46      	ldr	r3, [pc, #280]	@ (8004ce8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004bd0:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d039      	beq.n	8004c4e <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004bda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	431a      	orrs	r2, r3
 8004be8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a3a      	ldr	r2, [pc, #232]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a39      	ldr	r2, [pc, #228]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d10e      	bne.n	8004c1e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004c00:	4836      	ldr	r0, [pc, #216]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c02:	f7ff ff3d 	bl	8004a80 <LL_ADC_IsEnabled>
 8004c06:	4604      	mov	r4, r0
 8004c08:	4835      	ldr	r0, [pc, #212]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c0a:	f7ff ff39 	bl	8004a80 <LL_ADC_IsEnabled>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4323      	orrs	r3, r4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bf0c      	ite	eq
 8004c16:	2301      	moveq	r3, #1
 8004c18:	2300      	movne	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	e008      	b.n	8004c30 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004c1e:	4833      	ldr	r0, [pc, #204]	@ (8004cec <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c20:	f7ff ff2e 	bl	8004a80 <LL_ADC_IsEnabled>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	bf0c      	ite	eq
 8004c2a:	2301      	moveq	r3, #1
 8004c2c:	2300      	movne	r3, #0
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d047      	beq.n	8004cc4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	4b2d      	ldr	r3, [pc, #180]	@ (8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	6811      	ldr	r1, [r2, #0]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	6892      	ldr	r2, [r2, #8]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	431a      	orrs	r2, r3
 8004c48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c4a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c4c:	e03a      	b.n	8004cc4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004c4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c58:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d004      	beq.n	8004c6e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a1d      	ldr	r2, [pc, #116]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d10e      	bne.n	8004c8c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004c6e:	481b      	ldr	r0, [pc, #108]	@ (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c70:	f7ff ff06 	bl	8004a80 <LL_ADC_IsEnabled>
 8004c74:	4604      	mov	r4, r0
 8004c76:	481a      	ldr	r0, [pc, #104]	@ (8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c78:	f7ff ff02 	bl	8004a80 <LL_ADC_IsEnabled>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	4323      	orrs	r3, r4
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	bf0c      	ite	eq
 8004c84:	2301      	moveq	r3, #1
 8004c86:	2300      	movne	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	e008      	b.n	8004c9e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004c8c:	4817      	ldr	r0, [pc, #92]	@ (8004cec <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c8e:	f7ff fef7 	bl	8004a80 <LL_ADC_IsEnabled>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	bf0c      	ite	eq
 8004c98:	2301      	moveq	r3, #1
 8004c9a:	2300      	movne	r3, #0
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d010      	beq.n	8004cc4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004ca2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	4b12      	ldr	r3, [pc, #72]	@ (8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004cac:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cae:	e009      	b.n	8004cc4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb4:	f043 0220 	orr.w	r2, r3, #32
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004cc2:	e000      	b.n	8004cc6 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cc4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004cce:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	378c      	adds	r7, #140	@ 0x8c
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd90      	pop	{r4, r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	40022000 	.word	0x40022000
 8004ce0:	40022100 	.word	0x40022100
 8004ce4:	40022300 	.word	0x40022300
 8004ce8:	58026300 	.word	0x58026300
 8004cec:	58026000 	.word	0x58026000
 8004cf0:	fffff0e0 	.word	0xfffff0e0

08004cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d04:	4b0b      	ldr	r3, [pc, #44]	@ (8004d34 <__NVIC_SetPriorityGrouping+0x40>)
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d10:	4013      	ands	r3, r2
 8004d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004d1c:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <__NVIC_SetPriorityGrouping+0x44>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d22:	4a04      	ldr	r2, [pc, #16]	@ (8004d34 <__NVIC_SetPriorityGrouping+0x40>)
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	60d3      	str	r3, [r2, #12]
}
 8004d28:	bf00      	nop
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	e000ed00 	.word	0xe000ed00
 8004d38:	05fa0000 	.word	0x05fa0000

08004d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d40:	4b04      	ldr	r3, [pc, #16]	@ (8004d54 <__NVIC_GetPriorityGrouping+0x18>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	0a1b      	lsrs	r3, r3, #8
 8004d46:	f003 0307 	and.w	r3, r3, #7
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	e000ed00 	.word	0xe000ed00

08004d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	4603      	mov	r3, r0
 8004d60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	db0b      	blt.n	8004d82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d6a:	88fb      	ldrh	r3, [r7, #6]
 8004d6c:	f003 021f 	and.w	r2, r3, #31
 8004d70:	4907      	ldr	r1, [pc, #28]	@ (8004d90 <__NVIC_EnableIRQ+0x38>)
 8004d72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d76:	095b      	lsrs	r3, r3, #5
 8004d78:	2001      	movs	r0, #1
 8004d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	e000e100 	.word	0xe000e100

08004d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	6039      	str	r1, [r7, #0]
 8004d9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004da0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	db0a      	blt.n	8004dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	490c      	ldr	r1, [pc, #48]	@ (8004de0 <__NVIC_SetPriority+0x4c>)
 8004dae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004db2:	0112      	lsls	r2, r2, #4
 8004db4:	b2d2      	uxtb	r2, r2
 8004db6:	440b      	add	r3, r1
 8004db8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004dbc:	e00a      	b.n	8004dd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	b2da      	uxtb	r2, r3
 8004dc2:	4908      	ldr	r1, [pc, #32]	@ (8004de4 <__NVIC_SetPriority+0x50>)
 8004dc4:	88fb      	ldrh	r3, [r7, #6]
 8004dc6:	f003 030f 	and.w	r3, r3, #15
 8004dca:	3b04      	subs	r3, #4
 8004dcc:	0112      	lsls	r2, r2, #4
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	761a      	strb	r2, [r3, #24]
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	e000e100 	.word	0xe000e100
 8004de4:	e000ed00 	.word	0xe000ed00

08004de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b089      	sub	sp, #36	@ 0x24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f003 0307 	and.w	r3, r3, #7
 8004dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f1c3 0307 	rsb	r3, r3, #7
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	bf28      	it	cs
 8004e06:	2304      	movcs	r3, #4
 8004e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	2b06      	cmp	r3, #6
 8004e10:	d902      	bls.n	8004e18 <NVIC_EncodePriority+0x30>
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	3b03      	subs	r3, #3
 8004e16:	e000      	b.n	8004e1a <NVIC_EncodePriority+0x32>
 8004e18:	2300      	movs	r3, #0
 8004e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	43da      	mvns	r2, r3
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	401a      	ands	r2, r3
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e30:	f04f 31ff 	mov.w	r1, #4294967295
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3a:	43d9      	mvns	r1, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e40:	4313      	orrs	r3, r2
         );
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3724      	adds	r7, #36	@ 0x24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
	...

08004e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e60:	d301      	bcc.n	8004e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e62:	2301      	movs	r3, #1
 8004e64:	e00f      	b.n	8004e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e66:	4a0a      	ldr	r2, [pc, #40]	@ (8004e90 <SysTick_Config+0x40>)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e6e:	210f      	movs	r1, #15
 8004e70:	f04f 30ff 	mov.w	r0, #4294967295
 8004e74:	f7ff ff8e 	bl	8004d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e78:	4b05      	ldr	r3, [pc, #20]	@ (8004e90 <SysTick_Config+0x40>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e7e:	4b04      	ldr	r3, [pc, #16]	@ (8004e90 <SysTick_Config+0x40>)
 8004e80:	2207      	movs	r2, #7
 8004e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	e000e010 	.word	0xe000e010

08004e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f7ff ff29 	bl	8004cf4 <__NVIC_SetPriorityGrouping>
}
 8004ea2:	bf00      	nop
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b086      	sub	sp, #24
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	607a      	str	r2, [r7, #4]
 8004eb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004eb8:	f7ff ff40 	bl	8004d3c <__NVIC_GetPriorityGrouping>
 8004ebc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	6978      	ldr	r0, [r7, #20]
 8004ec4:	f7ff ff90 	bl	8004de8 <NVIC_EncodePriority>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ece:	4611      	mov	r1, r2
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff ff5f 	bl	8004d94 <__NVIC_SetPriority>
}
 8004ed6:	bf00      	nop
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b082      	sub	sp, #8
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ee8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff ff33 	bl	8004d58 <__NVIC_EnableIRQ>
}
 8004ef2:	bf00      	nop
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7ff ffa4 	bl	8004e50 <SysTick_Config>
 8004f08:	4603      	mov	r3, r0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004f1c:	f7fd fe1c 	bl	8002b58 <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e312      	b.n	8005552 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a66      	ldr	r2, [pc, #408]	@ (80050cc <HAL_DMA_Init+0x1b8>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d04a      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a65      	ldr	r2, [pc, #404]	@ (80050d0 <HAL_DMA_Init+0x1bc>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d045      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a63      	ldr	r2, [pc, #396]	@ (80050d4 <HAL_DMA_Init+0x1c0>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d040      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a62      	ldr	r2, [pc, #392]	@ (80050d8 <HAL_DMA_Init+0x1c4>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d03b      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a60      	ldr	r2, [pc, #384]	@ (80050dc <HAL_DMA_Init+0x1c8>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d036      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a5f      	ldr	r2, [pc, #380]	@ (80050e0 <HAL_DMA_Init+0x1cc>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d031      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a5d      	ldr	r2, [pc, #372]	@ (80050e4 <HAL_DMA_Init+0x1d0>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d02c      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a5c      	ldr	r2, [pc, #368]	@ (80050e8 <HAL_DMA_Init+0x1d4>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d027      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a5a      	ldr	r2, [pc, #360]	@ (80050ec <HAL_DMA_Init+0x1d8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d022      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a59      	ldr	r2, [pc, #356]	@ (80050f0 <HAL_DMA_Init+0x1dc>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d01d      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a57      	ldr	r2, [pc, #348]	@ (80050f4 <HAL_DMA_Init+0x1e0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d018      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a56      	ldr	r2, [pc, #344]	@ (80050f8 <HAL_DMA_Init+0x1e4>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d013      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a54      	ldr	r2, [pc, #336]	@ (80050fc <HAL_DMA_Init+0x1e8>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d00e      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a53      	ldr	r2, [pc, #332]	@ (8005100 <HAL_DMA_Init+0x1ec>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d009      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a51      	ldr	r2, [pc, #324]	@ (8005104 <HAL_DMA_Init+0x1f0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d004      	beq.n	8004fcc <HAL_DMA_Init+0xb8>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a50      	ldr	r2, [pc, #320]	@ (8005108 <HAL_DMA_Init+0x1f4>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d101      	bne.n	8004fd0 <HAL_DMA_Init+0xbc>
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e000      	b.n	8004fd2 <HAL_DMA_Init+0xbe>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 813c 	beq.w	8005250 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a37      	ldr	r2, [pc, #220]	@ (80050cc <HAL_DMA_Init+0x1b8>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d04a      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a36      	ldr	r2, [pc, #216]	@ (80050d0 <HAL_DMA_Init+0x1bc>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d045      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a34      	ldr	r2, [pc, #208]	@ (80050d4 <HAL_DMA_Init+0x1c0>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d040      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a33      	ldr	r2, [pc, #204]	@ (80050d8 <HAL_DMA_Init+0x1c4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d03b      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a31      	ldr	r2, [pc, #196]	@ (80050dc <HAL_DMA_Init+0x1c8>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d036      	beq.n	8005088 <HAL_DMA_Init+0x174>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a30      	ldr	r2, [pc, #192]	@ (80050e0 <HAL_DMA_Init+0x1cc>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d031      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a2e      	ldr	r2, [pc, #184]	@ (80050e4 <HAL_DMA_Init+0x1d0>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d02c      	beq.n	8005088 <HAL_DMA_Init+0x174>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a2d      	ldr	r2, [pc, #180]	@ (80050e8 <HAL_DMA_Init+0x1d4>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d027      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a2b      	ldr	r2, [pc, #172]	@ (80050ec <HAL_DMA_Init+0x1d8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d022      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a2a      	ldr	r2, [pc, #168]	@ (80050f0 <HAL_DMA_Init+0x1dc>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d01d      	beq.n	8005088 <HAL_DMA_Init+0x174>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a28      	ldr	r2, [pc, #160]	@ (80050f4 <HAL_DMA_Init+0x1e0>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d018      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a27      	ldr	r2, [pc, #156]	@ (80050f8 <HAL_DMA_Init+0x1e4>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d013      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a25      	ldr	r2, [pc, #148]	@ (80050fc <HAL_DMA_Init+0x1e8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00e      	beq.n	8005088 <HAL_DMA_Init+0x174>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a24      	ldr	r2, [pc, #144]	@ (8005100 <HAL_DMA_Init+0x1ec>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d009      	beq.n	8005088 <HAL_DMA_Init+0x174>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a22      	ldr	r2, [pc, #136]	@ (8005104 <HAL_DMA_Init+0x1f0>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d004      	beq.n	8005088 <HAL_DMA_Init+0x174>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a21      	ldr	r2, [pc, #132]	@ (8005108 <HAL_DMA_Init+0x1f4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d108      	bne.n	800509a <HAL_DMA_Init+0x186>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0201 	bic.w	r2, r2, #1
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	e007      	b.n	80050aa <HAL_DMA_Init+0x196>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f022 0201 	bic.w	r2, r2, #1
 80050a8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80050aa:	e02f      	b.n	800510c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050ac:	f7fd fd54 	bl	8002b58 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b05      	cmp	r3, #5
 80050b8:	d928      	bls.n	800510c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2220      	movs	r2, #32
 80050be:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2203      	movs	r2, #3
 80050c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e242      	b.n	8005552 <HAL_DMA_Init+0x63e>
 80050cc:	40020010 	.word	0x40020010
 80050d0:	40020028 	.word	0x40020028
 80050d4:	40020040 	.word	0x40020040
 80050d8:	40020058 	.word	0x40020058
 80050dc:	40020070 	.word	0x40020070
 80050e0:	40020088 	.word	0x40020088
 80050e4:	400200a0 	.word	0x400200a0
 80050e8:	400200b8 	.word	0x400200b8
 80050ec:	40020410 	.word	0x40020410
 80050f0:	40020428 	.word	0x40020428
 80050f4:	40020440 	.word	0x40020440
 80050f8:	40020458 	.word	0x40020458
 80050fc:	40020470 	.word	0x40020470
 8005100:	40020488 	.word	0x40020488
 8005104:	400204a0 	.word	0x400204a0
 8005108:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1c8      	bne.n	80050ac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	4b83      	ldr	r3, [pc, #524]	@ (8005334 <HAL_DMA_Init+0x420>)
 8005126:	4013      	ands	r3, r2
 8005128:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005132:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800513e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800514a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515c:	2b04      	cmp	r3, #4
 800515e:	d107      	bne.n	8005170 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005168:	4313      	orrs	r3, r2
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	4313      	orrs	r3, r2
 800516e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	2b28      	cmp	r3, #40	@ 0x28
 8005176:	d903      	bls.n	8005180 <HAL_DMA_Init+0x26c>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	2b2e      	cmp	r3, #46	@ 0x2e
 800517e:	d91f      	bls.n	80051c0 <HAL_DMA_Init+0x2ac>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	2b3e      	cmp	r3, #62	@ 0x3e
 8005186:	d903      	bls.n	8005190 <HAL_DMA_Init+0x27c>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	2b42      	cmp	r3, #66	@ 0x42
 800518e:	d917      	bls.n	80051c0 <HAL_DMA_Init+0x2ac>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b46      	cmp	r3, #70	@ 0x46
 8005196:	d903      	bls.n	80051a0 <HAL_DMA_Init+0x28c>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	2b48      	cmp	r3, #72	@ 0x48
 800519e:	d90f      	bls.n	80051c0 <HAL_DMA_Init+0x2ac>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	2b4e      	cmp	r3, #78	@ 0x4e
 80051a6:	d903      	bls.n	80051b0 <HAL_DMA_Init+0x29c>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2b52      	cmp	r3, #82	@ 0x52
 80051ae:	d907      	bls.n	80051c0 <HAL_DMA_Init+0x2ac>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b73      	cmp	r3, #115	@ 0x73
 80051b6:	d905      	bls.n	80051c4 <HAL_DMA_Init+0x2b0>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	2b77      	cmp	r3, #119	@ 0x77
 80051be:	d801      	bhi.n	80051c4 <HAL_DMA_Init+0x2b0>
 80051c0:	2301      	movs	r3, #1
 80051c2:	e000      	b.n	80051c6 <HAL_DMA_Init+0x2b2>
 80051c4:	2300      	movs	r3, #0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051d0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f023 0307 	bic.w	r3, r3, #7
 80051e8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f8:	2b04      	cmp	r3, #4
 80051fa:	d117      	bne.n	800522c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	4313      	orrs	r3, r2
 8005204:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00e      	beq.n	800522c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f001 fdca 	bl	8006da8 <DMA_CheckFifoParam>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d008      	beq.n	800522c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2240      	movs	r2, #64	@ 0x40
 800521e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e192      	b.n	8005552 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f001 fd05 	bl	8006c44 <DMA_CalcBaseAndBitshift>
 800523a:	4603      	mov	r3, r0
 800523c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005242:	f003 031f 	and.w	r3, r3, #31
 8005246:	223f      	movs	r2, #63	@ 0x3f
 8005248:	409a      	lsls	r2, r3
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	609a      	str	r2, [r3, #8]
 800524e:	e0c8      	b.n	80053e2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a38      	ldr	r2, [pc, #224]	@ (8005338 <HAL_DMA_Init+0x424>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d022      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a37      	ldr	r2, [pc, #220]	@ (800533c <HAL_DMA_Init+0x428>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d01d      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a35      	ldr	r2, [pc, #212]	@ (8005340 <HAL_DMA_Init+0x42c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d018      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a34      	ldr	r2, [pc, #208]	@ (8005344 <HAL_DMA_Init+0x430>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d013      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a32      	ldr	r2, [pc, #200]	@ (8005348 <HAL_DMA_Init+0x434>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00e      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a31      	ldr	r2, [pc, #196]	@ (800534c <HAL_DMA_Init+0x438>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d009      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a2f      	ldr	r2, [pc, #188]	@ (8005350 <HAL_DMA_Init+0x43c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d004      	beq.n	80052a0 <HAL_DMA_Init+0x38c>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a2e      	ldr	r2, [pc, #184]	@ (8005354 <HAL_DMA_Init+0x440>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d101      	bne.n	80052a4 <HAL_DMA_Init+0x390>
 80052a0:	2301      	movs	r3, #1
 80052a2:	e000      	b.n	80052a6 <HAL_DMA_Init+0x392>
 80052a4:	2300      	movs	r3, #0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f000 8092 	beq.w	80053d0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a21      	ldr	r2, [pc, #132]	@ (8005338 <HAL_DMA_Init+0x424>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d021      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a20      	ldr	r2, [pc, #128]	@ (800533c <HAL_DMA_Init+0x428>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d01c      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005340 <HAL_DMA_Init+0x42c>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d017      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1d      	ldr	r2, [pc, #116]	@ (8005344 <HAL_DMA_Init+0x430>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d012      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005348 <HAL_DMA_Init+0x434>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d00d      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1a      	ldr	r2, [pc, #104]	@ (800534c <HAL_DMA_Init+0x438>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d008      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a18      	ldr	r2, [pc, #96]	@ (8005350 <HAL_DMA_Init+0x43c>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d003      	beq.n	80052fa <HAL_DMA_Init+0x3e6>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a17      	ldr	r2, [pc, #92]	@ (8005354 <HAL_DMA_Init+0x440>)
 80052f8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2202      	movs	r2, #2
 80052fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4b10      	ldr	r3, [pc, #64]	@ (8005358 <HAL_DMA_Init+0x444>)
 8005316:	4013      	ands	r3, r2
 8005318:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	2b40      	cmp	r3, #64	@ 0x40
 8005320:	d01c      	beq.n	800535c <HAL_DMA_Init+0x448>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	2b80      	cmp	r3, #128	@ 0x80
 8005328:	d102      	bne.n	8005330 <HAL_DMA_Init+0x41c>
 800532a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800532e:	e016      	b.n	800535e <HAL_DMA_Init+0x44a>
 8005330:	2300      	movs	r3, #0
 8005332:	e014      	b.n	800535e <HAL_DMA_Init+0x44a>
 8005334:	fe10803f 	.word	0xfe10803f
 8005338:	58025408 	.word	0x58025408
 800533c:	5802541c 	.word	0x5802541c
 8005340:	58025430 	.word	0x58025430
 8005344:	58025444 	.word	0x58025444
 8005348:	58025458 	.word	0x58025458
 800534c:	5802546c 	.word	0x5802546c
 8005350:	58025480 	.word	0x58025480
 8005354:	58025494 	.word	0x58025494
 8005358:	fffe000f 	.word	0xfffe000f
 800535c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	68d2      	ldr	r2, [r2, #12]
 8005362:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005364:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800536c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005374:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800537c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	69db      	ldr	r3, [r3, #28]
 8005382:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005384:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800538c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	4313      	orrs	r3, r2
 8005392:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	461a      	mov	r2, r3
 80053a2:	4b6e      	ldr	r3, [pc, #440]	@ (800555c <HAL_DMA_Init+0x648>)
 80053a4:	4413      	add	r3, r2
 80053a6:	4a6e      	ldr	r2, [pc, #440]	@ (8005560 <HAL_DMA_Init+0x64c>)
 80053a8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ac:	091b      	lsrs	r3, r3, #4
 80053ae:	009a      	lsls	r2, r3, #2
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f001 fc45 	bl	8006c44 <DMA_CalcBaseAndBitshift>
 80053ba:	4603      	mov	r3, r0
 80053bc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c2:	f003 031f 	and.w	r3, r3, #31
 80053c6:	2201      	movs	r2, #1
 80053c8:	409a      	lsls	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	605a      	str	r2, [r3, #4]
 80053ce:	e008      	b.n	80053e2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2240      	movs	r2, #64	@ 0x40
 80053d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2203      	movs	r2, #3
 80053da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e0b7      	b.n	8005552 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a5f      	ldr	r2, [pc, #380]	@ (8005564 <HAL_DMA_Init+0x650>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d072      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a5d      	ldr	r2, [pc, #372]	@ (8005568 <HAL_DMA_Init+0x654>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d06d      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a5c      	ldr	r2, [pc, #368]	@ (800556c <HAL_DMA_Init+0x658>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d068      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a5a      	ldr	r2, [pc, #360]	@ (8005570 <HAL_DMA_Init+0x65c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d063      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a59      	ldr	r2, [pc, #356]	@ (8005574 <HAL_DMA_Init+0x660>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d05e      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a57      	ldr	r2, [pc, #348]	@ (8005578 <HAL_DMA_Init+0x664>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d059      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a56      	ldr	r2, [pc, #344]	@ (800557c <HAL_DMA_Init+0x668>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d054      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a54      	ldr	r2, [pc, #336]	@ (8005580 <HAL_DMA_Init+0x66c>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d04f      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a53      	ldr	r2, [pc, #332]	@ (8005584 <HAL_DMA_Init+0x670>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d04a      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a51      	ldr	r2, [pc, #324]	@ (8005588 <HAL_DMA_Init+0x674>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d045      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a50      	ldr	r2, [pc, #320]	@ (800558c <HAL_DMA_Init+0x678>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d040      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a4e      	ldr	r2, [pc, #312]	@ (8005590 <HAL_DMA_Init+0x67c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d03b      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a4d      	ldr	r2, [pc, #308]	@ (8005594 <HAL_DMA_Init+0x680>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d036      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a4b      	ldr	r2, [pc, #300]	@ (8005598 <HAL_DMA_Init+0x684>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d031      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a4a      	ldr	r2, [pc, #296]	@ (800559c <HAL_DMA_Init+0x688>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d02c      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a48      	ldr	r2, [pc, #288]	@ (80055a0 <HAL_DMA_Init+0x68c>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d027      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a47      	ldr	r2, [pc, #284]	@ (80055a4 <HAL_DMA_Init+0x690>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d022      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a45      	ldr	r2, [pc, #276]	@ (80055a8 <HAL_DMA_Init+0x694>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d01d      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a44      	ldr	r2, [pc, #272]	@ (80055ac <HAL_DMA_Init+0x698>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d018      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a42      	ldr	r2, [pc, #264]	@ (80055b0 <HAL_DMA_Init+0x69c>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d013      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a41      	ldr	r2, [pc, #260]	@ (80055b4 <HAL_DMA_Init+0x6a0>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d00e      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a3f      	ldr	r2, [pc, #252]	@ (80055b8 <HAL_DMA_Init+0x6a4>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d009      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a3e      	ldr	r2, [pc, #248]	@ (80055bc <HAL_DMA_Init+0x6a8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d004      	beq.n	80054d2 <HAL_DMA_Init+0x5be>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a3c      	ldr	r2, [pc, #240]	@ (80055c0 <HAL_DMA_Init+0x6ac>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d101      	bne.n	80054d6 <HAL_DMA_Init+0x5c2>
 80054d2:	2301      	movs	r3, #1
 80054d4:	e000      	b.n	80054d8 <HAL_DMA_Init+0x5c4>
 80054d6:	2300      	movs	r3, #0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d032      	beq.n	8005542 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f001 fcdf 	bl	8006ea0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2b80      	cmp	r3, #128	@ 0x80
 80054e8:	d102      	bne.n	80054f0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054f8:	b2d2      	uxtb	r2, r2
 80054fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005504:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d010      	beq.n	8005530 <HAL_DMA_Init+0x61c>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b08      	cmp	r3, #8
 8005514:	d80c      	bhi.n	8005530 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f001 fd5c 	bl	8006fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005520:	2200      	movs	r2, #0
 8005522:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800552c:	605a      	str	r2, [r3, #4]
 800552e:	e008      	b.n	8005542 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	a7fdabf8 	.word	0xa7fdabf8
 8005560:	cccccccd 	.word	0xcccccccd
 8005564:	40020010 	.word	0x40020010
 8005568:	40020028 	.word	0x40020028
 800556c:	40020040 	.word	0x40020040
 8005570:	40020058 	.word	0x40020058
 8005574:	40020070 	.word	0x40020070
 8005578:	40020088 	.word	0x40020088
 800557c:	400200a0 	.word	0x400200a0
 8005580:	400200b8 	.word	0x400200b8
 8005584:	40020410 	.word	0x40020410
 8005588:	40020428 	.word	0x40020428
 800558c:	40020440 	.word	0x40020440
 8005590:	40020458 	.word	0x40020458
 8005594:	40020470 	.word	0x40020470
 8005598:	40020488 	.word	0x40020488
 800559c:	400204a0 	.word	0x400204a0
 80055a0:	400204b8 	.word	0x400204b8
 80055a4:	58025408 	.word	0x58025408
 80055a8:	5802541c 	.word	0x5802541c
 80055ac:	58025430 	.word	0x58025430
 80055b0:	58025444 	.word	0x58025444
 80055b4:	58025458 	.word	0x58025458
 80055b8:	5802546c 	.word	0x5802546c
 80055bc:	58025480 	.word	0x58025480
 80055c0:	58025494 	.word	0x58025494

080055c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b086      	sub	sp, #24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
 80055d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055d2:	2300      	movs	r3, #0
 80055d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d101      	bne.n	80055e0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e226      	b.n	8005a2e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d101      	bne.n	80055ee <HAL_DMA_Start_IT+0x2a>
 80055ea:	2302      	movs	r3, #2
 80055ec:	e21f      	b.n	8005a2e <HAL_DMA_Start_IT+0x46a>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b01      	cmp	r3, #1
 8005600:	f040 820a 	bne.w	8005a18 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a68      	ldr	r2, [pc, #416]	@ (80057b8 <HAL_DMA_Start_IT+0x1f4>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d04a      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a66      	ldr	r2, [pc, #408]	@ (80057bc <HAL_DMA_Start_IT+0x1f8>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d045      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a65      	ldr	r2, [pc, #404]	@ (80057c0 <HAL_DMA_Start_IT+0x1fc>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d040      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a63      	ldr	r2, [pc, #396]	@ (80057c4 <HAL_DMA_Start_IT+0x200>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d03b      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a62      	ldr	r2, [pc, #392]	@ (80057c8 <HAL_DMA_Start_IT+0x204>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d036      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a60      	ldr	r2, [pc, #384]	@ (80057cc <HAL_DMA_Start_IT+0x208>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d031      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a5f      	ldr	r2, [pc, #380]	@ (80057d0 <HAL_DMA_Start_IT+0x20c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d02c      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a5d      	ldr	r2, [pc, #372]	@ (80057d4 <HAL_DMA_Start_IT+0x210>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d027      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a5c      	ldr	r2, [pc, #368]	@ (80057d8 <HAL_DMA_Start_IT+0x214>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d022      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a5a      	ldr	r2, [pc, #360]	@ (80057dc <HAL_DMA_Start_IT+0x218>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d01d      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a59      	ldr	r2, [pc, #356]	@ (80057e0 <HAL_DMA_Start_IT+0x21c>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d018      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a57      	ldr	r2, [pc, #348]	@ (80057e4 <HAL_DMA_Start_IT+0x220>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d013      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a56      	ldr	r2, [pc, #344]	@ (80057e8 <HAL_DMA_Start_IT+0x224>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d00e      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a54      	ldr	r2, [pc, #336]	@ (80057ec <HAL_DMA_Start_IT+0x228>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d009      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a53      	ldr	r2, [pc, #332]	@ (80057f0 <HAL_DMA_Start_IT+0x22c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d004      	beq.n	80056b2 <HAL_DMA_Start_IT+0xee>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a51      	ldr	r2, [pc, #324]	@ (80057f4 <HAL_DMA_Start_IT+0x230>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d108      	bne.n	80056c4 <HAL_DMA_Start_IT+0x100>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0201 	bic.w	r2, r2, #1
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	e007      	b.n	80056d4 <HAL_DMA_Start_IT+0x110>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0201 	bic.w	r2, r2, #1
 80056d2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	68b9      	ldr	r1, [r7, #8]
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f001 f906 	bl	80068ec <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a34      	ldr	r2, [pc, #208]	@ (80057b8 <HAL_DMA_Start_IT+0x1f4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d04a      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a33      	ldr	r2, [pc, #204]	@ (80057bc <HAL_DMA_Start_IT+0x1f8>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d045      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a31      	ldr	r2, [pc, #196]	@ (80057c0 <HAL_DMA_Start_IT+0x1fc>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d040      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a30      	ldr	r2, [pc, #192]	@ (80057c4 <HAL_DMA_Start_IT+0x200>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d03b      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a2e      	ldr	r2, [pc, #184]	@ (80057c8 <HAL_DMA_Start_IT+0x204>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d036      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a2d      	ldr	r2, [pc, #180]	@ (80057cc <HAL_DMA_Start_IT+0x208>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d031      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a2b      	ldr	r2, [pc, #172]	@ (80057d0 <HAL_DMA_Start_IT+0x20c>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d02c      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a2a      	ldr	r2, [pc, #168]	@ (80057d4 <HAL_DMA_Start_IT+0x210>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d027      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a28      	ldr	r2, [pc, #160]	@ (80057d8 <HAL_DMA_Start_IT+0x214>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d022      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a27      	ldr	r2, [pc, #156]	@ (80057dc <HAL_DMA_Start_IT+0x218>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d01d      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a25      	ldr	r2, [pc, #148]	@ (80057e0 <HAL_DMA_Start_IT+0x21c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d018      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a24      	ldr	r2, [pc, #144]	@ (80057e4 <HAL_DMA_Start_IT+0x220>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d013      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a22      	ldr	r2, [pc, #136]	@ (80057e8 <HAL_DMA_Start_IT+0x224>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d00e      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a21      	ldr	r2, [pc, #132]	@ (80057ec <HAL_DMA_Start_IT+0x228>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d009      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a1f      	ldr	r2, [pc, #124]	@ (80057f0 <HAL_DMA_Start_IT+0x22c>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d004      	beq.n	8005780 <HAL_DMA_Start_IT+0x1bc>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a1e      	ldr	r2, [pc, #120]	@ (80057f4 <HAL_DMA_Start_IT+0x230>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d101      	bne.n	8005784 <HAL_DMA_Start_IT+0x1c0>
 8005780:	2301      	movs	r3, #1
 8005782:	e000      	b.n	8005786 <HAL_DMA_Start_IT+0x1c2>
 8005784:	2300      	movs	r3, #0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d036      	beq.n	80057f8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f023 021e 	bic.w	r2, r3, #30
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f042 0216 	orr.w	r2, r2, #22
 800579c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d03e      	beq.n	8005824 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f042 0208 	orr.w	r2, r2, #8
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	e035      	b.n	8005824 <HAL_DMA_Start_IT+0x260>
 80057b8:	40020010 	.word	0x40020010
 80057bc:	40020028 	.word	0x40020028
 80057c0:	40020040 	.word	0x40020040
 80057c4:	40020058 	.word	0x40020058
 80057c8:	40020070 	.word	0x40020070
 80057cc:	40020088 	.word	0x40020088
 80057d0:	400200a0 	.word	0x400200a0
 80057d4:	400200b8 	.word	0x400200b8
 80057d8:	40020410 	.word	0x40020410
 80057dc:	40020428 	.word	0x40020428
 80057e0:	40020440 	.word	0x40020440
 80057e4:	40020458 	.word	0x40020458
 80057e8:	40020470 	.word	0x40020470
 80057ec:	40020488 	.word	0x40020488
 80057f0:	400204a0 	.word	0x400204a0
 80057f4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f023 020e 	bic.w	r2, r3, #14
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 020a 	orr.w	r2, r2, #10
 800580a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005810:	2b00      	cmp	r3, #0
 8005812:	d007      	beq.n	8005824 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0204 	orr.w	r2, r2, #4
 8005822:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a83      	ldr	r2, [pc, #524]	@ (8005a38 <HAL_DMA_Start_IT+0x474>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d072      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a82      	ldr	r2, [pc, #520]	@ (8005a3c <HAL_DMA_Start_IT+0x478>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d06d      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a80      	ldr	r2, [pc, #512]	@ (8005a40 <HAL_DMA_Start_IT+0x47c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d068      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a7f      	ldr	r2, [pc, #508]	@ (8005a44 <HAL_DMA_Start_IT+0x480>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d063      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a7d      	ldr	r2, [pc, #500]	@ (8005a48 <HAL_DMA_Start_IT+0x484>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d05e      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a7c      	ldr	r2, [pc, #496]	@ (8005a4c <HAL_DMA_Start_IT+0x488>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d059      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a7a      	ldr	r2, [pc, #488]	@ (8005a50 <HAL_DMA_Start_IT+0x48c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d054      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a79      	ldr	r2, [pc, #484]	@ (8005a54 <HAL_DMA_Start_IT+0x490>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d04f      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a77      	ldr	r2, [pc, #476]	@ (8005a58 <HAL_DMA_Start_IT+0x494>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d04a      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a76      	ldr	r2, [pc, #472]	@ (8005a5c <HAL_DMA_Start_IT+0x498>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d045      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a74      	ldr	r2, [pc, #464]	@ (8005a60 <HAL_DMA_Start_IT+0x49c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d040      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a73      	ldr	r2, [pc, #460]	@ (8005a64 <HAL_DMA_Start_IT+0x4a0>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d03b      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a71      	ldr	r2, [pc, #452]	@ (8005a68 <HAL_DMA_Start_IT+0x4a4>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d036      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a70      	ldr	r2, [pc, #448]	@ (8005a6c <HAL_DMA_Start_IT+0x4a8>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d031      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a6e      	ldr	r2, [pc, #440]	@ (8005a70 <HAL_DMA_Start_IT+0x4ac>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d02c      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a6d      	ldr	r2, [pc, #436]	@ (8005a74 <HAL_DMA_Start_IT+0x4b0>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d027      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a6b      	ldr	r2, [pc, #428]	@ (8005a78 <HAL_DMA_Start_IT+0x4b4>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d022      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a6a      	ldr	r2, [pc, #424]	@ (8005a7c <HAL_DMA_Start_IT+0x4b8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d01d      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a68      	ldr	r2, [pc, #416]	@ (8005a80 <HAL_DMA_Start_IT+0x4bc>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d018      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a67      	ldr	r2, [pc, #412]	@ (8005a84 <HAL_DMA_Start_IT+0x4c0>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d013      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a65      	ldr	r2, [pc, #404]	@ (8005a88 <HAL_DMA_Start_IT+0x4c4>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d00e      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a64      	ldr	r2, [pc, #400]	@ (8005a8c <HAL_DMA_Start_IT+0x4c8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d009      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a62      	ldr	r2, [pc, #392]	@ (8005a90 <HAL_DMA_Start_IT+0x4cc>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d004      	beq.n	8005914 <HAL_DMA_Start_IT+0x350>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a61      	ldr	r2, [pc, #388]	@ (8005a94 <HAL_DMA_Start_IT+0x4d0>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d101      	bne.n	8005918 <HAL_DMA_Start_IT+0x354>
 8005914:	2301      	movs	r3, #1
 8005916:	e000      	b.n	800591a <HAL_DMA_Start_IT+0x356>
 8005918:	2300      	movs	r3, #0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d01a      	beq.n	8005954 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d007      	beq.n	800593c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005936:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800593a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005940:	2b00      	cmp	r3, #0
 8005942:	d007      	beq.n	8005954 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800594e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005952:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a37      	ldr	r2, [pc, #220]	@ (8005a38 <HAL_DMA_Start_IT+0x474>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d04a      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a36      	ldr	r2, [pc, #216]	@ (8005a3c <HAL_DMA_Start_IT+0x478>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d045      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a34      	ldr	r2, [pc, #208]	@ (8005a40 <HAL_DMA_Start_IT+0x47c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d040      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a33      	ldr	r2, [pc, #204]	@ (8005a44 <HAL_DMA_Start_IT+0x480>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d03b      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a31      	ldr	r2, [pc, #196]	@ (8005a48 <HAL_DMA_Start_IT+0x484>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d036      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a30      	ldr	r2, [pc, #192]	@ (8005a4c <HAL_DMA_Start_IT+0x488>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d031      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a2e      	ldr	r2, [pc, #184]	@ (8005a50 <HAL_DMA_Start_IT+0x48c>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d02c      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a2d      	ldr	r2, [pc, #180]	@ (8005a54 <HAL_DMA_Start_IT+0x490>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d027      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005a58 <HAL_DMA_Start_IT+0x494>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d022      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a2a      	ldr	r2, [pc, #168]	@ (8005a5c <HAL_DMA_Start_IT+0x498>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d01d      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a28      	ldr	r2, [pc, #160]	@ (8005a60 <HAL_DMA_Start_IT+0x49c>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d018      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a27      	ldr	r2, [pc, #156]	@ (8005a64 <HAL_DMA_Start_IT+0x4a0>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d013      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a25      	ldr	r2, [pc, #148]	@ (8005a68 <HAL_DMA_Start_IT+0x4a4>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d00e      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a24      	ldr	r2, [pc, #144]	@ (8005a6c <HAL_DMA_Start_IT+0x4a8>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d009      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a22      	ldr	r2, [pc, #136]	@ (8005a70 <HAL_DMA_Start_IT+0x4ac>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d004      	beq.n	80059f4 <HAL_DMA_Start_IT+0x430>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a21      	ldr	r2, [pc, #132]	@ (8005a74 <HAL_DMA_Start_IT+0x4b0>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d108      	bne.n	8005a06 <HAL_DMA_Start_IT+0x442>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0201 	orr.w	r2, r2, #1
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	e012      	b.n	8005a2c <HAL_DMA_Start_IT+0x468>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0201 	orr.w	r2, r2, #1
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e009      	b.n	8005a2c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a1e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3718      	adds	r7, #24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	40020010 	.word	0x40020010
 8005a3c:	40020028 	.word	0x40020028
 8005a40:	40020040 	.word	0x40020040
 8005a44:	40020058 	.word	0x40020058
 8005a48:	40020070 	.word	0x40020070
 8005a4c:	40020088 	.word	0x40020088
 8005a50:	400200a0 	.word	0x400200a0
 8005a54:	400200b8 	.word	0x400200b8
 8005a58:	40020410 	.word	0x40020410
 8005a5c:	40020428 	.word	0x40020428
 8005a60:	40020440 	.word	0x40020440
 8005a64:	40020458 	.word	0x40020458
 8005a68:	40020470 	.word	0x40020470
 8005a6c:	40020488 	.word	0x40020488
 8005a70:	400204a0 	.word	0x400204a0
 8005a74:	400204b8 	.word	0x400204b8
 8005a78:	58025408 	.word	0x58025408
 8005a7c:	5802541c 	.word	0x5802541c
 8005a80:	58025430 	.word	0x58025430
 8005a84:	58025444 	.word	0x58025444
 8005a88:	58025458 	.word	0x58025458
 8005a8c:	5802546c 	.word	0x5802546c
 8005a90:	58025480 	.word	0x58025480
 8005a94:	58025494 	.word	0x58025494

08005a98 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b08a      	sub	sp, #40	@ 0x28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005aa4:	4b67      	ldr	r3, [pc, #412]	@ (8005c44 <HAL_DMA_IRQHandler+0x1ac>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a67      	ldr	r2, [pc, #412]	@ (8005c48 <HAL_DMA_IRQHandler+0x1b0>)
 8005aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8005aae:	0a9b      	lsrs	r3, r3, #10
 8005ab0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005abc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a5f      	ldr	r2, [pc, #380]	@ (8005c4c <HAL_DMA_IRQHandler+0x1b4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d04a      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a5d      	ldr	r2, [pc, #372]	@ (8005c50 <HAL_DMA_IRQHandler+0x1b8>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d045      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a5c      	ldr	r2, [pc, #368]	@ (8005c54 <HAL_DMA_IRQHandler+0x1bc>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d040      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a5a      	ldr	r2, [pc, #360]	@ (8005c58 <HAL_DMA_IRQHandler+0x1c0>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d03b      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a59      	ldr	r2, [pc, #356]	@ (8005c5c <HAL_DMA_IRQHandler+0x1c4>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d036      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a57      	ldr	r2, [pc, #348]	@ (8005c60 <HAL_DMA_IRQHandler+0x1c8>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d031      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a56      	ldr	r2, [pc, #344]	@ (8005c64 <HAL_DMA_IRQHandler+0x1cc>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d02c      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a54      	ldr	r2, [pc, #336]	@ (8005c68 <HAL_DMA_IRQHandler+0x1d0>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d027      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a53      	ldr	r2, [pc, #332]	@ (8005c6c <HAL_DMA_IRQHandler+0x1d4>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d022      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a51      	ldr	r2, [pc, #324]	@ (8005c70 <HAL_DMA_IRQHandler+0x1d8>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d01d      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a50      	ldr	r2, [pc, #320]	@ (8005c74 <HAL_DMA_IRQHandler+0x1dc>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d018      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a4e      	ldr	r2, [pc, #312]	@ (8005c78 <HAL_DMA_IRQHandler+0x1e0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d013      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a4d      	ldr	r2, [pc, #308]	@ (8005c7c <HAL_DMA_IRQHandler+0x1e4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d00e      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a4b      	ldr	r2, [pc, #300]	@ (8005c80 <HAL_DMA_IRQHandler+0x1e8>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d009      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a4a      	ldr	r2, [pc, #296]	@ (8005c84 <HAL_DMA_IRQHandler+0x1ec>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d004      	beq.n	8005b6a <HAL_DMA_IRQHandler+0xd2>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a48      	ldr	r2, [pc, #288]	@ (8005c88 <HAL_DMA_IRQHandler+0x1f0>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d101      	bne.n	8005b6e <HAL_DMA_IRQHandler+0xd6>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e000      	b.n	8005b70 <HAL_DMA_IRQHandler+0xd8>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f000 842b 	beq.w	80063cc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b7a:	f003 031f 	and.w	r3, r3, #31
 8005b7e:	2208      	movs	r2, #8
 8005b80:	409a      	lsls	r2, r3
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	4013      	ands	r3, r2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 80a2 	beq.w	8005cd0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a2e      	ldr	r2, [pc, #184]	@ (8005c4c <HAL_DMA_IRQHandler+0x1b4>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d04a      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8005c50 <HAL_DMA_IRQHandler+0x1b8>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d045      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8005c54 <HAL_DMA_IRQHandler+0x1bc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d040      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a2a      	ldr	r2, [pc, #168]	@ (8005c58 <HAL_DMA_IRQHandler+0x1c0>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d03b      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a28      	ldr	r2, [pc, #160]	@ (8005c5c <HAL_DMA_IRQHandler+0x1c4>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d036      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a27      	ldr	r2, [pc, #156]	@ (8005c60 <HAL_DMA_IRQHandler+0x1c8>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d031      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a25      	ldr	r2, [pc, #148]	@ (8005c64 <HAL_DMA_IRQHandler+0x1cc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d02c      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a24      	ldr	r2, [pc, #144]	@ (8005c68 <HAL_DMA_IRQHandler+0x1d0>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d027      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a22      	ldr	r2, [pc, #136]	@ (8005c6c <HAL_DMA_IRQHandler+0x1d4>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d022      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a21      	ldr	r2, [pc, #132]	@ (8005c70 <HAL_DMA_IRQHandler+0x1d8>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d01d      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c74 <HAL_DMA_IRQHandler+0x1dc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d018      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a1e      	ldr	r2, [pc, #120]	@ (8005c78 <HAL_DMA_IRQHandler+0x1e0>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d013      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a1c      	ldr	r2, [pc, #112]	@ (8005c7c <HAL_DMA_IRQHandler+0x1e4>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d00e      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a1b      	ldr	r2, [pc, #108]	@ (8005c80 <HAL_DMA_IRQHandler+0x1e8>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a19      	ldr	r2, [pc, #100]	@ (8005c84 <HAL_DMA_IRQHandler+0x1ec>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d004      	beq.n	8005c2c <HAL_DMA_IRQHandler+0x194>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a18      	ldr	r2, [pc, #96]	@ (8005c88 <HAL_DMA_IRQHandler+0x1f0>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d12f      	bne.n	8005c8c <HAL_DMA_IRQHandler+0x1f4>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0304 	and.w	r3, r3, #4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	bf14      	ite	ne
 8005c3a:	2301      	movne	r3, #1
 8005c3c:	2300      	moveq	r3, #0
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	e02e      	b.n	8005ca0 <HAL_DMA_IRQHandler+0x208>
 8005c42:	bf00      	nop
 8005c44:	2400000c 	.word	0x2400000c
 8005c48:	1b4e81b5 	.word	0x1b4e81b5
 8005c4c:	40020010 	.word	0x40020010
 8005c50:	40020028 	.word	0x40020028
 8005c54:	40020040 	.word	0x40020040
 8005c58:	40020058 	.word	0x40020058
 8005c5c:	40020070 	.word	0x40020070
 8005c60:	40020088 	.word	0x40020088
 8005c64:	400200a0 	.word	0x400200a0
 8005c68:	400200b8 	.word	0x400200b8
 8005c6c:	40020410 	.word	0x40020410
 8005c70:	40020428 	.word	0x40020428
 8005c74:	40020440 	.word	0x40020440
 8005c78:	40020458 	.word	0x40020458
 8005c7c:	40020470 	.word	0x40020470
 8005c80:	40020488 	.word	0x40020488
 8005c84:	400204a0 	.word	0x400204a0
 8005c88:	400204b8 	.word	0x400204b8
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	bf14      	ite	ne
 8005c9a:	2301      	movne	r3, #1
 8005c9c:	2300      	moveq	r3, #0
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d015      	beq.n	8005cd0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f022 0204 	bic.w	r2, r2, #4
 8005cb2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cb8:	f003 031f 	and.w	r3, r3, #31
 8005cbc:	2208      	movs	r2, #8
 8005cbe:	409a      	lsls	r2, r3
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc8:	f043 0201 	orr.w	r2, r3, #1
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd4:	f003 031f 	and.w	r3, r3, #31
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	fa22 f303 	lsr.w	r3, r2, r3
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d06e      	beq.n	8005dc4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a69      	ldr	r2, [pc, #420]	@ (8005e90 <HAL_DMA_IRQHandler+0x3f8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d04a      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a67      	ldr	r2, [pc, #412]	@ (8005e94 <HAL_DMA_IRQHandler+0x3fc>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d045      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a66      	ldr	r2, [pc, #408]	@ (8005e98 <HAL_DMA_IRQHandler+0x400>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d040      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a64      	ldr	r2, [pc, #400]	@ (8005e9c <HAL_DMA_IRQHandler+0x404>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d03b      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a63      	ldr	r2, [pc, #396]	@ (8005ea0 <HAL_DMA_IRQHandler+0x408>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d036      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a61      	ldr	r2, [pc, #388]	@ (8005ea4 <HAL_DMA_IRQHandler+0x40c>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d031      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a60      	ldr	r2, [pc, #384]	@ (8005ea8 <HAL_DMA_IRQHandler+0x410>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d02c      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a5e      	ldr	r2, [pc, #376]	@ (8005eac <HAL_DMA_IRQHandler+0x414>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d027      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a5d      	ldr	r2, [pc, #372]	@ (8005eb0 <HAL_DMA_IRQHandler+0x418>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d022      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a5b      	ldr	r2, [pc, #364]	@ (8005eb4 <HAL_DMA_IRQHandler+0x41c>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d01d      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a5a      	ldr	r2, [pc, #360]	@ (8005eb8 <HAL_DMA_IRQHandler+0x420>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d018      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a58      	ldr	r2, [pc, #352]	@ (8005ebc <HAL_DMA_IRQHandler+0x424>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d013      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a57      	ldr	r2, [pc, #348]	@ (8005ec0 <HAL_DMA_IRQHandler+0x428>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d00e      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a55      	ldr	r2, [pc, #340]	@ (8005ec4 <HAL_DMA_IRQHandler+0x42c>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d009      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a54      	ldr	r2, [pc, #336]	@ (8005ec8 <HAL_DMA_IRQHandler+0x430>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d004      	beq.n	8005d86 <HAL_DMA_IRQHandler+0x2ee>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a52      	ldr	r2, [pc, #328]	@ (8005ecc <HAL_DMA_IRQHandler+0x434>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d10a      	bne.n	8005d9c <HAL_DMA_IRQHandler+0x304>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	bf14      	ite	ne
 8005d94:	2301      	movne	r3, #1
 8005d96:	2300      	moveq	r3, #0
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	e003      	b.n	8005da4 <HAL_DMA_IRQHandler+0x30c>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2300      	movs	r3, #0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00d      	beq.n	8005dc4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dac:	f003 031f 	and.w	r3, r3, #31
 8005db0:	2201      	movs	r2, #1
 8005db2:	409a      	lsls	r2, r3
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dbc:	f043 0202 	orr.w	r2, r3, #2
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc8:	f003 031f 	and.w	r3, r3, #31
 8005dcc:	2204      	movs	r2, #4
 8005dce:	409a      	lsls	r2, r3
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 808f 	beq.w	8005ef8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a2c      	ldr	r2, [pc, #176]	@ (8005e90 <HAL_DMA_IRQHandler+0x3f8>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d04a      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a2a      	ldr	r2, [pc, #168]	@ (8005e94 <HAL_DMA_IRQHandler+0x3fc>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d045      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a29      	ldr	r2, [pc, #164]	@ (8005e98 <HAL_DMA_IRQHandler+0x400>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d040      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a27      	ldr	r2, [pc, #156]	@ (8005e9c <HAL_DMA_IRQHandler+0x404>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d03b      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a26      	ldr	r2, [pc, #152]	@ (8005ea0 <HAL_DMA_IRQHandler+0x408>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d036      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a24      	ldr	r2, [pc, #144]	@ (8005ea4 <HAL_DMA_IRQHandler+0x40c>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d031      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a23      	ldr	r2, [pc, #140]	@ (8005ea8 <HAL_DMA_IRQHandler+0x410>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d02c      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a21      	ldr	r2, [pc, #132]	@ (8005eac <HAL_DMA_IRQHandler+0x414>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d027      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a20      	ldr	r2, [pc, #128]	@ (8005eb0 <HAL_DMA_IRQHandler+0x418>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d022      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb4 <HAL_DMA_IRQHandler+0x41c>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d01d      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a1d      	ldr	r2, [pc, #116]	@ (8005eb8 <HAL_DMA_IRQHandler+0x420>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d018      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005ebc <HAL_DMA_IRQHandler+0x424>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d013      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a1a      	ldr	r2, [pc, #104]	@ (8005ec0 <HAL_DMA_IRQHandler+0x428>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d00e      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a18      	ldr	r2, [pc, #96]	@ (8005ec4 <HAL_DMA_IRQHandler+0x42c>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d009      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a17      	ldr	r2, [pc, #92]	@ (8005ec8 <HAL_DMA_IRQHandler+0x430>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d004      	beq.n	8005e7a <HAL_DMA_IRQHandler+0x3e2>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a15      	ldr	r2, [pc, #84]	@ (8005ecc <HAL_DMA_IRQHandler+0x434>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d12a      	bne.n	8005ed0 <HAL_DMA_IRQHandler+0x438>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0302 	and.w	r3, r3, #2
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	bf14      	ite	ne
 8005e88:	2301      	movne	r3, #1
 8005e8a:	2300      	moveq	r3, #0
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	e023      	b.n	8005ed8 <HAL_DMA_IRQHandler+0x440>
 8005e90:	40020010 	.word	0x40020010
 8005e94:	40020028 	.word	0x40020028
 8005e98:	40020040 	.word	0x40020040
 8005e9c:	40020058 	.word	0x40020058
 8005ea0:	40020070 	.word	0x40020070
 8005ea4:	40020088 	.word	0x40020088
 8005ea8:	400200a0 	.word	0x400200a0
 8005eac:	400200b8 	.word	0x400200b8
 8005eb0:	40020410 	.word	0x40020410
 8005eb4:	40020428 	.word	0x40020428
 8005eb8:	40020440 	.word	0x40020440
 8005ebc:	40020458 	.word	0x40020458
 8005ec0:	40020470 	.word	0x40020470
 8005ec4:	40020488 	.word	0x40020488
 8005ec8:	400204a0 	.word	0x400204a0
 8005ecc:	400204b8 	.word	0x400204b8
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00d      	beq.n	8005ef8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ee0:	f003 031f 	and.w	r3, r3, #31
 8005ee4:	2204      	movs	r2, #4
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef0:	f043 0204 	orr.w	r2, r3, #4
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005efc:	f003 031f 	and.w	r3, r3, #31
 8005f00:	2210      	movs	r2, #16
 8005f02:	409a      	lsls	r2, r3
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	4013      	ands	r3, r2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 80a6 	beq.w	800605a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a85      	ldr	r2, [pc, #532]	@ (8006128 <HAL_DMA_IRQHandler+0x690>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d04a      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a83      	ldr	r2, [pc, #524]	@ (800612c <HAL_DMA_IRQHandler+0x694>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d045      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a82      	ldr	r2, [pc, #520]	@ (8006130 <HAL_DMA_IRQHandler+0x698>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d040      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a80      	ldr	r2, [pc, #512]	@ (8006134 <HAL_DMA_IRQHandler+0x69c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d03b      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a7f      	ldr	r2, [pc, #508]	@ (8006138 <HAL_DMA_IRQHandler+0x6a0>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d036      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a7d      	ldr	r2, [pc, #500]	@ (800613c <HAL_DMA_IRQHandler+0x6a4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d031      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a7c      	ldr	r2, [pc, #496]	@ (8006140 <HAL_DMA_IRQHandler+0x6a8>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d02c      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a7a      	ldr	r2, [pc, #488]	@ (8006144 <HAL_DMA_IRQHandler+0x6ac>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d027      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a79      	ldr	r2, [pc, #484]	@ (8006148 <HAL_DMA_IRQHandler+0x6b0>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d022      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a77      	ldr	r2, [pc, #476]	@ (800614c <HAL_DMA_IRQHandler+0x6b4>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d01d      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a76      	ldr	r2, [pc, #472]	@ (8006150 <HAL_DMA_IRQHandler+0x6b8>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d018      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a74      	ldr	r2, [pc, #464]	@ (8006154 <HAL_DMA_IRQHandler+0x6bc>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a73      	ldr	r2, [pc, #460]	@ (8006158 <HAL_DMA_IRQHandler+0x6c0>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00e      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a71      	ldr	r2, [pc, #452]	@ (800615c <HAL_DMA_IRQHandler+0x6c4>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d009      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a70      	ldr	r2, [pc, #448]	@ (8006160 <HAL_DMA_IRQHandler+0x6c8>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d004      	beq.n	8005fae <HAL_DMA_IRQHandler+0x516>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8006164 <HAL_DMA_IRQHandler+0x6cc>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d10a      	bne.n	8005fc4 <HAL_DMA_IRQHandler+0x52c>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0308 	and.w	r3, r3, #8
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	bf14      	ite	ne
 8005fbc:	2301      	movne	r3, #1
 8005fbe:	2300      	moveq	r3, #0
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	e009      	b.n	8005fd8 <HAL_DMA_IRQHandler+0x540>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0304 	and.w	r3, r3, #4
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	bf14      	ite	ne
 8005fd2:	2301      	movne	r3, #1
 8005fd4:	2300      	moveq	r3, #0
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d03e      	beq.n	800605a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fe0:	f003 031f 	and.w	r3, r3, #31
 8005fe4:	2210      	movs	r2, #16
 8005fe6:	409a      	lsls	r2, r3
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d018      	beq.n	800602c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006004:	2b00      	cmp	r3, #0
 8006006:	d108      	bne.n	800601a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800600c:	2b00      	cmp	r3, #0
 800600e:	d024      	beq.n	800605a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	4798      	blx	r3
 8006018:	e01f      	b.n	800605a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800601e:	2b00      	cmp	r3, #0
 8006020:	d01b      	beq.n	800605a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	4798      	blx	r3
 800602a:	e016      	b.n	800605a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006036:	2b00      	cmp	r3, #0
 8006038:	d107      	bne.n	800604a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 0208 	bic.w	r2, r2, #8
 8006048:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800605e:	f003 031f 	and.w	r3, r3, #31
 8006062:	2220      	movs	r2, #32
 8006064:	409a      	lsls	r2, r3
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	4013      	ands	r3, r2
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 8110 	beq.w	8006290 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a2c      	ldr	r2, [pc, #176]	@ (8006128 <HAL_DMA_IRQHandler+0x690>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d04a      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a2b      	ldr	r2, [pc, #172]	@ (800612c <HAL_DMA_IRQHandler+0x694>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d045      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a29      	ldr	r2, [pc, #164]	@ (8006130 <HAL_DMA_IRQHandler+0x698>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d040      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a28      	ldr	r2, [pc, #160]	@ (8006134 <HAL_DMA_IRQHandler+0x69c>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d03b      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a26      	ldr	r2, [pc, #152]	@ (8006138 <HAL_DMA_IRQHandler+0x6a0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d036      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a25      	ldr	r2, [pc, #148]	@ (800613c <HAL_DMA_IRQHandler+0x6a4>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d031      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a23      	ldr	r2, [pc, #140]	@ (8006140 <HAL_DMA_IRQHandler+0x6a8>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d02c      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a22      	ldr	r2, [pc, #136]	@ (8006144 <HAL_DMA_IRQHandler+0x6ac>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d027      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a20      	ldr	r2, [pc, #128]	@ (8006148 <HAL_DMA_IRQHandler+0x6b0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d022      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a1f      	ldr	r2, [pc, #124]	@ (800614c <HAL_DMA_IRQHandler+0x6b4>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d01d      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006150 <HAL_DMA_IRQHandler+0x6b8>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d018      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006154 <HAL_DMA_IRQHandler+0x6bc>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d013      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a1a      	ldr	r2, [pc, #104]	@ (8006158 <HAL_DMA_IRQHandler+0x6c0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d00e      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a19      	ldr	r2, [pc, #100]	@ (800615c <HAL_DMA_IRQHandler+0x6c4>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d009      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a17      	ldr	r2, [pc, #92]	@ (8006160 <HAL_DMA_IRQHandler+0x6c8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d004      	beq.n	8006110 <HAL_DMA_IRQHandler+0x678>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a16      	ldr	r2, [pc, #88]	@ (8006164 <HAL_DMA_IRQHandler+0x6cc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d12b      	bne.n	8006168 <HAL_DMA_IRQHandler+0x6d0>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0310 	and.w	r3, r3, #16
 800611a:	2b00      	cmp	r3, #0
 800611c:	bf14      	ite	ne
 800611e:	2301      	movne	r3, #1
 8006120:	2300      	moveq	r3, #0
 8006122:	b2db      	uxtb	r3, r3
 8006124:	e02a      	b.n	800617c <HAL_DMA_IRQHandler+0x6e4>
 8006126:	bf00      	nop
 8006128:	40020010 	.word	0x40020010
 800612c:	40020028 	.word	0x40020028
 8006130:	40020040 	.word	0x40020040
 8006134:	40020058 	.word	0x40020058
 8006138:	40020070 	.word	0x40020070
 800613c:	40020088 	.word	0x40020088
 8006140:	400200a0 	.word	0x400200a0
 8006144:	400200b8 	.word	0x400200b8
 8006148:	40020410 	.word	0x40020410
 800614c:	40020428 	.word	0x40020428
 8006150:	40020440 	.word	0x40020440
 8006154:	40020458 	.word	0x40020458
 8006158:	40020470 	.word	0x40020470
 800615c:	40020488 	.word	0x40020488
 8006160:	400204a0 	.word	0x400204a0
 8006164:	400204b8 	.word	0x400204b8
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	bf14      	ite	ne
 8006176:	2301      	movne	r3, #1
 8006178:	2300      	moveq	r3, #0
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	f000 8087 	beq.w	8006290 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006186:	f003 031f 	and.w	r3, r3, #31
 800618a:	2220      	movs	r2, #32
 800618c:	409a      	lsls	r2, r3
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b04      	cmp	r3, #4
 800619c:	d139      	bne.n	8006212 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 0216 	bic.w	r2, r2, #22
 80061ac:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	695a      	ldr	r2, [r3, #20]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061bc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d103      	bne.n	80061ce <HAL_DMA_IRQHandler+0x736>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d007      	beq.n	80061de <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0208 	bic.w	r2, r2, #8
 80061dc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	223f      	movs	r2, #63	@ 0x3f
 80061e8:	409a      	lsls	r2, r3
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 834a 	beq.w	800689c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	4798      	blx	r3
          }
          return;
 8006210:	e344      	b.n	800689c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d018      	beq.n	8006252 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d108      	bne.n	8006240 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006232:	2b00      	cmp	r3, #0
 8006234:	d02c      	beq.n	8006290 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	4798      	blx	r3
 800623e:	e027      	b.n	8006290 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006244:	2b00      	cmp	r3, #0
 8006246:	d023      	beq.n	8006290 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	4798      	blx	r3
 8006250:	e01e      	b.n	8006290 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10f      	bne.n	8006280 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f022 0210 	bic.w	r2, r2, #16
 800626e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8306 	beq.w	80068a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f000 8088 	beq.w	80063b8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2204      	movs	r2, #4
 80062ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a7a      	ldr	r2, [pc, #488]	@ (80064a0 <HAL_DMA_IRQHandler+0xa08>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d04a      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a79      	ldr	r2, [pc, #484]	@ (80064a4 <HAL_DMA_IRQHandler+0xa0c>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d045      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a77      	ldr	r2, [pc, #476]	@ (80064a8 <HAL_DMA_IRQHandler+0xa10>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d040      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a76      	ldr	r2, [pc, #472]	@ (80064ac <HAL_DMA_IRQHandler+0xa14>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d03b      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a74      	ldr	r2, [pc, #464]	@ (80064b0 <HAL_DMA_IRQHandler+0xa18>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d036      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a73      	ldr	r2, [pc, #460]	@ (80064b4 <HAL_DMA_IRQHandler+0xa1c>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d031      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a71      	ldr	r2, [pc, #452]	@ (80064b8 <HAL_DMA_IRQHandler+0xa20>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d02c      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a70      	ldr	r2, [pc, #448]	@ (80064bc <HAL_DMA_IRQHandler+0xa24>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d027      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a6e      	ldr	r2, [pc, #440]	@ (80064c0 <HAL_DMA_IRQHandler+0xa28>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d022      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a6d      	ldr	r2, [pc, #436]	@ (80064c4 <HAL_DMA_IRQHandler+0xa2c>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d01d      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a6b      	ldr	r2, [pc, #428]	@ (80064c8 <HAL_DMA_IRQHandler+0xa30>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d018      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a6a      	ldr	r2, [pc, #424]	@ (80064cc <HAL_DMA_IRQHandler+0xa34>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d013      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a68      	ldr	r2, [pc, #416]	@ (80064d0 <HAL_DMA_IRQHandler+0xa38>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d00e      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a67      	ldr	r2, [pc, #412]	@ (80064d4 <HAL_DMA_IRQHandler+0xa3c>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d009      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a65      	ldr	r2, [pc, #404]	@ (80064d8 <HAL_DMA_IRQHandler+0xa40>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d004      	beq.n	8006350 <HAL_DMA_IRQHandler+0x8b8>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a64      	ldr	r2, [pc, #400]	@ (80064dc <HAL_DMA_IRQHandler+0xa44>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d108      	bne.n	8006362 <HAL_DMA_IRQHandler+0x8ca>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]
 8006360:	e007      	b.n	8006372 <HAL_DMA_IRQHandler+0x8da>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0201 	bic.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	3301      	adds	r3, #1
 8006376:	60fb      	str	r3, [r7, #12]
 8006378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800637a:	429a      	cmp	r2, r3
 800637c:	d307      	bcc.n	800638e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1f2      	bne.n	8006372 <HAL_DMA_IRQHandler+0x8da>
 800638c:	e000      	b.n	8006390 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800638e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0301 	and.w	r3, r3, #1
 800639a:	2b00      	cmp	r3, #0
 800639c:	d004      	beq.n	80063a8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2203      	movs	r2, #3
 80063a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80063a6:	e003      	b.n	80063b0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 8272 	beq.w	80068a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	4798      	blx	r3
 80063ca:	e26c      	b.n	80068a6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a43      	ldr	r2, [pc, #268]	@ (80064e0 <HAL_DMA_IRQHandler+0xa48>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d022      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a42      	ldr	r2, [pc, #264]	@ (80064e4 <HAL_DMA_IRQHandler+0xa4c>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d01d      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a40      	ldr	r2, [pc, #256]	@ (80064e8 <HAL_DMA_IRQHandler+0xa50>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d018      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a3f      	ldr	r2, [pc, #252]	@ (80064ec <HAL_DMA_IRQHandler+0xa54>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d013      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a3d      	ldr	r2, [pc, #244]	@ (80064f0 <HAL_DMA_IRQHandler+0xa58>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00e      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a3c      	ldr	r2, [pc, #240]	@ (80064f4 <HAL_DMA_IRQHandler+0xa5c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d009      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a3a      	ldr	r2, [pc, #232]	@ (80064f8 <HAL_DMA_IRQHandler+0xa60>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d004      	beq.n	800641c <HAL_DMA_IRQHandler+0x984>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a39      	ldr	r2, [pc, #228]	@ (80064fc <HAL_DMA_IRQHandler+0xa64>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d101      	bne.n	8006420 <HAL_DMA_IRQHandler+0x988>
 800641c:	2301      	movs	r3, #1
 800641e:	e000      	b.n	8006422 <HAL_DMA_IRQHandler+0x98a>
 8006420:	2300      	movs	r3, #0
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 823f 	beq.w	80068a6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006434:	f003 031f 	and.w	r3, r3, #31
 8006438:	2204      	movs	r2, #4
 800643a:	409a      	lsls	r2, r3
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	4013      	ands	r3, r2
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 80cd 	beq.w	80065e0 <HAL_DMA_IRQHandler+0xb48>
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	f003 0304 	and.w	r3, r3, #4
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 80c7 	beq.w	80065e0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006456:	f003 031f 	and.w	r3, r3, #31
 800645a:	2204      	movs	r2, #4
 800645c:	409a      	lsls	r2, r3
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d049      	beq.n	8006500 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d109      	bne.n	800648a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800647a:	2b00      	cmp	r3, #0
 800647c:	f000 8210 	beq.w	80068a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006488:	e20a      	b.n	80068a0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648e:	2b00      	cmp	r3, #0
 8006490:	f000 8206 	beq.w	80068a0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800649c:	e200      	b.n	80068a0 <HAL_DMA_IRQHandler+0xe08>
 800649e:	bf00      	nop
 80064a0:	40020010 	.word	0x40020010
 80064a4:	40020028 	.word	0x40020028
 80064a8:	40020040 	.word	0x40020040
 80064ac:	40020058 	.word	0x40020058
 80064b0:	40020070 	.word	0x40020070
 80064b4:	40020088 	.word	0x40020088
 80064b8:	400200a0 	.word	0x400200a0
 80064bc:	400200b8 	.word	0x400200b8
 80064c0:	40020410 	.word	0x40020410
 80064c4:	40020428 	.word	0x40020428
 80064c8:	40020440 	.word	0x40020440
 80064cc:	40020458 	.word	0x40020458
 80064d0:	40020470 	.word	0x40020470
 80064d4:	40020488 	.word	0x40020488
 80064d8:	400204a0 	.word	0x400204a0
 80064dc:	400204b8 	.word	0x400204b8
 80064e0:	58025408 	.word	0x58025408
 80064e4:	5802541c 	.word	0x5802541c
 80064e8:	58025430 	.word	0x58025430
 80064ec:	58025444 	.word	0x58025444
 80064f0:	58025458 	.word	0x58025458
 80064f4:	5802546c 	.word	0x5802546c
 80064f8:	58025480 	.word	0x58025480
 80064fc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d160      	bne.n	80065cc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a7f      	ldr	r2, [pc, #508]	@ (800670c <HAL_DMA_IRQHandler+0xc74>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d04a      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a7d      	ldr	r2, [pc, #500]	@ (8006710 <HAL_DMA_IRQHandler+0xc78>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d045      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a7c      	ldr	r2, [pc, #496]	@ (8006714 <HAL_DMA_IRQHandler+0xc7c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d040      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a7a      	ldr	r2, [pc, #488]	@ (8006718 <HAL_DMA_IRQHandler+0xc80>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d03b      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a79      	ldr	r2, [pc, #484]	@ (800671c <HAL_DMA_IRQHandler+0xc84>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d036      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a77      	ldr	r2, [pc, #476]	@ (8006720 <HAL_DMA_IRQHandler+0xc88>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d031      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a76      	ldr	r2, [pc, #472]	@ (8006724 <HAL_DMA_IRQHandler+0xc8c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d02c      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a74      	ldr	r2, [pc, #464]	@ (8006728 <HAL_DMA_IRQHandler+0xc90>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d027      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a73      	ldr	r2, [pc, #460]	@ (800672c <HAL_DMA_IRQHandler+0xc94>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d022      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a71      	ldr	r2, [pc, #452]	@ (8006730 <HAL_DMA_IRQHandler+0xc98>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d01d      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a70      	ldr	r2, [pc, #448]	@ (8006734 <HAL_DMA_IRQHandler+0xc9c>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d018      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a6e      	ldr	r2, [pc, #440]	@ (8006738 <HAL_DMA_IRQHandler+0xca0>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d013      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a6d      	ldr	r2, [pc, #436]	@ (800673c <HAL_DMA_IRQHandler+0xca4>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00e      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a6b      	ldr	r2, [pc, #428]	@ (8006740 <HAL_DMA_IRQHandler+0xca8>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d009      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a6a      	ldr	r2, [pc, #424]	@ (8006744 <HAL_DMA_IRQHandler+0xcac>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d004      	beq.n	80065aa <HAL_DMA_IRQHandler+0xb12>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a68      	ldr	r2, [pc, #416]	@ (8006748 <HAL_DMA_IRQHandler+0xcb0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d108      	bne.n	80065bc <HAL_DMA_IRQHandler+0xb24>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f022 0208 	bic.w	r2, r2, #8
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	e007      	b.n	80065cc <HAL_DMA_IRQHandler+0xb34>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0204 	bic.w	r2, r2, #4
 80065ca:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 8165 	beq.w	80068a0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065de:	e15f      	b.n	80068a0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065e4:	f003 031f 	and.w	r3, r3, #31
 80065e8:	2202      	movs	r2, #2
 80065ea:	409a      	lsls	r2, r3
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	4013      	ands	r3, r2
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 80c5 	beq.w	8006780 <HAL_DMA_IRQHandler+0xce8>
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 80bf 	beq.w	8006780 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006606:	f003 031f 	and.w	r3, r3, #31
 800660a:	2202      	movs	r2, #2
 800660c:	409a      	lsls	r2, r3
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d018      	beq.n	800664e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d109      	bne.n	800663a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 813a 	beq.w	80068a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006638:	e134      	b.n	80068a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800663e:	2b00      	cmp	r3, #0
 8006640:	f000 8130 	beq.w	80068a4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800664c:	e12a      	b.n	80068a4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f003 0320 	and.w	r3, r3, #32
 8006654:	2b00      	cmp	r3, #0
 8006656:	f040 8089 	bne.w	800676c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a2b      	ldr	r2, [pc, #172]	@ (800670c <HAL_DMA_IRQHandler+0xc74>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d04a      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a29      	ldr	r2, [pc, #164]	@ (8006710 <HAL_DMA_IRQHandler+0xc78>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d045      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a28      	ldr	r2, [pc, #160]	@ (8006714 <HAL_DMA_IRQHandler+0xc7c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d040      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a26      	ldr	r2, [pc, #152]	@ (8006718 <HAL_DMA_IRQHandler+0xc80>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d03b      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a25      	ldr	r2, [pc, #148]	@ (800671c <HAL_DMA_IRQHandler+0xc84>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d036      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a23      	ldr	r2, [pc, #140]	@ (8006720 <HAL_DMA_IRQHandler+0xc88>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d031      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a22      	ldr	r2, [pc, #136]	@ (8006724 <HAL_DMA_IRQHandler+0xc8c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d02c      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a20      	ldr	r2, [pc, #128]	@ (8006728 <HAL_DMA_IRQHandler+0xc90>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d027      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a1f      	ldr	r2, [pc, #124]	@ (800672c <HAL_DMA_IRQHandler+0xc94>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d022      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006730 <HAL_DMA_IRQHandler+0xc98>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d01d      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006734 <HAL_DMA_IRQHandler+0xc9c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d018      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a1a      	ldr	r2, [pc, #104]	@ (8006738 <HAL_DMA_IRQHandler+0xca0>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d013      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a19      	ldr	r2, [pc, #100]	@ (800673c <HAL_DMA_IRQHandler+0xca4>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d00e      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a17      	ldr	r2, [pc, #92]	@ (8006740 <HAL_DMA_IRQHandler+0xca8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d009      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a16      	ldr	r2, [pc, #88]	@ (8006744 <HAL_DMA_IRQHandler+0xcac>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d004      	beq.n	80066fa <HAL_DMA_IRQHandler+0xc62>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a14      	ldr	r2, [pc, #80]	@ (8006748 <HAL_DMA_IRQHandler+0xcb0>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d128      	bne.n	800674c <HAL_DMA_IRQHandler+0xcb4>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f022 0214 	bic.w	r2, r2, #20
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	e027      	b.n	800675c <HAL_DMA_IRQHandler+0xcc4>
 800670c:	40020010 	.word	0x40020010
 8006710:	40020028 	.word	0x40020028
 8006714:	40020040 	.word	0x40020040
 8006718:	40020058 	.word	0x40020058
 800671c:	40020070 	.word	0x40020070
 8006720:	40020088 	.word	0x40020088
 8006724:	400200a0 	.word	0x400200a0
 8006728:	400200b8 	.word	0x400200b8
 800672c:	40020410 	.word	0x40020410
 8006730:	40020428 	.word	0x40020428
 8006734:	40020440 	.word	0x40020440
 8006738:	40020458 	.word	0x40020458
 800673c:	40020470 	.word	0x40020470
 8006740:	40020488 	.word	0x40020488
 8006744:	400204a0 	.word	0x400204a0
 8006748:	400204b8 	.word	0x400204b8
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 020a 	bic.w	r2, r2, #10
 800675a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006770:	2b00      	cmp	r3, #0
 8006772:	f000 8097 	beq.w	80068a4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800677e:	e091      	b.n	80068a4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006784:	f003 031f 	and.w	r3, r3, #31
 8006788:	2208      	movs	r2, #8
 800678a:	409a      	lsls	r2, r3
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	4013      	ands	r3, r2
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 8088 	beq.w	80068a6 <HAL_DMA_IRQHandler+0xe0e>
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b00      	cmp	r3, #0
 800679e:	f000 8082 	beq.w	80068a6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a41      	ldr	r2, [pc, #260]	@ (80068ac <HAL_DMA_IRQHandler+0xe14>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d04a      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a3f      	ldr	r2, [pc, #252]	@ (80068b0 <HAL_DMA_IRQHandler+0xe18>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d045      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a3e      	ldr	r2, [pc, #248]	@ (80068b4 <HAL_DMA_IRQHandler+0xe1c>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d040      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a3c      	ldr	r2, [pc, #240]	@ (80068b8 <HAL_DMA_IRQHandler+0xe20>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d03b      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a3b      	ldr	r2, [pc, #236]	@ (80068bc <HAL_DMA_IRQHandler+0xe24>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d036      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a39      	ldr	r2, [pc, #228]	@ (80068c0 <HAL_DMA_IRQHandler+0xe28>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d031      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a38      	ldr	r2, [pc, #224]	@ (80068c4 <HAL_DMA_IRQHandler+0xe2c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d02c      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a36      	ldr	r2, [pc, #216]	@ (80068c8 <HAL_DMA_IRQHandler+0xe30>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d027      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a35      	ldr	r2, [pc, #212]	@ (80068cc <HAL_DMA_IRQHandler+0xe34>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d022      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a33      	ldr	r2, [pc, #204]	@ (80068d0 <HAL_DMA_IRQHandler+0xe38>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d01d      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a32      	ldr	r2, [pc, #200]	@ (80068d4 <HAL_DMA_IRQHandler+0xe3c>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d018      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a30      	ldr	r2, [pc, #192]	@ (80068d8 <HAL_DMA_IRQHandler+0xe40>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d013      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a2f      	ldr	r2, [pc, #188]	@ (80068dc <HAL_DMA_IRQHandler+0xe44>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d00e      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a2d      	ldr	r2, [pc, #180]	@ (80068e0 <HAL_DMA_IRQHandler+0xe48>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d009      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a2c      	ldr	r2, [pc, #176]	@ (80068e4 <HAL_DMA_IRQHandler+0xe4c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d004      	beq.n	8006842 <HAL_DMA_IRQHandler+0xdaa>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a2a      	ldr	r2, [pc, #168]	@ (80068e8 <HAL_DMA_IRQHandler+0xe50>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d108      	bne.n	8006854 <HAL_DMA_IRQHandler+0xdbc>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f022 021c 	bic.w	r2, r2, #28
 8006850:	601a      	str	r2, [r3, #0]
 8006852:	e007      	b.n	8006864 <HAL_DMA_IRQHandler+0xdcc>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f022 020e 	bic.w	r2, r2, #14
 8006862:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006868:	f003 031f 	and.w	r3, r3, #31
 800686c:	2201      	movs	r2, #1
 800686e:	409a      	lsls	r2, r3
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2201      	movs	r2, #1
 800687e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800688e:	2b00      	cmp	r3, #0
 8006890:	d009      	beq.n	80068a6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	4798      	blx	r3
 800689a:	e004      	b.n	80068a6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800689c:	bf00      	nop
 800689e:	e002      	b.n	80068a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80068a0:	bf00      	nop
 80068a2:	e000      	b.n	80068a6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80068a4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80068a6:	3728      	adds	r7, #40	@ 0x28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	40020010 	.word	0x40020010
 80068b0:	40020028 	.word	0x40020028
 80068b4:	40020040 	.word	0x40020040
 80068b8:	40020058 	.word	0x40020058
 80068bc:	40020070 	.word	0x40020070
 80068c0:	40020088 	.word	0x40020088
 80068c4:	400200a0 	.word	0x400200a0
 80068c8:	400200b8 	.word	0x400200b8
 80068cc:	40020410 	.word	0x40020410
 80068d0:	40020428 	.word	0x40020428
 80068d4:	40020440 	.word	0x40020440
 80068d8:	40020458 	.word	0x40020458
 80068dc:	40020470 	.word	0x40020470
 80068e0:	40020488 	.word	0x40020488
 80068e4:	400204a0 	.word	0x400204a0
 80068e8:	400204b8 	.word	0x400204b8

080068ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b087      	sub	sp, #28
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068fe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006904:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a7f      	ldr	r2, [pc, #508]	@ (8006b08 <DMA_SetConfig+0x21c>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d072      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a7d      	ldr	r2, [pc, #500]	@ (8006b0c <DMA_SetConfig+0x220>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d06d      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a7c      	ldr	r2, [pc, #496]	@ (8006b10 <DMA_SetConfig+0x224>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d068      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a7a      	ldr	r2, [pc, #488]	@ (8006b14 <DMA_SetConfig+0x228>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d063      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a79      	ldr	r2, [pc, #484]	@ (8006b18 <DMA_SetConfig+0x22c>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d05e      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a77      	ldr	r2, [pc, #476]	@ (8006b1c <DMA_SetConfig+0x230>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d059      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a76      	ldr	r2, [pc, #472]	@ (8006b20 <DMA_SetConfig+0x234>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d054      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a74      	ldr	r2, [pc, #464]	@ (8006b24 <DMA_SetConfig+0x238>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d04f      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a73      	ldr	r2, [pc, #460]	@ (8006b28 <DMA_SetConfig+0x23c>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d04a      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a71      	ldr	r2, [pc, #452]	@ (8006b2c <DMA_SetConfig+0x240>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d045      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a70      	ldr	r2, [pc, #448]	@ (8006b30 <DMA_SetConfig+0x244>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d040      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a6e      	ldr	r2, [pc, #440]	@ (8006b34 <DMA_SetConfig+0x248>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d03b      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a6d      	ldr	r2, [pc, #436]	@ (8006b38 <DMA_SetConfig+0x24c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d036      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a6b      	ldr	r2, [pc, #428]	@ (8006b3c <DMA_SetConfig+0x250>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d031      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a6a      	ldr	r2, [pc, #424]	@ (8006b40 <DMA_SetConfig+0x254>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d02c      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a68      	ldr	r2, [pc, #416]	@ (8006b44 <DMA_SetConfig+0x258>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d027      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a67      	ldr	r2, [pc, #412]	@ (8006b48 <DMA_SetConfig+0x25c>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d022      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a65      	ldr	r2, [pc, #404]	@ (8006b4c <DMA_SetConfig+0x260>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d01d      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a64      	ldr	r2, [pc, #400]	@ (8006b50 <DMA_SetConfig+0x264>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d018      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a62      	ldr	r2, [pc, #392]	@ (8006b54 <DMA_SetConfig+0x268>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d013      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a61      	ldr	r2, [pc, #388]	@ (8006b58 <DMA_SetConfig+0x26c>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d00e      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a5f      	ldr	r2, [pc, #380]	@ (8006b5c <DMA_SetConfig+0x270>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d009      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a5e      	ldr	r2, [pc, #376]	@ (8006b60 <DMA_SetConfig+0x274>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d004      	beq.n	80069f6 <DMA_SetConfig+0x10a>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a5c      	ldr	r2, [pc, #368]	@ (8006b64 <DMA_SetConfig+0x278>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d101      	bne.n	80069fa <DMA_SetConfig+0x10e>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e000      	b.n	80069fc <DMA_SetConfig+0x110>
 80069fa:	2300      	movs	r3, #0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00d      	beq.n	8006a1c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006a08:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d004      	beq.n	8006a1c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a1a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a39      	ldr	r2, [pc, #228]	@ (8006b08 <DMA_SetConfig+0x21c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d04a      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a38      	ldr	r2, [pc, #224]	@ (8006b0c <DMA_SetConfig+0x220>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d045      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a36      	ldr	r2, [pc, #216]	@ (8006b10 <DMA_SetConfig+0x224>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d040      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a35      	ldr	r2, [pc, #212]	@ (8006b14 <DMA_SetConfig+0x228>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d03b      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a33      	ldr	r2, [pc, #204]	@ (8006b18 <DMA_SetConfig+0x22c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d036      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a32      	ldr	r2, [pc, #200]	@ (8006b1c <DMA_SetConfig+0x230>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d031      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a30      	ldr	r2, [pc, #192]	@ (8006b20 <DMA_SetConfig+0x234>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d02c      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a2f      	ldr	r2, [pc, #188]	@ (8006b24 <DMA_SetConfig+0x238>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d027      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a2d      	ldr	r2, [pc, #180]	@ (8006b28 <DMA_SetConfig+0x23c>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d022      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a2c      	ldr	r2, [pc, #176]	@ (8006b2c <DMA_SetConfig+0x240>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d01d      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a2a      	ldr	r2, [pc, #168]	@ (8006b30 <DMA_SetConfig+0x244>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d018      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a29      	ldr	r2, [pc, #164]	@ (8006b34 <DMA_SetConfig+0x248>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d013      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a27      	ldr	r2, [pc, #156]	@ (8006b38 <DMA_SetConfig+0x24c>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00e      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a26      	ldr	r2, [pc, #152]	@ (8006b3c <DMA_SetConfig+0x250>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d009      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a24      	ldr	r2, [pc, #144]	@ (8006b40 <DMA_SetConfig+0x254>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d004      	beq.n	8006abc <DMA_SetConfig+0x1d0>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a23      	ldr	r2, [pc, #140]	@ (8006b44 <DMA_SetConfig+0x258>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d101      	bne.n	8006ac0 <DMA_SetConfig+0x1d4>
 8006abc:	2301      	movs	r3, #1
 8006abe:	e000      	b.n	8006ac2 <DMA_SetConfig+0x1d6>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d059      	beq.n	8006b7a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aca:	f003 031f 	and.w	r3, r3, #31
 8006ace:	223f      	movs	r2, #63	@ 0x3f
 8006ad0:	409a      	lsls	r2, r3
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006ae4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	2b40      	cmp	r3, #64	@ 0x40
 8006af4:	d138      	bne.n	8006b68 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68ba      	ldr	r2, [r7, #8]
 8006b04:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006b06:	e086      	b.n	8006c16 <DMA_SetConfig+0x32a>
 8006b08:	40020010 	.word	0x40020010
 8006b0c:	40020028 	.word	0x40020028
 8006b10:	40020040 	.word	0x40020040
 8006b14:	40020058 	.word	0x40020058
 8006b18:	40020070 	.word	0x40020070
 8006b1c:	40020088 	.word	0x40020088
 8006b20:	400200a0 	.word	0x400200a0
 8006b24:	400200b8 	.word	0x400200b8
 8006b28:	40020410 	.word	0x40020410
 8006b2c:	40020428 	.word	0x40020428
 8006b30:	40020440 	.word	0x40020440
 8006b34:	40020458 	.word	0x40020458
 8006b38:	40020470 	.word	0x40020470
 8006b3c:	40020488 	.word	0x40020488
 8006b40:	400204a0 	.word	0x400204a0
 8006b44:	400204b8 	.word	0x400204b8
 8006b48:	58025408 	.word	0x58025408
 8006b4c:	5802541c 	.word	0x5802541c
 8006b50:	58025430 	.word	0x58025430
 8006b54:	58025444 	.word	0x58025444
 8006b58:	58025458 	.word	0x58025458
 8006b5c:	5802546c 	.word	0x5802546c
 8006b60:	58025480 	.word	0x58025480
 8006b64:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	60da      	str	r2, [r3, #12]
}
 8006b78:	e04d      	b.n	8006c16 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a29      	ldr	r2, [pc, #164]	@ (8006c24 <DMA_SetConfig+0x338>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d022      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a27      	ldr	r2, [pc, #156]	@ (8006c28 <DMA_SetConfig+0x33c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d01d      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a26      	ldr	r2, [pc, #152]	@ (8006c2c <DMA_SetConfig+0x340>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d018      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a24      	ldr	r2, [pc, #144]	@ (8006c30 <DMA_SetConfig+0x344>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d013      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a23      	ldr	r2, [pc, #140]	@ (8006c34 <DMA_SetConfig+0x348>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d00e      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a21      	ldr	r2, [pc, #132]	@ (8006c38 <DMA_SetConfig+0x34c>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d009      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a20      	ldr	r2, [pc, #128]	@ (8006c3c <DMA_SetConfig+0x350>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d004      	beq.n	8006bca <DMA_SetConfig+0x2de>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a1e      	ldr	r2, [pc, #120]	@ (8006c40 <DMA_SetConfig+0x354>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d101      	bne.n	8006bce <DMA_SetConfig+0x2e2>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e000      	b.n	8006bd0 <DMA_SetConfig+0x2e4>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d020      	beq.n	8006c16 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd8:	f003 031f 	and.w	r3, r3, #31
 8006bdc:	2201      	movs	r2, #1
 8006bde:	409a      	lsls	r2, r3
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	2b40      	cmp	r3, #64	@ 0x40
 8006bf2:	d108      	bne.n	8006c06 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	60da      	str	r2, [r3, #12]
}
 8006c04:	e007      	b.n	8006c16 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	60da      	str	r2, [r3, #12]
}
 8006c16:	bf00      	nop
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	58025408 	.word	0x58025408
 8006c28:	5802541c 	.word	0x5802541c
 8006c2c:	58025430 	.word	0x58025430
 8006c30:	58025444 	.word	0x58025444
 8006c34:	58025458 	.word	0x58025458
 8006c38:	5802546c 	.word	0x5802546c
 8006c3c:	58025480 	.word	0x58025480
 8006c40:	58025494 	.word	0x58025494

08006c44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a42      	ldr	r2, [pc, #264]	@ (8006d5c <DMA_CalcBaseAndBitshift+0x118>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d04a      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a41      	ldr	r2, [pc, #260]	@ (8006d60 <DMA_CalcBaseAndBitshift+0x11c>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d045      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a3f      	ldr	r2, [pc, #252]	@ (8006d64 <DMA_CalcBaseAndBitshift+0x120>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d040      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a3e      	ldr	r2, [pc, #248]	@ (8006d68 <DMA_CalcBaseAndBitshift+0x124>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d03b      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a3c      	ldr	r2, [pc, #240]	@ (8006d6c <DMA_CalcBaseAndBitshift+0x128>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d036      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a3b      	ldr	r2, [pc, #236]	@ (8006d70 <DMA_CalcBaseAndBitshift+0x12c>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d031      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a39      	ldr	r2, [pc, #228]	@ (8006d74 <DMA_CalcBaseAndBitshift+0x130>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d02c      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a38      	ldr	r2, [pc, #224]	@ (8006d78 <DMA_CalcBaseAndBitshift+0x134>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d027      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a36      	ldr	r2, [pc, #216]	@ (8006d7c <DMA_CalcBaseAndBitshift+0x138>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d022      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a35      	ldr	r2, [pc, #212]	@ (8006d80 <DMA_CalcBaseAndBitshift+0x13c>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d01d      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a33      	ldr	r2, [pc, #204]	@ (8006d84 <DMA_CalcBaseAndBitshift+0x140>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d018      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a32      	ldr	r2, [pc, #200]	@ (8006d88 <DMA_CalcBaseAndBitshift+0x144>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d013      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a30      	ldr	r2, [pc, #192]	@ (8006d8c <DMA_CalcBaseAndBitshift+0x148>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d00e      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a2f      	ldr	r2, [pc, #188]	@ (8006d90 <DMA_CalcBaseAndBitshift+0x14c>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d009      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8006d94 <DMA_CalcBaseAndBitshift+0x150>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d004      	beq.n	8006cec <DMA_CalcBaseAndBitshift+0xa8>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a2c      	ldr	r2, [pc, #176]	@ (8006d98 <DMA_CalcBaseAndBitshift+0x154>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d101      	bne.n	8006cf0 <DMA_CalcBaseAndBitshift+0xac>
 8006cec:	2301      	movs	r3, #1
 8006cee:	e000      	b.n	8006cf2 <DMA_CalcBaseAndBitshift+0xae>
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d024      	beq.n	8006d40 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	3b10      	subs	r3, #16
 8006cfe:	4a27      	ldr	r2, [pc, #156]	@ (8006d9c <DMA_CalcBaseAndBitshift+0x158>)
 8006d00:	fba2 2303 	umull	r2, r3, r2, r3
 8006d04:	091b      	lsrs	r3, r3, #4
 8006d06:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f003 0307 	and.w	r3, r3, #7
 8006d0e:	4a24      	ldr	r2, [pc, #144]	@ (8006da0 <DMA_CalcBaseAndBitshift+0x15c>)
 8006d10:	5cd3      	ldrb	r3, [r2, r3]
 8006d12:	461a      	mov	r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2b03      	cmp	r3, #3
 8006d1c:	d908      	bls.n	8006d30 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	461a      	mov	r2, r3
 8006d24:	4b1f      	ldr	r3, [pc, #124]	@ (8006da4 <DMA_CalcBaseAndBitshift+0x160>)
 8006d26:	4013      	ands	r3, r2
 8006d28:	1d1a      	adds	r2, r3, #4
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d2e:	e00d      	b.n	8006d4c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	4b1b      	ldr	r3, [pc, #108]	@ (8006da4 <DMA_CalcBaseAndBitshift+0x160>)
 8006d38:	4013      	ands	r3, r2
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d3e:	e005      	b.n	8006d4c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3714      	adds	r7, #20
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	40020010 	.word	0x40020010
 8006d60:	40020028 	.word	0x40020028
 8006d64:	40020040 	.word	0x40020040
 8006d68:	40020058 	.word	0x40020058
 8006d6c:	40020070 	.word	0x40020070
 8006d70:	40020088 	.word	0x40020088
 8006d74:	400200a0 	.word	0x400200a0
 8006d78:	400200b8 	.word	0x400200b8
 8006d7c:	40020410 	.word	0x40020410
 8006d80:	40020428 	.word	0x40020428
 8006d84:	40020440 	.word	0x40020440
 8006d88:	40020458 	.word	0x40020458
 8006d8c:	40020470 	.word	0x40020470
 8006d90:	40020488 	.word	0x40020488
 8006d94:	400204a0 	.word	0x400204a0
 8006d98:	400204b8 	.word	0x400204b8
 8006d9c:	aaaaaaab 	.word	0xaaaaaaab
 8006da0:	08014f48 	.word	0x08014f48
 8006da4:	fffffc00 	.word	0xfffffc00

08006da8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006db0:	2300      	movs	r3, #0
 8006db2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d120      	bne.n	8006dfe <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc0:	2b03      	cmp	r3, #3
 8006dc2:	d858      	bhi.n	8006e76 <DMA_CheckFifoParam+0xce>
 8006dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8006dcc <DMA_CheckFifoParam+0x24>)
 8006dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dca:	bf00      	nop
 8006dcc:	08006ddd 	.word	0x08006ddd
 8006dd0:	08006def 	.word	0x08006def
 8006dd4:	08006ddd 	.word	0x08006ddd
 8006dd8:	08006e77 	.word	0x08006e77
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d048      	beq.n	8006e7a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006dec:	e045      	b.n	8006e7a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006df6:	d142      	bne.n	8006e7e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006dfc:	e03f      	b.n	8006e7e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e06:	d123      	bne.n	8006e50 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e0c:	2b03      	cmp	r3, #3
 8006e0e:	d838      	bhi.n	8006e82 <DMA_CheckFifoParam+0xda>
 8006e10:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <DMA_CheckFifoParam+0x70>)
 8006e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e16:	bf00      	nop
 8006e18:	08006e29 	.word	0x08006e29
 8006e1c:	08006e2f 	.word	0x08006e2f
 8006e20:	08006e29 	.word	0x08006e29
 8006e24:	08006e41 	.word	0x08006e41
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	73fb      	strb	r3, [r7, #15]
        break;
 8006e2c:	e030      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d025      	beq.n	8006e86 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e3e:	e022      	b.n	8006e86 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e44:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e48:	d11f      	bne.n	8006e8a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e4e:	e01c      	b.n	8006e8a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d902      	bls.n	8006e5e <DMA_CheckFifoParam+0xb6>
 8006e58:	2b03      	cmp	r3, #3
 8006e5a:	d003      	beq.n	8006e64 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006e5c:	e018      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	73fb      	strb	r3, [r7, #15]
        break;
 8006e62:	e015      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00e      	beq.n	8006e8e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	73fb      	strb	r3, [r7, #15]
    break;
 8006e74:	e00b      	b.n	8006e8e <DMA_CheckFifoParam+0xe6>
        break;
 8006e76:	bf00      	nop
 8006e78:	e00a      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        break;
 8006e7a:	bf00      	nop
 8006e7c:	e008      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        break;
 8006e7e:	bf00      	nop
 8006e80:	e006      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        break;
 8006e82:	bf00      	nop
 8006e84:	e004      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        break;
 8006e86:	bf00      	nop
 8006e88:	e002      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
        break;
 8006e8a:	bf00      	nop
 8006e8c:	e000      	b.n	8006e90 <DMA_CheckFifoParam+0xe8>
    break;
 8006e8e:	bf00      	nop
    }
  }

  return status;
 8006e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3714      	adds	r7, #20
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop

08006ea0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a38      	ldr	r2, [pc, #224]	@ (8006f94 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d022      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a36      	ldr	r2, [pc, #216]	@ (8006f98 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d01d      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a35      	ldr	r2, [pc, #212]	@ (8006f9c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d018      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a33      	ldr	r2, [pc, #204]	@ (8006fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d013      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a32      	ldr	r2, [pc, #200]	@ (8006fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d00e      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a30      	ldr	r2, [pc, #192]	@ (8006fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d009      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a2f      	ldr	r2, [pc, #188]	@ (8006fac <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d004      	beq.n	8006efe <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8006fb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d101      	bne.n	8006f02 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006efe:	2301      	movs	r3, #1
 8006f00:	e000      	b.n	8006f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006f02:	2300      	movs	r3, #0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d01a      	beq.n	8006f3e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	3b08      	subs	r3, #8
 8006f10:	4a28      	ldr	r2, [pc, #160]	@ (8006fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006f12:	fba2 2303 	umull	r2, r3, r2, r3
 8006f16:	091b      	lsrs	r3, r3, #4
 8006f18:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	4b26      	ldr	r3, [pc, #152]	@ (8006fb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006f1e:	4413      	add	r3, r2
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	461a      	mov	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a24      	ldr	r2, [pc, #144]	@ (8006fbc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006f2c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f003 031f 	and.w	r3, r3, #31
 8006f34:	2201      	movs	r2, #1
 8006f36:	409a      	lsls	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006f3c:	e024      	b.n	8006f88 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	3b10      	subs	r3, #16
 8006f46:	4a1e      	ldr	r2, [pc, #120]	@ (8006fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006f48:	fba2 2303 	umull	r2, r3, r2, r3
 8006f4c:	091b      	lsrs	r3, r3, #4
 8006f4e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	4a1c      	ldr	r2, [pc, #112]	@ (8006fc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d806      	bhi.n	8006f66 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8006fc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d902      	bls.n	8006f66 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	3308      	adds	r3, #8
 8006f64:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	4b18      	ldr	r3, [pc, #96]	@ (8006fcc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	461a      	mov	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a16      	ldr	r2, [pc, #88]	@ (8006fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006f78:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	2201      	movs	r2, #1
 8006f82:	409a      	lsls	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006f88:	bf00      	nop
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	58025408 	.word	0x58025408
 8006f98:	5802541c 	.word	0x5802541c
 8006f9c:	58025430 	.word	0x58025430
 8006fa0:	58025444 	.word	0x58025444
 8006fa4:	58025458 	.word	0x58025458
 8006fa8:	5802546c 	.word	0x5802546c
 8006fac:	58025480 	.word	0x58025480
 8006fb0:	58025494 	.word	0x58025494
 8006fb4:	cccccccd 	.word	0xcccccccd
 8006fb8:	16009600 	.word	0x16009600
 8006fbc:	58025880 	.word	0x58025880
 8006fc0:	aaaaaaab 	.word	0xaaaaaaab
 8006fc4:	400204b8 	.word	0x400204b8
 8006fc8:	4002040f 	.word	0x4002040f
 8006fcc:	10008200 	.word	0x10008200
 8006fd0:	40020880 	.word	0x40020880

08006fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d04a      	beq.n	8007080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2b08      	cmp	r3, #8
 8006fee:	d847      	bhi.n	8007080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a25      	ldr	r2, [pc, #148]	@ (800708c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d022      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a24      	ldr	r2, [pc, #144]	@ (8007090 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d01d      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a22      	ldr	r2, [pc, #136]	@ (8007094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d018      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a21      	ldr	r2, [pc, #132]	@ (8007098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d013      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a1f      	ldr	r2, [pc, #124]	@ (800709c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d00e      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a1e      	ldr	r2, [pc, #120]	@ (80070a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d009      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a1c      	ldr	r2, [pc, #112]	@ (80070a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d004      	beq.n	8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a1b      	ldr	r2, [pc, #108]	@ (80070a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d101      	bne.n	8007044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007040:	2301      	movs	r3, #1
 8007042:	e000      	b.n	8007046 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007044:	2300      	movs	r3, #0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00a      	beq.n	8007060 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	4b17      	ldr	r3, [pc, #92]	@ (80070ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800704e:	4413      	add	r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	461a      	mov	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a15      	ldr	r2, [pc, #84]	@ (80070b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800705c:	671a      	str	r2, [r3, #112]	@ 0x70
 800705e:	e009      	b.n	8007074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	4b14      	ldr	r3, [pc, #80]	@ (80070b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007064:	4413      	add	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	461a      	mov	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a11      	ldr	r2, [pc, #68]	@ (80070b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007072:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3b01      	subs	r3, #1
 8007078:	2201      	movs	r2, #1
 800707a:	409a      	lsls	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007080:	bf00      	nop
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr
 800708c:	58025408 	.word	0x58025408
 8007090:	5802541c 	.word	0x5802541c
 8007094:	58025430 	.word	0x58025430
 8007098:	58025444 	.word	0x58025444
 800709c:	58025458 	.word	0x58025458
 80070a0:	5802546c 	.word	0x5802546c
 80070a4:	58025480 	.word	0x58025480
 80070a8:	58025494 	.word	0x58025494
 80070ac:	1600963f 	.word	0x1600963f
 80070b0:	58025940 	.word	0x58025940
 80070b4:	1000823f 	.word	0x1000823f
 80070b8:	40020940 	.word	0x40020940

080070bc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b098      	sub	sp, #96	@ 0x60
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80070c4:	4a84      	ldr	r2, [pc, #528]	@ (80072d8 <HAL_FDCAN_Init+0x21c>)
 80070c6:	f107 030c 	add.w	r3, r7, #12
 80070ca:	4611      	mov	r1, r2
 80070cc:	224c      	movs	r2, #76	@ 0x4c
 80070ce:	4618      	mov	r0, r3
 80070d0:	f00d f89a 	bl	8014208 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e1c6      	b.n	800746c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a7e      	ldr	r2, [pc, #504]	@ (80072dc <HAL_FDCAN_Init+0x220>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d106      	bne.n	80070f6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80070f0:	461a      	mov	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d106      	bne.n	8007110 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fb f8ae 	bl	800226c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699a      	ldr	r2, [r3, #24]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f022 0210 	bic.w	r2, r2, #16
 800711e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007120:	f7fb fd1a 	bl	8002b58 <HAL_GetTick>
 8007124:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007126:	e014      	b.n	8007152 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007128:	f7fb fd16 	bl	8002b58 <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	2b0a      	cmp	r3, #10
 8007134:	d90d      	bls.n	8007152 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800713c:	f043 0201 	orr.w	r2, r3, #1
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2203      	movs	r2, #3
 800714a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e18c      	b.n	800746c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	f003 0308 	and.w	r3, r3, #8
 800715c:	2b08      	cmp	r3, #8
 800715e:	d0e3      	beq.n	8007128 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	699a      	ldr	r2, [r3, #24]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f042 0201 	orr.w	r2, r2, #1
 800716e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007170:	f7fb fcf2 	bl	8002b58 <HAL_GetTick>
 8007174:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007176:	e014      	b.n	80071a2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007178:	f7fb fcee 	bl	8002b58 <HAL_GetTick>
 800717c:	4602      	mov	r2, r0
 800717e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	2b0a      	cmp	r3, #10
 8007184:	d90d      	bls.n	80071a2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800718c:	f043 0201 	orr.w	r2, r3, #1
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2203      	movs	r2, #3
 800719a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e164      	b.n	800746c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d0e3      	beq.n	8007178 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	699a      	ldr	r2, [r3, #24]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f042 0202 	orr.w	r2, r2, #2
 80071be:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	7c1b      	ldrb	r3, [r3, #16]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d108      	bne.n	80071da <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699a      	ldr	r2, [r3, #24]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d6:	619a      	str	r2, [r3, #24]
 80071d8:	e007      	b.n	80071ea <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	699a      	ldr	r2, [r3, #24]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071e8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	7c5b      	ldrb	r3, [r3, #17]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d108      	bne.n	8007204 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	699a      	ldr	r2, [r3, #24]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007200:	619a      	str	r2, [r3, #24]
 8007202:	e007      	b.n	8007214 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	699a      	ldr	r2, [r3, #24]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007212:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	7c9b      	ldrb	r3, [r3, #18]
 8007218:	2b01      	cmp	r3, #1
 800721a:	d108      	bne.n	800722e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	699a      	ldr	r2, [r3, #24]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800722a:	619a      	str	r2, [r3, #24]
 800722c:	e007      	b.n	800723e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	699a      	ldr	r2, [r3, #24]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800723c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	699b      	ldr	r3, [r3, #24]
 8007244:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689a      	ldr	r2, [r3, #8]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	430a      	orrs	r2, r1
 8007252:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	699a      	ldr	r2, [r3, #24]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007262:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	691a      	ldr	r2, [r3, #16]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0210 	bic.w	r2, r2, #16
 8007272:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d108      	bne.n	800728e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	699a      	ldr	r2, [r3, #24]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0204 	orr.w	r2, r2, #4
 800728a:	619a      	str	r2, [r3, #24]
 800728c:	e030      	b.n	80072f0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d02c      	beq.n	80072f0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	2b02      	cmp	r3, #2
 800729c:	d020      	beq.n	80072e0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	699a      	ldr	r2, [r3, #24]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80072ac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	691a      	ldr	r2, [r3, #16]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f042 0210 	orr.w	r2, r2, #16
 80072bc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	2b03      	cmp	r3, #3
 80072c4:	d114      	bne.n	80072f0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	699a      	ldr	r2, [r3, #24]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f042 0220 	orr.w	r2, r2, #32
 80072d4:	619a      	str	r2, [r3, #24]
 80072d6:	e00b      	b.n	80072f0 <HAL_FDCAN_Init+0x234>
 80072d8:	08014ea4 	.word	0x08014ea4
 80072dc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0220 	orr.w	r2, r2, #32
 80072ee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	3b01      	subs	r3, #1
 80072f6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	69db      	ldr	r3, [r3, #28]
 80072fc:	3b01      	subs	r3, #1
 80072fe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007300:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007308:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	695b      	ldr	r3, [r3, #20]
 8007310:	3b01      	subs	r3, #1
 8007312:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007318:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800731a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007324:	d115      	bne.n	8007352 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800732a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007330:	3b01      	subs	r3, #1
 8007332:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007334:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800733a:	3b01      	subs	r3, #1
 800733c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800733e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007346:	3b01      	subs	r3, #1
 8007348:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800734e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007350:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00a      	beq.n	8007370 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007378:	4413      	add	r3, r2
 800737a:	2b00      	cmp	r3, #0
 800737c:	d011      	beq.n	80073a2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007386:	f023 0107 	bic.w	r1, r3, #7
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	3360      	adds	r3, #96	@ 0x60
 8007392:	443b      	add	r3, r7
 8007394:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	430a      	orrs	r2, r1
 800739e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d011      	beq.n	80073ce <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80073b2:	f023 0107 	bic.w	r1, r3, #7
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	3360      	adds	r3, #96	@ 0x60
 80073be:	443b      	add	r3, r7
 80073c0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d012      	beq.n	80073fc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80073de:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	3360      	adds	r3, #96	@ 0x60
 80073ea:	443b      	add	r3, r7
 80073ec:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80073f0:	011a      	lsls	r2, r3, #4
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007400:	2b00      	cmp	r3, #0
 8007402:	d012      	beq.n	800742a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800740c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	3360      	adds	r3, #96	@ 0x60
 8007418:	443b      	add	r3, r7
 800741a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800741e:	021a      	lsls	r2, r3, #8
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	430a      	orrs	r2, r1
 8007426:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a11      	ldr	r2, [pc, #68]	@ (8007474 <HAL_FDCAN_Init+0x3b8>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d107      	bne.n	8007444 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	689a      	ldr	r2, [r3, #8]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f022 0203 	bic.w	r2, r2, #3
 8007442:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fe35 	bl	80080cc <FDCAN_CalcultateRamBlockAddresses>
 8007462:	4603      	mov	r3, r0
 8007464:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007468:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800746c:	4618      	mov	r0, r3
 800746e:	3760      	adds	r7, #96	@ 0x60
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	4000a000 	.word	0x4000a000

08007478 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007478:	b480      	push	{r7}
 800747a:	b087      	sub	sp, #28
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007488:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800748a:	7bfb      	ldrb	r3, [r7, #15]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d002      	beq.n	8007496 <HAL_FDCAN_ConfigFilter+0x1e>
 8007490:	7bfb      	ldrb	r3, [r7, #15]
 8007492:	2b02      	cmp	r3, #2
 8007494:	d157      	bne.n	8007546 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d12b      	bne.n	80074f6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	2b07      	cmp	r3, #7
 80074a4:	d10d      	bne.n	80074c2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80074b2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80074b8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80074ba:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	e00e      	b.n	80074e0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80074ce:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80074d6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80074dc:	4313      	orrs	r3, r2
 80074de:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	4413      	add	r3, r2
 80074ec:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	697a      	ldr	r2, [r7, #20]
 80074f2:	601a      	str	r2, [r3, #0]
 80074f4:	e025      	b.n	8007542 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	075a      	lsls	r2, r3, #29
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	4313      	orrs	r3, r2
 8007502:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	2b07      	cmp	r3, #7
 800750a:	d103      	bne.n	8007514 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	699b      	ldr	r3, [r3, #24]
 8007510:	613b      	str	r3, [r7, #16]
 8007512:	e006      	b.n	8007522 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	079a      	lsls	r2, r3, #30
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	4313      	orrs	r3, r2
 8007520:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	00db      	lsls	r3, r3, #3
 800752c:	4413      	add	r3, r2
 800752e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	697a      	ldr	r2, [r7, #20]
 8007534:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	3304      	adds	r3, #4
 800753a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	693a      	ldr	r2, [r7, #16]
 8007540:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007542:	2300      	movs	r3, #0
 8007544:	e008      	b.n	8007558 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800754c:	f043 0202 	orr.w	r2, r3, #2
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
  }
}
 8007558:	4618      	mov	r0, r3
 800755a:	371c      	adds	r7, #28
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b01      	cmp	r3, #1
 8007576:	d111      	bne.n	800759c <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	699a      	ldr	r2, [r3, #24]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 0201 	bic.w	r2, r2, #1
 800758e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8007598:	2300      	movs	r3, #0
 800759a:	e008      	b.n	80075ae <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075a2:	f043 0204 	orr.w	r2, r3, #4
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
  }
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	370c      	adds	r7, #12
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b086      	sub	sp, #24
 80075be:	af00      	add	r7, sp, #0
 80075c0:	60f8      	str	r0, [r7, #12]
 80075c2:	60b9      	str	r1, [r7, #8]
 80075c4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	2b02      	cmp	r3, #2
 80075d0:	d141      	bne.n	8007656 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80075da:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d109      	bne.n	80075f6 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075e8:	f043 0220 	orr.w	r2, r3, #32
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e038      	b.n	8007668 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80075fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d009      	beq.n	800761a <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800760c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e026      	b.n	8007668 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007622:	0c1b      	lsrs	r3, r3, #16
 8007624:	f003 031f 	and.w	r3, r3, #31
 8007628:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	68b9      	ldr	r1, [r7, #8]
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 fed1 	bl	80083d8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2101      	movs	r1, #1
 800763c:	697a      	ldr	r2, [r7, #20]
 800763e:	fa01 f202 	lsl.w	r2, r1, r2
 8007642:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007646:	2201      	movs	r2, #1
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	409a      	lsls	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	e008      	b.n	8007668 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800765c:	f043 0208 	orr.w	r2, r3, #8
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
  }
}
 8007668:	4618      	mov	r0, r3
 800766a:	3718      	adds	r7, #24
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007670:	b480      	push	{r7}
 8007672:	b08b      	sub	sp, #44	@ 0x2c
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	607a      	str	r2, [r7, #4]
 800767c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800767e:	2300      	movs	r3, #0
 8007680:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007688:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800768a:	7efb      	ldrb	r3, [r7, #27]
 800768c:	2b02      	cmp	r3, #2
 800768e:	f040 8149 	bne.w	8007924 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	2b40      	cmp	r3, #64	@ 0x40
 8007696:	d14c      	bne.n	8007732 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80076a0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d109      	bne.n	80076bc <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076ae:	f043 0220 	orr.w	r2, r3, #32
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e13c      	b.n	8007936 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80076c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d109      	bne.n	80076e0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e12a      	b.n	8007936 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80076e8:	0e1b      	lsrs	r3, r3, #24
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d10a      	bne.n	8007708 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80076fa:	0fdb      	lsrs	r3, r3, #31
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007704:	2301      	movs	r3, #1
 8007706:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007710:	0a1b      	lsrs	r3, r3, #8
 8007712:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007716:	69fa      	ldr	r2, [r7, #28]
 8007718:	4413      	add	r3, r2
 800771a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007724:	69f9      	ldr	r1, [r7, #28]
 8007726:	fb01 f303 	mul.w	r3, r1, r3
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	4413      	add	r3, r2
 800772e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007730:	e068      	b.n	8007804 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	2b41      	cmp	r3, #65	@ 0x41
 8007736:	d14c      	bne.n	80077d2 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007740:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007744:	2b00      	cmp	r3, #0
 8007746:	d109      	bne.n	800775c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800774e:	f043 0220 	orr.w	r2, r3, #32
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e0ec      	b.n	8007936 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007764:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007768:	2b00      	cmp	r3, #0
 800776a:	d109      	bne.n	8007780 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007772:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800777c:	2301      	movs	r3, #1
 800777e:	e0da      	b.n	8007936 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007788:	0e1b      	lsrs	r3, r3, #24
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	2b01      	cmp	r3, #1
 8007790:	d10a      	bne.n	80077a8 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800779a:	0fdb      	lsrs	r3, r3, #31
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d101      	bne.n	80077a8 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80077a4:	2301      	movs	r3, #1
 80077a6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077b0:	0a1b      	lsrs	r3, r3, #8
 80077b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077b6:	69fa      	ldr	r2, [r7, #28]
 80077b8:	4413      	add	r3, r2
 80077ba:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077c4:	69f9      	ldr	r1, [r7, #28]
 80077c6:	fb01 f303 	mul.w	r3, r1, r3
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	4413      	add	r3, r2
 80077ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80077d0:	e018      	b.n	8007804 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077d6:	68ba      	ldr	r2, [r7, #8]
 80077d8:	429a      	cmp	r2, r3
 80077da:	d309      	bcc.n	80077f0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80077e2:	f043 0220 	orr.w	r2, r3, #32
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e0a2      	b.n	8007936 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f8:	68b9      	ldr	r1, [r7, #8]
 80077fa:	fb01 f303 	mul.w	r3, r1, r3
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4413      	add	r3, r2
 8007802:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d107      	bne.n	8007828 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	0c9b      	lsrs	r3, r3, #18
 800781e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	601a      	str	r2, [r3, #0]
 8007826:	e005      	b.n	8007834 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800784c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800784e:	3304      	adds	r3, #4
 8007850:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	b29a      	uxth	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800785c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	0c1b      	lsrs	r3, r3, #16
 8007862:	f003 020f 	and.w	r2, r3, #15
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800786a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	0e1b      	lsrs	r3, r3, #24
 8007888:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	0fda      	lsrs	r2, r3, #31
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800789a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789c:	3304      	adds	r3, #4
 800789e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80078a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a2:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80078a4:	2300      	movs	r3, #0
 80078a6:	623b      	str	r3, [r7, #32]
 80078a8:	e00a      	b.n	80078c0 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	441a      	add	r2, r3
 80078b0:	6839      	ldr	r1, [r7, #0]
 80078b2:	6a3b      	ldr	r3, [r7, #32]
 80078b4:	440b      	add	r3, r1
 80078b6:	7812      	ldrb	r2, [r2, #0]
 80078b8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	3301      	adds	r3, #1
 80078be:	623b      	str	r3, [r7, #32]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007944 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80078c6:	5cd3      	ldrb	r3, [r2, r3]
 80078c8:	461a      	mov	r2, r3
 80078ca:	6a3b      	ldr	r3, [r7, #32]
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d3ec      	bcc.n	80078aa <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	2b40      	cmp	r3, #64	@ 0x40
 80078d4:	d105      	bne.n	80078e2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	69fa      	ldr	r2, [r7, #28]
 80078dc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80078e0:	e01e      	b.n	8007920 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	2b41      	cmp	r3, #65	@ 0x41
 80078e6:	d105      	bne.n	80078f4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	69fa      	ldr	r2, [r7, #28]
 80078ee:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80078f2:	e015      	b.n	8007920 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	2b1f      	cmp	r3, #31
 80078f8:	d808      	bhi.n	800790c <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2101      	movs	r1, #1
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	fa01 f202 	lsl.w	r2, r1, r2
 8007906:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800790a:	e009      	b.n	8007920 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	f003 021f 	and.w	r2, r3, #31
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2101      	movs	r1, #1
 8007918:	fa01 f202 	lsl.w	r2, r1, r2
 800791c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8007920:	2300      	movs	r3, #0
 8007922:	e008      	b.n	8007936 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800792a:	f043 0208 	orr.w	r2, r3, #8
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
  }
}
 8007936:	4618      	mov	r0, r3
 8007938:	372c      	adds	r7, #44	@ 0x2c
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	08014f50 	.word	0x08014f50

08007948 <HAL_FDCAN_GetProtocolStatus>:
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(const FDCAN_HandleTypeDef *hfdcan,
                                              FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 8007948:	b480      	push	{r7}
 800794a:	b085      	sub	sp, #20
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007958:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f003 0207 	and.w	r2, r3, #7
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	0a1b      	lsrs	r3, r3, #8
 8007968:	f003 0207 	and.w	r2, r3, #7
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f003 0218 	and.w	r2, r3, #24
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	095b      	lsrs	r3, r3, #5
 800797e:	f003 0201 	and.w	r2, r3, #1
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	099b      	lsrs	r3, r3, #6
 800798a:	f003 0201 	and.w	r2, r3, #1
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	09db      	lsrs	r3, r3, #7
 8007996:	f003 0201 	and.w	r2, r3, #1
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	0adb      	lsrs	r3, r3, #11
 80079a2:	f003 0201 	and.w	r2, r3, #1
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	0b1b      	lsrs	r3, r3, #12
 80079ae:	f003 0201 	and.w	r2, r3, #1
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	0b5b      	lsrs	r3, r3, #13
 80079ba:	f003 0201 	and.w	r2, r3, #1
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	0b9b      	lsrs	r3, r3, #14
 80079c6:	f003 0201 	and.w	r2, r3, #1
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	625a      	str	r2, [r3, #36]	@ 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	0c1b      	lsrs	r3, r3, #16
 80079d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Return function status */
  return HAL_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3714      	adds	r7, #20
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80079fa:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80079fc:	7dfb      	ldrb	r3, [r7, #23]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d002      	beq.n	8007a08 <HAL_FDCAN_ActivateNotification+0x20>
 8007a02:	7dfb      	ldrb	r3, [r7, #23]
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d155      	bne.n	8007ab4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	4013      	ands	r3, r2
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d108      	bne.n	8007a28 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f042 0201 	orr.w	r2, r2, #1
 8007a24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007a26:	e014      	b.n	8007a52 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	4013      	ands	r3, r2
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d108      	bne.n	8007a4a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f042 0202 	orr.w	r2, r2, #2
 8007a46:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007a48:	e003      	b.n	8007a52 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2203      	movs	r2, #3
 8007a50:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d009      	beq.n	8007a70 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	430a      	orrs	r2, r1
 8007a6c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d009      	beq.n	8007a8e <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	4b0f      	ldr	r3, [pc, #60]	@ (8007ad4 <HAL_FDCAN_ActivateNotification+0xec>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	6812      	ldr	r2, [r2, #0]
 8007a9e:	430b      	orrs	r3, r1
 8007aa0:	6553      	str	r3, [r2, #84]	@ 0x54
 8007aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad8 <HAL_FDCAN_ActivateNotification+0xf0>)
 8007aa4:	695a      	ldr	r2, [r3, #20]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	0f9b      	lsrs	r3, r3, #30
 8007aaa:	490b      	ldr	r1, [pc, #44]	@ (8007ad8 <HAL_FDCAN_ActivateNotification+0xf0>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e008      	b.n	8007ac6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007aba:	f043 0202 	orr.w	r2, r3, #2
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
  }
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	371c      	adds	r7, #28
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	3fcfffff 	.word	0x3fcfffff
 8007ad8:	4000a800 	.word	0x4000a800

08007adc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b096      	sub	sp, #88	@ 0x58
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8007ae4:	4b95      	ldr	r3, [pc, #596]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	079b      	lsls	r3, r3, #30
 8007aea:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8007aec:	4b93      	ldr	r3, [pc, #588]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007aee:	695b      	ldr	r3, [r3, #20]
 8007af0:	079b      	lsls	r3, r3, #30
 8007af2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007af4:	4013      	ands	r3, r2
 8007af6:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007afe:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007b02:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b0a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b16:	f003 030f 	and.w	r3, r3, #15
 8007b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b24:	4013      	ands	r3, r2
 8007b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b46:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8007b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b54:	4013      	ands	r3, r2
 8007b56:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b5e:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8007b62:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b7e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8007b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00f      	beq.n	8007baa <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8007b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d00a      	beq.n	8007baa <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b9e:	4b67      	ldr	r3, [pc, #412]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 fa44 	bl	8008032 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8007baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d01c      	beq.n	8007bee <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8007bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d017      	beq.n	8007bee <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007bc6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007bd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007bde:	651a      	str	r2, [r3, #80]	@ 0x50
 8007be0:	4b56      	ldr	r3, [pc, #344]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007be2:	2200      	movs	r2, #0
 8007be4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007be6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 f9f9 	bl	8007fe0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8007bee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00d      	beq.n	8007c10 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007bfa:	4b51      	ldr	r3, [pc, #324]	@ (8007d40 <HAL_FDCAN_IRQHandler+0x264>)
 8007bfc:	400b      	ands	r3, r1
 8007bfe:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c00:	4a4e      	ldr	r2, [pc, #312]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007c02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c04:	0f9b      	lsrs	r3, r3, #30
 8007c06:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8007c08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f9b2 	bl	8007f74 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007c10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00d      	beq.n	8007c32 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c1c:	4b48      	ldr	r3, [pc, #288]	@ (8007d40 <HAL_FDCAN_IRQHandler+0x264>)
 8007c1e:	400b      	ands	r3, r1
 8007c20:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c22:	4a46      	ldr	r2, [pc, #280]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007c24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c26:	0f9b      	lsrs	r3, r3, #30
 8007c28:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007c2a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f9ac 	bl	8007f8a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8007c32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00d      	beq.n	8007c54 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007c3e:	4b40      	ldr	r3, [pc, #256]	@ (8007d40 <HAL_FDCAN_IRQHandler+0x264>)
 8007c40:	400b      	ands	r3, r1
 8007c42:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c44:	4a3d      	ldr	r2, [pc, #244]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c48:	0f9b      	lsrs	r3, r3, #30
 8007c4a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007c4c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7f9 fcc8 	bl	80015e4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007c54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00d      	beq.n	8007c76 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007c60:	4b37      	ldr	r3, [pc, #220]	@ (8007d40 <HAL_FDCAN_IRQHandler+0x264>)
 8007c62:	400b      	ands	r3, r1
 8007c64:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c66:	4a35      	ldr	r2, [pc, #212]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c6a:	0f9b      	lsrs	r3, r3, #30
 8007c6c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007c6e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 f995 	bl	8007fa0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8007c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00f      	beq.n	8007ca0 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8007c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d00a      	beq.n	8007ca0 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c92:	651a      	str	r2, [r3, #80]	@ 0x50
 8007c94:	4b29      	ldr	r3, [pc, #164]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007c96:	2200      	movs	r2, #0
 8007c98:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 f98b 	bl	8007fb6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8007ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ca2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d01c      	beq.n	8007ce4 <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8007caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d017      	beq.n	8007ce4 <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007cbc:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cc8:	4013      	ands	r3, r2
 8007cca:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cd4:	651a      	str	r2, [r3, #80]	@ 0x50
 8007cd6:	4b19      	ldr	r3, [pc, #100]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007cdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 f973 	bl	8007fca <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ce6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00f      	beq.n	8007d0e <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8007cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00a      	beq.n	8007d0e <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8007d00:	651a      	str	r2, [r3, #80]	@ 0x50
 8007d02:	4b0e      	ldr	r3, [pc, #56]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007d04:	2200      	movs	r2, #0
 8007d06:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 f974 	bl	8007ff6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8007d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d015      	beq.n	8007d44 <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8007d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d010      	beq.n	8007d44 <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007d2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8007d2c:	4b03      	ldr	r3, [pc, #12]	@ (8007d3c <HAL_FDCAN_IRQHandler+0x260>)
 8007d2e:	2200      	movs	r2, #0
 8007d30:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 f969 	bl	800800a <HAL_FDCAN_TimestampWraparoundCallback>
 8007d38:	e004      	b.n	8007d44 <HAL_FDCAN_IRQHandler+0x268>
 8007d3a:	bf00      	nop
 8007d3c:	4000a800 	.word	0x4000a800
 8007d40:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8007d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00f      	beq.n	8007d6e <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8007d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00a      	beq.n	8007d6e <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007d60:	651a      	str	r2, [r3, #80]	@ 0x50
 8007d62:	4b81      	ldr	r3, [pc, #516]	@ (8007f68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007d64:	2200      	movs	r2, #0
 8007d66:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 f958 	bl	800801e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8007d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d014      	beq.n	8007da2 <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8007d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00f      	beq.n	8007da2 <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007d8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8007d8c:	4b76      	ldr	r3, [pc, #472]	@ (8007f68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d98:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00d      	beq.n	8007dc4 <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dae:	4b6f      	ldr	r3, [pc, #444]	@ (8007f6c <HAL_FDCAN_IRQHandler+0x490>)
 8007db0:	400b      	ands	r3, r1
 8007db2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007db4:	4a6c      	ldr	r2, [pc, #432]	@ (8007f68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007db6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007db8:	0f9b      	lsrs	r3, r3, #30
 8007dba:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007dbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 f94b 	bl	800805a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d011      	beq.n	8007dee <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007dd0:	4b66      	ldr	r3, [pc, #408]	@ (8007f6c <HAL_FDCAN_IRQHandler+0x490>)
 8007dd2:	400b      	ands	r3, r1
 8007dd4:	6513      	str	r3, [r2, #80]	@ 0x50
 8007dd6:	4a64      	ldr	r2, [pc, #400]	@ (8007f68 <HAL_FDCAN_IRQHandler+0x48c>)
 8007dd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dda:	0f9b      	lsrs	r3, r3, #30
 8007ddc:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007de4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007de6:	431a      	orrs	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a5f      	ldr	r2, [pc, #380]	@ (8007f70 <HAL_FDCAN_IRQHandler+0x494>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	f040 80aa 	bne.w	8007f4e <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f003 0303 	and.w	r3, r3, #3
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 80a2 	beq.w	8007f4e <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	6a1b      	ldr	r3, [r3, #32]
 8007e10:	f003 030f 	and.w	r3, r3, #15
 8007e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e1e:	4013      	ands	r3, r2
 8007e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	6a1b      	ldr	r3, [r3, #32]
 8007e28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e36:	4013      	ands	r3, r2
 8007e38:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8007e44:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e4e:	4013      	ands	r3, r2
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8007e5c:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e64:	6a3a      	ldr	r2, [r7, #32]
 8007e66:	4013      	ands	r3, r2
 8007e68:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	6a1b      	ldr	r3, [r3, #32]
 8007e70:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8007e74:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7c:	69fa      	ldr	r2, [r7, #28]
 8007e7e:	4013      	ands	r3, r2
 8007e80:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e88:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	6a1b      	ldr	r3, [r3, #32]
 8007e90:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8007e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d007      	beq.n	8007ea8 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e9e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8007ea0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f8e4 	bl	8008070 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8007ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d007      	beq.n	8007ebe <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007eb4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8007eb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 f8e4 	bl	8008086 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d019      	beq.n	8007efc <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d014      	beq.n	8007efc <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed8:	0c1b      	lsrs	r3, r3, #16
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ee8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	2240      	movs	r2, #64	@ 0x40
 8007ef0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	6939      	ldr	r1, [r7, #16]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f8d0 	bl	800809c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8007efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d007      	beq.n	8007f12 <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f08:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8007f0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f8d1 	bl	80080b4 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00b      	beq.n	8007f30 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	6a3a      	ldr	r2, [r7, #32]
 8007f1e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00b      	beq.n	8007f4e <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	69fa      	ldr	r2, [r7, #28]
 8007f3c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	431a      	orrs	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d002      	beq.n	8007f5e <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f874 	bl	8008046 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007f5e:	bf00      	nop
 8007f60:	3758      	adds	r7, #88	@ 0x58
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	4000a800 	.word	0x4000a800
 8007f6c:	3fcfffff 	.word	0x3fcfffff
 8007f70:	4000a000 	.word	0x4000a000

08007f74 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8007f7e:	bf00      	nop
 8007f80:	370c      	adds	r7, #12
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr

08007f8a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8007f8a:	b480      	push	{r7}
 8007f8c:	b083      	sub	sp, #12
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
 8007f92:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007fbe:	bf00      	nop
 8007fc0:	370c      	adds	r7, #12
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b083      	sub	sp, #12
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007fea:	bf00      	nop
 8007fec:	370c      	adds	r7, #12
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007ff6:	b480      	push	{r7}
 8007ff8:	b083      	sub	sp, #12
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8007ffe:	bf00      	nop
 8008000:	370c      	adds	r7, #12
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr

0800800a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800800a:	b480      	push	{r7}
 800800c:	b083      	sub	sp, #12
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8008012:	bf00      	nop
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800801e:	b480      	push	{r7}
 8008020:	b083      	sub	sp, #12
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8008026:	bf00      	nop
 8008028:	370c      	adds	r7, #12
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008032:	b480      	push	{r7}
 8008034:	b083      	sub	sp, #12
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800803a:	bf00      	nop
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008046:	b480      	push	{r7}
 8008048:	b083      	sub	sp, #12
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800804e:	bf00      	nop
 8008050:	370c      	adds	r7, #12
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800805a:	b480      	push	{r7}
 800805c:	b083      	sub	sp, #12
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
 8008062:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800807a:	bf00      	nop
 800807c:	370c      	adds	r7, #12
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
 800808e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80080a8:	bf00      	nop
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80080be:	bf00      	nop
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
	...

080080cc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b085      	sub	sp, #20
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080d8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80080e2:	4ba7      	ldr	r3, [pc, #668]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80080e4:	4013      	ands	r3, r2
 80080e6:	68ba      	ldr	r2, [r7, #8]
 80080e8:	0091      	lsls	r1, r2, #2
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	6812      	ldr	r2, [r2, #0]
 80080ee:	430b      	orrs	r3, r1
 80080f0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080fc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	041a      	lsls	r2, r3, #16
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	430a      	orrs	r2, r1
 800810c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	4413      	add	r3, r2
 8008118:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008122:	4b97      	ldr	r3, [pc, #604]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008124:	4013      	ands	r3, r2
 8008126:	68ba      	ldr	r2, [r7, #8]
 8008128:	0091      	lsls	r1, r2, #2
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	6812      	ldr	r2, [r2, #0]
 800812e:	430b      	orrs	r3, r1
 8008130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008144:	041a      	lsls	r2, r3, #16
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	430a      	orrs	r2, r1
 800814c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008154:	005b      	lsls	r3, r3, #1
 8008156:	68ba      	ldr	r2, [r7, #8]
 8008158:	4413      	add	r3, r2
 800815a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008164:	4b86      	ldr	r3, [pc, #536]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008166:	4013      	ands	r3, r2
 8008168:	68ba      	ldr	r2, [r7, #8]
 800816a:	0091      	lsls	r1, r2, #2
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	6812      	ldr	r2, [r2, #0]
 8008170:	430b      	orrs	r3, r1
 8008172:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800817e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008186:	041a      	lsls	r2, r3, #16
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	430a      	orrs	r2, r1
 800818e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800819a:	fb02 f303 	mul.w	r3, r2, r3
 800819e:	68ba      	ldr	r2, [r7, #8]
 80081a0:	4413      	add	r3, r2
 80081a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80081ac:	4b74      	ldr	r3, [pc, #464]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80081ae:	4013      	ands	r3, r2
 80081b0:	68ba      	ldr	r2, [r7, #8]
 80081b2:	0091      	lsls	r1, r2, #2
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	6812      	ldr	r2, [r2, #0]
 80081b8:	430b      	orrs	r3, r1
 80081ba:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80081c6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ce:	041a      	lsls	r2, r3, #16
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	430a      	orrs	r2, r1
 80081d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80081e2:	fb02 f303 	mul.w	r3, r2, r3
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	4413      	add	r3, r2
 80081ea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80081f4:	4b62      	ldr	r3, [pc, #392]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80081f6:	4013      	ands	r3, r2
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	0091      	lsls	r1, r2, #2
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	6812      	ldr	r2, [r2, #0]
 8008200:	430b      	orrs	r3, r1
 8008202:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800820e:	fb02 f303 	mul.w	r3, r2, r3
 8008212:	68ba      	ldr	r2, [r7, #8]
 8008214:	4413      	add	r3, r2
 8008216:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8008220:	4b57      	ldr	r3, [pc, #348]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008222:	4013      	ands	r3, r2
 8008224:	68ba      	ldr	r2, [r7, #8]
 8008226:	0091      	lsls	r1, r2, #2
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	6812      	ldr	r2, [r2, #0]
 800822c:	430b      	orrs	r3, r1
 800822e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800823a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008242:	041a      	lsls	r2, r3, #16
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008252:	005b      	lsls	r3, r3, #1
 8008254:	68ba      	ldr	r2, [r7, #8]
 8008256:	4413      	add	r3, r2
 8008258:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8008262:	4b47      	ldr	r3, [pc, #284]	@ (8008380 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008264:	4013      	ands	r3, r2
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	0091      	lsls	r1, r2, #2
 800826a:	687a      	ldr	r2, [r7, #4]
 800826c:	6812      	ldr	r2, [r2, #0]
 800826e:	430b      	orrs	r3, r1
 8008270:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800827c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008284:	041a      	lsls	r2, r3, #16
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008298:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a0:	061a      	lsls	r2, r3, #24
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	430a      	orrs	r2, r1
 80082a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082b0:	4b34      	ldr	r3, [pc, #208]	@ (8008384 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80082b2:	4413      	add	r3, r2
 80082b4:	009a      	lsls	r2, r3, #2
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	441a      	add	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	441a      	add	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e2:	6879      	ldr	r1, [r7, #4]
 80082e4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80082e6:	fb01 f303 	mul.w	r3, r1, r3
 80082ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80082ec:	441a      	add	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082fa:	6879      	ldr	r1, [r7, #4]
 80082fc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80082fe:	fb01 f303 	mul.w	r3, r1, r3
 8008302:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008304:	441a      	add	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008312:	6879      	ldr	r1, [r7, #4]
 8008314:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8008316:	fb01 f303 	mul.w	r3, r1, r3
 800831a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800831c:	441a      	add	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800832e:	00db      	lsls	r3, r3, #3
 8008330:	441a      	add	r2, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008342:	6879      	ldr	r1, [r7, #4]
 8008344:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008346:	fb01 f303 	mul.w	r3, r1, r3
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	441a      	add	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800835e:	6879      	ldr	r1, [r7, #4]
 8008360:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008362:	fb01 f303 	mul.w	r3, r1, r3
 8008366:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008368:	441a      	add	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008376:	4a04      	ldr	r2, [pc, #16]	@ (8008388 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d915      	bls.n	80083a8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800837c:	e006      	b.n	800838c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800837e:	bf00      	nop
 8008380:	ffff0003 	.word	0xffff0003
 8008384:	10002b00 	.word	0x10002b00
 8008388:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008392:	f043 0220 	orr.w	r2, r3, #32
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2203      	movs	r2, #3
 80083a0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	e010      	b.n	80083ca <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083ac:	60fb      	str	r3, [r7, #12]
 80083ae:	e005      	b.n	80083bc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	3304      	adds	r3, #4
 80083ba:	60fb      	str	r3, [r7, #12]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083c2:	68fa      	ldr	r2, [r7, #12]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d3f3      	bcc.n	80083b0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3714      	adds	r7, #20
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop

080083d8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80083d8:	b480      	push	{r7}
 80083da:	b089      	sub	sp, #36	@ 0x24
 80083dc:	af00      	add	r7, sp, #0
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	60b9      	str	r1, [r7, #8]
 80083e2:	607a      	str	r2, [r7, #4]
 80083e4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10a      	bne.n	8008404 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80083f6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80083fe:	4313      	orrs	r3, r2
 8008400:	61fb      	str	r3, [r7, #28]
 8008402:	e00a      	b.n	800841a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800840c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8008412:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008414:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008418:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	6a1b      	ldr	r3, [r3, #32]
 800841e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008424:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800842a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8008430:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	68db      	ldr	r3, [r3, #12]
 8008436:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008438:	4313      	orrs	r3, r2
 800843a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008446:	6839      	ldr	r1, [r7, #0]
 8008448:	fb01 f303 	mul.w	r3, r1, r3
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	4413      	add	r3, r2
 8008450:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	69fa      	ldr	r2, [r7, #28]
 8008456:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	3304      	adds	r3, #4
 800845c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	3304      	adds	r3, #4
 8008468:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800846a:	2300      	movs	r3, #0
 800846c:	617b      	str	r3, [r7, #20]
 800846e:	e020      	b.n	80084b2 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	3303      	adds	r3, #3
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	4413      	add	r3, r2
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	3302      	adds	r3, #2
 8008480:	6879      	ldr	r1, [r7, #4]
 8008482:	440b      	add	r3, r1
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008488:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	3301      	adds	r3, #1
 800848e:	6879      	ldr	r1, [r7, #4]
 8008490:	440b      	add	r3, r1
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8008496:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8008498:	6879      	ldr	r1, [r7, #4]
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	440a      	add	r2, r1
 800849e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80084a0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	3304      	adds	r3, #4
 80084aa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	3304      	adds	r3, #4
 80084b0:	617b      	str	r3, [r7, #20]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	4a06      	ldr	r2, [pc, #24]	@ (80084d0 <FDCAN_CopyMessageToRAM+0xf8>)
 80084b8:	5cd3      	ldrb	r3, [r2, r3]
 80084ba:	461a      	mov	r2, r3
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	4293      	cmp	r3, r2
 80084c0:	d3d6      	bcc.n	8008470 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80084c2:	bf00      	nop
 80084c4:	bf00      	nop
 80084c6:	3724      	adds	r7, #36	@ 0x24
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	4770      	bx	lr
 80084d0:	08014f50 	.word	0x08014f50

080084d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b089      	sub	sp, #36	@ 0x24
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80084de:	2300      	movs	r3, #0
 80084e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80084e2:	4b86      	ldr	r3, [pc, #536]	@ (80086fc <HAL_GPIO_Init+0x228>)
 80084e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80084e6:	e18c      	b.n	8008802 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	2101      	movs	r1, #1
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	fa01 f303 	lsl.w	r3, r1, r3
 80084f4:	4013      	ands	r3, r2
 80084f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f000 817e 	beq.w	80087fc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	f003 0303 	and.w	r3, r3, #3
 8008508:	2b01      	cmp	r3, #1
 800850a:	d005      	beq.n	8008518 <HAL_GPIO_Init+0x44>
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f003 0303 	and.w	r3, r3, #3
 8008514:	2b02      	cmp	r3, #2
 8008516:	d130      	bne.n	800857a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	005b      	lsls	r3, r3, #1
 8008522:	2203      	movs	r2, #3
 8008524:	fa02 f303 	lsl.w	r3, r2, r3
 8008528:	43db      	mvns	r3, r3
 800852a:	69ba      	ldr	r2, [r7, #24]
 800852c:	4013      	ands	r3, r2
 800852e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	68da      	ldr	r2, [r3, #12]
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	005b      	lsls	r3, r3, #1
 8008538:	fa02 f303 	lsl.w	r3, r2, r3
 800853c:	69ba      	ldr	r2, [r7, #24]
 800853e:	4313      	orrs	r3, r2
 8008540:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800854e:	2201      	movs	r2, #1
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	fa02 f303 	lsl.w	r3, r2, r3
 8008556:	43db      	mvns	r3, r3
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	4013      	ands	r3, r2
 800855c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	091b      	lsrs	r3, r3, #4
 8008564:	f003 0201 	and.w	r2, r3, #1
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	fa02 f303 	lsl.w	r3, r2, r3
 800856e:	69ba      	ldr	r2, [r7, #24]
 8008570:	4313      	orrs	r3, r2
 8008572:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	69ba      	ldr	r2, [r7, #24]
 8008578:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	f003 0303 	and.w	r3, r3, #3
 8008582:	2b03      	cmp	r3, #3
 8008584:	d017      	beq.n	80085b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	005b      	lsls	r3, r3, #1
 8008590:	2203      	movs	r2, #3
 8008592:	fa02 f303 	lsl.w	r3, r2, r3
 8008596:	43db      	mvns	r3, r3
 8008598:	69ba      	ldr	r2, [r7, #24]
 800859a:	4013      	ands	r3, r2
 800859c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	689a      	ldr	r2, [r3, #8]
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	fa02 f303 	lsl.w	r3, r2, r3
 80085aa:	69ba      	ldr	r2, [r7, #24]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	f003 0303 	and.w	r3, r3, #3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d123      	bne.n	800860a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	08da      	lsrs	r2, r3, #3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	3208      	adds	r2, #8
 80085ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	f003 0307 	and.w	r3, r3, #7
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	220f      	movs	r2, #15
 80085da:	fa02 f303 	lsl.w	r3, r2, r3
 80085de:	43db      	mvns	r3, r3
 80085e0:	69ba      	ldr	r2, [r7, #24]
 80085e2:	4013      	ands	r3, r2
 80085e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	691a      	ldr	r2, [r3, #16]
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	f003 0307 	and.w	r3, r3, #7
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	fa02 f303 	lsl.w	r3, r2, r3
 80085f6:	69ba      	ldr	r2, [r7, #24]
 80085f8:	4313      	orrs	r3, r2
 80085fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	08da      	lsrs	r2, r3, #3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	3208      	adds	r2, #8
 8008604:	69b9      	ldr	r1, [r7, #24]
 8008606:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	2203      	movs	r2, #3
 8008616:	fa02 f303 	lsl.w	r3, r2, r3
 800861a:	43db      	mvns	r3, r3
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	4013      	ands	r3, r2
 8008620:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	f003 0203 	and.w	r2, r3, #3
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	fa02 f303 	lsl.w	r3, r2, r3
 8008632:	69ba      	ldr	r2, [r7, #24]
 8008634:	4313      	orrs	r3, r2
 8008636:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	69ba      	ldr	r2, [r7, #24]
 800863c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008646:	2b00      	cmp	r3, #0
 8008648:	f000 80d8 	beq.w	80087fc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800864c:	4b2c      	ldr	r3, [pc, #176]	@ (8008700 <HAL_GPIO_Init+0x22c>)
 800864e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008652:	4a2b      	ldr	r2, [pc, #172]	@ (8008700 <HAL_GPIO_Init+0x22c>)
 8008654:	f043 0302 	orr.w	r3, r3, #2
 8008658:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800865c:	4b28      	ldr	r3, [pc, #160]	@ (8008700 <HAL_GPIO_Init+0x22c>)
 800865e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008662:	f003 0302 	and.w	r3, r3, #2
 8008666:	60fb      	str	r3, [r7, #12]
 8008668:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800866a:	4a26      	ldr	r2, [pc, #152]	@ (8008704 <HAL_GPIO_Init+0x230>)
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	089b      	lsrs	r3, r3, #2
 8008670:	3302      	adds	r3, #2
 8008672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008676:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	f003 0303 	and.w	r3, r3, #3
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	220f      	movs	r2, #15
 8008682:	fa02 f303 	lsl.w	r3, r2, r3
 8008686:	43db      	mvns	r3, r3
 8008688:	69ba      	ldr	r2, [r7, #24]
 800868a:	4013      	ands	r3, r2
 800868c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a1d      	ldr	r2, [pc, #116]	@ (8008708 <HAL_GPIO_Init+0x234>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d04a      	beq.n	800872c <HAL_GPIO_Init+0x258>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	4a1c      	ldr	r2, [pc, #112]	@ (800870c <HAL_GPIO_Init+0x238>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d02b      	beq.n	80086f6 <HAL_GPIO_Init+0x222>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	4a1b      	ldr	r2, [pc, #108]	@ (8008710 <HAL_GPIO_Init+0x23c>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d025      	beq.n	80086f2 <HAL_GPIO_Init+0x21e>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	4a1a      	ldr	r2, [pc, #104]	@ (8008714 <HAL_GPIO_Init+0x240>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d01f      	beq.n	80086ee <HAL_GPIO_Init+0x21a>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	4a19      	ldr	r2, [pc, #100]	@ (8008718 <HAL_GPIO_Init+0x244>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d019      	beq.n	80086ea <HAL_GPIO_Init+0x216>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4a18      	ldr	r2, [pc, #96]	@ (800871c <HAL_GPIO_Init+0x248>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d013      	beq.n	80086e6 <HAL_GPIO_Init+0x212>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a17      	ldr	r2, [pc, #92]	@ (8008720 <HAL_GPIO_Init+0x24c>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d00d      	beq.n	80086e2 <HAL_GPIO_Init+0x20e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a16      	ldr	r2, [pc, #88]	@ (8008724 <HAL_GPIO_Init+0x250>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d007      	beq.n	80086de <HAL_GPIO_Init+0x20a>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4a15      	ldr	r2, [pc, #84]	@ (8008728 <HAL_GPIO_Init+0x254>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d101      	bne.n	80086da <HAL_GPIO_Init+0x206>
 80086d6:	2309      	movs	r3, #9
 80086d8:	e029      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086da:	230a      	movs	r3, #10
 80086dc:	e027      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086de:	2307      	movs	r3, #7
 80086e0:	e025      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086e2:	2306      	movs	r3, #6
 80086e4:	e023      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086e6:	2305      	movs	r3, #5
 80086e8:	e021      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086ea:	2304      	movs	r3, #4
 80086ec:	e01f      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086ee:	2303      	movs	r3, #3
 80086f0:	e01d      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086f2:	2302      	movs	r3, #2
 80086f4:	e01b      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086f6:	2301      	movs	r3, #1
 80086f8:	e019      	b.n	800872e <HAL_GPIO_Init+0x25a>
 80086fa:	bf00      	nop
 80086fc:	58000080 	.word	0x58000080
 8008700:	58024400 	.word	0x58024400
 8008704:	58000400 	.word	0x58000400
 8008708:	58020000 	.word	0x58020000
 800870c:	58020400 	.word	0x58020400
 8008710:	58020800 	.word	0x58020800
 8008714:	58020c00 	.word	0x58020c00
 8008718:	58021000 	.word	0x58021000
 800871c:	58021400 	.word	0x58021400
 8008720:	58021800 	.word	0x58021800
 8008724:	58021c00 	.word	0x58021c00
 8008728:	58022400 	.word	0x58022400
 800872c:	2300      	movs	r3, #0
 800872e:	69fa      	ldr	r2, [r7, #28]
 8008730:	f002 0203 	and.w	r2, r2, #3
 8008734:	0092      	lsls	r2, r2, #2
 8008736:	4093      	lsls	r3, r2
 8008738:	69ba      	ldr	r2, [r7, #24]
 800873a:	4313      	orrs	r3, r2
 800873c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800873e:	4938      	ldr	r1, [pc, #224]	@ (8008820 <HAL_GPIO_Init+0x34c>)
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	089b      	lsrs	r3, r3, #2
 8008744:	3302      	adds	r3, #2
 8008746:	69ba      	ldr	r2, [r7, #24]
 8008748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800874c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	43db      	mvns	r3, r3
 8008758:	69ba      	ldr	r2, [r7, #24]
 800875a:	4013      	ands	r3, r2
 800875c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d003      	beq.n	8008772 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800876a:	69ba      	ldr	r2, [r7, #24]
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	4313      	orrs	r3, r2
 8008770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008772:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800877a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	43db      	mvns	r3, r3
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	4013      	ands	r3, r2
 800878a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008794:	2b00      	cmp	r3, #0
 8008796:	d003      	beq.n	80087a0 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008798:	69ba      	ldr	r2, [r7, #24]
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	4313      	orrs	r3, r2
 800879e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80087a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80087a4:	69bb      	ldr	r3, [r7, #24]
 80087a6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	43db      	mvns	r3, r3
 80087b2:	69ba      	ldr	r2, [r7, #24]
 80087b4:	4013      	ands	r3, r2
 80087b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d003      	beq.n	80087cc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80087c4:	69ba      	ldr	r2, [r7, #24]
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	69ba      	ldr	r2, [r7, #24]
 80087d0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	43db      	mvns	r3, r3
 80087dc:	69ba      	ldr	r2, [r7, #24]
 80087de:	4013      	ands	r3, r2
 80087e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d003      	beq.n	80087f6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80087ee:	69ba      	ldr	r2, [r7, #24]
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	4313      	orrs	r3, r2
 80087f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	69ba      	ldr	r2, [r7, #24]
 80087fa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	3301      	adds	r3, #1
 8008800:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	fa22 f303 	lsr.w	r3, r2, r3
 800880c:	2b00      	cmp	r3, #0
 800880e:	f47f ae6b 	bne.w	80084e8 <HAL_GPIO_Init+0x14>
  }
}
 8008812:	bf00      	nop
 8008814:	bf00      	nop
 8008816:	3724      	adds	r7, #36	@ 0x24
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	58000400 	.word	0x58000400

08008824 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	460b      	mov	r3, r1
 800882e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	691a      	ldr	r2, [r3, #16]
 8008834:	887b      	ldrh	r3, [r7, #2]
 8008836:	4013      	ands	r3, r2
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800883c:	2301      	movs	r3, #1
 800883e:	73fb      	strb	r3, [r7, #15]
 8008840:	e001      	b.n	8008846 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008842:	2300      	movs	r3, #0
 8008844:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008846:	7bfb      	ldrb	r3, [r7, #15]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3714      	adds	r7, #20
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	460b      	mov	r3, r1
 800885e:	807b      	strh	r3, [r7, #2]
 8008860:	4613      	mov	r3, r2
 8008862:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008864:	787b      	ldrb	r3, [r7, #1]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d003      	beq.n	8008872 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800886a:	887a      	ldrh	r2, [r7, #2]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008870:	e003      	b.n	800887a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008872:	887b      	ldrh	r3, [r7, #2]
 8008874:	041a      	lsls	r2, r3, #16
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	619a      	str	r2, [r3, #24]
}
 800887a:	bf00      	nop
 800887c:	370c      	adds	r7, #12
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr
	...

08008888 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008890:	4b19      	ldr	r3, [pc, #100]	@ (80088f8 <HAL_PWREx_ConfigSupply+0x70>)
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	f003 0304 	and.w	r3, r3, #4
 8008898:	2b04      	cmp	r3, #4
 800889a:	d00a      	beq.n	80088b2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800889c:	4b16      	ldr	r3, [pc, #88]	@ (80088f8 <HAL_PWREx_ConfigSupply+0x70>)
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	f003 0307 	and.w	r3, r3, #7
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d001      	beq.n	80088ae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e01f      	b.n	80088ee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80088ae:	2300      	movs	r3, #0
 80088b0:	e01d      	b.n	80088ee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80088b2:	4b11      	ldr	r3, [pc, #68]	@ (80088f8 <HAL_PWREx_ConfigSupply+0x70>)
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	f023 0207 	bic.w	r2, r3, #7
 80088ba:	490f      	ldr	r1, [pc, #60]	@ (80088f8 <HAL_PWREx_ConfigSupply+0x70>)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4313      	orrs	r3, r2
 80088c0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80088c2:	f7fa f949 	bl	8002b58 <HAL_GetTick>
 80088c6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80088c8:	e009      	b.n	80088de <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80088ca:	f7fa f945 	bl	8002b58 <HAL_GetTick>
 80088ce:	4602      	mov	r2, r0
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80088d8:	d901      	bls.n	80088de <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e007      	b.n	80088ee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80088de:	4b06      	ldr	r3, [pc, #24]	@ (80088f8 <HAL_PWREx_ConfigSupply+0x70>)
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80088e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088ea:	d1ee      	bne.n	80088ca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	58024800 	.word	0x58024800

080088fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b08c      	sub	sp, #48	@ 0x30
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d101      	bne.n	800890e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e3c8      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f003 0301 	and.w	r3, r3, #1
 8008916:	2b00      	cmp	r3, #0
 8008918:	f000 8087 	beq.w	8008a2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800891c:	4b88      	ldr	r3, [pc, #544]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 800891e:	691b      	ldr	r3, [r3, #16]
 8008920:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008924:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008926:	4b86      	ldr	r3, [pc, #536]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800892a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800892c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800892e:	2b10      	cmp	r3, #16
 8008930:	d007      	beq.n	8008942 <HAL_RCC_OscConfig+0x46>
 8008932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008934:	2b18      	cmp	r3, #24
 8008936:	d110      	bne.n	800895a <HAL_RCC_OscConfig+0x5e>
 8008938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893a:	f003 0303 	and.w	r3, r3, #3
 800893e:	2b02      	cmp	r3, #2
 8008940:	d10b      	bne.n	800895a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008942:	4b7f      	ldr	r3, [pc, #508]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800894a:	2b00      	cmp	r3, #0
 800894c:	d06c      	beq.n	8008a28 <HAL_RCC_OscConfig+0x12c>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d168      	bne.n	8008a28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008956:	2301      	movs	r3, #1
 8008958:	e3a2      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008962:	d106      	bne.n	8008972 <HAL_RCC_OscConfig+0x76>
 8008964:	4b76      	ldr	r3, [pc, #472]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a75      	ldr	r2, [pc, #468]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 800896a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800896e:	6013      	str	r3, [r2, #0]
 8008970:	e02e      	b.n	80089d0 <HAL_RCC_OscConfig+0xd4>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10c      	bne.n	8008994 <HAL_RCC_OscConfig+0x98>
 800897a:	4b71      	ldr	r3, [pc, #452]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4a70      	ldr	r2, [pc, #448]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	4b6e      	ldr	r3, [pc, #440]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a6d      	ldr	r2, [pc, #436]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 800898c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008990:	6013      	str	r3, [r2, #0]
 8008992:	e01d      	b.n	80089d0 <HAL_RCC_OscConfig+0xd4>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800899c:	d10c      	bne.n	80089b8 <HAL_RCC_OscConfig+0xbc>
 800899e:	4b68      	ldr	r3, [pc, #416]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a67      	ldr	r2, [pc, #412]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80089a8:	6013      	str	r3, [r2, #0]
 80089aa:	4b65      	ldr	r3, [pc, #404]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a64      	ldr	r2, [pc, #400]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089b4:	6013      	str	r3, [r2, #0]
 80089b6:	e00b      	b.n	80089d0 <HAL_RCC_OscConfig+0xd4>
 80089b8:	4b61      	ldr	r3, [pc, #388]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a60      	ldr	r2, [pc, #384]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089c2:	6013      	str	r3, [r2, #0]
 80089c4:	4b5e      	ldr	r3, [pc, #376]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a5d      	ldr	r2, [pc, #372]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d013      	beq.n	8008a00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d8:	f7fa f8be 	bl	8002b58 <HAL_GetTick>
 80089dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80089de:	e008      	b.n	80089f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80089e0:	f7fa f8ba 	bl	8002b58 <HAL_GetTick>
 80089e4:	4602      	mov	r2, r0
 80089e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e8:	1ad3      	subs	r3, r2, r3
 80089ea:	2b64      	cmp	r3, #100	@ 0x64
 80089ec:	d901      	bls.n	80089f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e356      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80089f2:	4b53      	ldr	r3, [pc, #332]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0f0      	beq.n	80089e0 <HAL_RCC_OscConfig+0xe4>
 80089fe:	e014      	b.n	8008a2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a00:	f7fa f8aa 	bl	8002b58 <HAL_GetTick>
 8008a04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008a06:	e008      	b.n	8008a1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a08:	f7fa f8a6 	bl	8002b58 <HAL_GetTick>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	2b64      	cmp	r3, #100	@ 0x64
 8008a14:	d901      	bls.n	8008a1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e342      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008a1a:	4b49      	ldr	r3, [pc, #292]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1f0      	bne.n	8008a08 <HAL_RCC_OscConfig+0x10c>
 8008a26:	e000      	b.n	8008a2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f003 0302 	and.w	r3, r3, #2
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 808c 	beq.w	8008b50 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a38:	4b41      	ldr	r3, [pc, #260]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a40:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008a42:	4b3f      	ldr	r3, [pc, #252]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a46:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008a48:	6a3b      	ldr	r3, [r7, #32]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d007      	beq.n	8008a5e <HAL_RCC_OscConfig+0x162>
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	2b18      	cmp	r3, #24
 8008a52:	d137      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x1c8>
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	f003 0303 	and.w	r3, r3, #3
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d132      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a5e:	4b38      	ldr	r3, [pc, #224]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f003 0304 	and.w	r3, r3, #4
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d005      	beq.n	8008a76 <HAL_RCC_OscConfig+0x17a>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d101      	bne.n	8008a76 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e314      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008a76:	4b32      	ldr	r3, [pc, #200]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f023 0219 	bic.w	r2, r3, #25
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	68db      	ldr	r3, [r3, #12]
 8008a82:	492f      	ldr	r1, [pc, #188]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008a84:	4313      	orrs	r3, r2
 8008a86:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a88:	f7fa f866 	bl	8002b58 <HAL_GetTick>
 8008a8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008a8e:	e008      	b.n	8008aa2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a90:	f7fa f862 	bl	8002b58 <HAL_GetTick>
 8008a94:	4602      	mov	r2, r0
 8008a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d901      	bls.n	8008aa2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e2fe      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008aa2:	4b27      	ldr	r3, [pc, #156]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f003 0304 	and.w	r3, r3, #4
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d0f0      	beq.n	8008a90 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008aae:	4b24      	ldr	r3, [pc, #144]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	061b      	lsls	r3, r3, #24
 8008abc:	4920      	ldr	r1, [pc, #128]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ac2:	e045      	b.n	8008b50 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d026      	beq.n	8008b1a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008acc:	4b1c      	ldr	r3, [pc, #112]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f023 0219 	bic.w	r2, r3, #25
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	4919      	ldr	r1, [pc, #100]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008ada:	4313      	orrs	r3, r2
 8008adc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ade:	f7fa f83b 	bl	8002b58 <HAL_GetTick>
 8008ae2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ae4:	e008      	b.n	8008af8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ae6:	f7fa f837 	bl	8002b58 <HAL_GetTick>
 8008aea:	4602      	mov	r2, r0
 8008aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aee:	1ad3      	subs	r3, r2, r3
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	d901      	bls.n	8008af8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e2d3      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008af8:	4b11      	ldr	r3, [pc, #68]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 0304 	and.w	r3, r3, #4
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d0f0      	beq.n	8008ae6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b04:	4b0e      	ldr	r3, [pc, #56]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	061b      	lsls	r3, r3, #24
 8008b12:	490b      	ldr	r1, [pc, #44]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008b14:	4313      	orrs	r3, r2
 8008b16:	604b      	str	r3, [r1, #4]
 8008b18:	e01a      	b.n	8008b50 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b1a:	4b09      	ldr	r3, [pc, #36]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a08      	ldr	r2, [pc, #32]	@ (8008b40 <HAL_RCC_OscConfig+0x244>)
 8008b20:	f023 0301 	bic.w	r3, r3, #1
 8008b24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b26:	f7fa f817 	bl	8002b58 <HAL_GetTick>
 8008b2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008b2c:	e00a      	b.n	8008b44 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b2e:	f7fa f813 	bl	8002b58 <HAL_GetTick>
 8008b32:	4602      	mov	r2, r0
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	1ad3      	subs	r3, r2, r3
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	d903      	bls.n	8008b44 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e2af      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
 8008b40:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008b44:	4b96      	ldr	r3, [pc, #600]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 0304 	and.w	r3, r3, #4
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1ee      	bne.n	8008b2e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f003 0310 	and.w	r3, r3, #16
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d06a      	beq.n	8008c32 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b5c:	4b90      	ldr	r3, [pc, #576]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b64:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008b66:	4b8e      	ldr	r3, [pc, #568]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b6a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008b6c:	69bb      	ldr	r3, [r7, #24]
 8008b6e:	2b08      	cmp	r3, #8
 8008b70:	d007      	beq.n	8008b82 <HAL_RCC_OscConfig+0x286>
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	2b18      	cmp	r3, #24
 8008b76:	d11b      	bne.n	8008bb0 <HAL_RCC_OscConfig+0x2b4>
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f003 0303 	and.w	r3, r3, #3
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	d116      	bne.n	8008bb0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008b82:	4b87      	ldr	r3, [pc, #540]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d005      	beq.n	8008b9a <HAL_RCC_OscConfig+0x29e>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	2b80      	cmp	r3, #128	@ 0x80
 8008b94:	d001      	beq.n	8008b9a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	e282      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008b9a:	4b81      	ldr	r3, [pc, #516]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	061b      	lsls	r3, r3, #24
 8008ba8:	497d      	ldr	r1, [pc, #500]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008baa:	4313      	orrs	r3, r2
 8008bac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008bae:	e040      	b.n	8008c32 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d023      	beq.n	8008c00 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008bb8:	4b79      	ldr	r3, [pc, #484]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a78      	ldr	r2, [pc, #480]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bc4:	f7f9 ffc8 	bl	8002b58 <HAL_GetTick>
 8008bc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008bca:	e008      	b.n	8008bde <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008bcc:	f7f9 ffc4 	bl	8002b58 <HAL_GetTick>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd4:	1ad3      	subs	r3, r2, r3
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d901      	bls.n	8008bde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008bda:	2303      	movs	r3, #3
 8008bdc:	e260      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008bde:	4b70      	ldr	r3, [pc, #448]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0f0      	beq.n	8008bcc <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008bea:	4b6d      	ldr	r3, [pc, #436]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	061b      	lsls	r3, r3, #24
 8008bf8:	4969      	ldr	r1, [pc, #420]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60cb      	str	r3, [r1, #12]
 8008bfe:	e018      	b.n	8008c32 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008c00:	4b67      	ldr	r3, [pc, #412]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a66      	ldr	r2, [pc, #408]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c0c:	f7f9 ffa4 	bl	8002b58 <HAL_GetTick>
 8008c10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008c12:	e008      	b.n	8008c26 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008c14:	f7f9 ffa0 	bl	8002b58 <HAL_GetTick>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c1c:	1ad3      	subs	r3, r2, r3
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d901      	bls.n	8008c26 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8008c22:	2303      	movs	r3, #3
 8008c24:	e23c      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008c26:	4b5e      	ldr	r3, [pc, #376]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1f0      	bne.n	8008c14 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0308 	and.w	r3, r3, #8
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d036      	beq.n	8008cac <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d019      	beq.n	8008c7a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008c46:	4b56      	ldr	r3, [pc, #344]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c4a:	4a55      	ldr	r2, [pc, #340]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c4c:	f043 0301 	orr.w	r3, r3, #1
 8008c50:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c52:	f7f9 ff81 	bl	8002b58 <HAL_GetTick>
 8008c56:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008c58:	e008      	b.n	8008c6c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c5a:	f7f9 ff7d 	bl	8002b58 <HAL_GetTick>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c62:	1ad3      	subs	r3, r2, r3
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	d901      	bls.n	8008c6c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008c68:	2303      	movs	r3, #3
 8008c6a:	e219      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c70:	f003 0302 	and.w	r3, r3, #2
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d0f0      	beq.n	8008c5a <HAL_RCC_OscConfig+0x35e>
 8008c78:	e018      	b.n	8008cac <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008c7a:	4b49      	ldr	r3, [pc, #292]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c7e:	4a48      	ldr	r2, [pc, #288]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008c80:	f023 0301 	bic.w	r3, r3, #1
 8008c84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c86:	f7f9 ff67 	bl	8002b58 <HAL_GetTick>
 8008c8a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008c8c:	e008      	b.n	8008ca0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c8e:	f7f9 ff63 	bl	8002b58 <HAL_GetTick>
 8008c92:	4602      	mov	r2, r0
 8008c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	d901      	bls.n	8008ca0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e1ff      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ca4:	f003 0302 	and.w	r3, r3, #2
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d1f0      	bne.n	8008c8e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 0320 	and.w	r3, r3, #32
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d036      	beq.n	8008d26 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	699b      	ldr	r3, [r3, #24]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d019      	beq.n	8008cf4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008cc0:	4b37      	ldr	r3, [pc, #220]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a36      	ldr	r2, [pc, #216]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008cc6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008cca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008ccc:	f7f9 ff44 	bl	8002b58 <HAL_GetTick>
 8008cd0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008cd2:	e008      	b.n	8008ce6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cd4:	f7f9 ff40 	bl	8002b58 <HAL_GetTick>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cdc:	1ad3      	subs	r3, r2, r3
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d901      	bls.n	8008ce6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008ce2:	2303      	movs	r3, #3
 8008ce4:	e1dc      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d0f0      	beq.n	8008cd4 <HAL_RCC_OscConfig+0x3d8>
 8008cf2:	e018      	b.n	8008d26 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a29      	ldr	r2, [pc, #164]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008cfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008cfe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008d00:	f7f9 ff2a 	bl	8002b58 <HAL_GetTick>
 8008d04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008d06:	e008      	b.n	8008d1a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008d08:	f7f9 ff26 	bl	8002b58 <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d901      	bls.n	8008d1a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e1c2      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008d1a:	4b21      	ldr	r3, [pc, #132]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d1f0      	bne.n	8008d08 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 0304 	and.w	r3, r3, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f000 8086 	beq.w	8008e40 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008d34:	4b1b      	ldr	r3, [pc, #108]	@ (8008da4 <HAL_RCC_OscConfig+0x4a8>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a1a      	ldr	r2, [pc, #104]	@ (8008da4 <HAL_RCC_OscConfig+0x4a8>)
 8008d3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008d40:	f7f9 ff0a 	bl	8002b58 <HAL_GetTick>
 8008d44:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d46:	e008      	b.n	8008d5a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d48:	f7f9 ff06 	bl	8002b58 <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	2b64      	cmp	r3, #100	@ 0x64
 8008d54:	d901      	bls.n	8008d5a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e1a2      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d5a:	4b12      	ldr	r3, [pc, #72]	@ (8008da4 <HAL_RCC_OscConfig+0x4a8>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d0f0      	beq.n	8008d48 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d106      	bne.n	8008d7c <HAL_RCC_OscConfig+0x480>
 8008d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d72:	4a0b      	ldr	r2, [pc, #44]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d74:	f043 0301 	orr.w	r3, r3, #1
 8008d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d7a:	e032      	b.n	8008de2 <HAL_RCC_OscConfig+0x4e6>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d111      	bne.n	8008da8 <HAL_RCC_OscConfig+0x4ac>
 8008d84:	4b06      	ldr	r3, [pc, #24]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d88:	4a05      	ldr	r2, [pc, #20]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d8a:	f023 0301 	bic.w	r3, r3, #1
 8008d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d90:	4b03      	ldr	r3, [pc, #12]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d94:	4a02      	ldr	r2, [pc, #8]	@ (8008da0 <HAL_RCC_OscConfig+0x4a4>)
 8008d96:	f023 0304 	bic.w	r3, r3, #4
 8008d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d9c:	e021      	b.n	8008de2 <HAL_RCC_OscConfig+0x4e6>
 8008d9e:	bf00      	nop
 8008da0:	58024400 	.word	0x58024400
 8008da4:	58024800 	.word	0x58024800
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	2b05      	cmp	r3, #5
 8008dae:	d10c      	bne.n	8008dca <HAL_RCC_OscConfig+0x4ce>
 8008db0:	4b83      	ldr	r3, [pc, #524]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008db2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008db4:	4a82      	ldr	r2, [pc, #520]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008db6:	f043 0304 	orr.w	r3, r3, #4
 8008dba:	6713      	str	r3, [r2, #112]	@ 0x70
 8008dbc:	4b80      	ldr	r3, [pc, #512]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dc0:	4a7f      	ldr	r2, [pc, #508]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008dc2:	f043 0301 	orr.w	r3, r3, #1
 8008dc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008dc8:	e00b      	b.n	8008de2 <HAL_RCC_OscConfig+0x4e6>
 8008dca:	4b7d      	ldr	r3, [pc, #500]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dce:	4a7c      	ldr	r2, [pc, #496]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008dd0:	f023 0301 	bic.w	r3, r3, #1
 8008dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dda:	4a79      	ldr	r2, [pc, #484]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008ddc:	f023 0304 	bic.w	r3, r3, #4
 8008de0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d015      	beq.n	8008e16 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008dea:	f7f9 feb5 	bl	8002b58 <HAL_GetTick>
 8008dee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008df0:	e00a      	b.n	8008e08 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008df2:	f7f9 feb1 	bl	8002b58 <HAL_GetTick>
 8008df6:	4602      	mov	r2, r0
 8008df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfa:	1ad3      	subs	r3, r2, r3
 8008dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d901      	bls.n	8008e08 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008e04:	2303      	movs	r3, #3
 8008e06:	e14b      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008e08:	4b6d      	ldr	r3, [pc, #436]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e0c:	f003 0302 	and.w	r3, r3, #2
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d0ee      	beq.n	8008df2 <HAL_RCC_OscConfig+0x4f6>
 8008e14:	e014      	b.n	8008e40 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e16:	f7f9 fe9f 	bl	8002b58 <HAL_GetTick>
 8008e1a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008e1c:	e00a      	b.n	8008e34 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e1e:	f7f9 fe9b 	bl	8002b58 <HAL_GetTick>
 8008e22:	4602      	mov	r2, r0
 8008e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e26:	1ad3      	subs	r3, r2, r3
 8008e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d901      	bls.n	8008e34 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8008e30:	2303      	movs	r3, #3
 8008e32:	e135      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008e34:	4b62      	ldr	r3, [pc, #392]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e38:	f003 0302 	and.w	r3, r3, #2
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1ee      	bne.n	8008e1e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f000 812a 	beq.w	800909e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008e4a:	4b5d      	ldr	r3, [pc, #372]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e4c:	691b      	ldr	r3, [r3, #16]
 8008e4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e52:	2b18      	cmp	r3, #24
 8008e54:	f000 80ba 	beq.w	8008fcc <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	f040 8095 	bne.w	8008f8c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e62:	4b57      	ldr	r3, [pc, #348]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a56      	ldr	r2, [pc, #344]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e6e:	f7f9 fe73 	bl	8002b58 <HAL_GetTick>
 8008e72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e74:	e008      	b.n	8008e88 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e76:	f7f9 fe6f 	bl	8002b58 <HAL_GetTick>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7e:	1ad3      	subs	r3, r2, r3
 8008e80:	2b02      	cmp	r3, #2
 8008e82:	d901      	bls.n	8008e88 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008e84:	2303      	movs	r3, #3
 8008e86:	e10b      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e88:	4b4d      	ldr	r3, [pc, #308]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d1f0      	bne.n	8008e76 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008e94:	4b4a      	ldr	r3, [pc, #296]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008e96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e98:	4b4a      	ldr	r3, [pc, #296]	@ (8008fc4 <HAL_RCC_OscConfig+0x6c8>)
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008ea4:	0112      	lsls	r2, r2, #4
 8008ea6:	430a      	orrs	r2, r1
 8008ea8:	4945      	ldr	r1, [pc, #276]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	628b      	str	r3, [r1, #40]	@ 0x28
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ebc:	3b01      	subs	r3, #1
 8008ebe:	025b      	lsls	r3, r3, #9
 8008ec0:	b29b      	uxth	r3, r3
 8008ec2:	431a      	orrs	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec8:	3b01      	subs	r3, #1
 8008eca:	041b      	lsls	r3, r3, #16
 8008ecc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008ed0:	431a      	orrs	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	061b      	lsls	r3, r3, #24
 8008eda:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008ede:	4938      	ldr	r1, [pc, #224]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008ee4:	4b36      	ldr	r3, [pc, #216]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee8:	4a35      	ldr	r2, [pc, #212]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008eea:	f023 0301 	bic.w	r3, r3, #1
 8008eee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ef0:	4b33      	ldr	r3, [pc, #204]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008ef2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ef4:	4b34      	ldr	r3, [pc, #208]	@ (8008fc8 <HAL_RCC_OscConfig+0x6cc>)
 8008ef6:	4013      	ands	r3, r2
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008efc:	00d2      	lsls	r2, r2, #3
 8008efe:	4930      	ldr	r1, [pc, #192]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f00:	4313      	orrs	r3, r2
 8008f02:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008f04:	4b2e      	ldr	r3, [pc, #184]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f08:	f023 020c 	bic.w	r2, r3, #12
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f10:	492b      	ldr	r1, [pc, #172]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f12:	4313      	orrs	r3, r2
 8008f14:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008f16:	4b2a      	ldr	r3, [pc, #168]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f1a:	f023 0202 	bic.w	r2, r3, #2
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f22:	4927      	ldr	r1, [pc, #156]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f24:	4313      	orrs	r3, r2
 8008f26:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008f28:	4b25      	ldr	r3, [pc, #148]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2c:	4a24      	ldr	r2, [pc, #144]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f34:	4b22      	ldr	r3, [pc, #136]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f38:	4a21      	ldr	r2, [pc, #132]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008f40:	4b1f      	ldr	r3, [pc, #124]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f44:	4a1e      	ldr	r2, [pc, #120]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f50:	4a1b      	ldr	r2, [pc, #108]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f52:	f043 0301 	orr.w	r3, r3, #1
 8008f56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008f58:	4b19      	ldr	r3, [pc, #100]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a18      	ldr	r2, [pc, #96]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008f62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f64:	f7f9 fdf8 	bl	8002b58 <HAL_GetTick>
 8008f68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008f6a:	e008      	b.n	8008f7e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f6c:	f7f9 fdf4 	bl	8002b58 <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	d901      	bls.n	8008f7e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e090      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008f7e:	4b10      	ldr	r3, [pc, #64]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d0f0      	beq.n	8008f6c <HAL_RCC_OscConfig+0x670>
 8008f8a:	e088      	b.n	800909e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a0b      	ldr	r2, [pc, #44]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008f92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f98:	f7f9 fdde 	bl	8002b58 <HAL_GetTick>
 8008f9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008f9e:	e008      	b.n	8008fb2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fa0:	f7f9 fdda 	bl	8002b58 <HAL_GetTick>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa8:	1ad3      	subs	r3, r2, r3
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	d901      	bls.n	8008fb2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e076      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008fb2:	4b03      	ldr	r3, [pc, #12]	@ (8008fc0 <HAL_RCC_OscConfig+0x6c4>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1f0      	bne.n	8008fa0 <HAL_RCC_OscConfig+0x6a4>
 8008fbe:	e06e      	b.n	800909e <HAL_RCC_OscConfig+0x7a2>
 8008fc0:	58024400 	.word	0x58024400
 8008fc4:	fffffc0c 	.word	0xfffffc0c
 8008fc8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008fcc:	4b36      	ldr	r3, [pc, #216]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8008fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fd0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008fd2:	4b35      	ldr	r3, [pc, #212]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8008fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d031      	beq.n	8009044 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	f003 0203 	and.w	r2, r3, #3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d12a      	bne.n	8009044 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	091b      	lsrs	r3, r3, #4
 8008ff2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d122      	bne.n	8009044 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009008:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800900a:	429a      	cmp	r2, r3
 800900c:	d11a      	bne.n	8009044 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	0a5b      	lsrs	r3, r3, #9
 8009012:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800901a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800901c:	429a      	cmp	r2, r3
 800901e:	d111      	bne.n	8009044 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	0c1b      	lsrs	r3, r3, #16
 8009024:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800902c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800902e:	429a      	cmp	r2, r3
 8009030:	d108      	bne.n	8009044 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	0e1b      	lsrs	r3, r3, #24
 8009036:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800903e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009040:	429a      	cmp	r2, r3
 8009042:	d001      	beq.n	8009048 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	e02b      	b.n	80090a0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009048:	4b17      	ldr	r3, [pc, #92]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 800904a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904c:	08db      	lsrs	r3, r3, #3
 800904e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009052:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	429a      	cmp	r2, r3
 800905c:	d01f      	beq.n	800909e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800905e:	4b12      	ldr	r3, [pc, #72]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8009060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009062:	4a11      	ldr	r2, [pc, #68]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8009064:	f023 0301 	bic.w	r3, r3, #1
 8009068:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800906a:	f7f9 fd75 	bl	8002b58 <HAL_GetTick>
 800906e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009070:	bf00      	nop
 8009072:	f7f9 fd71 	bl	8002b58 <HAL_GetTick>
 8009076:	4602      	mov	r2, r0
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	4293      	cmp	r3, r2
 800907c:	d0f9      	beq.n	8009072 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800907e:	4b0a      	ldr	r3, [pc, #40]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8009080:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009082:	4b0a      	ldr	r3, [pc, #40]	@ (80090ac <HAL_RCC_OscConfig+0x7b0>)
 8009084:	4013      	ands	r3, r2
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800908a:	00d2      	lsls	r2, r2, #3
 800908c:	4906      	ldr	r1, [pc, #24]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 800908e:	4313      	orrs	r3, r2
 8009090:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009092:	4b05      	ldr	r3, [pc, #20]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8009094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009096:	4a04      	ldr	r2, [pc, #16]	@ (80090a8 <HAL_RCC_OscConfig+0x7ac>)
 8009098:	f043 0301 	orr.w	r3, r3, #1
 800909c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3730      	adds	r7, #48	@ 0x30
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	58024400 	.word	0x58024400
 80090ac:	ffff0007 	.word	0xffff0007

080090b0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d101      	bne.n	80090c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e19c      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80090c4:	4b8a      	ldr	r3, [pc, #552]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f003 030f 	and.w	r3, r3, #15
 80090cc:	683a      	ldr	r2, [r7, #0]
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d910      	bls.n	80090f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090d2:	4b87      	ldr	r3, [pc, #540]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f023 020f 	bic.w	r2, r3, #15
 80090da:	4985      	ldr	r1, [pc, #532]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	4313      	orrs	r3, r2
 80090e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090e2:	4b83      	ldr	r3, [pc, #524]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 030f 	and.w	r3, r3, #15
 80090ea:	683a      	ldr	r2, [r7, #0]
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d001      	beq.n	80090f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	e184      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 0304 	and.w	r3, r3, #4
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d010      	beq.n	8009122 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	691a      	ldr	r2, [r3, #16]
 8009104:	4b7b      	ldr	r3, [pc, #492]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800910c:	429a      	cmp	r2, r3
 800910e:	d908      	bls.n	8009122 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009110:	4b78      	ldr	r3, [pc, #480]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009112:	699b      	ldr	r3, [r3, #24]
 8009114:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	691b      	ldr	r3, [r3, #16]
 800911c:	4975      	ldr	r1, [pc, #468]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800911e:	4313      	orrs	r3, r2
 8009120:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f003 0308 	and.w	r3, r3, #8
 800912a:	2b00      	cmp	r3, #0
 800912c:	d010      	beq.n	8009150 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	695a      	ldr	r2, [r3, #20]
 8009132:	4b70      	ldr	r3, [pc, #448]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009134:	69db      	ldr	r3, [r3, #28]
 8009136:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800913a:	429a      	cmp	r2, r3
 800913c:	d908      	bls.n	8009150 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800913e:	4b6d      	ldr	r3, [pc, #436]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009140:	69db      	ldr	r3, [r3, #28]
 8009142:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	496a      	ldr	r1, [pc, #424]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800914c:	4313      	orrs	r3, r2
 800914e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 0310 	and.w	r3, r3, #16
 8009158:	2b00      	cmp	r3, #0
 800915a:	d010      	beq.n	800917e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	699a      	ldr	r2, [r3, #24]
 8009160:	4b64      	ldr	r3, [pc, #400]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009162:	69db      	ldr	r3, [r3, #28]
 8009164:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009168:	429a      	cmp	r2, r3
 800916a:	d908      	bls.n	800917e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800916c:	4b61      	ldr	r3, [pc, #388]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800916e:	69db      	ldr	r3, [r3, #28]
 8009170:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	699b      	ldr	r3, [r3, #24]
 8009178:	495e      	ldr	r1, [pc, #376]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800917a:	4313      	orrs	r3, r2
 800917c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f003 0320 	and.w	r3, r3, #32
 8009186:	2b00      	cmp	r3, #0
 8009188:	d010      	beq.n	80091ac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	69da      	ldr	r2, [r3, #28]
 800918e:	4b59      	ldr	r3, [pc, #356]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009190:	6a1b      	ldr	r3, [r3, #32]
 8009192:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009196:	429a      	cmp	r2, r3
 8009198:	d908      	bls.n	80091ac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800919a:	4b56      	ldr	r3, [pc, #344]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	69db      	ldr	r3, [r3, #28]
 80091a6:	4953      	ldr	r1, [pc, #332]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80091a8:	4313      	orrs	r3, r2
 80091aa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0302 	and.w	r3, r3, #2
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d010      	beq.n	80091da <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	68da      	ldr	r2, [r3, #12]
 80091bc:	4b4d      	ldr	r3, [pc, #308]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80091be:	699b      	ldr	r3, [r3, #24]
 80091c0:	f003 030f 	and.w	r3, r3, #15
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d908      	bls.n	80091da <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091c8:	4b4a      	ldr	r3, [pc, #296]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80091ca:	699b      	ldr	r3, [r3, #24]
 80091cc:	f023 020f 	bic.w	r2, r3, #15
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	4947      	ldr	r1, [pc, #284]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80091d6:	4313      	orrs	r3, r2
 80091d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d055      	beq.n	8009292 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80091e6:	4b43      	ldr	r3, [pc, #268]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	4940      	ldr	r1, [pc, #256]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80091f4:	4313      	orrs	r3, r2
 80091f6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	2b02      	cmp	r3, #2
 80091fe:	d107      	bne.n	8009210 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009200:	4b3c      	ldr	r3, [pc, #240]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009208:	2b00      	cmp	r3, #0
 800920a:	d121      	bne.n	8009250 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800920c:	2301      	movs	r3, #1
 800920e:	e0f6      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	2b03      	cmp	r3, #3
 8009216:	d107      	bne.n	8009228 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009218:	4b36      	ldr	r3, [pc, #216]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009220:	2b00      	cmp	r3, #0
 8009222:	d115      	bne.n	8009250 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e0ea      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	2b01      	cmp	r3, #1
 800922e:	d107      	bne.n	8009240 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009230:	4b30      	ldr	r3, [pc, #192]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009238:	2b00      	cmp	r3, #0
 800923a:	d109      	bne.n	8009250 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e0de      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009240:	4b2c      	ldr	r3, [pc, #176]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0304 	and.w	r3, r3, #4
 8009248:	2b00      	cmp	r3, #0
 800924a:	d101      	bne.n	8009250 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800924c:	2301      	movs	r3, #1
 800924e:	e0d6      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009250:	4b28      	ldr	r3, [pc, #160]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	f023 0207 	bic.w	r2, r3, #7
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	4925      	ldr	r1, [pc, #148]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 800925e:	4313      	orrs	r3, r2
 8009260:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009262:	f7f9 fc79 	bl	8002b58 <HAL_GetTick>
 8009266:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009268:	e00a      	b.n	8009280 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800926a:	f7f9 fc75 	bl	8002b58 <HAL_GetTick>
 800926e:	4602      	mov	r2, r0
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009278:	4293      	cmp	r3, r2
 800927a:	d901      	bls.n	8009280 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800927c:	2303      	movs	r3, #3
 800927e:	e0be      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009280:	4b1c      	ldr	r3, [pc, #112]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	00db      	lsls	r3, r3, #3
 800928e:	429a      	cmp	r2, r3
 8009290:	d1eb      	bne.n	800926a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f003 0302 	and.w	r3, r3, #2
 800929a:	2b00      	cmp	r3, #0
 800929c:	d010      	beq.n	80092c0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	68da      	ldr	r2, [r3, #12]
 80092a2:	4b14      	ldr	r3, [pc, #80]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	f003 030f 	and.w	r3, r3, #15
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d208      	bcs.n	80092c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80092ae:	4b11      	ldr	r3, [pc, #68]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80092b0:	699b      	ldr	r3, [r3, #24]
 80092b2:	f023 020f 	bic.w	r2, r3, #15
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	490e      	ldr	r1, [pc, #56]	@ (80092f4 <HAL_RCC_ClockConfig+0x244>)
 80092bc:	4313      	orrs	r3, r2
 80092be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80092c0:	4b0b      	ldr	r3, [pc, #44]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f003 030f 	and.w	r3, r3, #15
 80092c8:	683a      	ldr	r2, [r7, #0]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d214      	bcs.n	80092f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092ce:	4b08      	ldr	r3, [pc, #32]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f023 020f 	bic.w	r2, r3, #15
 80092d6:	4906      	ldr	r1, [pc, #24]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	4313      	orrs	r3, r2
 80092dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80092de:	4b04      	ldr	r3, [pc, #16]	@ (80092f0 <HAL_RCC_ClockConfig+0x240>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 030f 	and.w	r3, r3, #15
 80092e6:	683a      	ldr	r2, [r7, #0]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d005      	beq.n	80092f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e086      	b.n	80093fe <HAL_RCC_ClockConfig+0x34e>
 80092f0:	52002000 	.word	0x52002000
 80092f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f003 0304 	and.w	r3, r3, #4
 8009300:	2b00      	cmp	r3, #0
 8009302:	d010      	beq.n	8009326 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	691a      	ldr	r2, [r3, #16]
 8009308:	4b3f      	ldr	r3, [pc, #252]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 800930a:	699b      	ldr	r3, [r3, #24]
 800930c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009310:	429a      	cmp	r2, r3
 8009312:	d208      	bcs.n	8009326 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009314:	4b3c      	ldr	r3, [pc, #240]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	691b      	ldr	r3, [r3, #16]
 8009320:	4939      	ldr	r1, [pc, #228]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009322:	4313      	orrs	r3, r2
 8009324:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f003 0308 	and.w	r3, r3, #8
 800932e:	2b00      	cmp	r3, #0
 8009330:	d010      	beq.n	8009354 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	695a      	ldr	r2, [r3, #20]
 8009336:	4b34      	ldr	r3, [pc, #208]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009338:	69db      	ldr	r3, [r3, #28]
 800933a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800933e:	429a      	cmp	r2, r3
 8009340:	d208      	bcs.n	8009354 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009342:	4b31      	ldr	r3, [pc, #196]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009344:	69db      	ldr	r3, [r3, #28]
 8009346:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	695b      	ldr	r3, [r3, #20]
 800934e:	492e      	ldr	r1, [pc, #184]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009350:	4313      	orrs	r3, r2
 8009352:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f003 0310 	and.w	r3, r3, #16
 800935c:	2b00      	cmp	r3, #0
 800935e:	d010      	beq.n	8009382 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	699a      	ldr	r2, [r3, #24]
 8009364:	4b28      	ldr	r3, [pc, #160]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009366:	69db      	ldr	r3, [r3, #28]
 8009368:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800936c:	429a      	cmp	r2, r3
 800936e:	d208      	bcs.n	8009382 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009370:	4b25      	ldr	r3, [pc, #148]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009372:	69db      	ldr	r3, [r3, #28]
 8009374:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	4922      	ldr	r1, [pc, #136]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 800937e:	4313      	orrs	r3, r2
 8009380:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f003 0320 	and.w	r3, r3, #32
 800938a:	2b00      	cmp	r3, #0
 800938c:	d010      	beq.n	80093b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	69da      	ldr	r2, [r3, #28]
 8009392:	4b1d      	ldr	r3, [pc, #116]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800939a:	429a      	cmp	r2, r3
 800939c:	d208      	bcs.n	80093b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800939e:	4b1a      	ldr	r3, [pc, #104]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	69db      	ldr	r3, [r3, #28]
 80093aa:	4917      	ldr	r1, [pc, #92]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 80093ac:	4313      	orrs	r3, r2
 80093ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80093b0:	f000 f834 	bl	800941c <HAL_RCC_GetSysClockFreq>
 80093b4:	4602      	mov	r2, r0
 80093b6:	4b14      	ldr	r3, [pc, #80]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	0a1b      	lsrs	r3, r3, #8
 80093bc:	f003 030f 	and.w	r3, r3, #15
 80093c0:	4912      	ldr	r1, [pc, #72]	@ (800940c <HAL_RCC_ClockConfig+0x35c>)
 80093c2:	5ccb      	ldrb	r3, [r1, r3]
 80093c4:	f003 031f 	and.w	r3, r3, #31
 80093c8:	fa22 f303 	lsr.w	r3, r2, r3
 80093cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80093ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009408 <HAL_RCC_ClockConfig+0x358>)
 80093d0:	699b      	ldr	r3, [r3, #24]
 80093d2:	f003 030f 	and.w	r3, r3, #15
 80093d6:	4a0d      	ldr	r2, [pc, #52]	@ (800940c <HAL_RCC_ClockConfig+0x35c>)
 80093d8:	5cd3      	ldrb	r3, [r2, r3]
 80093da:	f003 031f 	and.w	r3, r3, #31
 80093de:	693a      	ldr	r2, [r7, #16]
 80093e0:	fa22 f303 	lsr.w	r3, r2, r3
 80093e4:	4a0a      	ldr	r2, [pc, #40]	@ (8009410 <HAL_RCC_ClockConfig+0x360>)
 80093e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80093e8:	4a0a      	ldr	r2, [pc, #40]	@ (8009414 <HAL_RCC_ClockConfig+0x364>)
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80093ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009418 <HAL_RCC_ClockConfig+0x368>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4618      	mov	r0, r3
 80093f4:	f7f9 fb66 	bl	8002ac4 <HAL_InitTick>
 80093f8:	4603      	mov	r3, r0
 80093fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80093fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3718      	adds	r7, #24
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}
 8009406:	bf00      	nop
 8009408:	58024400 	.word	0x58024400
 800940c:	08014f38 	.word	0x08014f38
 8009410:	24000010 	.word	0x24000010
 8009414:	2400000c 	.word	0x2400000c
 8009418:	24000014 	.word	0x24000014

0800941c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800941c:	b480      	push	{r7}
 800941e:	b089      	sub	sp, #36	@ 0x24
 8009420:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009422:	4bb3      	ldr	r3, [pc, #716]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800942a:	2b18      	cmp	r3, #24
 800942c:	f200 8155 	bhi.w	80096da <HAL_RCC_GetSysClockFreq+0x2be>
 8009430:	a201      	add	r2, pc, #4	@ (adr r2, 8009438 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009436:	bf00      	nop
 8009438:	0800949d 	.word	0x0800949d
 800943c:	080096db 	.word	0x080096db
 8009440:	080096db 	.word	0x080096db
 8009444:	080096db 	.word	0x080096db
 8009448:	080096db 	.word	0x080096db
 800944c:	080096db 	.word	0x080096db
 8009450:	080096db 	.word	0x080096db
 8009454:	080096db 	.word	0x080096db
 8009458:	080094c3 	.word	0x080094c3
 800945c:	080096db 	.word	0x080096db
 8009460:	080096db 	.word	0x080096db
 8009464:	080096db 	.word	0x080096db
 8009468:	080096db 	.word	0x080096db
 800946c:	080096db 	.word	0x080096db
 8009470:	080096db 	.word	0x080096db
 8009474:	080096db 	.word	0x080096db
 8009478:	080094c9 	.word	0x080094c9
 800947c:	080096db 	.word	0x080096db
 8009480:	080096db 	.word	0x080096db
 8009484:	080096db 	.word	0x080096db
 8009488:	080096db 	.word	0x080096db
 800948c:	080096db 	.word	0x080096db
 8009490:	080096db 	.word	0x080096db
 8009494:	080096db 	.word	0x080096db
 8009498:	080094cf 	.word	0x080094cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800949c:	4b94      	ldr	r3, [pc, #592]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f003 0320 	and.w	r3, r3, #32
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d009      	beq.n	80094bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094a8:	4b91      	ldr	r3, [pc, #580]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	08db      	lsrs	r3, r3, #3
 80094ae:	f003 0303 	and.w	r3, r3, #3
 80094b2:	4a90      	ldr	r2, [pc, #576]	@ (80096f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80094b4:	fa22 f303 	lsr.w	r3, r2, r3
 80094b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80094ba:	e111      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80094bc:	4b8d      	ldr	r3, [pc, #564]	@ (80096f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80094be:	61bb      	str	r3, [r7, #24]
      break;
 80094c0:	e10e      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80094c2:	4b8d      	ldr	r3, [pc, #564]	@ (80096f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80094c4:	61bb      	str	r3, [r7, #24]
      break;
 80094c6:	e10b      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80094c8:	4b8c      	ldr	r3, [pc, #560]	@ (80096fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80094ca:	61bb      	str	r3, [r7, #24]
      break;
 80094cc:	e108      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80094ce:	4b88      	ldr	r3, [pc, #544]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d2:	f003 0303 	and.w	r3, r3, #3
 80094d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80094d8:	4b85      	ldr	r3, [pc, #532]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094dc:	091b      	lsrs	r3, r3, #4
 80094de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80094e4:	4b82      	ldr	r3, [pc, #520]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e8:	f003 0301 	and.w	r3, r3, #1
 80094ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80094ee:	4b80      	ldr	r3, [pc, #512]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094f2:	08db      	lsrs	r3, r3, #3
 80094f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	fb02 f303 	mul.w	r3, r2, r3
 80094fe:	ee07 3a90 	vmov	s15, r3
 8009502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009506:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 80e1 	beq.w	80096d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	2b02      	cmp	r3, #2
 8009516:	f000 8083 	beq.w	8009620 <HAL_RCC_GetSysClockFreq+0x204>
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	2b02      	cmp	r3, #2
 800951e:	f200 80a1 	bhi.w	8009664 <HAL_RCC_GetSysClockFreq+0x248>
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d003      	beq.n	8009530 <HAL_RCC_GetSysClockFreq+0x114>
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	2b01      	cmp	r3, #1
 800952c:	d056      	beq.n	80095dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800952e:	e099      	b.n	8009664 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009530:	4b6f      	ldr	r3, [pc, #444]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0320 	and.w	r3, r3, #32
 8009538:	2b00      	cmp	r3, #0
 800953a:	d02d      	beq.n	8009598 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800953c:	4b6c      	ldr	r3, [pc, #432]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	08db      	lsrs	r3, r3, #3
 8009542:	f003 0303 	and.w	r3, r3, #3
 8009546:	4a6b      	ldr	r2, [pc, #428]	@ (80096f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009548:	fa22 f303 	lsr.w	r3, r2, r3
 800954c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	ee07 3a90 	vmov	s15, r3
 8009554:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	ee07 3a90 	vmov	s15, r3
 800955e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009566:	4b62      	ldr	r3, [pc, #392]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800956e:	ee07 3a90 	vmov	s15, r3
 8009572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009576:	ed97 6a02 	vldr	s12, [r7, #8]
 800957a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009700 <HAL_RCC_GetSysClockFreq+0x2e4>
 800957e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009586:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800958a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800958e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009592:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009596:	e087      	b.n	80096a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	ee07 3a90 	vmov	s15, r3
 800959e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095a2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009704 <HAL_RCC_GetSysClockFreq+0x2e8>
 80095a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095aa:	4b51      	ldr	r3, [pc, #324]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095b2:	ee07 3a90 	vmov	s15, r3
 80095b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80095be:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009700 <HAL_RCC_GetSysClockFreq+0x2e4>
 80095c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80095da:	e065      	b.n	80096a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	ee07 3a90 	vmov	s15, r3
 80095e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009708 <HAL_RCC_GetSysClockFreq+0x2ec>
 80095ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095ee:	4b40      	ldr	r3, [pc, #256]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095f6:	ee07 3a90 	vmov	s15, r3
 80095fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8009602:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009700 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800960a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800960e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800961a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800961e:	e043      	b.n	80096a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	ee07 3a90 	vmov	s15, r3
 8009626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800962a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800970c <HAL_RCC_GetSysClockFreq+0x2f0>
 800962e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009632:	4b2f      	ldr	r3, [pc, #188]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800963a:	ee07 3a90 	vmov	s15, r3
 800963e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009642:	ed97 6a02 	vldr	s12, [r7, #8]
 8009646:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009700 <HAL_RCC_GetSysClockFreq+0x2e4>
 800964a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800964e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800965a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800965e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009662:	e021      	b.n	80096a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	ee07 3a90 	vmov	s15, r3
 800966a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800966e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009708 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009676:	4b1e      	ldr	r3, [pc, #120]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800967a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800967e:	ee07 3a90 	vmov	s15, r3
 8009682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009686:	ed97 6a02 	vldr	s12, [r7, #8]
 800968a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009700 <HAL_RCC_GetSysClockFreq+0x2e4>
 800968e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009696:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800969a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800969e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80096a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80096a8:	4b11      	ldr	r3, [pc, #68]	@ (80096f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80096aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ac:	0a5b      	lsrs	r3, r3, #9
 80096ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096b2:	3301      	adds	r3, #1
 80096b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	ee07 3a90 	vmov	s15, r3
 80096bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80096c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80096c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096cc:	ee17 3a90 	vmov	r3, s15
 80096d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80096d2:	e005      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80096d4:	2300      	movs	r3, #0
 80096d6:	61bb      	str	r3, [r7, #24]
      break;
 80096d8:	e002      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80096da:	4b07      	ldr	r3, [pc, #28]	@ (80096f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80096dc:	61bb      	str	r3, [r7, #24]
      break;
 80096de:	bf00      	nop
  }

  return sysclockfreq;
 80096e0:	69bb      	ldr	r3, [r7, #24]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3724      	adds	r7, #36	@ 0x24
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr
 80096ee:	bf00      	nop
 80096f0:	58024400 	.word	0x58024400
 80096f4:	03d09000 	.word	0x03d09000
 80096f8:	003d0900 	.word	0x003d0900
 80096fc:	016e3600 	.word	0x016e3600
 8009700:	46000000 	.word	0x46000000
 8009704:	4c742400 	.word	0x4c742400
 8009708:	4a742400 	.word	0x4a742400
 800970c:	4bb71b00 	.word	0x4bb71b00

08009710 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009716:	f7ff fe81 	bl	800941c <HAL_RCC_GetSysClockFreq>
 800971a:	4602      	mov	r2, r0
 800971c:	4b10      	ldr	r3, [pc, #64]	@ (8009760 <HAL_RCC_GetHCLKFreq+0x50>)
 800971e:	699b      	ldr	r3, [r3, #24]
 8009720:	0a1b      	lsrs	r3, r3, #8
 8009722:	f003 030f 	and.w	r3, r3, #15
 8009726:	490f      	ldr	r1, [pc, #60]	@ (8009764 <HAL_RCC_GetHCLKFreq+0x54>)
 8009728:	5ccb      	ldrb	r3, [r1, r3]
 800972a:	f003 031f 	and.w	r3, r3, #31
 800972e:	fa22 f303 	lsr.w	r3, r2, r3
 8009732:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009734:	4b0a      	ldr	r3, [pc, #40]	@ (8009760 <HAL_RCC_GetHCLKFreq+0x50>)
 8009736:	699b      	ldr	r3, [r3, #24]
 8009738:	f003 030f 	and.w	r3, r3, #15
 800973c:	4a09      	ldr	r2, [pc, #36]	@ (8009764 <HAL_RCC_GetHCLKFreq+0x54>)
 800973e:	5cd3      	ldrb	r3, [r2, r3]
 8009740:	f003 031f 	and.w	r3, r3, #31
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	fa22 f303 	lsr.w	r3, r2, r3
 800974a:	4a07      	ldr	r2, [pc, #28]	@ (8009768 <HAL_RCC_GetHCLKFreq+0x58>)
 800974c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800974e:	4a07      	ldr	r2, [pc, #28]	@ (800976c <HAL_RCC_GetHCLKFreq+0x5c>)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009754:	4b04      	ldr	r3, [pc, #16]	@ (8009768 <HAL_RCC_GetHCLKFreq+0x58>)
 8009756:	681b      	ldr	r3, [r3, #0]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3708      	adds	r7, #8
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	58024400 	.word	0x58024400
 8009764:	08014f38 	.word	0x08014f38
 8009768:	24000010 	.word	0x24000010
 800976c:	2400000c 	.word	0x2400000c

08009770 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009774:	f7ff ffcc 	bl	8009710 <HAL_RCC_GetHCLKFreq>
 8009778:	4602      	mov	r2, r0
 800977a:	4b06      	ldr	r3, [pc, #24]	@ (8009794 <HAL_RCC_GetPCLK1Freq+0x24>)
 800977c:	69db      	ldr	r3, [r3, #28]
 800977e:	091b      	lsrs	r3, r3, #4
 8009780:	f003 0307 	and.w	r3, r3, #7
 8009784:	4904      	ldr	r1, [pc, #16]	@ (8009798 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009786:	5ccb      	ldrb	r3, [r1, r3]
 8009788:	f003 031f 	and.w	r3, r3, #31
 800978c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009790:	4618      	mov	r0, r3
 8009792:	bd80      	pop	{r7, pc}
 8009794:	58024400 	.word	0x58024400
 8009798:	08014f38 	.word	0x08014f38

0800979c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80097a0:	f7ff ffb6 	bl	8009710 <HAL_RCC_GetHCLKFreq>
 80097a4:	4602      	mov	r2, r0
 80097a6:	4b06      	ldr	r3, [pc, #24]	@ (80097c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80097a8:	69db      	ldr	r3, [r3, #28]
 80097aa:	0a1b      	lsrs	r3, r3, #8
 80097ac:	f003 0307 	and.w	r3, r3, #7
 80097b0:	4904      	ldr	r1, [pc, #16]	@ (80097c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80097b2:	5ccb      	ldrb	r3, [r1, r3]
 80097b4:	f003 031f 	and.w	r3, r3, #31
 80097b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80097bc:	4618      	mov	r0, r3
 80097be:	bd80      	pop	{r7, pc}
 80097c0:	58024400 	.word	0x58024400
 80097c4:	08014f38 	.word	0x08014f38

080097c8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097cc:	b0c6      	sub	sp, #280	@ 0x118
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80097d4:	2300      	movs	r3, #0
 80097d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80097da:	2300      	movs	r3, #0
 80097dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80097e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80097ec:	2500      	movs	r5, #0
 80097ee:	ea54 0305 	orrs.w	r3, r4, r5
 80097f2:	d049      	beq.n	8009888 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80097f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80097fe:	d02f      	beq.n	8009860 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009800:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009804:	d828      	bhi.n	8009858 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009806:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800980a:	d01a      	beq.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800980c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009810:	d822      	bhi.n	8009858 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009812:	2b00      	cmp	r3, #0
 8009814:	d003      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009816:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800981a:	d007      	beq.n	800982c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800981c:	e01c      	b.n	8009858 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800981e:	4bab      	ldr	r3, [pc, #684]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009822:	4aaa      	ldr	r2, [pc, #680]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009828:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800982a:	e01a      	b.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800982c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009830:	3308      	adds	r3, #8
 8009832:	2102      	movs	r1, #2
 8009834:	4618      	mov	r0, r3
 8009836:	f002 fa49 	bl	800bccc <RCCEx_PLL2_Config>
 800983a:	4603      	mov	r3, r0
 800983c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009840:	e00f      	b.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009846:	3328      	adds	r3, #40	@ 0x28
 8009848:	2102      	movs	r1, #2
 800984a:	4618      	mov	r0, r3
 800984c:	f002 faf0 	bl	800be30 <RCCEx_PLL3_Config>
 8009850:	4603      	mov	r3, r0
 8009852:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009856:	e004      	b.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009858:	2301      	movs	r3, #1
 800985a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800985e:	e000      	b.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009860:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009862:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009866:	2b00      	cmp	r3, #0
 8009868:	d10a      	bne.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800986a:	4b98      	ldr	r3, [pc, #608]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800986c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800986e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009878:	4a94      	ldr	r2, [pc, #592]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800987a:	430b      	orrs	r3, r1
 800987c:	6513      	str	r3, [r2, #80]	@ 0x50
 800987e:	e003      	b.n	8009888 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009880:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009884:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800988c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009890:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009894:	f04f 0900 	mov.w	r9, #0
 8009898:	ea58 0309 	orrs.w	r3, r8, r9
 800989c:	d047      	beq.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800989e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098a4:	2b04      	cmp	r3, #4
 80098a6:	d82a      	bhi.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x136>
 80098a8:	a201      	add	r2, pc, #4	@ (adr r2, 80098b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80098aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ae:	bf00      	nop
 80098b0:	080098c5 	.word	0x080098c5
 80098b4:	080098d3 	.word	0x080098d3
 80098b8:	080098e9 	.word	0x080098e9
 80098bc:	08009907 	.word	0x08009907
 80098c0:	08009907 	.word	0x08009907
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098c4:	4b81      	ldr	r3, [pc, #516]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c8:	4a80      	ldr	r2, [pc, #512]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80098ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80098d0:	e01a      	b.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d6:	3308      	adds	r3, #8
 80098d8:	2100      	movs	r1, #0
 80098da:	4618      	mov	r0, r3
 80098dc:	f002 f9f6 	bl	800bccc <RCCEx_PLL2_Config>
 80098e0:	4603      	mov	r3, r0
 80098e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80098e6:	e00f      	b.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80098e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098ec:	3328      	adds	r3, #40	@ 0x28
 80098ee:	2100      	movs	r1, #0
 80098f0:	4618      	mov	r0, r3
 80098f2:	f002 fa9d 	bl	800be30 <RCCEx_PLL3_Config>
 80098f6:	4603      	mov	r3, r0
 80098f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80098fc:	e004      	b.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009904:	e000      	b.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009906:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009908:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800990c:	2b00      	cmp	r3, #0
 800990e:	d10a      	bne.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009910:	4b6e      	ldr	r3, [pc, #440]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009914:	f023 0107 	bic.w	r1, r3, #7
 8009918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800991c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800991e:	4a6b      	ldr	r2, [pc, #428]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009920:	430b      	orrs	r3, r1
 8009922:	6513      	str	r3, [r2, #80]	@ 0x50
 8009924:	e003      	b.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009926:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800992a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800992e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009936:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800993a:	f04f 0b00 	mov.w	fp, #0
 800993e:	ea5a 030b 	orrs.w	r3, sl, fp
 8009942:	d05b      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009944:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009948:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800994c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009950:	d03b      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0x202>
 8009952:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009956:	d834      	bhi.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009958:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800995c:	d037      	beq.n	80099ce <HAL_RCCEx_PeriphCLKConfig+0x206>
 800995e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009962:	d82e      	bhi.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009964:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009968:	d033      	beq.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800996a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800996e:	d828      	bhi.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009970:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009974:	d01a      	beq.n	80099ac <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8009976:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800997a:	d822      	bhi.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800997c:	2b00      	cmp	r3, #0
 800997e:	d003      	beq.n	8009988 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009980:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009984:	d007      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8009986:	e01c      	b.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009988:	4b50      	ldr	r3, [pc, #320]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800998a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998c:	4a4f      	ldr	r2, [pc, #316]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800998e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009992:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009994:	e01e      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009996:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800999a:	3308      	adds	r3, #8
 800999c:	2100      	movs	r1, #0
 800999e:	4618      	mov	r0, r3
 80099a0:	f002 f994 	bl	800bccc <RCCEx_PLL2_Config>
 80099a4:	4603      	mov	r3, r0
 80099a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80099aa:	e013      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80099ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099b0:	3328      	adds	r3, #40	@ 0x28
 80099b2:	2100      	movs	r1, #0
 80099b4:	4618      	mov	r0, r3
 80099b6:	f002 fa3b 	bl	800be30 <RCCEx_PLL3_Config>
 80099ba:	4603      	mov	r3, r0
 80099bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099c0:	e008      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
 80099c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80099c8:	e004      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80099ca:	bf00      	nop
 80099cc:	e002      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80099ce:	bf00      	nop
 80099d0:	e000      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80099d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10b      	bne.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80099dc:	4b3b      	ldr	r3, [pc, #236]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80099de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099e0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80099e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80099ec:	4a37      	ldr	r2, [pc, #220]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80099ee:	430b      	orrs	r3, r1
 80099f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80099f2:	e003      	b.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80099fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a04:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009a08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009a12:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009a16:	460b      	mov	r3, r1
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	d05d      	beq.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a20:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009a24:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009a28:	d03b      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8009a2a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009a2e:	d834      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a34:	d037      	beq.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8009a36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a3a:	d82e      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009a40:	d033      	beq.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8009a42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009a46:	d828      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a4c:	d01a      	beq.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8009a4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a52:	d822      	bhi.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d003      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a5c:	d007      	beq.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8009a5e:	e01c      	b.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a60:	4b1a      	ldr	r3, [pc, #104]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a64:	4a19      	ldr	r2, [pc, #100]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a6c:	e01e      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a72:	3308      	adds	r3, #8
 8009a74:	2100      	movs	r1, #0
 8009a76:	4618      	mov	r0, r3
 8009a78:	f002 f928 	bl	800bccc <RCCEx_PLL2_Config>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009a82:	e013      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a88:	3328      	adds	r3, #40	@ 0x28
 8009a8a:	2100      	movs	r1, #0
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f002 f9cf 	bl	800be30 <RCCEx_PLL3_Config>
 8009a92:	4603      	mov	r3, r0
 8009a94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a98:	e008      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009aa0:	e004      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009aa2:	bf00      	nop
 8009aa4:	e002      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009aa6:	bf00      	nop
 8009aa8:	e000      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009aaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009aac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d10d      	bne.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009ab4:	4b05      	ldr	r3, [pc, #20]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ab8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ac0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009ac4:	4a01      	ldr	r2, [pc, #4]	@ (8009acc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009ac6:	430b      	orrs	r3, r1
 8009ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8009aca:	e005      	b.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8009acc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ad0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ad4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009ae4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009ae8:	2300      	movs	r3, #0
 8009aea:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009aee:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009af2:	460b      	mov	r3, r1
 8009af4:	4313      	orrs	r3, r2
 8009af6:	d03a      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8009af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009afe:	2b30      	cmp	r3, #48	@ 0x30
 8009b00:	d01f      	beq.n	8009b42 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8009b02:	2b30      	cmp	r3, #48	@ 0x30
 8009b04:	d819      	bhi.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8009b06:	2b20      	cmp	r3, #32
 8009b08:	d00c      	beq.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8009b0a:	2b20      	cmp	r3, #32
 8009b0c:	d815      	bhi.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d019      	beq.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009b12:	2b10      	cmp	r3, #16
 8009b14:	d111      	bne.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b16:	4baa      	ldr	r3, [pc, #680]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b1a:	4aa9      	ldr	r2, [pc, #676]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009b22:	e011      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b28:	3308      	adds	r3, #8
 8009b2a:	2102      	movs	r1, #2
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f002 f8cd 	bl	800bccc <RCCEx_PLL2_Config>
 8009b32:	4603      	mov	r3, r0
 8009b34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009b38:	e006      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009b40:	e002      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009b42:	bf00      	nop
 8009b44:	e000      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009b46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d10a      	bne.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009b50:	4b9b      	ldr	r3, [pc, #620]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b54:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b5e:	4a98      	ldr	r2, [pc, #608]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b60:	430b      	orrs	r3, r1
 8009b62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b64:	e003      	b.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b6a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009b7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009b84:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009b88:	460b      	mov	r3, r1
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	d051      	beq.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b98:	d035      	beq.n	8009c06 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8009b9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b9e:	d82e      	bhi.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009ba0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009ba4:	d031      	beq.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8009ba6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009baa:	d828      	bhi.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009bac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bb0:	d01a      	beq.n	8009be8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8009bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bb6:	d822      	bhi.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d003      	beq.n	8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8009bbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bc0:	d007      	beq.n	8009bd2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8009bc2:	e01c      	b.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bc4:	4b7e      	ldr	r3, [pc, #504]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc8:	4a7d      	ldr	r2, [pc, #500]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009bd0:	e01c      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bd6:	3308      	adds	r3, #8
 8009bd8:	2100      	movs	r1, #0
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f002 f876 	bl	800bccc <RCCEx_PLL2_Config>
 8009be0:	4603      	mov	r3, r0
 8009be2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009be6:	e011      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bec:	3328      	adds	r3, #40	@ 0x28
 8009bee:	2100      	movs	r1, #0
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f002 f91d 	bl	800be30 <RCCEx_PLL3_Config>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009bfc:	e006      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009c04:	e002      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009c06:	bf00      	nop
 8009c08:	e000      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8009c0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d10a      	bne.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009c14:	4b6a      	ldr	r3, [pc, #424]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c18:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c22:	4a67      	ldr	r2, [pc, #412]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009c24:	430b      	orrs	r3, r1
 8009c26:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c28:	e003      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009c32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009c3e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c42:	2300      	movs	r3, #0
 8009c44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009c48:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	d053      	beq.n	8009cfa <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009c52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009c5c:	d033      	beq.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8009c5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009c62:	d82c      	bhi.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009c64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009c68:	d02f      	beq.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009c6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009c6e:	d826      	bhi.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009c70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009c74:	d02b      	beq.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009c76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009c7a:	d820      	bhi.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009c7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c80:	d012      	beq.n	8009ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8009c82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c86:	d81a      	bhi.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d022      	beq.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c90:	d115      	bne.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c96:	3308      	adds	r3, #8
 8009c98:	2101      	movs	r1, #1
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f002 f816 	bl	800bccc <RCCEx_PLL2_Config>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009ca6:	e015      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cac:	3328      	adds	r3, #40	@ 0x28
 8009cae:	2101      	movs	r1, #1
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f002 f8bd 	bl	800be30 <RCCEx_PLL3_Config>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009cbc:	e00a      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009cc4:	e006      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009cc6:	bf00      	nop
 8009cc8:	e004      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009cca:	bf00      	nop
 8009ccc:	e002      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009cce:	bf00      	nop
 8009cd0:	e000      	b.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d10a      	bne.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009cdc:	4b38      	ldr	r3, [pc, #224]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ce0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cea:	4a35      	ldr	r2, [pc, #212]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009cec:	430b      	orrs	r3, r1
 8009cee:	6513      	str	r3, [r2, #80]	@ 0x50
 8009cf0:	e003      	b.n	8009cfa <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cf2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cf6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009d06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009d10:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009d14:	460b      	mov	r3, r1
 8009d16:	4313      	orrs	r3, r2
 8009d18:	d058      	beq.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009d22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d26:	d033      	beq.n	8009d90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009d28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d2c:	d82c      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d32:	d02f      	beq.n	8009d94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d38:	d826      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009d3e:	d02b      	beq.n	8009d98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009d40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009d44:	d820      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d4a:	d012      	beq.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8009d4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d50:	d81a      	bhi.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d022      	beq.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009d56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d5a:	d115      	bne.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d60:	3308      	adds	r3, #8
 8009d62:	2101      	movs	r1, #1
 8009d64:	4618      	mov	r0, r3
 8009d66:	f001 ffb1 	bl	800bccc <RCCEx_PLL2_Config>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009d70:	e015      	b.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d76:	3328      	adds	r3, #40	@ 0x28
 8009d78:	2101      	movs	r1, #1
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f002 f858 	bl	800be30 <RCCEx_PLL3_Config>
 8009d80:	4603      	mov	r3, r0
 8009d82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009d86:	e00a      	b.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009d8e:	e006      	b.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009d90:	bf00      	nop
 8009d92:	e004      	b.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009d94:	bf00      	nop
 8009d96:	e002      	b.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009d98:	bf00      	nop
 8009d9a:	e000      	b.n	8009d9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009d9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d10e      	bne.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009da6:	4b06      	ldr	r3, [pc, #24]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009daa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009db2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009db6:	4a02      	ldr	r2, [pc, #8]	@ (8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009db8:	430b      	orrs	r3, r1
 8009dba:	6593      	str	r3, [r2, #88]	@ 0x58
 8009dbc:	e006      	b.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x604>
 8009dbe:	bf00      	nop
 8009dc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009dc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009dcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009ddc:	2300      	movs	r3, #0
 8009dde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009de2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009de6:	460b      	mov	r3, r1
 8009de8:	4313      	orrs	r3, r2
 8009dea:	d037      	beq.n	8009e5c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009df0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009df2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009df6:	d00e      	beq.n	8009e16 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009dfc:	d816      	bhi.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d018      	beq.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009e02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e06:	d111      	bne.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e08:	4bc4      	ldr	r3, [pc, #784]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e0c:	4ac3      	ldr	r2, [pc, #780]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e14:	e00f      	b.n	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e1a:	3308      	adds	r3, #8
 8009e1c:	2101      	movs	r1, #1
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f001 ff54 	bl	800bccc <RCCEx_PLL2_Config>
 8009e24:	4603      	mov	r3, r0
 8009e26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e2a:	e004      	b.n	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009e32:	e000      	b.n	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009e34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d10a      	bne.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009e3e:	4bb7      	ldr	r3, [pc, #732]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e42:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e4c:	4ab3      	ldr	r2, [pc, #716]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e4e:	430b      	orrs	r3, r1
 8009e50:	6513      	str	r3, [r2, #80]	@ 0x50
 8009e52:	e003      	b.n	8009e5c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009e68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009e72:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009e76:	460b      	mov	r3, r1
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	d039      	beq.n	8009ef0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e82:	2b03      	cmp	r3, #3
 8009e84:	d81c      	bhi.n	8009ec0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009e86:	a201      	add	r2, pc, #4	@ (adr r2, 8009e8c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e8c:	08009ec9 	.word	0x08009ec9
 8009e90:	08009e9d 	.word	0x08009e9d
 8009e94:	08009eab 	.word	0x08009eab
 8009e98:	08009ec9 	.word	0x08009ec9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e9c:	4b9f      	ldr	r3, [pc, #636]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea0:	4a9e      	ldr	r2, [pc, #632]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ea8:	e00f      	b.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009eae:	3308      	adds	r3, #8
 8009eb0:	2102      	movs	r1, #2
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f001 ff0a 	bl	800bccc <RCCEx_PLL2_Config>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ebe:	e004      	b.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009ec6:	e000      	b.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009eca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d10a      	bne.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009ed2:	4b92      	ldr	r3, [pc, #584]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ed6:	f023 0103 	bic.w	r1, r3, #3
 8009eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ee0:	4a8e      	ldr	r2, [pc, #568]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ee2:	430b      	orrs	r3, r1
 8009ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ee6:	e003      	b.n	8009ef0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ee8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009eec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009efc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f00:	2300      	movs	r3, #0
 8009f02:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f06:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	f000 8099 	beq.w	800a044 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f12:	4b83      	ldr	r3, [pc, #524]	@ (800a120 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a82      	ldr	r2, [pc, #520]	@ (800a120 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f1c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f1e:	f7f8 fe1b 	bl	8002b58 <HAL_GetTick>
 8009f22:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f26:	e00b      	b.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f28:	f7f8 fe16 	bl	8002b58 <HAL_GetTick>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	2b64      	cmp	r3, #100	@ 0x64
 8009f36:	d903      	bls.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009f38:	2303      	movs	r3, #3
 8009f3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009f3e:	e005      	b.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f40:	4b77      	ldr	r3, [pc, #476]	@ (800a120 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d0ed      	beq.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009f4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d173      	bne.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009f54:	4b71      	ldr	r3, [pc, #452]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009f60:	4053      	eors	r3, r2
 8009f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d015      	beq.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f6a:	4b6c      	ldr	r3, [pc, #432]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f72:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f76:	4b69      	ldr	r3, [pc, #420]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f7a:	4a68      	ldr	r2, [pc, #416]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f80:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009f82:	4b66      	ldr	r3, [pc, #408]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f86:	4a65      	ldr	r2, [pc, #404]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f8c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009f8e:	4a63      	ldr	r2, [pc, #396]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009f90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009f94:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fa2:	d118      	bne.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa4:	f7f8 fdd8 	bl	8002b58 <HAL_GetTick>
 8009fa8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009fac:	e00d      	b.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fae:	f7f8 fdd3 	bl	8002b58 <HAL_GetTick>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009fb8:	1ad2      	subs	r2, r2, r3
 8009fba:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d903      	bls.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8009fc8:	e005      	b.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009fca:	4b54      	ldr	r3, [pc, #336]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fce:	f003 0302 	and.w	r3, r3, #2
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d0eb      	beq.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009fd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d129      	bne.n	800a032 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fe2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fee:	d10e      	bne.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009ff0:	4b4a      	ldr	r3, [pc, #296]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ff2:	691b      	ldr	r3, [r3, #16]
 8009ff4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ffc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a000:	091a      	lsrs	r2, r3, #4
 800a002:	4b48      	ldr	r3, [pc, #288]	@ (800a124 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800a004:	4013      	ands	r3, r2
 800a006:	4a45      	ldr	r2, [pc, #276]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a008:	430b      	orrs	r3, r1
 800a00a:	6113      	str	r3, [r2, #16]
 800a00c:	e005      	b.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800a00e:	4b43      	ldr	r3, [pc, #268]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a010:	691b      	ldr	r3, [r3, #16]
 800a012:	4a42      	ldr	r2, [pc, #264]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a014:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a018:	6113      	str	r3, [r2, #16]
 800a01a:	4b40      	ldr	r3, [pc, #256]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a01c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a01e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a022:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a026:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a02a:	4a3c      	ldr	r2, [pc, #240]	@ (800a11c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a02c:	430b      	orrs	r3, r1
 800a02e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a030:	e008      	b.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a032:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a036:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800a03a:	e003      	b.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a03c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a040:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a04c:	f002 0301 	and.w	r3, r2, #1
 800a050:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a054:	2300      	movs	r3, #0
 800a056:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a05a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a05e:	460b      	mov	r3, r1
 800a060:	4313      	orrs	r3, r2
 800a062:	f000 808f 	beq.w	800a184 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a06a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a06c:	2b28      	cmp	r3, #40	@ 0x28
 800a06e:	d871      	bhi.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800a070:	a201      	add	r2, pc, #4	@ (adr r2, 800a078 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800a072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a076:	bf00      	nop
 800a078:	0800a15d 	.word	0x0800a15d
 800a07c:	0800a155 	.word	0x0800a155
 800a080:	0800a155 	.word	0x0800a155
 800a084:	0800a155 	.word	0x0800a155
 800a088:	0800a155 	.word	0x0800a155
 800a08c:	0800a155 	.word	0x0800a155
 800a090:	0800a155 	.word	0x0800a155
 800a094:	0800a155 	.word	0x0800a155
 800a098:	0800a129 	.word	0x0800a129
 800a09c:	0800a155 	.word	0x0800a155
 800a0a0:	0800a155 	.word	0x0800a155
 800a0a4:	0800a155 	.word	0x0800a155
 800a0a8:	0800a155 	.word	0x0800a155
 800a0ac:	0800a155 	.word	0x0800a155
 800a0b0:	0800a155 	.word	0x0800a155
 800a0b4:	0800a155 	.word	0x0800a155
 800a0b8:	0800a13f 	.word	0x0800a13f
 800a0bc:	0800a155 	.word	0x0800a155
 800a0c0:	0800a155 	.word	0x0800a155
 800a0c4:	0800a155 	.word	0x0800a155
 800a0c8:	0800a155 	.word	0x0800a155
 800a0cc:	0800a155 	.word	0x0800a155
 800a0d0:	0800a155 	.word	0x0800a155
 800a0d4:	0800a155 	.word	0x0800a155
 800a0d8:	0800a15d 	.word	0x0800a15d
 800a0dc:	0800a155 	.word	0x0800a155
 800a0e0:	0800a155 	.word	0x0800a155
 800a0e4:	0800a155 	.word	0x0800a155
 800a0e8:	0800a155 	.word	0x0800a155
 800a0ec:	0800a155 	.word	0x0800a155
 800a0f0:	0800a155 	.word	0x0800a155
 800a0f4:	0800a155 	.word	0x0800a155
 800a0f8:	0800a15d 	.word	0x0800a15d
 800a0fc:	0800a155 	.word	0x0800a155
 800a100:	0800a155 	.word	0x0800a155
 800a104:	0800a155 	.word	0x0800a155
 800a108:	0800a155 	.word	0x0800a155
 800a10c:	0800a155 	.word	0x0800a155
 800a110:	0800a155 	.word	0x0800a155
 800a114:	0800a155 	.word	0x0800a155
 800a118:	0800a15d 	.word	0x0800a15d
 800a11c:	58024400 	.word	0x58024400
 800a120:	58024800 	.word	0x58024800
 800a124:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a12c:	3308      	adds	r3, #8
 800a12e:	2101      	movs	r1, #1
 800a130:	4618      	mov	r0, r3
 800a132:	f001 fdcb 	bl	800bccc <RCCEx_PLL2_Config>
 800a136:	4603      	mov	r3, r0
 800a138:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a13c:	e00f      	b.n	800a15e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a13e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a142:	3328      	adds	r3, #40	@ 0x28
 800a144:	2101      	movs	r1, #1
 800a146:	4618      	mov	r0, r3
 800a148:	f001 fe72 	bl	800be30 <RCCEx_PLL3_Config>
 800a14c:	4603      	mov	r3, r0
 800a14e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a152:	e004      	b.n	800a15e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a15a:	e000      	b.n	800a15e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800a15c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a15e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10a      	bne.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a166:	4bbf      	ldr	r3, [pc, #764]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a16a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a16e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a172:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a174:	4abb      	ldr	r2, [pc, #748]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a176:	430b      	orrs	r3, r1
 800a178:	6553      	str	r3, [r2, #84]	@ 0x54
 800a17a:	e003      	b.n	800a184 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a17c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a180:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18c:	f002 0302 	and.w	r3, r2, #2
 800a190:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a194:	2300      	movs	r3, #0
 800a196:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a19a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	d041      	beq.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a1a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1aa:	2b05      	cmp	r3, #5
 800a1ac:	d824      	bhi.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800a1ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800a1b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1b4:	0800a201 	.word	0x0800a201
 800a1b8:	0800a1cd 	.word	0x0800a1cd
 800a1bc:	0800a1e3 	.word	0x0800a1e3
 800a1c0:	0800a201 	.word	0x0800a201
 800a1c4:	0800a201 	.word	0x0800a201
 800a1c8:	0800a201 	.word	0x0800a201
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1d0:	3308      	adds	r3, #8
 800a1d2:	2101      	movs	r1, #1
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f001 fd79 	bl	800bccc <RCCEx_PLL2_Config>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a1e0:	e00f      	b.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1e6:	3328      	adds	r3, #40	@ 0x28
 800a1e8:	2101      	movs	r1, #1
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f001 fe20 	bl	800be30 <RCCEx_PLL3_Config>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a1f6:	e004      	b.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a1fe:	e000      	b.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800a200:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a202:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10a      	bne.n	800a220 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a20a:	4b96      	ldr	r3, [pc, #600]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a20c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a20e:	f023 0107 	bic.w	r1, r3, #7
 800a212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a218:	4a92      	ldr	r2, [pc, #584]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a21a:	430b      	orrs	r3, r1
 800a21c:	6553      	str	r3, [r2, #84]	@ 0x54
 800a21e:	e003      	b.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a220:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a224:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a230:	f002 0304 	and.w	r3, r2, #4
 800a234:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a238:	2300      	movs	r3, #0
 800a23a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a23e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a242:	460b      	mov	r3, r1
 800a244:	4313      	orrs	r3, r2
 800a246:	d044      	beq.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a24c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a250:	2b05      	cmp	r3, #5
 800a252:	d825      	bhi.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800a254:	a201      	add	r2, pc, #4	@ (adr r2, 800a25c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800a256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25a:	bf00      	nop
 800a25c:	0800a2a9 	.word	0x0800a2a9
 800a260:	0800a275 	.word	0x0800a275
 800a264:	0800a28b 	.word	0x0800a28b
 800a268:	0800a2a9 	.word	0x0800a2a9
 800a26c:	0800a2a9 	.word	0x0800a2a9
 800a270:	0800a2a9 	.word	0x0800a2a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a274:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a278:	3308      	adds	r3, #8
 800a27a:	2101      	movs	r1, #1
 800a27c:	4618      	mov	r0, r3
 800a27e:	f001 fd25 	bl	800bccc <RCCEx_PLL2_Config>
 800a282:	4603      	mov	r3, r0
 800a284:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a288:	e00f      	b.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a28a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a28e:	3328      	adds	r3, #40	@ 0x28
 800a290:	2101      	movs	r1, #1
 800a292:	4618      	mov	r0, r3
 800a294:	f001 fdcc 	bl	800be30 <RCCEx_PLL3_Config>
 800a298:	4603      	mov	r3, r0
 800a29a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a29e:	e004      	b.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a2a6:	e000      	b.n	800a2aa <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800a2a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d10b      	bne.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a2b2:	4b6c      	ldr	r3, [pc, #432]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a2b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2b6:	f023 0107 	bic.w	r1, r3, #7
 800a2ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2c2:	4a68      	ldr	r2, [pc, #416]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a2c4:	430b      	orrs	r3, r1
 800a2c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a2c8:	e003      	b.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a2ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a2d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2da:	f002 0320 	and.w	r3, r2, #32
 800a2de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a2e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a2ec:	460b      	mov	r3, r1
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	d055      	beq.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a2f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2fe:	d033      	beq.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800a300:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a304:	d82c      	bhi.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a30a:	d02f      	beq.n	800a36c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800a30c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a310:	d826      	bhi.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a312:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a316:	d02b      	beq.n	800a370 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800a318:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a31c:	d820      	bhi.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a31e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a322:	d012      	beq.n	800a34a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800a324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a328:	d81a      	bhi.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d022      	beq.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800a32e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a332:	d115      	bne.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a338:	3308      	adds	r3, #8
 800a33a:	2100      	movs	r1, #0
 800a33c:	4618      	mov	r0, r3
 800a33e:	f001 fcc5 	bl	800bccc <RCCEx_PLL2_Config>
 800a342:	4603      	mov	r3, r0
 800a344:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a348:	e015      	b.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a34a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a34e:	3328      	adds	r3, #40	@ 0x28
 800a350:	2102      	movs	r1, #2
 800a352:	4618      	mov	r0, r3
 800a354:	f001 fd6c 	bl	800be30 <RCCEx_PLL3_Config>
 800a358:	4603      	mov	r3, r0
 800a35a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a35e:	e00a      	b.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a366:	e006      	b.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a368:	bf00      	nop
 800a36a:	e004      	b.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a36c:	bf00      	nop
 800a36e:	e002      	b.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a370:	bf00      	nop
 800a372:	e000      	b.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a374:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a376:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10b      	bne.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a37e:	4b39      	ldr	r3, [pc, #228]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a382:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a38a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a38e:	4a35      	ldr	r2, [pc, #212]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a390:	430b      	orrs	r3, r1
 800a392:	6553      	str	r3, [r2, #84]	@ 0x54
 800a394:	e003      	b.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a396:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a39a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a39e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a3aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a3b4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	d058      	beq.n	800a470 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a3be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a3c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a3ca:	d033      	beq.n	800a434 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800a3cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a3d0:	d82c      	bhi.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a3d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3d6:	d02f      	beq.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a3d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3dc:	d826      	bhi.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a3de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3e2:	d02b      	beq.n	800a43c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800a3e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a3e8:	d820      	bhi.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a3ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3ee:	d012      	beq.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800a3f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f4:	d81a      	bhi.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d022      	beq.n	800a440 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800a3fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3fe:	d115      	bne.n	800a42c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a404:	3308      	adds	r3, #8
 800a406:	2100      	movs	r1, #0
 800a408:	4618      	mov	r0, r3
 800a40a:	f001 fc5f 	bl	800bccc <RCCEx_PLL2_Config>
 800a40e:	4603      	mov	r3, r0
 800a410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a414:	e015      	b.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a41a:	3328      	adds	r3, #40	@ 0x28
 800a41c:	2102      	movs	r1, #2
 800a41e:	4618      	mov	r0, r3
 800a420:	f001 fd06 	bl	800be30 <RCCEx_PLL3_Config>
 800a424:	4603      	mov	r3, r0
 800a426:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a42a:	e00a      	b.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a42c:	2301      	movs	r3, #1
 800a42e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a432:	e006      	b.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a434:	bf00      	nop
 800a436:	e004      	b.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a438:	bf00      	nop
 800a43a:	e002      	b.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a43c:	bf00      	nop
 800a43e:	e000      	b.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a440:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a442:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10e      	bne.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a44a:	4b06      	ldr	r3, [pc, #24]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a44c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a44e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a452:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a456:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a45a:	4a02      	ldr	r2, [pc, #8]	@ (800a464 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a45c:	430b      	orrs	r3, r1
 800a45e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a460:	e006      	b.n	800a470 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800a462:	bf00      	nop
 800a464:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a468:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a46c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a478:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a47c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a480:	2300      	movs	r3, #0
 800a482:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a486:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a48a:	460b      	mov	r3, r1
 800a48c:	4313      	orrs	r3, r2
 800a48e:	d055      	beq.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a494:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a498:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a49c:	d033      	beq.n	800a506 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800a49e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a4a2:	d82c      	bhi.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a4a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4a8:	d02f      	beq.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800a4aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4ae:	d826      	bhi.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a4b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a4b4:	d02b      	beq.n	800a50e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800a4b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a4ba:	d820      	bhi.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a4bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4c0:	d012      	beq.n	800a4e8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800a4c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4c6:	d81a      	bhi.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d022      	beq.n	800a512 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800a4cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a4d0:	d115      	bne.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4d6:	3308      	adds	r3, #8
 800a4d8:	2100      	movs	r1, #0
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f001 fbf6 	bl	800bccc <RCCEx_PLL2_Config>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a4e6:	e015      	b.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a4e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4ec:	3328      	adds	r3, #40	@ 0x28
 800a4ee:	2102      	movs	r1, #2
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f001 fc9d 	bl	800be30 <RCCEx_PLL3_Config>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a4fc:	e00a      	b.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a4fe:	2301      	movs	r3, #1
 800a500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a504:	e006      	b.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a506:	bf00      	nop
 800a508:	e004      	b.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a50a:	bf00      	nop
 800a50c:	e002      	b.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a50e:	bf00      	nop
 800a510:	e000      	b.n	800a514 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a512:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a514:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d10b      	bne.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a51c:	4ba0      	ldr	r3, [pc, #640]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a51e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a520:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a528:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a52c:	4a9c      	ldr	r2, [pc, #624]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a52e:	430b      	orrs	r3, r1
 800a530:	6593      	str	r3, [r2, #88]	@ 0x58
 800a532:	e003      	b.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a538:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a544:	f002 0308 	and.w	r3, r2, #8
 800a548:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a54c:	2300      	movs	r3, #0
 800a54e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a552:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a556:	460b      	mov	r3, r1
 800a558:	4313      	orrs	r3, r2
 800a55a:	d01e      	beq.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a55c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a568:	d10c      	bne.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a56a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a56e:	3328      	adds	r3, #40	@ 0x28
 800a570:	2102      	movs	r1, #2
 800a572:	4618      	mov	r0, r3
 800a574:	f001 fc5c 	bl	800be30 <RCCEx_PLL3_Config>
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d002      	beq.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800a57e:	2301      	movs	r3, #1
 800a580:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a584:	4b86      	ldr	r3, [pc, #536]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a588:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a590:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a594:	4a82      	ldr	r2, [pc, #520]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a596:	430b      	orrs	r3, r1
 800a598:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a2:	f002 0310 	and.w	r3, r2, #16
 800a5a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a5b0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	d01e      	beq.n	800a5f8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a5ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5c6:	d10c      	bne.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a5c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5cc:	3328      	adds	r3, #40	@ 0x28
 800a5ce:	2102      	movs	r1, #2
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f001 fc2d 	bl	800be30 <RCCEx_PLL3_Config>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d002      	beq.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a5e2:	4b6f      	ldr	r3, [pc, #444]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a5ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5f2:	4a6b      	ldr	r2, [pc, #428]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a5f4:	430b      	orrs	r3, r1
 800a5f6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a5f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a600:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a604:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a606:	2300      	movs	r3, #0
 800a608:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a60a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a60e:	460b      	mov	r3, r1
 800a610:	4313      	orrs	r3, r2
 800a612:	d03e      	beq.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a614:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a618:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a61c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a620:	d022      	beq.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800a622:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a626:	d81b      	bhi.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d003      	beq.n	800a634 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800a62c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a630:	d00b      	beq.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800a632:	e015      	b.n	800a660 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a634:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a638:	3308      	adds	r3, #8
 800a63a:	2100      	movs	r1, #0
 800a63c:	4618      	mov	r0, r3
 800a63e:	f001 fb45 	bl	800bccc <RCCEx_PLL2_Config>
 800a642:	4603      	mov	r3, r0
 800a644:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a648:	e00f      	b.n	800a66a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a64a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a64e:	3328      	adds	r3, #40	@ 0x28
 800a650:	2102      	movs	r1, #2
 800a652:	4618      	mov	r0, r3
 800a654:	f001 fbec 	bl	800be30 <RCCEx_PLL3_Config>
 800a658:	4603      	mov	r3, r0
 800a65a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a65e:	e004      	b.n	800a66a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a666:	e000      	b.n	800a66a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800a668:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a66a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d10b      	bne.n	800a68a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a672:	4b4b      	ldr	r3, [pc, #300]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a676:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a67a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a67e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a682:	4a47      	ldr	r2, [pc, #284]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a684:	430b      	orrs	r3, r1
 800a686:	6593      	str	r3, [r2, #88]	@ 0x58
 800a688:	e003      	b.n	800a692 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a68a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a68e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a69a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a69e:	673b      	str	r3, [r7, #112]	@ 0x70
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	677b      	str	r3, [r7, #116]	@ 0x74
 800a6a4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	d03b      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a6ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a6ba:	d01f      	beq.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800a6bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a6c0:	d818      	bhi.n	800a6f4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800a6c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a6c6:	d003      	beq.n	800a6d0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800a6c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a6cc:	d007      	beq.n	800a6de <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800a6ce:	e011      	b.n	800a6f4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6d0:	4b33      	ldr	r3, [pc, #204]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a6d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d4:	4a32      	ldr	r2, [pc, #200]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a6d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a6da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a6dc:	e00f      	b.n	800a6fe <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a6de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6e2:	3328      	adds	r3, #40	@ 0x28
 800a6e4:	2101      	movs	r1, #1
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f001 fba2 	bl	800be30 <RCCEx_PLL3_Config>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800a6f2:	e004      	b.n	800a6fe <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a6fa:	e000      	b.n	800a6fe <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800a6fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a702:	2b00      	cmp	r3, #0
 800a704:	d10b      	bne.n	800a71e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a706:	4b26      	ldr	r3, [pc, #152]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a70a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a70e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a712:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a716:	4a22      	ldr	r2, [pc, #136]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a718:	430b      	orrs	r3, r1
 800a71a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a71c:	e003      	b.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a71e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a722:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a732:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a734:	2300      	movs	r3, #0
 800a736:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a738:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a73c:	460b      	mov	r3, r1
 800a73e:	4313      	orrs	r3, r2
 800a740:	d034      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a746:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d003      	beq.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800a74c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a750:	d007      	beq.n	800a762 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800a752:	e011      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a754:	4b12      	ldr	r3, [pc, #72]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a758:	4a11      	ldr	r2, [pc, #68]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a75a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a75e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a760:	e00e      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a762:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a766:	3308      	adds	r3, #8
 800a768:	2102      	movs	r1, #2
 800a76a:	4618      	mov	r0, r3
 800a76c:	f001 faae 	bl	800bccc <RCCEx_PLL2_Config>
 800a770:	4603      	mov	r3, r0
 800a772:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a776:	e003      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a77e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a784:	2b00      	cmp	r3, #0
 800a786:	d10d      	bne.n	800a7a4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a788:	4b05      	ldr	r3, [pc, #20]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a78a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a78c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a796:	4a02      	ldr	r2, [pc, #8]	@ (800a7a0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a798:	430b      	orrs	r3, r1
 800a79a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a79c:	e006      	b.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800a79e:	bf00      	nop
 800a7a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a7ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a7b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	667b      	str	r3, [r7, #100]	@ 0x64
 800a7be:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	4313      	orrs	r3, r2
 800a7c6:	d00c      	beq.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a7c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7cc:	3328      	adds	r3, #40	@ 0x28
 800a7ce:	2102      	movs	r1, #2
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	f001 fb2d 	bl	800be30 <RCCEx_PLL3_Config>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d002      	beq.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800a7dc:	2301      	movs	r3, #1
 800a7de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a7e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ea:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a7ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a7f4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a7f8:	460b      	mov	r3, r1
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	d036      	beq.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a7fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a802:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a804:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a808:	d018      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800a80a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a80e:	d811      	bhi.n	800a834 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a814:	d014      	beq.n	800a840 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800a816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a81a:	d80b      	bhi.n	800a834 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d011      	beq.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800a820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a824:	d106      	bne.n	800a834 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a826:	4bb7      	ldr	r3, [pc, #732]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a82a:	4ab6      	ldr	r2, [pc, #728]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a82c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a830:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a832:	e008      	b.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a834:	2301      	movs	r3, #1
 800a836:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a83a:	e004      	b.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a83c:	bf00      	nop
 800a83e:	e002      	b.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a840:	bf00      	nop
 800a842:	e000      	b.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a844:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a846:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10a      	bne.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a84e:	4bad      	ldr	r3, [pc, #692]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a852:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a85a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a85c:	4aa9      	ldr	r2, [pc, #676]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a85e:	430b      	orrs	r3, r1
 800a860:	6553      	str	r3, [r2, #84]	@ 0x54
 800a862:	e003      	b.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a864:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a868:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a86c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a874:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a878:	653b      	str	r3, [r7, #80]	@ 0x50
 800a87a:	2300      	movs	r3, #0
 800a87c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a87e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a882:	460b      	mov	r3, r1
 800a884:	4313      	orrs	r3, r2
 800a886:	d009      	beq.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a888:	4b9e      	ldr	r3, [pc, #632]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a88a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a88c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a896:	4a9b      	ldr	r2, [pc, #620]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a898:	430b      	orrs	r3, r1
 800a89a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a89c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a8a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8ae:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	d009      	beq.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a8b8:	4b92      	ldr	r3, [pc, #584]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8bc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a8c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a8c6:	4a8f      	ldr	r2, [pc, #572]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8c8:	430b      	orrs	r3, r1
 800a8ca:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a8d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8da:	2300      	movs	r3, #0
 800a8dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8de:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	d00e      	beq.n	800a906 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a8e8:	4b86      	ldr	r3, [pc, #536]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	4a85      	ldr	r2, [pc, #532]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a8f2:	6113      	str	r3, [r2, #16]
 800a8f4:	4b83      	ldr	r3, [pc, #524]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a8f6:	6919      	ldr	r1, [r3, #16]
 800a8f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a900:	4a80      	ldr	r2, [pc, #512]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a902:	430b      	orrs	r3, r1
 800a904:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a912:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a914:	2300      	movs	r3, #0
 800a916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a918:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a91c:	460b      	mov	r3, r1
 800a91e:	4313      	orrs	r3, r2
 800a920:	d009      	beq.n	800a936 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a922:	4b78      	ldr	r3, [pc, #480]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a926:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a92e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a930:	4a74      	ldr	r2, [pc, #464]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a932:	430b      	orrs	r3, r1
 800a934:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a942:	633b      	str	r3, [r7, #48]	@ 0x30
 800a944:	2300      	movs	r3, #0
 800a946:	637b      	str	r3, [r7, #52]	@ 0x34
 800a948:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a94c:	460b      	mov	r3, r1
 800a94e:	4313      	orrs	r3, r2
 800a950:	d00a      	beq.n	800a968 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a952:	4b6c      	ldr	r3, [pc, #432]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a956:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a95a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a95e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a962:	4a68      	ldr	r2, [pc, #416]	@ (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a964:	430b      	orrs	r3, r1
 800a966:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a970:	2100      	movs	r1, #0
 800a972:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a974:	f003 0301 	and.w	r3, r3, #1
 800a978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a97a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a97e:	460b      	mov	r3, r1
 800a980:	4313      	orrs	r3, r2
 800a982:	d011      	beq.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a988:	3308      	adds	r3, #8
 800a98a:	2100      	movs	r1, #0
 800a98c:	4618      	mov	r0, r3
 800a98e:	f001 f99d 	bl	800bccc <RCCEx_PLL2_Config>
 800a992:	4603      	mov	r3, r0
 800a994:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a998:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d003      	beq.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b0:	2100      	movs	r1, #0
 800a9b2:	6239      	str	r1, [r7, #32]
 800a9b4:	f003 0302 	and.w	r3, r3, #2
 800a9b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9ba:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a9be:	460b      	mov	r3, r1
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	d011      	beq.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a9c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9c8:	3308      	adds	r3, #8
 800a9ca:	2101      	movs	r1, #1
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f001 f97d 	bl	800bccc <RCCEx_PLL2_Config>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a9d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d003      	beq.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a9e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	61b9      	str	r1, [r7, #24]
 800a9f4:	f003 0304 	and.w	r3, r3, #4
 800a9f8:	61fb      	str	r3, [r7, #28]
 800a9fa:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a9fe:	460b      	mov	r3, r1
 800aa00:	4313      	orrs	r3, r2
 800aa02:	d011      	beq.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa08:	3308      	adds	r3, #8
 800aa0a:	2102      	movs	r1, #2
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f001 f95d 	bl	800bccc <RCCEx_PLL2_Config>
 800aa12:	4603      	mov	r3, r0
 800aa14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800aa18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d003      	beq.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800aa28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa30:	2100      	movs	r1, #0
 800aa32:	6139      	str	r1, [r7, #16]
 800aa34:	f003 0308 	and.w	r3, r3, #8
 800aa38:	617b      	str	r3, [r7, #20]
 800aa3a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800aa3e:	460b      	mov	r3, r1
 800aa40:	4313      	orrs	r3, r2
 800aa42:	d011      	beq.n	800aa68 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa48:	3328      	adds	r3, #40	@ 0x28
 800aa4a:	2100      	movs	r1, #0
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f001 f9ef 	bl	800be30 <RCCEx_PLL3_Config>
 800aa52:	4603      	mov	r3, r0
 800aa54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800aa58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d003      	beq.n	800aa68 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800aa68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa70:	2100      	movs	r1, #0
 800aa72:	60b9      	str	r1, [r7, #8]
 800aa74:	f003 0310 	and.w	r3, r3, #16
 800aa78:	60fb      	str	r3, [r7, #12]
 800aa7a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800aa7e:	460b      	mov	r3, r1
 800aa80:	4313      	orrs	r3, r2
 800aa82:	d011      	beq.n	800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aa84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa88:	3328      	adds	r3, #40	@ 0x28
 800aa8a:	2101      	movs	r1, #1
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f001 f9cf 	bl	800be30 <RCCEx_PLL3_Config>
 800aa92:	4603      	mov	r3, r0
 800aa94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800aa98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d003      	beq.n	800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaa4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800aaa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab0:	2100      	movs	r1, #0
 800aab2:	6039      	str	r1, [r7, #0]
 800aab4:	f003 0320 	and.w	r3, r3, #32
 800aab8:	607b      	str	r3, [r7, #4]
 800aaba:	e9d7 1200 	ldrd	r1, r2, [r7]
 800aabe:	460b      	mov	r3, r1
 800aac0:	4313      	orrs	r3, r2
 800aac2:	d011      	beq.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aac8:	3328      	adds	r3, #40	@ 0x28
 800aaca:	2102      	movs	r1, #2
 800aacc:	4618      	mov	r0, r3
 800aace:	f001 f9af 	bl	800be30 <RCCEx_PLL3_Config>
 800aad2:	4603      	mov	r3, r0
 800aad4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800aad8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d003      	beq.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aae4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800aae8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d101      	bne.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	e000      	b.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800aaf4:	2301      	movs	r3, #1
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800aafc:	46bd      	mov	sp, r7
 800aafe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab02:	bf00      	nop
 800ab04:	58024400 	.word	0x58024400

0800ab08 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b090      	sub	sp, #64	@ 0x40
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ab12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab16:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800ab1a:	430b      	orrs	r3, r1
 800ab1c:	f040 8094 	bne.w	800ac48 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ab20:	4b9b      	ldr	r3, [pc, #620]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab24:	f003 0307 	and.w	r3, r3, #7
 800ab28:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ab2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab2c:	2b04      	cmp	r3, #4
 800ab2e:	f200 8087 	bhi.w	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ab32:	a201      	add	r2, pc, #4	@ (adr r2, 800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ab34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab38:	0800ab4d 	.word	0x0800ab4d
 800ab3c:	0800ab75 	.word	0x0800ab75
 800ab40:	0800ab9d 	.word	0x0800ab9d
 800ab44:	0800ac39 	.word	0x0800ac39
 800ab48:	0800abc5 	.word	0x0800abc5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab4c:	4b90      	ldr	r3, [pc, #576]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab58:	d108      	bne.n	800ab6c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f000 ff62 	bl	800ba28 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab68:	f000 bc93 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab70:	f000 bc8f 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab74:	4b86      	ldr	r3, [pc, #536]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab80:	d108      	bne.n	800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab82:	f107 0318 	add.w	r3, r7, #24
 800ab86:	4618      	mov	r0, r3
 800ab88:	f000 fca6 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab90:	f000 bc7f 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ab94:	2300      	movs	r3, #0
 800ab96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab98:	f000 bc7b 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab9c:	4b7c      	ldr	r3, [pc, #496]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aba8:	d108      	bne.n	800abbc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abaa:	f107 030c 	add.w	r3, r7, #12
 800abae:	4618      	mov	r0, r3
 800abb0:	f000 fde6 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abb8:	f000 bc6b 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abbc:	2300      	movs	r3, #0
 800abbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abc0:	f000 bc67 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800abc4:	4b72      	ldr	r3, [pc, #456]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abc8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800abcc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800abce:	4b70      	ldr	r3, [pc, #448]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f003 0304 	and.w	r3, r3, #4
 800abd6:	2b04      	cmp	r3, #4
 800abd8:	d10c      	bne.n	800abf4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800abda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d109      	bne.n	800abf4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abe0:	4b6b      	ldr	r3, [pc, #428]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	08db      	lsrs	r3, r3, #3
 800abe6:	f003 0303 	and.w	r3, r3, #3
 800abea:	4a6a      	ldr	r2, [pc, #424]	@ (800ad94 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800abec:	fa22 f303 	lsr.w	r3, r2, r3
 800abf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abf2:	e01f      	b.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800abf4:	4b66      	ldr	r3, [pc, #408]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac00:	d106      	bne.n	800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800ac02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac08:	d102      	bne.n	800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac0a:	4b63      	ldr	r3, [pc, #396]	@ (800ad98 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ac0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac0e:	e011      	b.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac10:	4b5f      	ldr	r3, [pc, #380]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac1c:	d106      	bne.n	800ac2c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800ac1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac24:	d102      	bne.n	800ac2c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac26:	4b5d      	ldr	r3, [pc, #372]	@ (800ad9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac2a:	e003      	b.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac30:	f000 bc2f 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ac34:	f000 bc2d 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac38:	4b59      	ldr	r3, [pc, #356]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac3c:	f000 bc29 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ac40:	2300      	movs	r3, #0
 800ac42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac44:	f000 bc25 	b.w	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ac48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac4c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ac50:	430b      	orrs	r3, r1
 800ac52:	f040 80a7 	bne.w	800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ac56:	4b4e      	ldr	r3, [pc, #312]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ac58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac5a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800ac5e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ac60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac66:	d054      	beq.n	800ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800ac68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac6e:	f200 808b 	bhi.w	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800ac72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ac78:	f000 8083 	beq.w	800ad82 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800ac7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ac82:	f200 8081 	bhi.w	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800ac86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac8c:	d02f      	beq.n	800acee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ac8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac94:	d878      	bhi.n	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800ac96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d004      	beq.n	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800ac9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aca2:	d012      	beq.n	800acca <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800aca4:	e070      	b.n	800ad88 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aca6:	4b3a      	ldr	r3, [pc, #232]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acb2:	d107      	bne.n	800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acb8:	4618      	mov	r0, r3
 800acba:	f000 feb5 	bl	800ba28 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acc2:	e3e6      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acc4:	2300      	movs	r3, #0
 800acc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acc8:	e3e3      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acca:	4b31      	ldr	r3, [pc, #196]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acd6:	d107      	bne.n	800ace8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acd8:	f107 0318 	add.w	r3, r7, #24
 800acdc:	4618      	mov	r0, r3
 800acde:	f000 fbfb 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ace2:	69bb      	ldr	r3, [r7, #24]
 800ace4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ace6:	e3d4      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ace8:	2300      	movs	r3, #0
 800acea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acec:	e3d1      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800acee:	4b28      	ldr	r3, [pc, #160]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800acf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acfa:	d107      	bne.n	800ad0c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acfc:	f107 030c 	add.w	r3, r7, #12
 800ad00:	4618      	mov	r0, r3
 800ad02:	f000 fd3d 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad0a:	e3c2      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad10:	e3bf      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad12:	4b1f      	ldr	r3, [pc, #124]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad1a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad1c:	4b1c      	ldr	r3, [pc, #112]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f003 0304 	and.w	r3, r3, #4
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d10c      	bne.n	800ad42 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800ad28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d109      	bne.n	800ad42 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad2e:	4b18      	ldr	r3, [pc, #96]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	08db      	lsrs	r3, r3, #3
 800ad34:	f003 0303 	and.w	r3, r3, #3
 800ad38:	4a16      	ldr	r2, [pc, #88]	@ (800ad94 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ad3a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad40:	e01e      	b.n	800ad80 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad42:	4b13      	ldr	r3, [pc, #76]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad4e:	d106      	bne.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800ad50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad56:	d102      	bne.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad58:	4b0f      	ldr	r3, [pc, #60]	@ (800ad98 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ad5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad5c:	e010      	b.n	800ad80 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ad90 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad6a:	d106      	bne.n	800ad7a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800ad6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad72:	d102      	bne.n	800ad7a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ad74:	4b09      	ldr	r3, [pc, #36]	@ (800ad9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad78:	e002      	b.n	800ad80 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ad7e:	e388      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ad80:	e387      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ad82:	4b07      	ldr	r3, [pc, #28]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ad84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad86:	e384      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad8c:	e381      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ad8e:	bf00      	nop
 800ad90:	58024400 	.word	0x58024400
 800ad94:	03d09000 	.word	0x03d09000
 800ad98:	003d0900 	.word	0x003d0900
 800ad9c:	016e3600 	.word	0x016e3600
 800ada0:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ada4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ada8:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800adac:	430b      	orrs	r3, r1
 800adae:	f040 809c 	bne.w	800aeea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800adb2:	4b9e      	ldr	r3, [pc, #632]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800adb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adb6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800adba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800adbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800adc2:	d054      	beq.n	800ae6e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800adc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800adca:	f200 808b 	bhi.w	800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800adce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800add0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800add4:	f000 8083 	beq.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800add8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800adde:	f200 8081 	bhi.w	800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ade2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ade8:	d02f      	beq.n	800ae4a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800adea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800adf0:	d878      	bhi.n	800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800adf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d004      	beq.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800adf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adfe:	d012      	beq.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800ae00:	e070      	b.n	800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae02:	4b8a      	ldr	r3, [pc, #552]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae0e:	d107      	bne.n	800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae14:	4618      	mov	r0, r3
 800ae16:	f000 fe07 	bl	800ba28 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ae1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae1e:	e338      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae20:	2300      	movs	r3, #0
 800ae22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae24:	e335      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae26:	4b81      	ldr	r3, [pc, #516]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae32:	d107      	bne.n	800ae44 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae34:	f107 0318 	add.w	r3, r7, #24
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f000 fb4d 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae3e:	69bb      	ldr	r3, [r7, #24]
 800ae40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae42:	e326      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae44:	2300      	movs	r3, #0
 800ae46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae48:	e323      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae4a:	4b78      	ldr	r3, [pc, #480]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae56:	d107      	bne.n	800ae68 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae58:	f107 030c 	add.w	r3, r7, #12
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f000 fc8f 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae66:	e314      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae6c:	e311      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ae6e:	4b6f      	ldr	r3, [pc, #444]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ae76:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ae78:	4b6c      	ldr	r3, [pc, #432]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f003 0304 	and.w	r3, r3, #4
 800ae80:	2b04      	cmp	r3, #4
 800ae82:	d10c      	bne.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ae84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d109      	bne.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae8a:	4b68      	ldr	r3, [pc, #416]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	08db      	lsrs	r3, r3, #3
 800ae90:	f003 0303 	and.w	r3, r3, #3
 800ae94:	4a66      	ldr	r2, [pc, #408]	@ (800b030 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ae96:	fa22 f303 	lsr.w	r3, r2, r3
 800ae9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae9c:	e01e      	b.n	800aedc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ae9e:	4b63      	ldr	r3, [pc, #396]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aeaa:	d106      	bne.n	800aeba <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800aeac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aeb2:	d102      	bne.n	800aeba <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aeb4:	4b5f      	ldr	r3, [pc, #380]	@ (800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800aeb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aeb8:	e010      	b.n	800aedc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aeba:	4b5c      	ldr	r3, [pc, #368]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aec2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aec6:	d106      	bne.n	800aed6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800aec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aece:	d102      	bne.n	800aed6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aed0:	4b59      	ldr	r3, [pc, #356]	@ (800b038 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aed4:	e002      	b.n	800aedc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aed6:	2300      	movs	r3, #0
 800aed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aeda:	e2da      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aedc:	e2d9      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aede:	4b57      	ldr	r3, [pc, #348]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800aee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aee2:	e2d6      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800aee4:	2300      	movs	r3, #0
 800aee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aee8:	e2d3      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800aeea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aeee:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800aef2:	430b      	orrs	r3, r1
 800aef4:	f040 80a7 	bne.w	800b046 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800aef8:	4b4c      	ldr	r3, [pc, #304]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aefa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aefc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800af00:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800af08:	d055      	beq.n	800afb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800af0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800af10:	f200 8096 	bhi.w	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800af14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af16:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800af1a:	f000 8084 	beq.w	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800af1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af20:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800af24:	f200 808c 	bhi.w	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800af28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af2e:	d030      	beq.n	800af92 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800af30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af36:	f200 8083 	bhi.w	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800af3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d004      	beq.n	800af4a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800af40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af46:	d012      	beq.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800af48:	e07a      	b.n	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af4a:	4b38      	ldr	r3, [pc, #224]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af56:	d107      	bne.n	800af68 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af5c:	4618      	mov	r0, r3
 800af5e:	f000 fd63 	bl	800ba28 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af66:	e294      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af68:	2300      	movs	r3, #0
 800af6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af6c:	e291      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af6e:	4b2f      	ldr	r3, [pc, #188]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af7a:	d107      	bne.n	800af8c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af7c:	f107 0318 	add.w	r3, r7, #24
 800af80:	4618      	mov	r0, r3
 800af82:	f000 faa9 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af8a:	e282      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af8c:	2300      	movs	r3, #0
 800af8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af90:	e27f      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800af92:	4b26      	ldr	r3, [pc, #152]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af9e:	d107      	bne.n	800afb0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afa0:	f107 030c 	add.w	r3, r7, #12
 800afa4:	4618      	mov	r0, r3
 800afa6:	f000 fbeb 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800afae:	e270      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb4:	e26d      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800afb6:	4b1d      	ldr	r3, [pc, #116]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800afb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800afba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800afbe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800afc0:	4b1a      	ldr	r3, [pc, #104]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f003 0304 	and.w	r3, r3, #4
 800afc8:	2b04      	cmp	r3, #4
 800afca:	d10c      	bne.n	800afe6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800afcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d109      	bne.n	800afe6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afd2:	4b16      	ldr	r3, [pc, #88]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	08db      	lsrs	r3, r3, #3
 800afd8:	f003 0303 	and.w	r3, r3, #3
 800afdc:	4a14      	ldr	r2, [pc, #80]	@ (800b030 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800afde:	fa22 f303 	lsr.w	r3, r2, r3
 800afe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afe4:	e01e      	b.n	800b024 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800afe6:	4b11      	ldr	r3, [pc, #68]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aff2:	d106      	bne.n	800b002 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800aff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800affa:	d102      	bne.n	800b002 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800affc:	4b0d      	ldr	r3, [pc, #52]	@ (800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800affe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b000:	e010      	b.n	800b024 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b002:	4b0a      	ldr	r3, [pc, #40]	@ (800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b00a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b00e:	d106      	bne.n	800b01e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800b010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b012:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b016:	d102      	bne.n	800b01e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b018:	4b07      	ldr	r3, [pc, #28]	@ (800b038 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b01a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b01c:	e002      	b.n	800b024 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b01e:	2300      	movs	r3, #0
 800b020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b022:	e236      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b024:	e235      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b026:	4b05      	ldr	r3, [pc, #20]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b02a:	e232      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b02c:	58024400 	.word	0x58024400
 800b030:	03d09000 	.word	0x03d09000
 800b034:	003d0900 	.word	0x003d0900
 800b038:	016e3600 	.word	0x016e3600
 800b03c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800b040:	2300      	movs	r3, #0
 800b042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b044:	e225      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b046:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b04a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800b04e:	430b      	orrs	r3, r1
 800b050:	f040 8085 	bne.w	800b15e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b054:	4b9c      	ldr	r3, [pc, #624]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b058:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b05c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800b05e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b064:	d06b      	beq.n	800b13e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800b066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b06c:	d874      	bhi.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b070:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b074:	d056      	beq.n	800b124 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800b076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b078:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b07c:	d86c      	bhi.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b07e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b080:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b084:	d03b      	beq.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800b086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b088:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b08c:	d864      	bhi.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b094:	d021      	beq.n	800b0da <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800b096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b098:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b09c:	d85c      	bhi.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800b09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d004      	beq.n	800b0ae <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800b0a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0aa:	d004      	beq.n	800b0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800b0ac:	e054      	b.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b0ae:	f7fe fb5f 	bl	8009770 <HAL_RCC_GetPCLK1Freq>
 800b0b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0b4:	e1ed      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b0b6:	4b84      	ldr	r3, [pc, #528]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b0c2:	d107      	bne.n	800b0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0c4:	f107 0318 	add.w	r3, r7, #24
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f000 fa05 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b0ce:	69fb      	ldr	r3, [r7, #28]
 800b0d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0d2:	e1de      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0d8:	e1db      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b0da:	4b7b      	ldr	r3, [pc, #492]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0e6:	d107      	bne.n	800b0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0e8:	f107 030c 	add.w	r3, r7, #12
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f000 fb47 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0f6:	e1cc      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0fc:	e1c9      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b0fe:	4b72      	ldr	r3, [pc, #456]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 0304 	and.w	r3, r3, #4
 800b106:	2b04      	cmp	r3, #4
 800b108:	d109      	bne.n	800b11e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b10a:	4b6f      	ldr	r3, [pc, #444]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	08db      	lsrs	r3, r3, #3
 800b110:	f003 0303 	and.w	r3, r3, #3
 800b114:	4a6d      	ldr	r2, [pc, #436]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800b116:	fa22 f303 	lsr.w	r3, r2, r3
 800b11a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b11c:	e1b9      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b11e:	2300      	movs	r3, #0
 800b120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b122:	e1b6      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b124:	4b68      	ldr	r3, [pc, #416]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b12c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b130:	d102      	bne.n	800b138 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800b132:	4b67      	ldr	r3, [pc, #412]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800b134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b136:	e1ac      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b138:	2300      	movs	r3, #0
 800b13a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b13c:	e1a9      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b13e:	4b62      	ldr	r3, [pc, #392]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b146:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b14a:	d102      	bne.n	800b152 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800b14c:	4b61      	ldr	r3, [pc, #388]	@ (800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800b14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b150:	e19f      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b152:	2300      	movs	r3, #0
 800b154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b156:	e19c      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b158:	2300      	movs	r3, #0
 800b15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b15c:	e199      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b15e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b162:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800b166:	430b      	orrs	r3, r1
 800b168:	d173      	bne.n	800b252 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b16a:	4b57      	ldr	r3, [pc, #348]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b16c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b16e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b172:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b176:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b17a:	d02f      	beq.n	800b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800b17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b17e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b182:	d863      	bhi.n	800b24c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800b184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b186:	2b00      	cmp	r3, #0
 800b188:	d004      	beq.n	800b194 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800b18a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b18c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b190:	d012      	beq.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800b192:	e05b      	b.n	800b24c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b194:	4b4c      	ldr	r3, [pc, #304]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b19c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1a0:	d107      	bne.n	800b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1a2:	f107 0318 	add.w	r3, r7, #24
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 f996 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b1ac:	69bb      	ldr	r3, [r7, #24]
 800b1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1b0:	e16f      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1b6:	e16c      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b1b8:	4b43      	ldr	r3, [pc, #268]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b1c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1c4:	d107      	bne.n	800b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1c6:	f107 030c 	add.w	r3, r7, #12
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	f000 fad8 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1d4:	e15d      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1da:	e15a      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b1dc:	4b3a      	ldr	r3, [pc, #232]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b1de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b1e4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1e6:	4b38      	ldr	r3, [pc, #224]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f003 0304 	and.w	r3, r3, #4
 800b1ee:	2b04      	cmp	r3, #4
 800b1f0:	d10c      	bne.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800b1f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d109      	bne.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b1f8:	4b33      	ldr	r3, [pc, #204]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	08db      	lsrs	r3, r3, #3
 800b1fe:	f003 0303 	and.w	r3, r3, #3
 800b202:	4a32      	ldr	r2, [pc, #200]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800b204:	fa22 f303 	lsr.w	r3, r2, r3
 800b208:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b20a:	e01e      	b.n	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b20c:	4b2e      	ldr	r3, [pc, #184]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b218:	d106      	bne.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800b21a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b21c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b220:	d102      	bne.n	800b228 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b222:	4b2b      	ldr	r3, [pc, #172]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800b224:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b226:	e010      	b.n	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b228:	4b27      	ldr	r3, [pc, #156]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b230:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b234:	d106      	bne.n	800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800b236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b23c:	d102      	bne.n	800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b23e:	4b25      	ldr	r3, [pc, #148]	@ (800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800b240:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b242:	e002      	b.n	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b244:	2300      	movs	r3, #0
 800b246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b248:	e123      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b24a:	e122      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b24c:	2300      	movs	r3, #0
 800b24e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b250:	e11f      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b252:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b256:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b25a:	430b      	orrs	r3, r1
 800b25c:	d13c      	bne.n	800b2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b25e:	4b1a      	ldr	r3, [pc, #104]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b262:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b266:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d004      	beq.n	800b278 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800b26e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b274:	d012      	beq.n	800b29c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b276:	e023      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b278:	4b13      	ldr	r3, [pc, #76]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b280:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b284:	d107      	bne.n	800b296 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b286:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b28a:	4618      	mov	r0, r3
 800b28c:	f000 fbcc 	bl	800ba28 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b294:	e0fd      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b296:	2300      	movs	r3, #0
 800b298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b29a:	e0fa      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b29c:	4b0a      	ldr	r3, [pc, #40]	@ (800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b2a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2a8:	d107      	bne.n	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2aa:	f107 0318 	add.w	r3, r7, #24
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f000 f912 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b2b4:	6a3b      	ldr	r3, [r7, #32]
 800b2b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2b8:	e0eb      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2be:	e0e8      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2c4:	e0e5      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b2c6:	bf00      	nop
 800b2c8:	58024400 	.word	0x58024400
 800b2cc:	03d09000 	.word	0x03d09000
 800b2d0:	003d0900 	.word	0x003d0900
 800b2d4:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b2d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2dc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b2e0:	430b      	orrs	r3, r1
 800b2e2:	f040 8085 	bne.w	800b3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b2e6:	4b6d      	ldr	r3, [pc, #436]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b2e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b2ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2f6:	d06b      	beq.n	800b3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800b2f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2fe:	d874      	bhi.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b306:	d056      	beq.n	800b3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800b308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b30e:	d86c      	bhi.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b312:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b316:	d03b      	beq.n	800b390 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800b318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b31e:	d864      	bhi.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b322:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b326:	d021      	beq.n	800b36c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800b328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b32a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b32e:	d85c      	bhi.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b332:	2b00      	cmp	r3, #0
 800b334:	d004      	beq.n	800b340 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800b336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b33c:	d004      	beq.n	800b348 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800b33e:	e054      	b.n	800b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b340:	f000 f8b4 	bl	800b4ac <HAL_RCCEx_GetD3PCLK1Freq>
 800b344:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b346:	e0a4      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b348:	4b54      	ldr	r3, [pc, #336]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b350:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b354:	d107      	bne.n	800b366 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b356:	f107 0318 	add.w	r3, r7, #24
 800b35a:	4618      	mov	r0, r3
 800b35c:	f000 f8bc 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b360:	69fb      	ldr	r3, [r7, #28]
 800b362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b364:	e095      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b366:	2300      	movs	r3, #0
 800b368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b36a:	e092      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b36c:	4b4b      	ldr	r3, [pc, #300]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b374:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b378:	d107      	bne.n	800b38a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b37a:	f107 030c 	add.w	r3, r7, #12
 800b37e:	4618      	mov	r0, r3
 800b380:	f000 f9fe 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b388:	e083      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b38a:	2300      	movs	r3, #0
 800b38c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b38e:	e080      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b390:	4b42      	ldr	r3, [pc, #264]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f003 0304 	and.w	r3, r3, #4
 800b398:	2b04      	cmp	r3, #4
 800b39a:	d109      	bne.n	800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b39c:	4b3f      	ldr	r3, [pc, #252]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	08db      	lsrs	r3, r3, #3
 800b3a2:	f003 0303 	and.w	r3, r3, #3
 800b3a6:	4a3e      	ldr	r2, [pc, #248]	@ (800b4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800b3a8:	fa22 f303 	lsr.w	r3, r2, r3
 800b3ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3ae:	e070      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3b4:	e06d      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b3b6:	4b39      	ldr	r3, [pc, #228]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3c2:	d102      	bne.n	800b3ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800b3c4:	4b37      	ldr	r3, [pc, #220]	@ (800b4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800b3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3c8:	e063      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3ce:	e060      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b3d0:	4b32      	ldr	r3, [pc, #200]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b3dc:	d102      	bne.n	800b3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800b3de:	4b32      	ldr	r3, [pc, #200]	@ (800b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b3e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3e2:	e056      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3e8:	e053      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3ee:	e050      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b3f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3f4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b3f8:	430b      	orrs	r3, r1
 800b3fa:	d148      	bne.n	800b48e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b3fc:	4b27      	ldr	r3, [pc, #156]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b3fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b400:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b404:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b40c:	d02a      	beq.n	800b464 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800b40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b414:	d838      	bhi.n	800b488 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800b416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d004      	beq.n	800b426 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800b41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b422:	d00d      	beq.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800b424:	e030      	b.n	800b488 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b426:	4b1d      	ldr	r3, [pc, #116]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b42e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b432:	d102      	bne.n	800b43a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800b434:	4b1c      	ldr	r3, [pc, #112]	@ (800b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b438:	e02b      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b43a:	2300      	movs	r3, #0
 800b43c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b43e:	e028      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b440:	4b16      	ldr	r3, [pc, #88]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b448:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b44c:	d107      	bne.n	800b45e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b44e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b452:	4618      	mov	r0, r3
 800b454:	f000 fae8 	bl	800ba28 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b45c:	e019      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b45e:	2300      	movs	r3, #0
 800b460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b462:	e016      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b464:	4b0d      	ldr	r3, [pc, #52]	@ (800b49c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b46c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b470:	d107      	bne.n	800b482 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b472:	f107 0318 	add.w	r3, r7, #24
 800b476:	4618      	mov	r0, r3
 800b478:	f000 f82e 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b47c:	69fb      	ldr	r3, [r7, #28]
 800b47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b480:	e007      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b482:	2300      	movs	r3, #0
 800b484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b486:	e004      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b488:	2300      	movs	r3, #0
 800b48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b48c:	e001      	b.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800b48e:	2300      	movs	r3, #0
 800b490:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b494:	4618      	mov	r0, r3
 800b496:	3740      	adds	r7, #64	@ 0x40
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	58024400 	.word	0x58024400
 800b4a0:	03d09000 	.word	0x03d09000
 800b4a4:	003d0900 	.word	0x003d0900
 800b4a8:	016e3600 	.word	0x016e3600

0800b4ac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b4b0:	f7fe f92e 	bl	8009710 <HAL_RCC_GetHCLKFreq>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	4b06      	ldr	r3, [pc, #24]	@ (800b4d0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b4b8:	6a1b      	ldr	r3, [r3, #32]
 800b4ba:	091b      	lsrs	r3, r3, #4
 800b4bc:	f003 0307 	and.w	r3, r3, #7
 800b4c0:	4904      	ldr	r1, [pc, #16]	@ (800b4d4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b4c2:	5ccb      	ldrb	r3, [r1, r3]
 800b4c4:	f003 031f 	and.w	r3, r3, #31
 800b4c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	58024400 	.word	0x58024400
 800b4d4:	08014f38 	.word	0x08014f38

0800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b089      	sub	sp, #36	@ 0x24
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b4e0:	4ba1      	ldr	r3, [pc, #644]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4e4:	f003 0303 	and.w	r3, r3, #3
 800b4e8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b4ea:	4b9f      	ldr	r3, [pc, #636]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ee:	0b1b      	lsrs	r3, r3, #12
 800b4f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b4f4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b4f6:	4b9c      	ldr	r3, [pc, #624]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4fa:	091b      	lsrs	r3, r3, #4
 800b4fc:	f003 0301 	and.w	r3, r3, #1
 800b500:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b502:	4b99      	ldr	r3, [pc, #612]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b506:	08db      	lsrs	r3, r3, #3
 800b508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b50c:	693a      	ldr	r2, [r7, #16]
 800b50e:	fb02 f303 	mul.w	r3, r2, r3
 800b512:	ee07 3a90 	vmov	s15, r3
 800b516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b51a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	2b00      	cmp	r3, #0
 800b522:	f000 8111 	beq.w	800b748 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b526:	69bb      	ldr	r3, [r7, #24]
 800b528:	2b02      	cmp	r3, #2
 800b52a:	f000 8083 	beq.w	800b634 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b52e:	69bb      	ldr	r3, [r7, #24]
 800b530:	2b02      	cmp	r3, #2
 800b532:	f200 80a1 	bhi.w	800b678 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b536:	69bb      	ldr	r3, [r7, #24]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d003      	beq.n	800b544 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b53c:	69bb      	ldr	r3, [r7, #24]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d056      	beq.n	800b5f0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b542:	e099      	b.n	800b678 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b544:	4b88      	ldr	r3, [pc, #544]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f003 0320 	and.w	r3, r3, #32
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d02d      	beq.n	800b5ac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b550:	4b85      	ldr	r3, [pc, #532]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	08db      	lsrs	r3, r3, #3
 800b556:	f003 0303 	and.w	r3, r3, #3
 800b55a:	4a84      	ldr	r2, [pc, #528]	@ (800b76c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b55c:	fa22 f303 	lsr.w	r3, r2, r3
 800b560:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	ee07 3a90 	vmov	s15, r3
 800b568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	ee07 3a90 	vmov	s15, r3
 800b572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b57a:	4b7b      	ldr	r3, [pc, #492]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b57c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b57e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b582:	ee07 3a90 	vmov	s15, r3
 800b586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b58a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b58e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b770 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b59a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b59e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b5aa:	e087      	b.n	800b6bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	ee07 3a90 	vmov	s15, r3
 800b5b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b774 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b5ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5be:	4b6a      	ldr	r3, [pc, #424]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b5c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5c6:	ee07 3a90 	vmov	s15, r3
 800b5ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b770 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b5d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5ee:	e065      	b.n	800b6bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	ee07 3a90 	vmov	s15, r3
 800b5f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b778 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b5fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b602:	4b59      	ldr	r3, [pc, #356]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b60a:	ee07 3a90 	vmov	s15, r3
 800b60e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b612:	ed97 6a03 	vldr	s12, [r7, #12]
 800b616:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b770 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b61a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b61e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b62a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b62e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b632:	e043      	b.n	800b6bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	ee07 3a90 	vmov	s15, r3
 800b63a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b63e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b77c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b646:	4b48      	ldr	r3, [pc, #288]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b64a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b64e:	ee07 3a90 	vmov	s15, r3
 800b652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b656:	ed97 6a03 	vldr	s12, [r7, #12]
 800b65a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b770 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b65e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b66a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b66e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b672:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b676:	e021      	b.n	800b6bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	ee07 3a90 	vmov	s15, r3
 800b67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b682:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b778 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b68a:	4b37      	ldr	r3, [pc, #220]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b68c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b68e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b692:	ee07 3a90 	vmov	s15, r3
 800b696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b69a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b69e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b770 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b6a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6ba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b6bc:	4b2a      	ldr	r3, [pc, #168]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6c0:	0a5b      	lsrs	r3, r3, #9
 800b6c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6c6:	ee07 3a90 	vmov	s15, r3
 800b6ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6e2:	ee17 2a90 	vmov	r2, s15
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b6ea:	4b1f      	ldr	r3, [pc, #124]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6ee:	0c1b      	lsrs	r3, r3, #16
 800b6f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6f4:	ee07 3a90 	vmov	s15, r3
 800b6f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b700:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b704:	edd7 6a07 	vldr	s13, [r7, #28]
 800b708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b70c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b710:	ee17 2a90 	vmov	r2, s15
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b718:	4b13      	ldr	r3, [pc, #76]	@ (800b768 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b71c:	0e1b      	lsrs	r3, r3, #24
 800b71e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b722:	ee07 3a90 	vmov	s15, r3
 800b726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b72a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b72e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b732:	edd7 6a07 	vldr	s13, [r7, #28]
 800b736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b73a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b73e:	ee17 2a90 	vmov	r2, s15
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b746:	e008      	b.n	800b75a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2200      	movs	r2, #0
 800b74c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2200      	movs	r2, #0
 800b752:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2200      	movs	r2, #0
 800b758:	609a      	str	r2, [r3, #8]
}
 800b75a:	bf00      	nop
 800b75c:	3724      	adds	r7, #36	@ 0x24
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr
 800b766:	bf00      	nop
 800b768:	58024400 	.word	0x58024400
 800b76c:	03d09000 	.word	0x03d09000
 800b770:	46000000 	.word	0x46000000
 800b774:	4c742400 	.word	0x4c742400
 800b778:	4a742400 	.word	0x4a742400
 800b77c:	4bb71b00 	.word	0x4bb71b00

0800b780 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b780:	b480      	push	{r7}
 800b782:	b089      	sub	sp, #36	@ 0x24
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b788:	4ba1      	ldr	r3, [pc, #644]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b78a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b78c:	f003 0303 	and.w	r3, r3, #3
 800b790:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b792:	4b9f      	ldr	r3, [pc, #636]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b796:	0d1b      	lsrs	r3, r3, #20
 800b798:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b79c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b79e:	4b9c      	ldr	r3, [pc, #624]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a2:	0a1b      	lsrs	r3, r3, #8
 800b7a4:	f003 0301 	and.w	r3, r3, #1
 800b7a8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b7aa:	4b99      	ldr	r3, [pc, #612]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7ae:	08db      	lsrs	r3, r3, #3
 800b7b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b7b4:	693a      	ldr	r2, [r7, #16]
 800b7b6:	fb02 f303 	mul.w	r3, r2, r3
 800b7ba:	ee07 3a90 	vmov	s15, r3
 800b7be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	f000 8111 	beq.w	800b9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b7ce:	69bb      	ldr	r3, [r7, #24]
 800b7d0:	2b02      	cmp	r3, #2
 800b7d2:	f000 8083 	beq.w	800b8dc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	2b02      	cmp	r3, #2
 800b7da:	f200 80a1 	bhi.w	800b920 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b7de:	69bb      	ldr	r3, [r7, #24]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d003      	beq.n	800b7ec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b7e4:	69bb      	ldr	r3, [r7, #24]
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	d056      	beq.n	800b898 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b7ea:	e099      	b.n	800b920 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b7ec:	4b88      	ldr	r3, [pc, #544]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f003 0320 	and.w	r3, r3, #32
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d02d      	beq.n	800b854 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b7f8:	4b85      	ldr	r3, [pc, #532]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	08db      	lsrs	r3, r3, #3
 800b7fe:	f003 0303 	and.w	r3, r3, #3
 800b802:	4a84      	ldr	r2, [pc, #528]	@ (800ba14 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b804:	fa22 f303 	lsr.w	r3, r2, r3
 800b808:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	ee07 3a90 	vmov	s15, r3
 800b810:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	ee07 3a90 	vmov	s15, r3
 800b81a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b81e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b822:	4b7b      	ldr	r3, [pc, #492]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b82a:	ee07 3a90 	vmov	s15, r3
 800b82e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b832:	ed97 6a03 	vldr	s12, [r7, #12]
 800b836:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ba18 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b83a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b83e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b84a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b84e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b852:	e087      	b.n	800b964 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	ee07 3a90 	vmov	s15, r3
 800b85a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b85e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ba1c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b866:	4b6a      	ldr	r3, [pc, #424]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b86a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b86e:	ee07 3a90 	vmov	s15, r3
 800b872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b876:	ed97 6a03 	vldr	s12, [r7, #12]
 800b87a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ba18 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b87e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b88a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b88e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b892:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b896:	e065      	b.n	800b964 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	ee07 3a90 	vmov	s15, r3
 800b89e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ba20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b8a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8aa:	4b59      	ldr	r3, [pc, #356]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8b2:	ee07 3a90 	vmov	s15, r3
 800b8b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ba18 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b8c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8da:	e043      	b.n	800b964 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	ee07 3a90 	vmov	s15, r3
 800b8e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ba24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b8ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8ee:	4b48      	ldr	r3, [pc, #288]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b8f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8f6:	ee07 3a90 	vmov	s15, r3
 800b8fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b902:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ba18 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b90a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b90e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b91a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b91e:	e021      	b.n	800b964 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	ee07 3a90 	vmov	s15, r3
 800b926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b92a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ba20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b92e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b932:	4b37      	ldr	r3, [pc, #220]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b93a:	ee07 3a90 	vmov	s15, r3
 800b93e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b942:	ed97 6a03 	vldr	s12, [r7, #12]
 800b946:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ba18 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b94a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b94e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b95a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b95e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b962:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b964:	4b2a      	ldr	r3, [pc, #168]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b968:	0a5b      	lsrs	r3, r3, #9
 800b96a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b96e:	ee07 3a90 	vmov	s15, r3
 800b972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b976:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b97a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b97e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b982:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b986:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b98a:	ee17 2a90 	vmov	r2, s15
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b992:	4b1f      	ldr	r3, [pc, #124]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b996:	0c1b      	lsrs	r3, r3, #16
 800b998:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b99c:	ee07 3a90 	vmov	s15, r3
 800b9a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9b8:	ee17 2a90 	vmov	r2, s15
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b9c0:	4b13      	ldr	r3, [pc, #76]	@ (800ba10 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9c4:	0e1b      	lsrs	r3, r3, #24
 800b9c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9ca:	ee07 3a90 	vmov	s15, r3
 800b9ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9da:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9e6:	ee17 2a90 	vmov	r2, s15
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b9ee:	e008      	b.n	800ba02 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	609a      	str	r2, [r3, #8]
}
 800ba02:	bf00      	nop
 800ba04:	3724      	adds	r7, #36	@ 0x24
 800ba06:	46bd      	mov	sp, r7
 800ba08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0c:	4770      	bx	lr
 800ba0e:	bf00      	nop
 800ba10:	58024400 	.word	0x58024400
 800ba14:	03d09000 	.word	0x03d09000
 800ba18:	46000000 	.word	0x46000000
 800ba1c:	4c742400 	.word	0x4c742400
 800ba20:	4a742400 	.word	0x4a742400
 800ba24:	4bb71b00 	.word	0x4bb71b00

0800ba28 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b089      	sub	sp, #36	@ 0x24
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ba30:	4ba0      	ldr	r3, [pc, #640]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba34:	f003 0303 	and.w	r3, r3, #3
 800ba38:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ba3a:	4b9e      	ldr	r3, [pc, #632]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba3e:	091b      	lsrs	r3, r3, #4
 800ba40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba44:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ba46:	4b9b      	ldr	r3, [pc, #620]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba4a:	f003 0301 	and.w	r3, r3, #1
 800ba4e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ba50:	4b98      	ldr	r3, [pc, #608]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba54:	08db      	lsrs	r3, r3, #3
 800ba56:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ba5a:	693a      	ldr	r2, [r7, #16]
 800ba5c:	fb02 f303 	mul.w	r3, r2, r3
 800ba60:	ee07 3a90 	vmov	s15, r3
 800ba64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba68:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	f000 8111 	beq.w	800bc96 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ba74:	69bb      	ldr	r3, [r7, #24]
 800ba76:	2b02      	cmp	r3, #2
 800ba78:	f000 8083 	beq.w	800bb82 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	f200 80a1 	bhi.w	800bbc6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ba84:	69bb      	ldr	r3, [r7, #24]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d003      	beq.n	800ba92 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ba8a:	69bb      	ldr	r3, [r7, #24]
 800ba8c:	2b01      	cmp	r3, #1
 800ba8e:	d056      	beq.n	800bb3e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ba90:	e099      	b.n	800bbc6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba92:	4b88      	ldr	r3, [pc, #544]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f003 0320 	and.w	r3, r3, #32
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d02d      	beq.n	800bafa <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba9e:	4b85      	ldr	r3, [pc, #532]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	08db      	lsrs	r3, r3, #3
 800baa4:	f003 0303 	and.w	r3, r3, #3
 800baa8:	4a83      	ldr	r2, [pc, #524]	@ (800bcb8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800baaa:	fa22 f303 	lsr.w	r3, r2, r3
 800baae:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	ee07 3a90 	vmov	s15, r3
 800bab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	ee07 3a90 	vmov	s15, r3
 800bac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bac4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bac8:	4b7a      	ldr	r3, [pc, #488]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800baca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bacc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bad0:	ee07 3a90 	vmov	s15, r3
 800bad4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bad8:	ed97 6a03 	vldr	s12, [r7, #12]
 800badc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800bcbc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bae0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bae4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bae8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800baec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800baf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baf4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800baf8:	e087      	b.n	800bc0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	ee07 3a90 	vmov	s15, r3
 800bb00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb04:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800bcc0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bb08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb0c:	4b69      	ldr	r3, [pc, #420]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb14:	ee07 3a90 	vmov	s15, r3
 800bb18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb1c:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb20:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800bcbc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bb24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb38:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bb3c:	e065      	b.n	800bc0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	ee07 3a90 	vmov	s15, r3
 800bb44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb48:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800bcc4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800bb4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb50:	4b58      	ldr	r3, [pc, #352]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb58:	ee07 3a90 	vmov	s15, r3
 800bb5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb60:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb64:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800bcbc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bb68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bb80:	e043      	b.n	800bc0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	ee07 3a90 	vmov	s15, r3
 800bb88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb8c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800bcc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800bb90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb94:	4b47      	ldr	r3, [pc, #284]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bb96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb9c:	ee07 3a90 	vmov	s15, r3
 800bba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bba4:	ed97 6a03 	vldr	s12, [r7, #12]
 800bba8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800bcbc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bbac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbc0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bbc4:	e021      	b.n	800bc0a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	ee07 3a90 	vmov	s15, r3
 800bbcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbd0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bcc0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bbd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbd8:	4b36      	ldr	r3, [pc, #216]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bbda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbe0:	ee07 3a90 	vmov	s15, r3
 800bbe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbe8:	ed97 6a03 	vldr	s12, [r7, #12]
 800bbec:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bcbc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bbf0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbf4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbf8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc00:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc04:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc08:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800bc0a:	4b2a      	ldr	r3, [pc, #168]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc0e:	0a5b      	lsrs	r3, r3, #9
 800bc10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc14:	ee07 3a90 	vmov	s15, r3
 800bc18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bc20:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bc24:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc30:	ee17 2a90 	vmov	r2, s15
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800bc38:	4b1e      	ldr	r3, [pc, #120]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc3c:	0c1b      	lsrs	r3, r3, #16
 800bc3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc42:	ee07 3a90 	vmov	s15, r3
 800bc46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bc4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bc52:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc5e:	ee17 2a90 	vmov	r2, s15
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800bc66:	4b13      	ldr	r3, [pc, #76]	@ (800bcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc6a:	0e1b      	lsrs	r3, r3, #24
 800bc6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc70:	ee07 3a90 	vmov	s15, r3
 800bc74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bc7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bc80:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc8c:	ee17 2a90 	vmov	r2, s15
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800bc94:	e008      	b.n	800bca8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2200      	movs	r2, #0
 800bca6:	609a      	str	r2, [r3, #8]
}
 800bca8:	bf00      	nop
 800bcaa:	3724      	adds	r7, #36	@ 0x24
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr
 800bcb4:	58024400 	.word	0x58024400
 800bcb8:	03d09000 	.word	0x03d09000
 800bcbc:	46000000 	.word	0x46000000
 800bcc0:	4c742400 	.word	0x4c742400
 800bcc4:	4a742400 	.word	0x4a742400
 800bcc8:	4bb71b00 	.word	0x4bb71b00

0800bccc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b084      	sub	sp, #16
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bcda:	4b53      	ldr	r3, [pc, #332]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bcdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcde:	f003 0303 	and.w	r3, r3, #3
 800bce2:	2b03      	cmp	r3, #3
 800bce4:	d101      	bne.n	800bcea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	e099      	b.n	800be1e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800bcea:	4b4f      	ldr	r3, [pc, #316]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	4a4e      	ldr	r2, [pc, #312]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bcf0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bcf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcf6:	f7f6 ff2f 	bl	8002b58 <HAL_GetTick>
 800bcfa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bcfc:	e008      	b.n	800bd10 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bcfe:	f7f6 ff2b 	bl	8002b58 <HAL_GetTick>
 800bd02:	4602      	mov	r2, r0
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	1ad3      	subs	r3, r2, r3
 800bd08:	2b02      	cmp	r3, #2
 800bd0a:	d901      	bls.n	800bd10 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	e086      	b.n	800be1e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bd10:	4b45      	ldr	r3, [pc, #276]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1f0      	bne.n	800bcfe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bd1c:	4b42      	ldr	r3, [pc, #264]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd20:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	031b      	lsls	r3, r3, #12
 800bd2a:	493f      	ldr	r1, [pc, #252]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd2c:	4313      	orrs	r3, r2
 800bd2e:	628b      	str	r3, [r1, #40]	@ 0x28
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	685b      	ldr	r3, [r3, #4]
 800bd34:	3b01      	subs	r3, #1
 800bd36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	689b      	ldr	r3, [r3, #8]
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	025b      	lsls	r3, r3, #9
 800bd42:	b29b      	uxth	r3, r3
 800bd44:	431a      	orrs	r2, r3
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	68db      	ldr	r3, [r3, #12]
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	041b      	lsls	r3, r3, #16
 800bd4e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bd52:	431a      	orrs	r2, r3
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	691b      	ldr	r3, [r3, #16]
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	061b      	lsls	r3, r3, #24
 800bd5c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bd60:	4931      	ldr	r1, [pc, #196]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd62:	4313      	orrs	r3, r2
 800bd64:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bd66:	4b30      	ldr	r3, [pc, #192]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	695b      	ldr	r3, [r3, #20]
 800bd72:	492d      	ldr	r1, [pc, #180]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd74:	4313      	orrs	r3, r2
 800bd76:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bd78:	4b2b      	ldr	r3, [pc, #172]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd7c:	f023 0220 	bic.w	r2, r3, #32
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	699b      	ldr	r3, [r3, #24]
 800bd84:	4928      	ldr	r1, [pc, #160]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd86:	4313      	orrs	r3, r2
 800bd88:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bd8a:	4b27      	ldr	r3, [pc, #156]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd8e:	4a26      	ldr	r2, [pc, #152]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd90:	f023 0310 	bic.w	r3, r3, #16
 800bd94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bd96:	4b24      	ldr	r3, [pc, #144]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bd98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bd9a:	4b24      	ldr	r3, [pc, #144]	@ (800be2c <RCCEx_PLL2_Config+0x160>)
 800bd9c:	4013      	ands	r3, r2
 800bd9e:	687a      	ldr	r2, [r7, #4]
 800bda0:	69d2      	ldr	r2, [r2, #28]
 800bda2:	00d2      	lsls	r2, r2, #3
 800bda4:	4920      	ldr	r1, [pc, #128]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bda6:	4313      	orrs	r3, r2
 800bda8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bdaa:	4b1f      	ldr	r3, [pc, #124]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdae:	4a1e      	ldr	r2, [pc, #120]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdb0:	f043 0310 	orr.w	r3, r3, #16
 800bdb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d106      	bne.n	800bdca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bdbc:	4b1a      	ldr	r3, [pc, #104]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdc0:	4a19      	ldr	r2, [pc, #100]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdc2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bdc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bdc8:	e00f      	b.n	800bdea <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	2b01      	cmp	r3, #1
 800bdce:	d106      	bne.n	800bdde <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bdd0:	4b15      	ldr	r3, [pc, #84]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdd4:	4a14      	ldr	r2, [pc, #80]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bdda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bddc:	e005      	b.n	800bdea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bdde:	4b12      	ldr	r3, [pc, #72]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bde0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bde2:	4a11      	ldr	r2, [pc, #68]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bde4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bde8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bdea:	4b0f      	ldr	r3, [pc, #60]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a0e      	ldr	r2, [pc, #56]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800bdf0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bdf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bdf6:	f7f6 feaf 	bl	8002b58 <HAL_GetTick>
 800bdfa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bdfc:	e008      	b.n	800be10 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bdfe:	f7f6 feab 	bl	8002b58 <HAL_GetTick>
 800be02:	4602      	mov	r2, r0
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	1ad3      	subs	r3, r2, r3
 800be08:	2b02      	cmp	r3, #2
 800be0a:	d901      	bls.n	800be10 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800be0c:	2303      	movs	r3, #3
 800be0e:	e006      	b.n	800be1e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800be10:	4b05      	ldr	r3, [pc, #20]	@ (800be28 <RCCEx_PLL2_Config+0x15c>)
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d0f0      	beq.n	800bdfe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800be1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3710      	adds	r7, #16
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}
 800be26:	bf00      	nop
 800be28:	58024400 	.word	0x58024400
 800be2c:	ffff0007 	.word	0xffff0007

0800be30 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b084      	sub	sp, #16
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
 800be38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800be3a:	2300      	movs	r3, #0
 800be3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800be3e:	4b53      	ldr	r3, [pc, #332]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800be40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be42:	f003 0303 	and.w	r3, r3, #3
 800be46:	2b03      	cmp	r3, #3
 800be48:	d101      	bne.n	800be4e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800be4a:	2301      	movs	r3, #1
 800be4c:	e099      	b.n	800bf82 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800be4e:	4b4f      	ldr	r3, [pc, #316]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	4a4e      	ldr	r2, [pc, #312]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800be54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be5a:	f7f6 fe7d 	bl	8002b58 <HAL_GetTick>
 800be5e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800be60:	e008      	b.n	800be74 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800be62:	f7f6 fe79 	bl	8002b58 <HAL_GetTick>
 800be66:	4602      	mov	r2, r0
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	1ad3      	subs	r3, r2, r3
 800be6c:	2b02      	cmp	r3, #2
 800be6e:	d901      	bls.n	800be74 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800be70:	2303      	movs	r3, #3
 800be72:	e086      	b.n	800bf82 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800be74:	4b45      	ldr	r3, [pc, #276]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d1f0      	bne.n	800be62 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800be80:	4b42      	ldr	r3, [pc, #264]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800be82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be84:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	051b      	lsls	r3, r3, #20
 800be8e:	493f      	ldr	r1, [pc, #252]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800be90:	4313      	orrs	r3, r2
 800be92:	628b      	str	r3, [r1, #40]	@ 0x28
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	685b      	ldr	r3, [r3, #4]
 800be98:	3b01      	subs	r3, #1
 800be9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	689b      	ldr	r3, [r3, #8]
 800bea2:	3b01      	subs	r3, #1
 800bea4:	025b      	lsls	r3, r3, #9
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	431a      	orrs	r2, r3
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	68db      	ldr	r3, [r3, #12]
 800beae:	3b01      	subs	r3, #1
 800beb0:	041b      	lsls	r3, r3, #16
 800beb2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800beb6:	431a      	orrs	r2, r3
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	691b      	ldr	r3, [r3, #16]
 800bebc:	3b01      	subs	r3, #1
 800bebe:	061b      	lsls	r3, r3, #24
 800bec0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bec4:	4931      	ldr	r1, [pc, #196]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bec6:	4313      	orrs	r3, r2
 800bec8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800beca:	4b30      	ldr	r3, [pc, #192]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800becc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bece:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	695b      	ldr	r3, [r3, #20]
 800bed6:	492d      	ldr	r1, [pc, #180]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bed8:	4313      	orrs	r3, r2
 800beda:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bedc:	4b2b      	ldr	r3, [pc, #172]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bee0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	699b      	ldr	r3, [r3, #24]
 800bee8:	4928      	ldr	r1, [pc, #160]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800beea:	4313      	orrs	r3, r2
 800beec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800beee:	4b27      	ldr	r3, [pc, #156]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bef2:	4a26      	ldr	r2, [pc, #152]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bef4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bef8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800befa:	4b24      	ldr	r3, [pc, #144]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800befc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800befe:	4b24      	ldr	r3, [pc, #144]	@ (800bf90 <RCCEx_PLL3_Config+0x160>)
 800bf00:	4013      	ands	r3, r2
 800bf02:	687a      	ldr	r2, [r7, #4]
 800bf04:	69d2      	ldr	r2, [r2, #28]
 800bf06:	00d2      	lsls	r2, r2, #3
 800bf08:	4920      	ldr	r1, [pc, #128]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bf0e:	4b1f      	ldr	r3, [pc, #124]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf12:	4a1e      	ldr	r2, [pc, #120]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d106      	bne.n	800bf2e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bf20:	4b1a      	ldr	r3, [pc, #104]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf24:	4a19      	ldr	r2, [pc, #100]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf26:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bf2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bf2c:	e00f      	b.n	800bf4e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	2b01      	cmp	r3, #1
 800bf32:	d106      	bne.n	800bf42 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bf34:	4b15      	ldr	r3, [pc, #84]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf38:	4a14      	ldr	r2, [pc, #80]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf3a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bf3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bf40:	e005      	b.n	800bf4e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bf42:	4b12      	ldr	r3, [pc, #72]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf46:	4a11      	ldr	r2, [pc, #68]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bf4e:	4b0f      	ldr	r3, [pc, #60]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a0e      	ldr	r2, [pc, #56]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf5a:	f7f6 fdfd 	bl	8002b58 <HAL_GetTick>
 800bf5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bf60:	e008      	b.n	800bf74 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bf62:	f7f6 fdf9 	bl	8002b58 <HAL_GetTick>
 800bf66:	4602      	mov	r2, r0
 800bf68:	68bb      	ldr	r3, [r7, #8]
 800bf6a:	1ad3      	subs	r3, r2, r3
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	d901      	bls.n	800bf74 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bf70:	2303      	movs	r3, #3
 800bf72:	e006      	b.n	800bf82 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bf74:	4b05      	ldr	r3, [pc, #20]	@ (800bf8c <RCCEx_PLL3_Config+0x15c>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d0f0      	beq.n	800bf62 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bf80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3710      	adds	r7, #16
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}
 800bf8a:	bf00      	nop
 800bf8c:	58024400 	.word	0x58024400
 800bf90:	ffff0007 	.word	0xffff0007

0800bf94 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b08a      	sub	sp, #40	@ 0x28
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d101      	bne.n	800bfa6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e075      	b.n	800c092 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bfac:	b2db      	uxtb	r3, r3
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d105      	bne.n	800bfbe <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f7f6 fa35 	bl	8002428 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2204      	movs	r2, #4
 800bfc2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f000 f868 	bl	800c09c <HAL_SD_InitCard>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d001      	beq.n	800bfd6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e05d      	b.n	800c092 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800bfd6:	f107 0308 	add.w	r3, r7, #8
 800bfda:	4619      	mov	r1, r3
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f000 fdaf 	bl	800cb40 <HAL_SD_GetCardStatus>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d001      	beq.n	800bfec <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e052      	b.n	800c092 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800bfec:	7e3b      	ldrb	r3, [r7, #24]
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bff2:	7e7b      	ldrb	r3, [r7, #25]
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bffc:	2b01      	cmp	r3, #1
 800bffe:	d10a      	bne.n	800c016 <HAL_SD_Init+0x82>
 800c000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c002:	2b00      	cmp	r3, #0
 800c004:	d102      	bne.n	800c00c <HAL_SD_Init+0x78>
 800c006:	6a3b      	ldr	r3, [r7, #32]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d004      	beq.n	800c016 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c012:	659a      	str	r2, [r3, #88]	@ 0x58
 800c014:	e00b      	b.n	800c02e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d104      	bne.n	800c028 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c024:	659a      	str	r2, [r3, #88]	@ 0x58
 800c026:	e002      	b.n	800c02e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2200      	movs	r2, #0
 800c02c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	68db      	ldr	r3, [r3, #12]
 800c032:	4619      	mov	r1, r3
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f000 fe6d 	bl	800cd14 <HAL_SD_ConfigWideBusOperation>
 800c03a:	4603      	mov	r3, r0
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d001      	beq.n	800c044 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800c040:	2301      	movs	r3, #1
 800c042:	e026      	b.n	800c092 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800c044:	f7f6 fd88 	bl	8002b58 <HAL_GetTick>
 800c048:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800c04a:	e011      	b.n	800c070 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c04c:	f7f6 fd84 	bl	8002b58 <HAL_GetTick>
 800c050:	4602      	mov	r2, r0
 800c052:	69fb      	ldr	r3, [r7, #28]
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c05a:	d109      	bne.n	800c070 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c062:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2201      	movs	r2, #1
 800c068:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800c06c:	2303      	movs	r3, #3
 800c06e:	e010      	b.n	800c092 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f000 ff61 	bl	800cf38 <HAL_SD_GetCardState>
 800c076:	4603      	mov	r3, r0
 800c078:	2b04      	cmp	r3, #4
 800c07a:	d1e7      	bne.n	800c04c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2200      	movs	r2, #0
 800c080:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2200      	movs	r2, #0
 800c086:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800c090:	2300      	movs	r3, #0
}
 800c092:	4618      	mov	r0, r3
 800c094:	3728      	adds	r7, #40	@ 0x28
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
	...

0800c09c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800c09c:	b590      	push	{r4, r7, lr}
 800c09e:	b08d      	sub	sp, #52	@ 0x34
 800c0a0:	af02      	add	r7, sp, #8
 800c0a2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800c0b4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800c0b8:	f04f 0100 	mov.w	r1, #0
 800c0bc:	f7fe fd24 	bl	800ab08 <HAL_RCCEx_GetPeriphCLKFreq>
 800c0c0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800c0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d109      	bne.n	800c0dc <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800c0d6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c0d8:	2301      	movs	r3, #1
 800c0da:	e070      	b.n	800c1be <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800c0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0de:	0a1b      	lsrs	r3, r3, #8
 800c0e0:	4a39      	ldr	r2, [pc, #228]	@ (800c1c8 <HAL_SD_InitCard+0x12c>)
 800c0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c0e6:	091b      	lsrs	r3, r3, #4
 800c0e8:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681c      	ldr	r4, [r3, #0]
 800c0ee:	466a      	mov	r2, sp
 800c0f0:	f107 0318 	add.w	r3, r7, #24
 800c0f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c0f8:	e882 0003 	stmia.w	r2, {r0, r1}
 800c0fc:	f107 030c 	add.w	r3, r7, #12
 800c100:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c102:	4620      	mov	r0, r4
 800c104:	f003 fffe 	bl	8010104 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4618      	mov	r0, r3
 800c10e:	f004 f841 	bl	8010194 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800c112:	69fb      	ldr	r3, [r7, #28]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d005      	beq.n	800c124 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	005b      	lsls	r3, r3, #1
 800c11c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c11e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c122:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800c124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c126:	2b00      	cmp	r3, #0
 800c128:	d007      	beq.n	800c13a <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800c12a:	4a28      	ldr	r2, [pc, #160]	@ (800c1cc <HAL_SD_InitCard+0x130>)
 800c12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c132:	3301      	adds	r3, #1
 800c134:	4618      	mov	r0, r3
 800c136:	f7f6 fd1b 	bl	8002b70 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 ffea 	bl	800d114 <SD_PowerON>
 800c140:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800c142:	6a3b      	ldr	r3, [r7, #32]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d00b      	beq.n	800c160 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2201      	movs	r2, #1
 800c14c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c154:	6a3b      	ldr	r3, [r7, #32]
 800c156:	431a      	orrs	r2, r3
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c15c:	2301      	movs	r3, #1
 800c15e:	e02e      	b.n	800c1be <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f000 ff09 	bl	800cf78 <SD_InitCard>
 800c166:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800c168:	6a3b      	ldr	r3, [r7, #32]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d00b      	beq.n	800c186 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2201      	movs	r2, #1
 800c172:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c17a:	6a3b      	ldr	r3, [r7, #32]
 800c17c:	431a      	orrs	r2, r3
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e01b      	b.n	800c1be <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c18e:	4618      	mov	r0, r3
 800c190:	f004 f896 	bl	80102c0 <SDMMC_CmdBlockLength>
 800c194:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800c196:	6a3b      	ldr	r3, [r7, #32]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d00f      	beq.n	800c1bc <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4a0b      	ldr	r2, [pc, #44]	@ (800c1d0 <HAL_SD_InitCard+0x134>)
 800c1a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c1a8:	6a3b      	ldr	r3, [r7, #32]
 800c1aa:	431a      	orrs	r2, r3
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e000      	b.n	800c1be <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800c1bc:	2300      	movs	r3, #0
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	372c      	adds	r7, #44	@ 0x2c
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd90      	pop	{r4, r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	014f8b59 	.word	0x014f8b59
 800c1cc:	00012110 	.word	0x00012110
 800c1d0:	1fe00fff 	.word	0x1fe00fff

0800c1d4 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b08c      	sub	sp, #48	@ 0x30
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	60f8      	str	r0, [r7, #12]
 800c1dc:	60b9      	str	r1, [r7, #8]
 800c1de:	607a      	str	r2, [r7, #4]
 800c1e0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d107      	bne.n	800c1fc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1f0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	e08d      	b.n	800c318 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c202:	b2db      	uxtb	r3, r3
 800c204:	2b01      	cmp	r3, #1
 800c206:	f040 8086 	bne.w	800c316 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2200      	movs	r2, #0
 800c20e:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c210:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	441a      	add	r2, r3
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d907      	bls.n	800c22e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c222:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c22a:	2301      	movs	r3, #1
 800c22c:	e074      	b.n	800c318 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	2203      	movs	r2, #3
 800c232:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2200      	movs	r2, #0
 800c23c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	68ba      	ldr	r2, [r7, #8]
 800c242:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	025a      	lsls	r2, r3, #9
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c250:	2b01      	cmp	r3, #1
 800c252:	d002      	beq.n	800c25a <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800c254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c256:	025b      	lsls	r3, r3, #9
 800c258:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c25a:	f04f 33ff 	mov.w	r3, #4294967295
 800c25e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	025b      	lsls	r3, r3, #9
 800c264:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c266:	2390      	movs	r3, #144	@ 0x90
 800c268:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c26a:	2302      	movs	r3, #2
 800c26c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c26e:	2300      	movs	r3, #0
 800c270:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c272:	2300      	movs	r3, #0
 800c274:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f107 0210 	add.w	r2, r7, #16
 800c27e:	4611      	mov	r1, r2
 800c280:	4618      	mov	r0, r3
 800c282:	f003 fff1 	bl	8010268 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	68da      	ldr	r2, [r3, #12]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c294:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	68ba      	ldr	r2, [r7, #8]
 800c29c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	d90a      	bls.n	800c2c2 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	2282      	movs	r2, #130	@ 0x82
 800c2b0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f004 f847 	bl	801034c <SDMMC_CmdReadMultiBlock>
 800c2be:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c2c0:	e009      	b.n	800c2d6 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2281      	movs	r2, #129	@ 0x81
 800c2c6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f004 f819 	bl	8010306 <SDMMC_CmdReadSingleBlock>
 800c2d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c2d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d012      	beq.n	800c302 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4a0f      	ldr	r2, [pc, #60]	@ (800c320 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800c2e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c2e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ea:	431a      	orrs	r2, r3
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c2fe:	2301      	movs	r3, #1
 800c300:	e00a      	b.n	800c318 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800c310:	63da      	str	r2, [r3, #60]	@ 0x3c


    return HAL_OK;
 800c312:	2300      	movs	r3, #0
 800c314:	e000      	b.n	800c318 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c316:	2302      	movs	r3, #2
  }
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3730      	adds	r7, #48	@ 0x30
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}
 800c320:	1fe00fff 	.word	0x1fe00fff

0800c324 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b08c      	sub	sp, #48	@ 0x30
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	607a      	str	r2, [r7, #4]
 800c330:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d107      	bne.n	800c34c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c340:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c348:	2301      	movs	r3, #1
 800c34a:	e08d      	b.n	800c468 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c352:	b2db      	uxtb	r3, r3
 800c354:	2b01      	cmp	r3, #1
 800c356:	f040 8086 	bne.w	800c466 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	2200      	movs	r2, #0
 800c35e:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c360:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	441a      	add	r2, r3
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d907      	bls.n	800c37e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c372:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c37a:	2301      	movs	r3, #1
 800c37c:	e074      	b.n	800c468 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	2203      	movs	r2, #3
 800c382:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2200      	movs	r2, #0
 800c38c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	68ba      	ldr	r2, [r7, #8]
 800c392:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	025a      	lsls	r2, r3, #9
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3a0:	2b01      	cmp	r3, #1
 800c3a2:	d002      	beq.n	800c3aa <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800c3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a6:	025b      	lsls	r3, r3, #9
 800c3a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c3aa:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ae:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	025b      	lsls	r3, r3, #9
 800c3b4:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c3b6:	2390      	movs	r3, #144	@ 0x90
 800c3b8:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	f107 0210 	add.w	r2, r7, #16
 800c3ce:	4611      	mov	r1, r2
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f003 ff49 	bl	8010268 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	68da      	ldr	r2, [r3, #12]
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c3e4:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	68ba      	ldr	r2, [r7, #8]
 800c3ec:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	2b01      	cmp	r3, #1
 800c3fa:	d90a      	bls.n	800c412 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	22a0      	movs	r2, #160	@ 0xa0
 800c400:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c408:	4618      	mov	r0, r3
 800c40a:	f003 ffe5 	bl	80103d8 <SDMMC_CmdWriteMultiBlock>
 800c40e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c410:	e009      	b.n	800c426 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2290      	movs	r2, #144	@ 0x90
 800c416:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c41e:	4618      	mov	r0, r3
 800c420:	f003 ffb7 	bl	8010392 <SDMMC_CmdWriteSingleBlock>
 800c424:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d012      	beq.n	800c452 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	4a0f      	ldr	r2, [pc, #60]	@ (800c470 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800c432:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c43a:	431a      	orrs	r2, r3
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	2201      	movs	r2, #1
 800c444:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	2200      	movs	r2, #0
 800c44c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c44e:	2301      	movs	r3, #1
 800c450:	e00a      	b.n	800c468 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 800c460:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800c462:	2300      	movs	r3, #0
 800c464:	e000      	b.n	800c468 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c466:	2302      	movs	r3, #2
  }
}
 800c468:	4618      	mov	r0, r3
 800c46a:	3730      	adds	r7, #48	@ 0x30
 800c46c:	46bd      	mov	sp, r7
 800c46e:	bd80      	pop	{r7, pc}
 800c470:	1fe00fff 	.word	0x1fe00fff

0800c474 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b084      	sub	sp, #16
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c480:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d008      	beq.n	800c4a2 <HAL_SD_IRQHandler+0x2e>
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	f003 0308 	and.w	r3, r3, #8
 800c496:	2b00      	cmp	r3, #0
 800c498:	d003      	beq.n	800c4a2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f001 f926 	bl	800d6ec <SD_Read_IT>
 800c4a0:	e19a      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	f000 80ac 	beq.w	800c60a <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c4ba:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681a      	ldr	r2, [r3, #0]
 800c4c6:	4b59      	ldr	r3, [pc, #356]	@ (800c62c <HAL_SD_IRQHandler+0x1b8>)
 800c4c8:	400b      	ands	r3, r1
 800c4ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800c4da:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	68da      	ldr	r2, [r3, #12]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c4ea:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f003 0308 	and.w	r3, r3, #8
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d038      	beq.n	800c568 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	f003 0302 	and.w	r3, r3, #2
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d104      	bne.n	800c50a <HAL_SD_IRQHandler+0x96>
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f003 0320 	and.w	r3, r3, #32
 800c506:	2b00      	cmp	r3, #0
 800c508:	d011      	beq.n	800c52e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4618      	mov	r0, r3
 800c510:	f003 ff86 	bl	8010420 <SDMMC_CmdStopTransfer>
 800c514:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d008      	beq.n	800c52e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	431a      	orrs	r2, r3
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f000 f95b 	bl	800c7e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	4a3f      	ldr	r2, [pc, #252]	@ (800c630 <HAL_SD_IRQHandler+0x1bc>)
 800c534:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2201      	movs	r2, #1
 800c53a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2200      	movs	r2, #0
 800c542:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f003 0301 	and.w	r3, r3, #1
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d104      	bne.n	800c558 <HAL_SD_IRQHandler+0xe4>
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f003 0302 	and.w	r3, r3, #2
 800c554:	2b00      	cmp	r3, #0
 800c556:	d003      	beq.n	800c560 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f004 fc39 	bl	8010dd0 <HAL_SD_RxCpltCallback>
 800c55e:	e13b      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f004 fc2b 	bl	8010dbc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c566:	e137      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c56e:	2b00      	cmp	r3, #0
 800c570:	f000 8132 	beq.w	800c7d8 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2200      	movs	r2, #0
 800c57a:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	2200      	movs	r2, #0
 800c582:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	2200      	movs	r2, #0
 800c58a:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f003 0302 	and.w	r3, r3, #2
 800c592:	2b00      	cmp	r3, #0
 800c594:	d104      	bne.n	800c5a0 <HAL_SD_IRQHandler+0x12c>
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f003 0320 	and.w	r3, r3, #32
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d011      	beq.n	800c5c4 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f003 ff3b 	bl	8010420 <SDMMC_CmdStopTransfer>
 800c5aa:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d008      	beq.n	800c5c4 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	431a      	orrs	r2, r3
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 f910 	bl	800c7e4 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	f003 0310 	and.w	r3, r3, #16
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d104      	bne.n	800c5e6 <HAL_SD_IRQHandler+0x172>
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	f003 0320 	and.w	r3, r3, #32
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d002      	beq.n	800c5ec <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	f004 fbe8 	bl	8010dbc <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	f003 0301 	and.w	r3, r3, #1
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d105      	bne.n	800c602 <HAL_SD_IRQHandler+0x18e>
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	f003 0302 	and.w	r3, r3, #2
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	f000 80eb 	beq.w	800c7d8 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f004 fbe4 	bl	8010dd0 <HAL_SD_RxCpltCallback>
}
 800c608:	e0e6      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c610:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c614:	2b00      	cmp	r3, #0
 800c616:	d00d      	beq.n	800c634 <HAL_SD_IRQHandler+0x1c0>
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	f003 0308 	and.w	r3, r3, #8
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d008      	beq.n	800c634 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f001 f8a8 	bl	800d778 <SD_Write_IT>
 800c628:	e0d6      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
 800c62a:	bf00      	nop
 800c62c:	ffff3ec5 	.word	0xffff3ec5
 800c630:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c63a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800c63e:	2b00      	cmp	r3, #0
 800c640:	f000 809d 	beq.w	800c77e <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c64a:	f003 0302 	and.w	r3, r3, #2
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d005      	beq.n	800c65e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c656:	f043 0202 	orr.w	r2, r3, #2
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c664:	f003 0308 	and.w	r3, r3, #8
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d005      	beq.n	800c678 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c670:	f043 0208 	orr.w	r2, r3, #8
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c67e:	f003 0320 	and.w	r3, r3, #32
 800c682:	2b00      	cmp	r3, #0
 800c684:	d005      	beq.n	800c692 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c68a:	f043 0220 	orr.w	r2, r3, #32
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c698:	f003 0310 	and.w	r3, r3, #16
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d005      	beq.n	800c6ac <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6a4:	f043 0210 	orr.w	r2, r3, #16
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	4a4b      	ldr	r2, [pc, #300]	@ (800c7e0 <HAL_SD_IRQHandler+0x36c>)
 800c6b2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800c6c2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	68da      	ldr	r2, [r3, #12]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c6d2:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c6e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	68da      	ldr	r2, [r3, #12]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c6f2:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f003 fe91 	bl	8010420 <SDMMC_CmdStopTransfer>
 800c6fe:	4602      	mov	r2, r0
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c704:	431a      	orrs	r2, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	68da      	ldr	r2, [r3, #12]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c718:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c722:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	f003 0308 	and.w	r3, r3, #8
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d00a      	beq.n	800c744 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2201      	movs	r2, #1
 800c732:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2200      	movs	r2, #0
 800c73a:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 f851 	bl	800c7e4 <HAL_SD_ErrorCallback>
}
 800c742:	e049      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d044      	beq.n	800c7d8 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c752:	2b00      	cmp	r3, #0
 800c754:	d040      	beq.n	800c7d8 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800c764:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	2200      	movs	r2, #0
 800c76c:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	2201      	movs	r2, #1
 800c772:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 f834 	bl	800c7e4 <HAL_SD_ErrorCallback>
}
 800c77c:	e02c      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d025      	beq.n	800c7d8 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c794:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c79c:	f003 0304 	and.w	r3, r3, #4
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d10c      	bne.n	800c7be <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f003 0320 	and.w	r3, r3, #32
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d003      	beq.n	800c7b6 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f001 f84a 	bl	800d848 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800c7b4:	e010      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f001 f832 	bl	800d820 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800c7bc:	e00c      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	f003 0320 	and.w	r3, r3, #32
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d003      	beq.n	800c7d0 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f001 f833 	bl	800d834 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800c7ce:	e003      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f001 f81b 	bl	800d80c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800c7d6:	e7ff      	b.n	800c7d8 <HAL_SD_IRQHandler+0x364>
 800c7d8:	bf00      	nop
 800c7da:	3710      	adds	r7, #16
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}
 800c7e0:	18000f3a 	.word	0x18000f3a

0800c7e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800c7ec:	bf00      	nop
 800c7ee:	370c      	adds	r7, #12
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
 800c800:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c806:	0f9b      	lsrs	r3, r3, #30
 800c808:	b2da      	uxtb	r2, r3
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c812:	0e9b      	lsrs	r3, r3, #26
 800c814:	b2db      	uxtb	r3, r3
 800c816:	f003 030f 	and.w	r3, r3, #15
 800c81a:	b2da      	uxtb	r2, r3
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c824:	0e1b      	lsrs	r3, r3, #24
 800c826:	b2db      	uxtb	r3, r3
 800c828:	f003 0303 	and.w	r3, r3, #3
 800c82c:	b2da      	uxtb	r2, r3
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c836:	0c1b      	lsrs	r3, r3, #16
 800c838:	b2da      	uxtb	r2, r3
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c842:	0a1b      	lsrs	r3, r3, #8
 800c844:	b2da      	uxtb	r2, r3
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c84e:	b2da      	uxtb	r2, r3
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c858:	0d1b      	lsrs	r3, r3, #20
 800c85a:	b29a      	uxth	r2, r3
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c864:	0c1b      	lsrs	r3, r3, #16
 800c866:	b2db      	uxtb	r3, r3
 800c868:	f003 030f 	and.w	r3, r3, #15
 800c86c:	b2da      	uxtb	r2, r3
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c876:	0bdb      	lsrs	r3, r3, #15
 800c878:	b2db      	uxtb	r3, r3
 800c87a:	f003 0301 	and.w	r3, r3, #1
 800c87e:	b2da      	uxtb	r2, r3
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c888:	0b9b      	lsrs	r3, r3, #14
 800c88a:	b2db      	uxtb	r3, r3
 800c88c:	f003 0301 	and.w	r3, r3, #1
 800c890:	b2da      	uxtb	r2, r3
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c89a:	0b5b      	lsrs	r3, r3, #13
 800c89c:	b2db      	uxtb	r3, r3
 800c89e:	f003 0301 	and.w	r3, r3, #1
 800c8a2:	b2da      	uxtb	r2, r3
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8ac:	0b1b      	lsrs	r3, r3, #12
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	f003 0301 	and.w	r3, r3, #1
 800c8b4:	b2da      	uxtb	r2, r3
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d163      	bne.n	800c990 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8cc:	009a      	lsls	r2, r3, #2
 800c8ce:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800c8d2:	4013      	ands	r3, r2
 800c8d4:	687a      	ldr	r2, [r7, #4]
 800c8d6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800c8d8:	0f92      	lsrs	r2, r2, #30
 800c8da:	431a      	orrs	r2, r3
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8e4:	0edb      	lsrs	r3, r3, #27
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	f003 0307 	and.w	r3, r3, #7
 800c8ec:	b2da      	uxtb	r2, r3
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8f6:	0e1b      	lsrs	r3, r3, #24
 800c8f8:	b2db      	uxtb	r3, r3
 800c8fa:	f003 0307 	and.w	r3, r3, #7
 800c8fe:	b2da      	uxtb	r2, r3
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c908:	0d5b      	lsrs	r3, r3, #21
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	f003 0307 	and.w	r3, r3, #7
 800c910:	b2da      	uxtb	r2, r3
 800c912:	683b      	ldr	r3, [r7, #0]
 800c914:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c91a:	0c9b      	lsrs	r3, r3, #18
 800c91c:	b2db      	uxtb	r3, r3
 800c91e:	f003 0307 	and.w	r3, r3, #7
 800c922:	b2da      	uxtb	r2, r3
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c92c:	0bdb      	lsrs	r3, r3, #15
 800c92e:	b2db      	uxtb	r3, r3
 800c930:	f003 0307 	and.w	r3, r3, #7
 800c934:	b2da      	uxtb	r2, r3
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	691b      	ldr	r3, [r3, #16]
 800c93e:	1c5a      	adds	r2, r3, #1
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	7e1b      	ldrb	r3, [r3, #24]
 800c948:	b2db      	uxtb	r3, r3
 800c94a:	f003 0307 	and.w	r3, r3, #7
 800c94e:	3302      	adds	r3, #2
 800c950:	2201      	movs	r2, #1
 800c952:	fa02 f303 	lsl.w	r3, r2, r3
 800c956:	687a      	ldr	r2, [r7, #4]
 800c958:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c95a:	fb03 f202 	mul.w	r2, r3, r2
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	7a1b      	ldrb	r3, [r3, #8]
 800c966:	b2db      	uxtb	r3, r3
 800c968:	f003 030f 	and.w	r3, r3, #15
 800c96c:	2201      	movs	r2, #1
 800c96e:	409a      	lsls	r2, r3
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c978:	687a      	ldr	r2, [r7, #4]
 800c97a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800c97c:	0a52      	lsrs	r2, r2, #9
 800c97e:	fb03 f202 	mul.w	r2, r3, r2
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c98c:	655a      	str	r2, [r3, #84]	@ 0x54
 800c98e:	e031      	b.n	800c9f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c994:	2b01      	cmp	r3, #1
 800c996:	d11d      	bne.n	800c9d4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c99c:	041b      	lsls	r3, r3, #16
 800c99e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c9a6:	0c1b      	lsrs	r3, r3, #16
 800c9a8:	431a      	orrs	r2, r3
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	691b      	ldr	r3, [r3, #16]
 800c9b2:	3301      	adds	r3, #1
 800c9b4:	029a      	lsls	r2, r3, #10
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c9c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	655a      	str	r2, [r3, #84]	@ 0x54
 800c9d2:	e00f      	b.n	800c9f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	4a58      	ldr	r2, [pc, #352]	@ (800cb3c <HAL_SD_GetCardCSD+0x344>)
 800c9da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2201      	movs	r2, #1
 800c9ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	e09d      	b.n	800cb30 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c9f8:	0b9b      	lsrs	r3, r3, #14
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	f003 0301 	and.w	r3, r3, #1
 800ca00:	b2da      	uxtb	r2, r3
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca0a:	09db      	lsrs	r3, r3, #7
 800ca0c:	b2db      	uxtb	r3, r3
 800ca0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca12:	b2da      	uxtb	r2, r3
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca1c:	b2db      	uxtb	r3, r3
 800ca1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca22:	b2da      	uxtb	r2, r3
 800ca24:	683b      	ldr	r3, [r7, #0]
 800ca26:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca2c:	0fdb      	lsrs	r3, r3, #31
 800ca2e:	b2da      	uxtb	r2, r3
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca38:	0f5b      	lsrs	r3, r3, #29
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	f003 0303 	and.w	r3, r3, #3
 800ca40:	b2da      	uxtb	r2, r3
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca4a:	0e9b      	lsrs	r3, r3, #26
 800ca4c:	b2db      	uxtb	r3, r3
 800ca4e:	f003 0307 	and.w	r3, r3, #7
 800ca52:	b2da      	uxtb	r2, r3
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca5c:	0d9b      	lsrs	r3, r3, #22
 800ca5e:	b2db      	uxtb	r3, r3
 800ca60:	f003 030f 	and.w	r3, r3, #15
 800ca64:	b2da      	uxtb	r2, r3
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca6e:	0d5b      	lsrs	r3, r3, #21
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	f003 0301 	and.w	r3, r3, #1
 800ca76:	b2da      	uxtb	r2, r3
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2200      	movs	r2, #0
 800ca82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca8a:	0c1b      	lsrs	r3, r3, #16
 800ca8c:	b2db      	uxtb	r3, r3
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	b2da      	uxtb	r2, r3
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca9e:	0bdb      	lsrs	r3, r3, #15
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	f003 0301 	and.w	r3, r3, #1
 800caa6:	b2da      	uxtb	r2, r3
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cab2:	0b9b      	lsrs	r3, r3, #14
 800cab4:	b2db      	uxtb	r3, r3
 800cab6:	f003 0301 	and.w	r3, r3, #1
 800caba:	b2da      	uxtb	r2, r3
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cac6:	0b5b      	lsrs	r3, r3, #13
 800cac8:	b2db      	uxtb	r3, r3
 800caca:	f003 0301 	and.w	r3, r3, #1
 800cace:	b2da      	uxtb	r2, r3
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cada:	0b1b      	lsrs	r3, r3, #12
 800cadc:	b2db      	uxtb	r3, r3
 800cade:	f003 0301 	and.w	r3, r3, #1
 800cae2:	b2da      	uxtb	r2, r3
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800caee:	0a9b      	lsrs	r3, r3, #10
 800caf0:	b2db      	uxtb	r3, r3
 800caf2:	f003 0303 	and.w	r3, r3, #3
 800caf6:	b2da      	uxtb	r2, r3
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cb02:	0a1b      	lsrs	r3, r3, #8
 800cb04:	b2db      	uxtb	r3, r3
 800cb06:	f003 0303 	and.w	r3, r3, #3
 800cb0a:	b2da      	uxtb	r2, r3
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cb16:	085b      	lsrs	r3, r3, #1
 800cb18:	b2db      	uxtb	r3, r3
 800cb1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb1e:	b2da      	uxtb	r2, r3
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	2201      	movs	r2, #1
 800cb2a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800cb2e:	2300      	movs	r3, #0
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	370c      	adds	r7, #12
 800cb34:	46bd      	mov	sp, r7
 800cb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3a:	4770      	bx	lr
 800cb3c:	1fe00fff 	.word	0x1fe00fff

0800cb40 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b094      	sub	sp, #80	@ 0x50
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb56:	b2db      	uxtb	r3, r3
 800cb58:	2b03      	cmp	r3, #3
 800cb5a:	d101      	bne.n	800cb60 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	e0a7      	b.n	800ccb0 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800cb60:	f107 0308 	add.w	r3, r7, #8
 800cb64:	4619      	mov	r1, r3
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f000 fb62 	bl	800d230 <SD_SendSDStatus>
 800cb6c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800cb6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d011      	beq.n	800cb98 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	4a4f      	ldr	r2, [pc, #316]	@ (800ccb8 <HAL_SD_GetCardStatus+0x178>)
 800cb7a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb82:	431a      	orrs	r2, r3
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800cb90:	2301      	movs	r3, #1
 800cb92:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800cb96:	e070      	b.n	800cc7a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	099b      	lsrs	r3, r3, #6
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	f003 0303 	and.w	r3, r3, #3
 800cba2:	b2da      	uxtb	r2, r3
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	095b      	lsrs	r3, r3, #5
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	f003 0301 	and.w	r3, r3, #1
 800cbb2:	b2da      	uxtb	r2, r3
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	0a1b      	lsrs	r3, r3, #8
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cbc2:	b29a      	uxth	r2, r3
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	0e1b      	lsrs	r3, r3, #24
 800cbc8:	b29b      	uxth	r3, r3
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	b29a      	uxth	r2, r3
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	061a      	lsls	r2, r3, #24
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	021b      	lsls	r3, r3, #8
 800cbda:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800cbde:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	0a1b      	lsrs	r3, r3, #8
 800cbe4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800cbe8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	0e1b      	lsrs	r3, r3, #24
 800cbee:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	b2da      	uxtb	r2, r3
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	0a1b      	lsrs	r3, r3, #8
 800cc00:	b2da      	uxtb	r2, r3
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	0d1b      	lsrs	r3, r3, #20
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	f003 030f 	and.w	r3, r3, #15
 800cc10:	b2da      	uxtb	r2, r3
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	0c1b      	lsrs	r3, r3, #16
 800cc1a:	b29b      	uxth	r3, r3
 800cc1c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cc20:	b29a      	uxth	r2, r3
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	b29b      	uxth	r3, r3
 800cc26:	b2db      	uxtb	r3, r3
 800cc28:	b29b      	uxth	r3, r3
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	b29a      	uxth	r2, r3
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800cc32:	697b      	ldr	r3, [r7, #20]
 800cc34:	0a9b      	lsrs	r3, r3, #10
 800cc36:	b2db      	uxtb	r3, r3
 800cc38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cc3c:	b2da      	uxtb	r2, r3
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800cc42:	697b      	ldr	r3, [r7, #20]
 800cc44:	0a1b      	lsrs	r3, r3, #8
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	f003 0303 	and.w	r3, r3, #3
 800cc4c:	b2da      	uxtb	r2, r3
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	091b      	lsrs	r3, r3, #4
 800cc56:	b2db      	uxtb	r3, r3
 800cc58:	f003 030f 	and.w	r3, r3, #15
 800cc5c:	b2da      	uxtb	r2, r3
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800cc62:	697b      	ldr	r3, [r7, #20]
 800cc64:	b2db      	uxtb	r3, r3
 800cc66:	f003 030f 	and.w	r3, r3, #15
 800cc6a:	b2da      	uxtb	r2, r3
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800cc70:	69bb      	ldr	r3, [r7, #24]
 800cc72:	0e1b      	lsrs	r3, r3, #24
 800cc74:	b2da      	uxtb	r2, r3
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cc82:	4618      	mov	r0, r3
 800cc84:	f003 fb1c 	bl	80102c0 <SDMMC_CmdBlockLength>
 800cc88:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800cc8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d00d      	beq.n	800ccac <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a08      	ldr	r2, [pc, #32]	@ (800ccb8 <HAL_SD_GetCardStatus+0x178>)
 800cc96:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cc9c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2201      	movs	r2, #1
 800cca2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800cca6:	2301      	movs	r3, #1
 800cca8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800ccac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3750      	adds	r7, #80	@ 0x50
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}
 800ccb8:	1fe00fff 	.word	0x1fe00fff

0800ccbc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b083      	sub	sp, #12
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800cd06:	2300      	movs	r3, #0
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800cd14:	b590      	push	{r4, r7, lr}
 800cd16:	b08d      	sub	sp, #52	@ 0x34
 800cd18:	af02      	add	r7, sp, #8
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2203      	movs	r2, #3
 800cd28:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd30:	2b03      	cmp	r3, #3
 800cd32:	d02e      	beq.n	800cd92 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd3a:	d106      	bne.n	800cd4a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd40:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	635a      	str	r2, [r3, #52]	@ 0x34
 800cd48:	e029      	b.n	800cd9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd50:	d10a      	bne.n	800cd68 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800cd52:	6878      	ldr	r0, [r7, #4]
 800cd54:	f000 fb64 	bl	800d420 <SD_WideBus_Enable>
 800cd58:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd5e:	6a3b      	ldr	r3, [r7, #32]
 800cd60:	431a      	orrs	r2, r3
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	635a      	str	r2, [r3, #52]	@ 0x34
 800cd66:	e01a      	b.n	800cd9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d10a      	bne.n	800cd84 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f000 fba1 	bl	800d4b6 <SD_WideBus_Disable>
 800cd74:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd7a:	6a3b      	ldr	r3, [r7, #32]
 800cd7c:	431a      	orrs	r2, r3
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	635a      	str	r2, [r3, #52]	@ 0x34
 800cd82:	e00c      	b.n	800cd9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd88:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	635a      	str	r2, [r3, #52]	@ 0x34
 800cd90:	e005      	b.n	800cd9e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd96:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d007      	beq.n	800cdb6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a5f      	ldr	r2, [pc, #380]	@ (800cf28 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cdac:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800cdae:	2301      	movs	r3, #1
 800cdb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cdb4:	e096      	b.n	800cee4 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800cdb6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800cdba:	f04f 0100 	mov.w	r1, #0
 800cdbe:	f7fd fea3 	bl	800ab08 <HAL_RCCEx_GetPeriphCLKFreq>
 800cdc2:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800cdc4:	69fb      	ldr	r3, [r7, #28]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	f000 8083 	beq.w	800ced2 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	685b      	ldr	r3, [r3, #4]
 800cdd0:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	689b      	ldr	r3, [r3, #8]
 800cdd6:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	691b      	ldr	r3, [r3, #16]
 800cde0:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	695a      	ldr	r2, [r3, #20]
 800cde6:	69fb      	ldr	r3, [r7, #28]
 800cde8:	4950      	ldr	r1, [pc, #320]	@ (800cf2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cdea:	fba1 1303 	umull	r1, r3, r1, r3
 800cdee:	0e1b      	lsrs	r3, r3, #24
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	d303      	bcc.n	800cdfc <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	695b      	ldr	r3, [r3, #20]
 800cdf8:	61bb      	str	r3, [r7, #24]
 800cdfa:	e05a      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce04:	d103      	bne.n	800ce0e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	695b      	ldr	r3, [r3, #20]
 800ce0a:	61bb      	str	r3, [r7, #24]
 800ce0c:	e051      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce16:	d126      	bne.n	800ce66 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	695b      	ldr	r3, [r3, #20]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d10e      	bne.n	800ce3e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800ce20:	69fb      	ldr	r3, [r7, #28]
 800ce22:	4a43      	ldr	r2, [pc, #268]	@ (800cf30 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d906      	bls.n	800ce36 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	4a40      	ldr	r2, [pc, #256]	@ (800cf2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800ce2c:	fba2 2303 	umull	r2, r3, r2, r3
 800ce30:	0e5b      	lsrs	r3, r3, #25
 800ce32:	61bb      	str	r3, [r7, #24]
 800ce34:	e03d      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	695b      	ldr	r3, [r3, #20]
 800ce3a:	61bb      	str	r3, [r7, #24]
 800ce3c:	e039      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	695b      	ldr	r3, [r3, #20]
 800ce42:	005b      	lsls	r3, r3, #1
 800ce44:	69fa      	ldr	r2, [r7, #28]
 800ce46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce4a:	4a39      	ldr	r2, [pc, #228]	@ (800cf30 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d906      	bls.n	800ce5e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ce50:	69fb      	ldr	r3, [r7, #28]
 800ce52:	4a36      	ldr	r2, [pc, #216]	@ (800cf2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800ce54:	fba2 2303 	umull	r2, r3, r2, r3
 800ce58:	0e5b      	lsrs	r3, r3, #25
 800ce5a:	61bb      	str	r3, [r7, #24]
 800ce5c:	e029      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	695b      	ldr	r3, [r3, #20]
 800ce62:	61bb      	str	r3, [r7, #24]
 800ce64:	e025      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	695b      	ldr	r3, [r3, #20]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d10e      	bne.n	800ce8c <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800ce6e:	69fb      	ldr	r3, [r7, #28]
 800ce70:	4a30      	ldr	r2, [pc, #192]	@ (800cf34 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ce72:	4293      	cmp	r3, r2
 800ce74:	d906      	bls.n	800ce84 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ce76:	69fb      	ldr	r3, [r7, #28]
 800ce78:	4a2c      	ldr	r2, [pc, #176]	@ (800cf2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800ce7a:	fba2 2303 	umull	r2, r3, r2, r3
 800ce7e:	0e1b      	lsrs	r3, r3, #24
 800ce80:	61bb      	str	r3, [r7, #24]
 800ce82:	e016      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	695b      	ldr	r3, [r3, #20]
 800ce88:	61bb      	str	r3, [r7, #24]
 800ce8a:	e012      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	695b      	ldr	r3, [r3, #20]
 800ce90:	005b      	lsls	r3, r3, #1
 800ce92:	69fa      	ldr	r2, [r7, #28]
 800ce94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce98:	4a26      	ldr	r2, [pc, #152]	@ (800cf34 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d906      	bls.n	800ceac <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ce9e:	69fb      	ldr	r3, [r7, #28]
 800cea0:	4a22      	ldr	r2, [pc, #136]	@ (800cf2c <HAL_SD_ConfigWideBusOperation+0x218>)
 800cea2:	fba2 2303 	umull	r2, r3, r2, r3
 800cea6:	0e1b      	lsrs	r3, r3, #24
 800cea8:	61bb      	str	r3, [r7, #24]
 800ceaa:	e002      	b.n	800ceb2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	695b      	ldr	r3, [r3, #20]
 800ceb0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681c      	ldr	r4, [r3, #0]
 800ceb6:	466a      	mov	r2, sp
 800ceb8:	f107 0314 	add.w	r3, r7, #20
 800cebc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cec0:	e882 0003 	stmia.w	r2, {r0, r1}
 800cec4:	f107 0308 	add.w	r3, r7, #8
 800cec8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ceca:	4620      	mov	r0, r4
 800cecc:	f003 f91a 	bl	8010104 <SDMMC_Init>
 800ced0:	e008      	b.n	800cee4 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ced6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ceec:	4618      	mov	r0, r3
 800ceee:	f003 f9e7 	bl	80102c0 <SDMMC_CmdBlockLength>
 800cef2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cef4:	6a3b      	ldr	r3, [r7, #32]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00c      	beq.n	800cf14 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4a0a      	ldr	r2, [pc, #40]	@ (800cf28 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cf00:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf06:	6a3b      	ldr	r3, [r7, #32]
 800cf08:	431a      	orrs	r2, r3
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2201      	movs	r2, #1
 800cf18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800cf1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	372c      	adds	r7, #44	@ 0x2c
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd90      	pop	{r4, r7, pc}
 800cf28:	1fe00fff 	.word	0x1fe00fff
 800cf2c:	55e63b89 	.word	0x55e63b89
 800cf30:	02faf080 	.word	0x02faf080
 800cf34:	017d7840 	.word	0x017d7840

0800cf38 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b086      	sub	sp, #24
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800cf40:	2300      	movs	r3, #0
 800cf42:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800cf44:	f107 030c 	add.w	r3, r7, #12
 800cf48:	4619      	mov	r1, r3
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 fa40 	bl	800d3d0 <SD_SendStatus>
 800cf50:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf52:	697b      	ldr	r3, [r7, #20]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d005      	beq.n	800cf64 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf5c:	697b      	ldr	r3, [r7, #20]
 800cf5e:	431a      	orrs	r2, r3
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	0a5b      	lsrs	r3, r3, #9
 800cf68:	f003 030f 	and.w	r3, r3, #15
 800cf6c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800cf6e:	693b      	ldr	r3, [r7, #16]
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	3718      	adds	r7, #24
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}

0800cf78 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b090      	sub	sp, #64	@ 0x40
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800cf80:	2300      	movs	r3, #0
 800cf82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800cf84:	f7f5 fde8 	bl	8002b58 <HAL_GetTick>
 800cf88:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f003 f911 	bl	80101b6 <SDMMC_GetPowerState>
 800cf94:	4603      	mov	r3, r0
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d102      	bne.n	800cfa0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800cf9a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800cf9e:	e0b5      	b.n	800d10c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfa4:	2b03      	cmp	r3, #3
 800cfa6:	d02e      	beq.n	800d006 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	4618      	mov	r0, r3
 800cfae:	f003 fb5c 	bl	801066a <SDMMC_CmdSendCID>
 800cfb2:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800cfb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d001      	beq.n	800cfbe <SD_InitCard+0x46>
    {
      return errorstate;
 800cfba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfbc:	e0a6      	b.n	800d10c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2100      	movs	r1, #0
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	f003 f93c 	bl	8010242 <SDMMC_GetResponse>
 800cfca:	4602      	mov	r2, r0
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2104      	movs	r1, #4
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	f003 f933 	bl	8010242 <SDMMC_GetResponse>
 800cfdc:	4602      	mov	r2, r0
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	2108      	movs	r1, #8
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f003 f92a 	bl	8010242 <SDMMC_GetResponse>
 800cfee:	4602      	mov	r2, r0
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	210c      	movs	r1, #12
 800cffa:	4618      	mov	r0, r3
 800cffc:	f003 f921 	bl	8010242 <SDMMC_GetResponse>
 800d000:	4602      	mov	r2, r0
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d00a:	2b03      	cmp	r3, #3
 800d00c:	d01d      	beq.n	800d04a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800d00e:	e019      	b.n	800d044 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	f107 020a 	add.w	r2, r7, #10
 800d018:	4611      	mov	r1, r2
 800d01a:	4618      	mov	r0, r3
 800d01c:	f003 fb64 	bl	80106e8 <SDMMC_CmdSetRelAdd>
 800d020:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800d022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d024:	2b00      	cmp	r3, #0
 800d026:	d001      	beq.n	800d02c <SD_InitCard+0xb4>
      {
        return errorstate;
 800d028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d02a:	e06f      	b.n	800d10c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800d02c:	f7f5 fd94 	bl	8002b58 <HAL_GetTick>
 800d030:	4602      	mov	r2, r0
 800d032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d034:	1ad3      	subs	r3, r2, r3
 800d036:	f241 3287 	movw	r2, #4999	@ 0x1387
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d902      	bls.n	800d044 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800d03e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d042:	e063      	b.n	800d10c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800d044:	897b      	ldrh	r3, [r7, #10]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d0e2      	beq.n	800d010 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d04e:	2b03      	cmp	r3, #3
 800d050:	d036      	beq.n	800d0c0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800d052:	897b      	ldrh	r3, [r7, #10]
 800d054:	461a      	mov	r2, r3
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681a      	ldr	r2, [r3, #0]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d062:	041b      	lsls	r3, r3, #16
 800d064:	4619      	mov	r1, r3
 800d066:	4610      	mov	r0, r2
 800d068:	f003 fb1e 	bl	80106a8 <SDMMC_CmdSendCSD>
 800d06c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800d06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d070:	2b00      	cmp	r3, #0
 800d072:	d001      	beq.n	800d078 <SD_InitCard+0x100>
    {
      return errorstate;
 800d074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d076:	e049      	b.n	800d10c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	2100      	movs	r1, #0
 800d07e:	4618      	mov	r0, r3
 800d080:	f003 f8df 	bl	8010242 <SDMMC_GetResponse>
 800d084:	4602      	mov	r2, r0
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	2104      	movs	r1, #4
 800d090:	4618      	mov	r0, r3
 800d092:	f003 f8d6 	bl	8010242 <SDMMC_GetResponse>
 800d096:	4602      	mov	r2, r0
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	2108      	movs	r1, #8
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f003 f8cd 	bl	8010242 <SDMMC_GetResponse>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	210c      	movs	r1, #12
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f003 f8c4 	bl	8010242 <SDMMC_GetResponse>
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	2104      	movs	r1, #4
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	f003 f8bb 	bl	8010242 <SDMMC_GetResponse>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	0d1a      	lsrs	r2, r3, #20
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800d0d4:	f107 030c 	add.w	r3, r7, #12
 800d0d8:	4619      	mov	r1, r3
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f7ff fb8c 	bl	800c7f8 <HAL_SD_GetCardCSD>
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d002      	beq.n	800d0ec <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d0e6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d0ea:	e00f      	b.n	800d10c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681a      	ldr	r2, [r3, #0]
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0f4:	041b      	lsls	r3, r3, #16
 800d0f6:	4619      	mov	r1, r3
 800d0f8:	4610      	mov	r0, r2
 800d0fa:	f003 f9cd 	bl	8010498 <SDMMC_CmdSelDesel>
 800d0fe:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800d100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d102:	2b00      	cmp	r3, #0
 800d104:	d001      	beq.n	800d10a <SD_InitCard+0x192>
  {
    return errorstate;
 800d106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d108:	e000      	b.n	800d10c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800d10a:	2300      	movs	r3, #0
}
 800d10c:	4618      	mov	r0, r3
 800d10e:	3740      	adds	r7, #64	@ 0x40
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}

0800d114 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b086      	sub	sp, #24
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d11c:	2300      	movs	r3, #0
 800d11e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800d120:	2300      	movs	r3, #0
 800d122:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800d124:	2300      	movs	r3, #0
 800d126:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	4618      	mov	r0, r3
 800d12e:	f003 f9d6 	bl	80104de <SDMMC_CmdGoIdleState>
 800d132:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d001      	beq.n	800d13e <SD_PowerON+0x2a>
  {
    return errorstate;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	e072      	b.n	800d224 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	4618      	mov	r0, r3
 800d144:	f003 f9e9 	bl	801051a <SDMMC_CmdOperCond>
 800d148:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d150:	d10d      	bne.n	800d16e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2200      	movs	r2, #0
 800d156:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	4618      	mov	r0, r3
 800d15e:	f003 f9be 	bl	80104de <SDMMC_CmdGoIdleState>
 800d162:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d004      	beq.n	800d174 <SD_PowerON+0x60>
    {
      return errorstate;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	e05a      	b.n	800d224 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2201      	movs	r2, #1
 800d172:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d178:	2b01      	cmp	r3, #1
 800d17a:	d137      	bne.n	800d1ec <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	2100      	movs	r1, #0
 800d182:	4618      	mov	r0, r3
 800d184:	f003 f9e9 	bl	801055a <SDMMC_CmdAppCommand>
 800d188:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d02d      	beq.n	800d1ec <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d190:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d194:	e046      	b.n	800d224 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	2100      	movs	r1, #0
 800d19c:	4618      	mov	r0, r3
 800d19e:	f003 f9dc 	bl	801055a <SDMMC_CmdAppCommand>
 800d1a2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d001      	beq.n	800d1ae <SD_PowerON+0x9a>
    {
      return errorstate;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	e03a      	b.n	800d224 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	491e      	ldr	r1, [pc, #120]	@ (800d22c <SD_PowerON+0x118>)
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	f003 f9f3 	bl	80105a0 <SDMMC_CmdAppOperCommand>
 800d1ba:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d002      	beq.n	800d1c8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d1c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d1c6:	e02d      	b.n	800d224 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2100      	movs	r1, #0
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f003 f837 	bl	8010242 <SDMMC_GetResponse>
 800d1d4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800d1d6:	697b      	ldr	r3, [r7, #20]
 800d1d8:	0fdb      	lsrs	r3, r3, #31
 800d1da:	2b01      	cmp	r3, #1
 800d1dc:	d101      	bne.n	800d1e2 <SD_PowerON+0xce>
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e000      	b.n	800d1e4 <SD_PowerON+0xd0>
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	613b      	str	r3, [r7, #16]

    count++;
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d1f2:	4293      	cmp	r3, r2
 800d1f4:	d802      	bhi.n	800d1fc <SD_PowerON+0xe8>
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d0cc      	beq.n	800d196 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d202:	4293      	cmp	r3, r2
 800d204:	d902      	bls.n	800d20c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800d206:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d20a:	e00b      	b.n	800d224 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2200      	movs	r2, #0
 800d210:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d002      	beq.n	800d222 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	2201      	movs	r2, #1
 800d220:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800d222:	2300      	movs	r3, #0
}
 800d224:	4618      	mov	r0, r3
 800d226:	3718      	adds	r7, #24
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	c1100000 	.word	0xc1100000

0800d230 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b08c      	sub	sp, #48	@ 0x30
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
 800d238:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d23a:	f7f5 fc8d 	bl	8002b58 <HAL_GetTick>
 800d23e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	2100      	movs	r1, #0
 800d24a:	4618      	mov	r0, r3
 800d24c:	f002 fff9 	bl	8010242 <SDMMC_GetResponse>
 800d250:	4603      	mov	r3, r0
 800d252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d256:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d25a:	d102      	bne.n	800d262 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d25c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d260:	e0b0      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	2140      	movs	r1, #64	@ 0x40
 800d268:	4618      	mov	r0, r3
 800d26a:	f003 f829 	bl	80102c0 <SDMMC_CmdBlockLength>
 800d26e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d270:	6a3b      	ldr	r3, [r7, #32]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d005      	beq.n	800d282 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d27e:	6a3b      	ldr	r3, [r7, #32]
 800d280:	e0a0      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d28a:	041b      	lsls	r3, r3, #16
 800d28c:	4619      	mov	r1, r3
 800d28e:	4610      	mov	r0, r2
 800d290:	f003 f963 	bl	801055a <SDMMC_CmdAppCommand>
 800d294:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d296:	6a3b      	ldr	r3, [r7, #32]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d005      	beq.n	800d2a8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d2a4:	6a3b      	ldr	r3, [r7, #32]
 800d2a6:	e08d      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d2a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d2ac:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800d2ae:	2340      	movs	r3, #64	@ 0x40
 800d2b0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800d2b2:	2360      	movs	r3, #96	@ 0x60
 800d2b4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d2b6:	2302      	movs	r3, #2
 800d2b8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	f107 0208 	add.w	r2, r7, #8
 800d2ca:	4611      	mov	r1, r2
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	f002 ffcb 	bl	8010268 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f003 fa4b 	bl	8010772 <SDMMC_CmdStatusRegister>
 800d2dc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d2de:	6a3b      	ldr	r3, [r7, #32]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d02b      	beq.n	800d33c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800d2ec:	6a3b      	ldr	r3, [r7, #32]
 800d2ee:	e069      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d2f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d013      	beq.n	800d326 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800d2fe:	2300      	movs	r3, #0
 800d300:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d302:	e00d      	b.n	800d320 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	4618      	mov	r0, r3
 800d30a:	f002 ff25 	bl	8010158 <SDMMC_ReadFIFO>
 800d30e:	4602      	mov	r2, r0
 800d310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d312:	601a      	str	r2, [r3, #0]
        pData++;
 800d314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d316:	3304      	adds	r3, #4
 800d318:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800d31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31c:	3301      	adds	r3, #1
 800d31e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d322:	2b07      	cmp	r3, #7
 800d324:	d9ee      	bls.n	800d304 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d326:	f7f5 fc17 	bl	8002b58 <HAL_GetTick>
 800d32a:	4602      	mov	r2, r0
 800d32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d32e:	1ad3      	subs	r3, r2, r3
 800d330:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d334:	d102      	bne.n	800d33c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d336:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d33a:	e043      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d342:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800d346:	2b00      	cmp	r3, #0
 800d348:	d0d2      	beq.n	800d2f0 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d350:	f003 0308 	and.w	r3, r3, #8
 800d354:	2b00      	cmp	r3, #0
 800d356:	d001      	beq.n	800d35c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d358:	2308      	movs	r3, #8
 800d35a:	e033      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d362:	f003 0302 	and.w	r3, r3, #2
 800d366:	2b00      	cmp	r3, #0
 800d368:	d001      	beq.n	800d36e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d36a:	2302      	movs	r3, #2
 800d36c:	e02a      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d374:	f003 0320 	and.w	r3, r3, #32
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d017      	beq.n	800d3ac <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800d37c:	2320      	movs	r3, #32
 800d37e:	e021      	b.n	800d3c4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	4618      	mov	r0, r3
 800d386:	f002 fee7 	bl	8010158 <SDMMC_ReadFIFO>
 800d38a:	4602      	mov	r2, r0
 800d38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d38e:	601a      	str	r2, [r3, #0]
    pData++;
 800d390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d392:	3304      	adds	r3, #4
 800d394:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d396:	f7f5 fbdf 	bl	8002b58 <HAL_GetTick>
 800d39a:	4602      	mov	r2, r0
 800d39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d39e:	1ad3      	subs	r3, r2, r3
 800d3a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3a4:	d102      	bne.n	800d3ac <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d3a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d3aa:	e00b      	b.n	800d3c4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d1e2      	bne.n	800d380 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	4a03      	ldr	r2, [pc, #12]	@ (800d3cc <SD_SendSDStatus+0x19c>)
 800d3c0:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800d3c2:	2300      	movs	r3, #0
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3730      	adds	r7, #48	@ 0x30
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	18000f3a 	.word	0x18000f3a

0800d3d0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b084      	sub	sp, #16
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
 800d3d8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d102      	bne.n	800d3e6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d3e0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d3e4:	e018      	b.n	800d418 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681a      	ldr	r2, [r3, #0]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d3ee:	041b      	lsls	r3, r3, #16
 800d3f0:	4619      	mov	r1, r3
 800d3f2:	4610      	mov	r0, r2
 800d3f4:	f003 f99a 	bl	801072c <SDMMC_CmdSendStatus>
 800d3f8:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d001      	beq.n	800d404 <SD_SendStatus+0x34>
  {
    return errorstate;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	e009      	b.n	800d418 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	2100      	movs	r1, #0
 800d40a:	4618      	mov	r0, r3
 800d40c:	f002 ff19 	bl	8010242 <SDMMC_GetResponse>
 800d410:	4602      	mov	r2, r0
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d416:	2300      	movs	r3, #0
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3710      	adds	r7, #16
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b086      	sub	sp, #24
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d428:	2300      	movs	r3, #0
 800d42a:	60fb      	str	r3, [r7, #12]
 800d42c:	2300      	movs	r3, #0
 800d42e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	2100      	movs	r1, #0
 800d436:	4618      	mov	r0, r3
 800d438:	f002 ff03 	bl	8010242 <SDMMC_GetResponse>
 800d43c:	4603      	mov	r3, r0
 800d43e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d446:	d102      	bne.n	800d44e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d448:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d44c:	e02f      	b.n	800d4ae <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d44e:	f107 030c 	add.w	r3, r7, #12
 800d452:	4619      	mov	r1, r3
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f000 f879 	bl	800d54c <SD_FindSCR>
 800d45a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d45c:	697b      	ldr	r3, [r7, #20]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d001      	beq.n	800d466 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	e023      	b.n	800d4ae <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d466:	693b      	ldr	r3, [r7, #16]
 800d468:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d01c      	beq.n	800d4aa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681a      	ldr	r2, [r3, #0]
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d478:	041b      	lsls	r3, r3, #16
 800d47a:	4619      	mov	r1, r3
 800d47c:	4610      	mov	r0, r2
 800d47e:	f003 f86c 	bl	801055a <SDMMC_CmdAppCommand>
 800d482:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d001      	beq.n	800d48e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800d48a:	697b      	ldr	r3, [r7, #20]
 800d48c:	e00f      	b.n	800d4ae <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	2102      	movs	r1, #2
 800d494:	4618      	mov	r0, r3
 800d496:	f003 f8a3 	bl	80105e0 <SDMMC_CmdBusWidth>
 800d49a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d001      	beq.n	800d4a6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800d4a2:	697b      	ldr	r3, [r7, #20]
 800d4a4:	e003      	b.n	800d4ae <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	e001      	b.n	800d4ae <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d4aa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3718      	adds	r7, #24
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}

0800d4b6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800d4b6:	b580      	push	{r7, lr}
 800d4b8:	b086      	sub	sp, #24
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d4be:	2300      	movs	r3, #0
 800d4c0:	60fb      	str	r3, [r7, #12]
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	2100      	movs	r1, #0
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f002 feb8 	bl	8010242 <SDMMC_GetResponse>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d4d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d4dc:	d102      	bne.n	800d4e4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d4de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d4e2:	e02f      	b.n	800d544 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d4e4:	f107 030c 	add.w	r3, r7, #12
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f000 f82e 	bl	800d54c <SD_FindSCR>
 800d4f0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d001      	beq.n	800d4fc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	e023      	b.n	800d544 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d502:	2b00      	cmp	r3, #0
 800d504:	d01c      	beq.n	800d540 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681a      	ldr	r2, [r3, #0]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d50e:	041b      	lsls	r3, r3, #16
 800d510:	4619      	mov	r1, r3
 800d512:	4610      	mov	r0, r2
 800d514:	f003 f821 	bl	801055a <SDMMC_CmdAppCommand>
 800d518:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d51a:	697b      	ldr	r3, [r7, #20]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d001      	beq.n	800d524 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800d520:	697b      	ldr	r3, [r7, #20]
 800d522:	e00f      	b.n	800d544 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	2100      	movs	r1, #0
 800d52a:	4618      	mov	r0, r3
 800d52c:	f003 f858 	bl	80105e0 <SDMMC_CmdBusWidth>
 800d530:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d532:	697b      	ldr	r3, [r7, #20]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d001      	beq.n	800d53c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800d538:	697b      	ldr	r3, [r7, #20]
 800d53a:	e003      	b.n	800d544 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d53c:	2300      	movs	r3, #0
 800d53e:	e001      	b.n	800d544 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d540:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d544:	4618      	mov	r0, r3
 800d546:	3718      	adds	r7, #24
 800d548:	46bd      	mov	sp, r7
 800d54a:	bd80      	pop	{r7, pc}

0800d54c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b08e      	sub	sp, #56	@ 0x38
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d556:	f7f5 faff 	bl	8002b58 <HAL_GetTick>
 800d55a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800d55c:	2300      	movs	r3, #0
 800d55e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800d560:	2300      	movs	r3, #0
 800d562:	60bb      	str	r3, [r7, #8]
 800d564:	2300      	movs	r3, #0
 800d566:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	2108      	movs	r1, #8
 800d572:	4618      	mov	r0, r3
 800d574:	f002 fea4 	bl	80102c0 <SDMMC_CmdBlockLength>
 800d578:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d001      	beq.n	800d584 <SD_FindSCR+0x38>
  {
    return errorstate;
 800d580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d582:	e0ad      	b.n	800d6e0 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d58c:	041b      	lsls	r3, r3, #16
 800d58e:	4619      	mov	r1, r3
 800d590:	4610      	mov	r0, r2
 800d592:	f002 ffe2 	bl	801055a <SDMMC_CmdAppCommand>
 800d596:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d001      	beq.n	800d5a2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800d59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5a0:	e09e      	b.n	800d6e0 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d5a2:	f04f 33ff 	mov.w	r3, #4294967295
 800d5a6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800d5a8:	2308      	movs	r3, #8
 800d5aa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800d5ac:	2330      	movs	r3, #48	@ 0x30
 800d5ae:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d5b0:	2302      	movs	r3, #2
 800d5b2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	f107 0210 	add.w	r2, r7, #16
 800d5c4:	4611      	mov	r1, r2
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f002 fe4e 	bl	8010268 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	f003 f828 	bl	8010626 <SDMMC_CmdSendSCR>
 800d5d6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d027      	beq.n	800d62e <SD_FindSCR+0xe2>
  {
    return errorstate;
 800d5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e0:	e07e      	b.n	800d6e0 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d113      	bne.n	800d618 <SD_FindSCR+0xcc>
 800d5f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d110      	bne.n	800d618 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f002 fdac 	bl	8010158 <SDMMC_ReadFIFO>
 800d600:	4603      	mov	r3, r0
 800d602:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	4618      	mov	r0, r3
 800d60a:	f002 fda5 	bl	8010158 <SDMMC_ReadFIFO>
 800d60e:	4603      	mov	r3, r0
 800d610:	60fb      	str	r3, [r7, #12]
      index++;
 800d612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d614:	3301      	adds	r3, #1
 800d616:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d618:	f7f5 fa9e 	bl	8002b58 <HAL_GetTick>
 800d61c:	4602      	mov	r2, r0
 800d61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d620:	1ad3      	subs	r3, r2, r3
 800d622:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d626:	d102      	bne.n	800d62e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d628:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d62c:	e058      	b.n	800d6e0 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d634:	f240 532a 	movw	r3, #1322	@ 0x52a
 800d638:	4013      	ands	r3, r2
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d0d1      	beq.n	800d5e2 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d644:	f003 0308 	and.w	r3, r3, #8
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d005      	beq.n	800d658 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2208      	movs	r2, #8
 800d652:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d654:	2308      	movs	r3, #8
 800d656:	e043      	b.n	800d6e0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d65e:	f003 0302 	and.w	r3, r3, #2
 800d662:	2b00      	cmp	r3, #0
 800d664:	d005      	beq.n	800d672 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	2202      	movs	r2, #2
 800d66c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d66e:	2302      	movs	r3, #2
 800d670:	e036      	b.n	800d6e0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d678:	f003 0320 	and.w	r3, r3, #32
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d005      	beq.n	800d68c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	2220      	movs	r2, #32
 800d686:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800d688:	2320      	movs	r3, #32
 800d68a:	e029      	b.n	800d6e0 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4a15      	ldr	r2, [pc, #84]	@ (800d6e8 <SD_FindSCR+0x19c>)
 800d692:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	061a      	lsls	r2, r3, #24
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	021b      	lsls	r3, r3, #8
 800d69c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d6a0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	0a1b      	lsrs	r3, r3, #8
 800d6a6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d6aa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	0e1b      	lsrs	r3, r3, #24
 800d6b0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6b4:	601a      	str	r2, [r3, #0]
    scr++;
 800d6b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6b8:	3304      	adds	r3, #4
 800d6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	061a      	lsls	r2, r3, #24
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	021b      	lsls	r3, r3, #8
 800d6c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d6c8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	0a1b      	lsrs	r3, r3, #8
 800d6ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d6d2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	0e1b      	lsrs	r3, r3, #24
 800d6d8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d6da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6dc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800d6de:	2300      	movs	r3, #0
}
 800d6e0:	4618      	mov	r0, r3
 800d6e2:	3738      	adds	r7, #56	@ 0x38
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}
 800d6e8:	18000f3a 	.word	0x18000f3a

0800d6ec <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b086      	sub	sp, #24
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6f8:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6fe:	2b1f      	cmp	r3, #31
 800d700:	d936      	bls.n	800d770 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800d702:	2300      	movs	r3, #0
 800d704:	617b      	str	r3, [r7, #20]
 800d706:	e027      	b.n	800d758 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4618      	mov	r0, r3
 800d70e:	f002 fd23 	bl	8010158 <SDMMC_ReadFIFO>
 800d712:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	b2da      	uxtb	r2, r3
 800d718:	693b      	ldr	r3, [r7, #16]
 800d71a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d71c:	693b      	ldr	r3, [r7, #16]
 800d71e:	3301      	adds	r3, #1
 800d720:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	0a1b      	lsrs	r3, r3, #8
 800d726:	b2da      	uxtb	r2, r3
 800d728:	693b      	ldr	r3, [r7, #16]
 800d72a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	3301      	adds	r3, #1
 800d730:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	0c1b      	lsrs	r3, r3, #16
 800d736:	b2da      	uxtb	r2, r3
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d73c:	693b      	ldr	r3, [r7, #16]
 800d73e:	3301      	adds	r3, #1
 800d740:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	0e1b      	lsrs	r3, r3, #24
 800d746:	b2da      	uxtb	r2, r3
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800d74c:	693b      	ldr	r3, [r7, #16]
 800d74e:	3301      	adds	r3, #1
 800d750:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	3301      	adds	r3, #1
 800d756:	617b      	str	r3, [r7, #20]
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	2b07      	cmp	r3, #7
 800d75c:	d9d4      	bls.n	800d708 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	693a      	ldr	r2, [r7, #16]
 800d762:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= 32U;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d768:	f1a3 0220 	sub.w	r2, r3, #32
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800d770:	bf00      	nop
 800d772:	3718      	adds	r7, #24
 800d774:	46bd      	mov	sp, r7
 800d776:	bd80      	pop	{r7, pc}

0800d778 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b086      	sub	sp, #24
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	69db      	ldr	r3, [r3, #28]
 800d784:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6a1b      	ldr	r3, [r3, #32]
 800d78a:	2b1f      	cmp	r3, #31
 800d78c:	d93a      	bls.n	800d804 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800d78e:	2300      	movs	r3, #0
 800d790:	617b      	str	r3, [r7, #20]
 800d792:	e02b      	b.n	800d7ec <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d79a:	693b      	ldr	r3, [r7, #16]
 800d79c:	3301      	adds	r3, #1
 800d79e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	021a      	lsls	r2, r3, #8
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	4313      	orrs	r3, r2
 800d7aa:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d7ac:	693b      	ldr	r3, [r7, #16]
 800d7ae:	3301      	adds	r3, #1
 800d7b0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	041a      	lsls	r2, r3, #16
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	4313      	orrs	r3, r2
 800d7bc:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	3301      	adds	r3, #1
 800d7c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800d7c4:	693b      	ldr	r3, [r7, #16]
 800d7c6:	781b      	ldrb	r3, [r3, #0]
 800d7c8:	061a      	lsls	r2, r3, #24
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	4313      	orrs	r3, r2
 800d7ce:	60fb      	str	r3, [r7, #12]
      tmp++;
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	f107 020c 	add.w	r2, r7, #12
 800d7de:	4611      	mov	r1, r2
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	f002 fcc6 	bl	8010172 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	3301      	adds	r3, #1
 800d7ea:	617b      	str	r3, [r7, #20]
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	2b07      	cmp	r3, #7
 800d7f0:	d9d0      	bls.n	800d794 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	693a      	ldr	r2, [r7, #16]
 800d7f6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6a1b      	ldr	r3, [r3, #32]
 800d7fc:	f1a3 0220 	sub.w	r2, r3, #32
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	621a      	str	r2, [r3, #32]
  }
}
 800d804:	bf00      	nop
 800d806:	3718      	adds	r7, #24
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}

0800d80c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b083      	sub	sp, #12
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d814:	bf00      	nop
 800d816:	370c      	adds	r7, #12
 800d818:	46bd      	mov	sp, r7
 800d81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81e:	4770      	bx	lr

0800d820 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d820:	b480      	push	{r7}
 800d822:	b083      	sub	sp, #12
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d828:	bf00      	nop
 800d82a:	370c      	adds	r7, #12
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr

0800d834 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800d834:	b480      	push	{r7}
 800d836:	b083      	sub	sp, #12
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800d83c:	bf00      	nop
 800d83e:	370c      	adds	r7, #12
 800d840:	46bd      	mov	sp, r7
 800d842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d846:	4770      	bx	lr

0800d848 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800d848:	b480      	push	{r7}
 800d84a:	b083      	sub	sp, #12
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800d850:	bf00      	nop
 800d852:	370c      	adds	r7, #12
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr

0800d85c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d101      	bne.n	800d86e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d86a:	2301      	movs	r3, #1
 800d86c:	e049      	b.n	800d902 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d874:	b2db      	uxtb	r3, r3
 800d876:	2b00      	cmp	r3, #0
 800d878:	d106      	bne.n	800d888 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2200      	movs	r2, #0
 800d87e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f7f4 fe66 	bl	8002554 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2202      	movs	r2, #2
 800d88c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681a      	ldr	r2, [r3, #0]
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	3304      	adds	r3, #4
 800d898:	4619      	mov	r1, r3
 800d89a:	4610      	mov	r0, r2
 800d89c:	f000 fc58 	bl	800e150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2201      	movs	r2, #1
 800d8ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2201      	movs	r2, #1
 800d8b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2201      	movs	r2, #1
 800d8c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2201      	movs	r2, #1
 800d8cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2201      	movs	r2, #1
 800d8d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2201      	movs	r2, #1
 800d8dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2201      	movs	r2, #1
 800d8e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2201      	movs	r2, #1
 800d8ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d900:	2300      	movs	r3, #0
}
 800d902:	4618      	mov	r0, r3
 800d904:	3708      	adds	r7, #8
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
	...

0800d90c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d90c:	b480      	push	{r7}
 800d90e:	b085      	sub	sp, #20
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d91a:	b2db      	uxtb	r3, r3
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d001      	beq.n	800d924 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	e05e      	b.n	800d9e2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2202      	movs	r2, #2
 800d928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	68da      	ldr	r2, [r3, #12]
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f042 0201 	orr.w	r2, r2, #1
 800d93a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	4a2b      	ldr	r2, [pc, #172]	@ (800d9f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d02c      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d94e:	d027      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4a27      	ldr	r2, [pc, #156]	@ (800d9f4 <HAL_TIM_Base_Start_IT+0xe8>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d022      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	4a26      	ldr	r2, [pc, #152]	@ (800d9f8 <HAL_TIM_Base_Start_IT+0xec>)
 800d960:	4293      	cmp	r3, r2
 800d962:	d01d      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a24      	ldr	r2, [pc, #144]	@ (800d9fc <HAL_TIM_Base_Start_IT+0xf0>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d018      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a23      	ldr	r2, [pc, #140]	@ (800da00 <HAL_TIM_Base_Start_IT+0xf4>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d013      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4a21      	ldr	r2, [pc, #132]	@ (800da04 <HAL_TIM_Base_Start_IT+0xf8>)
 800d97e:	4293      	cmp	r3, r2
 800d980:	d00e      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a20      	ldr	r2, [pc, #128]	@ (800da08 <HAL_TIM_Base_Start_IT+0xfc>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d009      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	4a1e      	ldr	r2, [pc, #120]	@ (800da0c <HAL_TIM_Base_Start_IT+0x100>)
 800d992:	4293      	cmp	r3, r2
 800d994:	d004      	beq.n	800d9a0 <HAL_TIM_Base_Start_IT+0x94>
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	4a1d      	ldr	r2, [pc, #116]	@ (800da10 <HAL_TIM_Base_Start_IT+0x104>)
 800d99c:	4293      	cmp	r3, r2
 800d99e:	d115      	bne.n	800d9cc <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	689a      	ldr	r2, [r3, #8]
 800d9a6:	4b1b      	ldr	r3, [pc, #108]	@ (800da14 <HAL_TIM_Base_Start_IT+0x108>)
 800d9a8:	4013      	ands	r3, r2
 800d9aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	2b06      	cmp	r3, #6
 800d9b0:	d015      	beq.n	800d9de <HAL_TIM_Base_Start_IT+0xd2>
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d9b8:	d011      	beq.n	800d9de <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	681a      	ldr	r2, [r3, #0]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	f042 0201 	orr.w	r2, r2, #1
 800d9c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9ca:	e008      	b.n	800d9de <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	681a      	ldr	r2, [r3, #0]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f042 0201 	orr.w	r2, r2, #1
 800d9da:	601a      	str	r2, [r3, #0]
 800d9dc:	e000      	b.n	800d9e0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d9e0:	2300      	movs	r3, #0
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3714      	adds	r7, #20
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop
 800d9f0:	40010000 	.word	0x40010000
 800d9f4:	40000400 	.word	0x40000400
 800d9f8:	40000800 	.word	0x40000800
 800d9fc:	40000c00 	.word	0x40000c00
 800da00:	40010400 	.word	0x40010400
 800da04:	40001800 	.word	0x40001800
 800da08:	40014000 	.word	0x40014000
 800da0c:	4000e000 	.word	0x4000e000
 800da10:	4000e400 	.word	0x4000e400
 800da14:	00010007 	.word	0x00010007

0800da18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b082      	sub	sp, #8
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d101      	bne.n	800da2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800da26:	2301      	movs	r3, #1
 800da28:	e049      	b.n	800dabe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da30:	b2db      	uxtb	r3, r3
 800da32:	2b00      	cmp	r3, #0
 800da34:	d106      	bne.n	800da44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2200      	movs	r2, #0
 800da3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800da3e:	6878      	ldr	r0, [r7, #4]
 800da40:	f000 f841 	bl	800dac6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2202      	movs	r2, #2
 800da48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681a      	ldr	r2, [r3, #0]
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	3304      	adds	r3, #4
 800da54:	4619      	mov	r1, r3
 800da56:	4610      	mov	r0, r2
 800da58:	f000 fb7a 	bl	800e150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2201      	movs	r2, #1
 800da60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2201      	movs	r2, #1
 800da68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2201      	movs	r2, #1
 800da70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2201      	movs	r2, #1
 800da78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2201      	movs	r2, #1
 800da80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2201      	movs	r2, #1
 800da88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2201      	movs	r2, #1
 800da90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2201      	movs	r2, #1
 800daa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2201      	movs	r2, #1
 800daa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2201      	movs	r2, #1
 800dab0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2201      	movs	r2, #1
 800dab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dabc:	2300      	movs	r3, #0
}
 800dabe:	4618      	mov	r0, r3
 800dac0:	3708      	adds	r7, #8
 800dac2:	46bd      	mov	sp, r7
 800dac4:	bd80      	pop	{r7, pc}

0800dac6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800dac6:	b480      	push	{r7}
 800dac8:	b083      	sub	sp, #12
 800daca:	af00      	add	r7, sp, #0
 800dacc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800dace:	bf00      	nop
 800dad0:	370c      	adds	r7, #12
 800dad2:	46bd      	mov	sp, r7
 800dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad8:	4770      	bx	lr

0800dada <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dada:	b580      	push	{r7, lr}
 800dadc:	b084      	sub	sp, #16
 800dade:	af00      	add	r7, sp, #0
 800dae0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	68db      	ldr	r3, [r3, #12]
 800dae8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	691b      	ldr	r3, [r3, #16]
 800daf0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800daf2:	68bb      	ldr	r3, [r7, #8]
 800daf4:	f003 0302 	and.w	r3, r3, #2
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d020      	beq.n	800db3e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	f003 0302 	and.w	r3, r3, #2
 800db02:	2b00      	cmp	r3, #0
 800db04:	d01b      	beq.n	800db3e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	f06f 0202 	mvn.w	r2, #2
 800db0e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2201      	movs	r2, #1
 800db14:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	699b      	ldr	r3, [r3, #24]
 800db1c:	f003 0303 	and.w	r3, r3, #3
 800db20:	2b00      	cmp	r3, #0
 800db22:	d003      	beq.n	800db2c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db24:	6878      	ldr	r0, [r7, #4]
 800db26:	f000 faf5 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800db2a:	e005      	b.n	800db38 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db2c:	6878      	ldr	r0, [r7, #4]
 800db2e:	f000 fae7 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	f000 faf8 	bl	800e128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2200      	movs	r2, #0
 800db3c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	f003 0304 	and.w	r3, r3, #4
 800db44:	2b00      	cmp	r3, #0
 800db46:	d020      	beq.n	800db8a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f003 0304 	and.w	r3, r3, #4
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d01b      	beq.n	800db8a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	f06f 0204 	mvn.w	r2, #4
 800db5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2202      	movs	r2, #2
 800db60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	699b      	ldr	r3, [r3, #24]
 800db68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d003      	beq.n	800db78 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f000 facf 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800db76:	e005      	b.n	800db84 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f000 fac1 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 fad2 	bl	800e128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2200      	movs	r2, #0
 800db88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	f003 0308 	and.w	r3, r3, #8
 800db90:	2b00      	cmp	r3, #0
 800db92:	d020      	beq.n	800dbd6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	f003 0308 	and.w	r3, r3, #8
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d01b      	beq.n	800dbd6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	f06f 0208 	mvn.w	r2, #8
 800dba6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2204      	movs	r2, #4
 800dbac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	69db      	ldr	r3, [r3, #28]
 800dbb4:	f003 0303 	and.w	r3, r3, #3
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d003      	beq.n	800dbc4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 faa9 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800dbc2:	e005      	b.n	800dbd0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f000 fa9b 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbca:	6878      	ldr	r0, [r7, #4]
 800dbcc:	f000 faac 	bl	800e128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dbd6:	68bb      	ldr	r3, [r7, #8]
 800dbd8:	f003 0310 	and.w	r3, r3, #16
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d020      	beq.n	800dc22 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	f003 0310 	and.w	r3, r3, #16
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d01b      	beq.n	800dc22 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f06f 0210 	mvn.w	r2, #16
 800dbf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2208      	movs	r2, #8
 800dbf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	69db      	ldr	r3, [r3, #28]
 800dc00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d003      	beq.n	800dc10 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f000 fa83 	bl	800e114 <HAL_TIM_IC_CaptureCallback>
 800dc0e:	e005      	b.n	800dc1c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 fa75 	bl	800e100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 fa86 	bl	800e128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	f003 0301 	and.w	r3, r3, #1
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d00c      	beq.n	800dc46 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	f003 0301 	and.w	r3, r3, #1
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d007      	beq.n	800dc46 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f06f 0201 	mvn.w	r2, #1
 800dc3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc40:	6878      	ldr	r0, [r7, #4]
 800dc42:	f7f3 ff17 	bl	8001a74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d104      	bne.n	800dc5a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00c      	beq.n	800dc74 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d007      	beq.n	800dc74 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dc6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 ffc6 	bl	800ec00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d00c      	beq.n	800dc98 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d007      	beq.n	800dc98 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dc90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 ffbe 	bl	800ec14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d00c      	beq.n	800dcbc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d007      	beq.n	800dcbc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dcb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f000 fa40 	bl	800e13c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	f003 0320 	and.w	r3, r3, #32
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d00c      	beq.n	800dce0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	f003 0320 	and.w	r3, r3, #32
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d007      	beq.n	800dce0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	f06f 0220 	mvn.w	r2, #32
 800dcd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f000 ff86 	bl	800ebec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dce0:	bf00      	nop
 800dce2:	3710      	adds	r7, #16
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b086      	sub	sp, #24
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	60f8      	str	r0, [r7, #12]
 800dcf0:	60b9      	str	r1, [r7, #8]
 800dcf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dcfe:	2b01      	cmp	r3, #1
 800dd00:	d101      	bne.n	800dd06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dd02:	2302      	movs	r3, #2
 800dd04:	e0ff      	b.n	800df06 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	2201      	movs	r2, #1
 800dd0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2b14      	cmp	r3, #20
 800dd12:	f200 80f0 	bhi.w	800def6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dd16:	a201      	add	r2, pc, #4	@ (adr r2, 800dd1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dd18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd1c:	0800dd71 	.word	0x0800dd71
 800dd20:	0800def7 	.word	0x0800def7
 800dd24:	0800def7 	.word	0x0800def7
 800dd28:	0800def7 	.word	0x0800def7
 800dd2c:	0800ddb1 	.word	0x0800ddb1
 800dd30:	0800def7 	.word	0x0800def7
 800dd34:	0800def7 	.word	0x0800def7
 800dd38:	0800def7 	.word	0x0800def7
 800dd3c:	0800ddf3 	.word	0x0800ddf3
 800dd40:	0800def7 	.word	0x0800def7
 800dd44:	0800def7 	.word	0x0800def7
 800dd48:	0800def7 	.word	0x0800def7
 800dd4c:	0800de33 	.word	0x0800de33
 800dd50:	0800def7 	.word	0x0800def7
 800dd54:	0800def7 	.word	0x0800def7
 800dd58:	0800def7 	.word	0x0800def7
 800dd5c:	0800de75 	.word	0x0800de75
 800dd60:	0800def7 	.word	0x0800def7
 800dd64:	0800def7 	.word	0x0800def7
 800dd68:	0800def7 	.word	0x0800def7
 800dd6c:	0800deb5 	.word	0x0800deb5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	68b9      	ldr	r1, [r7, #8]
 800dd76:	4618      	mov	r0, r3
 800dd78:	f000 fa9c 	bl	800e2b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	699a      	ldr	r2, [r3, #24]
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f042 0208 	orr.w	r2, r2, #8
 800dd8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	699a      	ldr	r2, [r3, #24]
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f022 0204 	bic.w	r2, r2, #4
 800dd9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	6999      	ldr	r1, [r3, #24]
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	691a      	ldr	r2, [r3, #16]
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	430a      	orrs	r2, r1
 800ddac:	619a      	str	r2, [r3, #24]
      break;
 800ddae:	e0a5      	b.n	800defc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	68b9      	ldr	r1, [r7, #8]
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	f000 fb0c 	bl	800e3d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	699a      	ldr	r2, [r3, #24]
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ddca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	699a      	ldr	r2, [r3, #24]
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ddda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	6999      	ldr	r1, [r3, #24]
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	691b      	ldr	r3, [r3, #16]
 800dde6:	021a      	lsls	r2, r3, #8
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	430a      	orrs	r2, r1
 800ddee:	619a      	str	r2, [r3, #24]
      break;
 800ddf0:	e084      	b.n	800defc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	68b9      	ldr	r1, [r7, #8]
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	f000 fb75 	bl	800e4e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	69da      	ldr	r2, [r3, #28]
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	f042 0208 	orr.w	r2, r2, #8
 800de0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	69da      	ldr	r2, [r3, #28]
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f022 0204 	bic.w	r2, r2, #4
 800de1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	69d9      	ldr	r1, [r3, #28]
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	691a      	ldr	r2, [r3, #16]
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	430a      	orrs	r2, r1
 800de2e:	61da      	str	r2, [r3, #28]
      break;
 800de30:	e064      	b.n	800defc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	68b9      	ldr	r1, [r7, #8]
 800de38:	4618      	mov	r0, r3
 800de3a:	f000 fbdd 	bl	800e5f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	69da      	ldr	r2, [r3, #28]
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800de4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	69da      	ldr	r2, [r3, #28]
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800de5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	69d9      	ldr	r1, [r3, #28]
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	691b      	ldr	r3, [r3, #16]
 800de68:	021a      	lsls	r2, r3, #8
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	430a      	orrs	r2, r1
 800de70:	61da      	str	r2, [r3, #28]
      break;
 800de72:	e043      	b.n	800defc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	68b9      	ldr	r1, [r7, #8]
 800de7a:	4618      	mov	r0, r3
 800de7c:	f000 fc26 	bl	800e6cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	f042 0208 	orr.w	r2, r2, #8
 800de8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f022 0204 	bic.w	r2, r2, #4
 800de9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	691a      	ldr	r2, [r3, #16]
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	430a      	orrs	r2, r1
 800deb0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800deb2:	e023      	b.n	800defc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	68b9      	ldr	r1, [r7, #8]
 800deba:	4618      	mov	r0, r3
 800debc:	f000 fc6a 	bl	800e794 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dece:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dede:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	691b      	ldr	r3, [r3, #16]
 800deea:	021a      	lsls	r2, r3, #8
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	430a      	orrs	r2, r1
 800def2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800def4:	e002      	b.n	800defc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800def6:	2301      	movs	r3, #1
 800def8:	75fb      	strb	r3, [r7, #23]
      break;
 800defa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	2200      	movs	r2, #0
 800df00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800df04:	7dfb      	ldrb	r3, [r7, #23]
}
 800df06:	4618      	mov	r0, r3
 800df08:	3718      	adds	r7, #24
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop

0800df10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800df1a:	2300      	movs	r3, #0
 800df1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800df24:	2b01      	cmp	r3, #1
 800df26:	d101      	bne.n	800df2c <HAL_TIM_ConfigClockSource+0x1c>
 800df28:	2302      	movs	r3, #2
 800df2a:	e0dc      	b.n	800e0e6 <HAL_TIM_ConfigClockSource+0x1d6>
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	2201      	movs	r2, #1
 800df30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2202      	movs	r2, #2
 800df38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	689b      	ldr	r3, [r3, #8]
 800df42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800df44:	68ba      	ldr	r2, [r7, #8]
 800df46:	4b6a      	ldr	r3, [pc, #424]	@ (800e0f0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800df48:	4013      	ands	r3, r2
 800df4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800df52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	68ba      	ldr	r2, [r7, #8]
 800df5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	4a64      	ldr	r2, [pc, #400]	@ (800e0f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800df62:	4293      	cmp	r3, r2
 800df64:	f000 80a9 	beq.w	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800df68:	4a62      	ldr	r2, [pc, #392]	@ (800e0f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	f200 80ae 	bhi.w	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800df70:	4a61      	ldr	r2, [pc, #388]	@ (800e0f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800df72:	4293      	cmp	r3, r2
 800df74:	f000 80a1 	beq.w	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800df78:	4a5f      	ldr	r2, [pc, #380]	@ (800e0f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	f200 80a6 	bhi.w	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800df80:	4a5e      	ldr	r2, [pc, #376]	@ (800e0fc <HAL_TIM_ConfigClockSource+0x1ec>)
 800df82:	4293      	cmp	r3, r2
 800df84:	f000 8099 	beq.w	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800df88:	4a5c      	ldr	r2, [pc, #368]	@ (800e0fc <HAL_TIM_ConfigClockSource+0x1ec>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	f200 809e 	bhi.w	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800df90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800df94:	f000 8091 	beq.w	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800df98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800df9c:	f200 8096 	bhi.w	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfa0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dfa4:	f000 8089 	beq.w	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800dfa8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dfac:	f200 808e 	bhi.w	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dfb4:	d03e      	beq.n	800e034 <HAL_TIM_ConfigClockSource+0x124>
 800dfb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dfba:	f200 8087 	bhi.w	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfc2:	f000 8086 	beq.w	800e0d2 <HAL_TIM_ConfigClockSource+0x1c2>
 800dfc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfca:	d87f      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfcc:	2b70      	cmp	r3, #112	@ 0x70
 800dfce:	d01a      	beq.n	800e006 <HAL_TIM_ConfigClockSource+0xf6>
 800dfd0:	2b70      	cmp	r3, #112	@ 0x70
 800dfd2:	d87b      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfd4:	2b60      	cmp	r3, #96	@ 0x60
 800dfd6:	d050      	beq.n	800e07a <HAL_TIM_ConfigClockSource+0x16a>
 800dfd8:	2b60      	cmp	r3, #96	@ 0x60
 800dfda:	d877      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfdc:	2b50      	cmp	r3, #80	@ 0x50
 800dfde:	d03c      	beq.n	800e05a <HAL_TIM_ConfigClockSource+0x14a>
 800dfe0:	2b50      	cmp	r3, #80	@ 0x50
 800dfe2:	d873      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfe4:	2b40      	cmp	r3, #64	@ 0x40
 800dfe6:	d058      	beq.n	800e09a <HAL_TIM_ConfigClockSource+0x18a>
 800dfe8:	2b40      	cmp	r3, #64	@ 0x40
 800dfea:	d86f      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dfec:	2b30      	cmp	r3, #48	@ 0x30
 800dfee:	d064      	beq.n	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800dff0:	2b30      	cmp	r3, #48	@ 0x30
 800dff2:	d86b      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dff4:	2b20      	cmp	r3, #32
 800dff6:	d060      	beq.n	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800dff8:	2b20      	cmp	r3, #32
 800dffa:	d867      	bhi.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d05c      	beq.n	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800e000:	2b10      	cmp	r3, #16
 800e002:	d05a      	beq.n	800e0ba <HAL_TIM_ConfigClockSource+0x1aa>
 800e004:	e062      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e016:	f000 fca1 	bl	800e95c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	689b      	ldr	r3, [r3, #8]
 800e020:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e028:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	68ba      	ldr	r2, [r7, #8]
 800e030:	609a      	str	r2, [r3, #8]
      break;
 800e032:	e04f      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e044:	f000 fc8a 	bl	800e95c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	689a      	ldr	r2, [r3, #8]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e056:	609a      	str	r2, [r3, #8]
      break;
 800e058:	e03c      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e066:	461a      	mov	r2, r3
 800e068:	f000 fbfa 	bl	800e860 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	2150      	movs	r1, #80	@ 0x50
 800e072:	4618      	mov	r0, r3
 800e074:	f000 fc54 	bl	800e920 <TIM_ITRx_SetConfig>
      break;
 800e078:	e02c      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e086:	461a      	mov	r2, r3
 800e088:	f000 fc19 	bl	800e8be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	2160      	movs	r1, #96	@ 0x60
 800e092:	4618      	mov	r0, r3
 800e094:	f000 fc44 	bl	800e920 <TIM_ITRx_SetConfig>
      break;
 800e098:	e01c      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0a6:	461a      	mov	r2, r3
 800e0a8:	f000 fbda 	bl	800e860 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	2140      	movs	r1, #64	@ 0x40
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f000 fc34 	bl	800e920 <TIM_ITRx_SetConfig>
      break;
 800e0b8:	e00c      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	4619      	mov	r1, r3
 800e0c4:	4610      	mov	r0, r2
 800e0c6:	f000 fc2b 	bl	800e920 <TIM_ITRx_SetConfig>
      break;
 800e0ca:	e003      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	73fb      	strb	r3, [r7, #15]
      break;
 800e0d0:	e000      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e0d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2201      	movs	r2, #1
 800e0d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e0e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	3710      	adds	r7, #16
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bd80      	pop	{r7, pc}
 800e0ee:	bf00      	nop
 800e0f0:	ffceff88 	.word	0xffceff88
 800e0f4:	00100040 	.word	0x00100040
 800e0f8:	00100030 	.word	0x00100030
 800e0fc:	00100020 	.word	0x00100020

0800e100 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e100:	b480      	push	{r7}
 800e102:	b083      	sub	sp, #12
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e108:	bf00      	nop
 800e10a:	370c      	adds	r7, #12
 800e10c:	46bd      	mov	sp, r7
 800e10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e112:	4770      	bx	lr

0800e114 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e114:	b480      	push	{r7}
 800e116:	b083      	sub	sp, #12
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e11c:	bf00      	nop
 800e11e:	370c      	adds	r7, #12
 800e120:	46bd      	mov	sp, r7
 800e122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e126:	4770      	bx	lr

0800e128 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e128:	b480      	push	{r7}
 800e12a:	b083      	sub	sp, #12
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e130:	bf00      	nop
 800e132:	370c      	adds	r7, #12
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr

0800e13c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b083      	sub	sp, #12
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e144:	bf00      	nop
 800e146:	370c      	adds	r7, #12
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr

0800e150 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e150:	b480      	push	{r7}
 800e152:	b085      	sub	sp, #20
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
 800e158:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	4a4a      	ldr	r2, [pc, #296]	@ (800e28c <TIM_Base_SetConfig+0x13c>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d013      	beq.n	800e190 <TIM_Base_SetConfig+0x40>
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e16e:	d00f      	beq.n	800e190 <TIM_Base_SetConfig+0x40>
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	4a47      	ldr	r2, [pc, #284]	@ (800e290 <TIM_Base_SetConfig+0x140>)
 800e174:	4293      	cmp	r3, r2
 800e176:	d00b      	beq.n	800e190 <TIM_Base_SetConfig+0x40>
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	4a46      	ldr	r2, [pc, #280]	@ (800e294 <TIM_Base_SetConfig+0x144>)
 800e17c:	4293      	cmp	r3, r2
 800e17e:	d007      	beq.n	800e190 <TIM_Base_SetConfig+0x40>
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	4a45      	ldr	r2, [pc, #276]	@ (800e298 <TIM_Base_SetConfig+0x148>)
 800e184:	4293      	cmp	r3, r2
 800e186:	d003      	beq.n	800e190 <TIM_Base_SetConfig+0x40>
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	4a44      	ldr	r2, [pc, #272]	@ (800e29c <TIM_Base_SetConfig+0x14c>)
 800e18c:	4293      	cmp	r3, r2
 800e18e:	d108      	bne.n	800e1a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	685b      	ldr	r3, [r3, #4]
 800e19c:	68fa      	ldr	r2, [r7, #12]
 800e19e:	4313      	orrs	r3, r2
 800e1a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	4a39      	ldr	r2, [pc, #228]	@ (800e28c <TIM_Base_SetConfig+0x13c>)
 800e1a6:	4293      	cmp	r3, r2
 800e1a8:	d027      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1b0:	d023      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	4a36      	ldr	r2, [pc, #216]	@ (800e290 <TIM_Base_SetConfig+0x140>)
 800e1b6:	4293      	cmp	r3, r2
 800e1b8:	d01f      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	4a35      	ldr	r2, [pc, #212]	@ (800e294 <TIM_Base_SetConfig+0x144>)
 800e1be:	4293      	cmp	r3, r2
 800e1c0:	d01b      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	4a34      	ldr	r2, [pc, #208]	@ (800e298 <TIM_Base_SetConfig+0x148>)
 800e1c6:	4293      	cmp	r3, r2
 800e1c8:	d017      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	4a33      	ldr	r2, [pc, #204]	@ (800e29c <TIM_Base_SetConfig+0x14c>)
 800e1ce:	4293      	cmp	r3, r2
 800e1d0:	d013      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	4a32      	ldr	r2, [pc, #200]	@ (800e2a0 <TIM_Base_SetConfig+0x150>)
 800e1d6:	4293      	cmp	r3, r2
 800e1d8:	d00f      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	4a31      	ldr	r2, [pc, #196]	@ (800e2a4 <TIM_Base_SetConfig+0x154>)
 800e1de:	4293      	cmp	r3, r2
 800e1e0:	d00b      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	4a30      	ldr	r2, [pc, #192]	@ (800e2a8 <TIM_Base_SetConfig+0x158>)
 800e1e6:	4293      	cmp	r3, r2
 800e1e8:	d007      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	4a2f      	ldr	r2, [pc, #188]	@ (800e2ac <TIM_Base_SetConfig+0x15c>)
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	d003      	beq.n	800e1fa <TIM_Base_SetConfig+0xaa>
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	4a2e      	ldr	r2, [pc, #184]	@ (800e2b0 <TIM_Base_SetConfig+0x160>)
 800e1f6:	4293      	cmp	r3, r2
 800e1f8:	d108      	bne.n	800e20c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	68db      	ldr	r3, [r3, #12]
 800e206:	68fa      	ldr	r2, [r7, #12]
 800e208:	4313      	orrs	r3, r2
 800e20a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	695b      	ldr	r3, [r3, #20]
 800e216:	4313      	orrs	r3, r2
 800e218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	68fa      	ldr	r2, [r7, #12]
 800e21e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	689a      	ldr	r2, [r3, #8]
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	681a      	ldr	r2, [r3, #0]
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	4a16      	ldr	r2, [pc, #88]	@ (800e28c <TIM_Base_SetConfig+0x13c>)
 800e234:	4293      	cmp	r3, r2
 800e236:	d00f      	beq.n	800e258 <TIM_Base_SetConfig+0x108>
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	4a18      	ldr	r2, [pc, #96]	@ (800e29c <TIM_Base_SetConfig+0x14c>)
 800e23c:	4293      	cmp	r3, r2
 800e23e:	d00b      	beq.n	800e258 <TIM_Base_SetConfig+0x108>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	4a17      	ldr	r2, [pc, #92]	@ (800e2a0 <TIM_Base_SetConfig+0x150>)
 800e244:	4293      	cmp	r3, r2
 800e246:	d007      	beq.n	800e258 <TIM_Base_SetConfig+0x108>
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	4a16      	ldr	r2, [pc, #88]	@ (800e2a4 <TIM_Base_SetConfig+0x154>)
 800e24c:	4293      	cmp	r3, r2
 800e24e:	d003      	beq.n	800e258 <TIM_Base_SetConfig+0x108>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	4a15      	ldr	r2, [pc, #84]	@ (800e2a8 <TIM_Base_SetConfig+0x158>)
 800e254:	4293      	cmp	r3, r2
 800e256:	d103      	bne.n	800e260 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	691a      	ldr	r2, [r3, #16]
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2201      	movs	r2, #1
 800e264:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	691b      	ldr	r3, [r3, #16]
 800e26a:	f003 0301 	and.w	r3, r3, #1
 800e26e:	2b01      	cmp	r3, #1
 800e270:	d105      	bne.n	800e27e <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	691b      	ldr	r3, [r3, #16]
 800e276:	f023 0201 	bic.w	r2, r3, #1
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	611a      	str	r2, [r3, #16]
  }
}
 800e27e:	bf00      	nop
 800e280:	3714      	adds	r7, #20
 800e282:	46bd      	mov	sp, r7
 800e284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e288:	4770      	bx	lr
 800e28a:	bf00      	nop
 800e28c:	40010000 	.word	0x40010000
 800e290:	40000400 	.word	0x40000400
 800e294:	40000800 	.word	0x40000800
 800e298:	40000c00 	.word	0x40000c00
 800e29c:	40010400 	.word	0x40010400
 800e2a0:	40014000 	.word	0x40014000
 800e2a4:	40014400 	.word	0x40014400
 800e2a8:	40014800 	.word	0x40014800
 800e2ac:	4000e000 	.word	0x4000e000
 800e2b0:	4000e400 	.word	0x4000e400

0800e2b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	b087      	sub	sp, #28
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6a1b      	ldr	r3, [r3, #32]
 800e2c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	6a1b      	ldr	r3, [r3, #32]
 800e2c8:	f023 0201 	bic.w	r2, r3, #1
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	699b      	ldr	r3, [r3, #24]
 800e2da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e2dc:	68fa      	ldr	r2, [r7, #12]
 800e2de:	4b37      	ldr	r3, [pc, #220]	@ (800e3bc <TIM_OC1_SetConfig+0x108>)
 800e2e0:	4013      	ands	r3, r2
 800e2e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f023 0303 	bic.w	r3, r3, #3
 800e2ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	68fa      	ldr	r2, [r7, #12]
 800e2f2:	4313      	orrs	r3, r2
 800e2f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e2f6:	697b      	ldr	r3, [r7, #20]
 800e2f8:	f023 0302 	bic.w	r3, r3, #2
 800e2fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	689b      	ldr	r3, [r3, #8]
 800e302:	697a      	ldr	r2, [r7, #20]
 800e304:	4313      	orrs	r3, r2
 800e306:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	4a2d      	ldr	r2, [pc, #180]	@ (800e3c0 <TIM_OC1_SetConfig+0x10c>)
 800e30c:	4293      	cmp	r3, r2
 800e30e:	d00f      	beq.n	800e330 <TIM_OC1_SetConfig+0x7c>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	4a2c      	ldr	r2, [pc, #176]	@ (800e3c4 <TIM_OC1_SetConfig+0x110>)
 800e314:	4293      	cmp	r3, r2
 800e316:	d00b      	beq.n	800e330 <TIM_OC1_SetConfig+0x7c>
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	4a2b      	ldr	r2, [pc, #172]	@ (800e3c8 <TIM_OC1_SetConfig+0x114>)
 800e31c:	4293      	cmp	r3, r2
 800e31e:	d007      	beq.n	800e330 <TIM_OC1_SetConfig+0x7c>
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	4a2a      	ldr	r2, [pc, #168]	@ (800e3cc <TIM_OC1_SetConfig+0x118>)
 800e324:	4293      	cmp	r3, r2
 800e326:	d003      	beq.n	800e330 <TIM_OC1_SetConfig+0x7c>
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	4a29      	ldr	r2, [pc, #164]	@ (800e3d0 <TIM_OC1_SetConfig+0x11c>)
 800e32c:	4293      	cmp	r3, r2
 800e32e:	d10c      	bne.n	800e34a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e330:	697b      	ldr	r3, [r7, #20]
 800e332:	f023 0308 	bic.w	r3, r3, #8
 800e336:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	68db      	ldr	r3, [r3, #12]
 800e33c:	697a      	ldr	r2, [r7, #20]
 800e33e:	4313      	orrs	r3, r2
 800e340:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e342:	697b      	ldr	r3, [r7, #20]
 800e344:	f023 0304 	bic.w	r3, r3, #4
 800e348:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	4a1c      	ldr	r2, [pc, #112]	@ (800e3c0 <TIM_OC1_SetConfig+0x10c>)
 800e34e:	4293      	cmp	r3, r2
 800e350:	d00f      	beq.n	800e372 <TIM_OC1_SetConfig+0xbe>
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	4a1b      	ldr	r2, [pc, #108]	@ (800e3c4 <TIM_OC1_SetConfig+0x110>)
 800e356:	4293      	cmp	r3, r2
 800e358:	d00b      	beq.n	800e372 <TIM_OC1_SetConfig+0xbe>
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	4a1a      	ldr	r2, [pc, #104]	@ (800e3c8 <TIM_OC1_SetConfig+0x114>)
 800e35e:	4293      	cmp	r3, r2
 800e360:	d007      	beq.n	800e372 <TIM_OC1_SetConfig+0xbe>
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	4a19      	ldr	r2, [pc, #100]	@ (800e3cc <TIM_OC1_SetConfig+0x118>)
 800e366:	4293      	cmp	r3, r2
 800e368:	d003      	beq.n	800e372 <TIM_OC1_SetConfig+0xbe>
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	4a18      	ldr	r2, [pc, #96]	@ (800e3d0 <TIM_OC1_SetConfig+0x11c>)
 800e36e:	4293      	cmp	r3, r2
 800e370:	d111      	bne.n	800e396 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e372:	693b      	ldr	r3, [r7, #16]
 800e374:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	695b      	ldr	r3, [r3, #20]
 800e386:	693a      	ldr	r2, [r7, #16]
 800e388:	4313      	orrs	r3, r2
 800e38a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	699b      	ldr	r3, [r3, #24]
 800e390:	693a      	ldr	r2, [r7, #16]
 800e392:	4313      	orrs	r3, r2
 800e394:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	693a      	ldr	r2, [r7, #16]
 800e39a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	68fa      	ldr	r2, [r7, #12]
 800e3a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e3a2:	683b      	ldr	r3, [r7, #0]
 800e3a4:	685a      	ldr	r2, [r3, #4]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	697a      	ldr	r2, [r7, #20]
 800e3ae:	621a      	str	r2, [r3, #32]
}
 800e3b0:	bf00      	nop
 800e3b2:	371c      	adds	r7, #28
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ba:	4770      	bx	lr
 800e3bc:	fffeff8f 	.word	0xfffeff8f
 800e3c0:	40010000 	.word	0x40010000
 800e3c4:	40010400 	.word	0x40010400
 800e3c8:	40014000 	.word	0x40014000
 800e3cc:	40014400 	.word	0x40014400
 800e3d0:	40014800 	.word	0x40014800

0800e3d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e3d4:	b480      	push	{r7}
 800e3d6:	b087      	sub	sp, #28
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
 800e3dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	6a1b      	ldr	r3, [r3, #32]
 800e3e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6a1b      	ldr	r3, [r3, #32]
 800e3e8:	f023 0210 	bic.w	r2, r3, #16
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	685b      	ldr	r3, [r3, #4]
 800e3f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	699b      	ldr	r3, [r3, #24]
 800e3fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e3fc:	68fa      	ldr	r2, [r7, #12]
 800e3fe:	4b34      	ldr	r3, [pc, #208]	@ (800e4d0 <TIM_OC2_SetConfig+0xfc>)
 800e400:	4013      	ands	r3, r2
 800e402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e40a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	021b      	lsls	r3, r3, #8
 800e412:	68fa      	ldr	r2, [r7, #12]
 800e414:	4313      	orrs	r3, r2
 800e416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e418:	697b      	ldr	r3, [r7, #20]
 800e41a:	f023 0320 	bic.w	r3, r3, #32
 800e41e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e420:	683b      	ldr	r3, [r7, #0]
 800e422:	689b      	ldr	r3, [r3, #8]
 800e424:	011b      	lsls	r3, r3, #4
 800e426:	697a      	ldr	r2, [r7, #20]
 800e428:	4313      	orrs	r3, r2
 800e42a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	4a29      	ldr	r2, [pc, #164]	@ (800e4d4 <TIM_OC2_SetConfig+0x100>)
 800e430:	4293      	cmp	r3, r2
 800e432:	d003      	beq.n	800e43c <TIM_OC2_SetConfig+0x68>
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	4a28      	ldr	r2, [pc, #160]	@ (800e4d8 <TIM_OC2_SetConfig+0x104>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d10d      	bne.n	800e458 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e43c:	697b      	ldr	r3, [r7, #20]
 800e43e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e442:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	011b      	lsls	r3, r3, #4
 800e44a:	697a      	ldr	r2, [r7, #20]
 800e44c:	4313      	orrs	r3, r2
 800e44e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e456:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	4a1e      	ldr	r2, [pc, #120]	@ (800e4d4 <TIM_OC2_SetConfig+0x100>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d00f      	beq.n	800e480 <TIM_OC2_SetConfig+0xac>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	4a1d      	ldr	r2, [pc, #116]	@ (800e4d8 <TIM_OC2_SetConfig+0x104>)
 800e464:	4293      	cmp	r3, r2
 800e466:	d00b      	beq.n	800e480 <TIM_OC2_SetConfig+0xac>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4a1c      	ldr	r2, [pc, #112]	@ (800e4dc <TIM_OC2_SetConfig+0x108>)
 800e46c:	4293      	cmp	r3, r2
 800e46e:	d007      	beq.n	800e480 <TIM_OC2_SetConfig+0xac>
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	4a1b      	ldr	r2, [pc, #108]	@ (800e4e0 <TIM_OC2_SetConfig+0x10c>)
 800e474:	4293      	cmp	r3, r2
 800e476:	d003      	beq.n	800e480 <TIM_OC2_SetConfig+0xac>
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	4a1a      	ldr	r2, [pc, #104]	@ (800e4e4 <TIM_OC2_SetConfig+0x110>)
 800e47c:	4293      	cmp	r3, r2
 800e47e:	d113      	bne.n	800e4a8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e480:	693b      	ldr	r3, [r7, #16]
 800e482:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e488:	693b      	ldr	r3, [r7, #16]
 800e48a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e48e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	695b      	ldr	r3, [r3, #20]
 800e494:	009b      	lsls	r3, r3, #2
 800e496:	693a      	ldr	r2, [r7, #16]
 800e498:	4313      	orrs	r3, r2
 800e49a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	699b      	ldr	r3, [r3, #24]
 800e4a0:	009b      	lsls	r3, r3, #2
 800e4a2:	693a      	ldr	r2, [r7, #16]
 800e4a4:	4313      	orrs	r3, r2
 800e4a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	693a      	ldr	r2, [r7, #16]
 800e4ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	68fa      	ldr	r2, [r7, #12]
 800e4b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e4b4:	683b      	ldr	r3, [r7, #0]
 800e4b6:	685a      	ldr	r2, [r3, #4]
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	697a      	ldr	r2, [r7, #20]
 800e4c0:	621a      	str	r2, [r3, #32]
}
 800e4c2:	bf00      	nop
 800e4c4:	371c      	adds	r7, #28
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4cc:	4770      	bx	lr
 800e4ce:	bf00      	nop
 800e4d0:	feff8fff 	.word	0xfeff8fff
 800e4d4:	40010000 	.word	0x40010000
 800e4d8:	40010400 	.word	0x40010400
 800e4dc:	40014000 	.word	0x40014000
 800e4e0:	40014400 	.word	0x40014400
 800e4e4:	40014800 	.word	0x40014800

0800e4e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e4e8:	b480      	push	{r7}
 800e4ea:	b087      	sub	sp, #28
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
 800e4f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6a1b      	ldr	r3, [r3, #32]
 800e4f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	6a1b      	ldr	r3, [r3, #32]
 800e4fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	685b      	ldr	r3, [r3, #4]
 800e508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	69db      	ldr	r3, [r3, #28]
 800e50e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	4b33      	ldr	r3, [pc, #204]	@ (800e5e0 <TIM_OC3_SetConfig+0xf8>)
 800e514:	4013      	ands	r3, r2
 800e516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	f023 0303 	bic.w	r3, r3, #3
 800e51e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	68fa      	ldr	r2, [r7, #12]
 800e526:	4313      	orrs	r3, r2
 800e528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	689b      	ldr	r3, [r3, #8]
 800e536:	021b      	lsls	r3, r3, #8
 800e538:	697a      	ldr	r2, [r7, #20]
 800e53a:	4313      	orrs	r3, r2
 800e53c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	4a28      	ldr	r2, [pc, #160]	@ (800e5e4 <TIM_OC3_SetConfig+0xfc>)
 800e542:	4293      	cmp	r3, r2
 800e544:	d003      	beq.n	800e54e <TIM_OC3_SetConfig+0x66>
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	4a27      	ldr	r2, [pc, #156]	@ (800e5e8 <TIM_OC3_SetConfig+0x100>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	d10d      	bne.n	800e56a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e554:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	68db      	ldr	r3, [r3, #12]
 800e55a:	021b      	lsls	r3, r3, #8
 800e55c:	697a      	ldr	r2, [r7, #20]
 800e55e:	4313      	orrs	r3, r2
 800e560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	4a1d      	ldr	r2, [pc, #116]	@ (800e5e4 <TIM_OC3_SetConfig+0xfc>)
 800e56e:	4293      	cmp	r3, r2
 800e570:	d00f      	beq.n	800e592 <TIM_OC3_SetConfig+0xaa>
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	4a1c      	ldr	r2, [pc, #112]	@ (800e5e8 <TIM_OC3_SetConfig+0x100>)
 800e576:	4293      	cmp	r3, r2
 800e578:	d00b      	beq.n	800e592 <TIM_OC3_SetConfig+0xaa>
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	4a1b      	ldr	r2, [pc, #108]	@ (800e5ec <TIM_OC3_SetConfig+0x104>)
 800e57e:	4293      	cmp	r3, r2
 800e580:	d007      	beq.n	800e592 <TIM_OC3_SetConfig+0xaa>
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	4a1a      	ldr	r2, [pc, #104]	@ (800e5f0 <TIM_OC3_SetConfig+0x108>)
 800e586:	4293      	cmp	r3, r2
 800e588:	d003      	beq.n	800e592 <TIM_OC3_SetConfig+0xaa>
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	4a19      	ldr	r2, [pc, #100]	@ (800e5f4 <TIM_OC3_SetConfig+0x10c>)
 800e58e:	4293      	cmp	r3, r2
 800e590:	d113      	bne.n	800e5ba <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e592:	693b      	ldr	r3, [r7, #16]
 800e594:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e598:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e5a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	695b      	ldr	r3, [r3, #20]
 800e5a6:	011b      	lsls	r3, r3, #4
 800e5a8:	693a      	ldr	r2, [r7, #16]
 800e5aa:	4313      	orrs	r3, r2
 800e5ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	699b      	ldr	r3, [r3, #24]
 800e5b2:	011b      	lsls	r3, r3, #4
 800e5b4:	693a      	ldr	r2, [r7, #16]
 800e5b6:	4313      	orrs	r3, r2
 800e5b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	693a      	ldr	r2, [r7, #16]
 800e5be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	68fa      	ldr	r2, [r7, #12]
 800e5c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	685a      	ldr	r2, [r3, #4]
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	697a      	ldr	r2, [r7, #20]
 800e5d2:	621a      	str	r2, [r3, #32]
}
 800e5d4:	bf00      	nop
 800e5d6:	371c      	adds	r7, #28
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5de:	4770      	bx	lr
 800e5e0:	fffeff8f 	.word	0xfffeff8f
 800e5e4:	40010000 	.word	0x40010000
 800e5e8:	40010400 	.word	0x40010400
 800e5ec:	40014000 	.word	0x40014000
 800e5f0:	40014400 	.word	0x40014400
 800e5f4:	40014800 	.word	0x40014800

0800e5f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b087      	sub	sp, #28
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6a1b      	ldr	r3, [r3, #32]
 800e606:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	6a1b      	ldr	r3, [r3, #32]
 800e60c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	685b      	ldr	r3, [r3, #4]
 800e618:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	69db      	ldr	r3, [r3, #28]
 800e61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e620:	68fa      	ldr	r2, [r7, #12]
 800e622:	4b24      	ldr	r3, [pc, #144]	@ (800e6b4 <TIM_OC4_SetConfig+0xbc>)
 800e624:	4013      	ands	r3, r2
 800e626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e62e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	021b      	lsls	r3, r3, #8
 800e636:	68fa      	ldr	r2, [r7, #12]
 800e638:	4313      	orrs	r3, r2
 800e63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e63c:	693b      	ldr	r3, [r7, #16]
 800e63e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e642:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	689b      	ldr	r3, [r3, #8]
 800e648:	031b      	lsls	r3, r3, #12
 800e64a:	693a      	ldr	r2, [r7, #16]
 800e64c:	4313      	orrs	r3, r2
 800e64e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	4a19      	ldr	r2, [pc, #100]	@ (800e6b8 <TIM_OC4_SetConfig+0xc0>)
 800e654:	4293      	cmp	r3, r2
 800e656:	d00f      	beq.n	800e678 <TIM_OC4_SetConfig+0x80>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	4a18      	ldr	r2, [pc, #96]	@ (800e6bc <TIM_OC4_SetConfig+0xc4>)
 800e65c:	4293      	cmp	r3, r2
 800e65e:	d00b      	beq.n	800e678 <TIM_OC4_SetConfig+0x80>
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	4a17      	ldr	r2, [pc, #92]	@ (800e6c0 <TIM_OC4_SetConfig+0xc8>)
 800e664:	4293      	cmp	r3, r2
 800e666:	d007      	beq.n	800e678 <TIM_OC4_SetConfig+0x80>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	4a16      	ldr	r2, [pc, #88]	@ (800e6c4 <TIM_OC4_SetConfig+0xcc>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d003      	beq.n	800e678 <TIM_OC4_SetConfig+0x80>
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	4a15      	ldr	r2, [pc, #84]	@ (800e6c8 <TIM_OC4_SetConfig+0xd0>)
 800e674:	4293      	cmp	r3, r2
 800e676:	d109      	bne.n	800e68c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e678:	697b      	ldr	r3, [r7, #20]
 800e67a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e67e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	695b      	ldr	r3, [r3, #20]
 800e684:	019b      	lsls	r3, r3, #6
 800e686:	697a      	ldr	r2, [r7, #20]
 800e688:	4313      	orrs	r3, r2
 800e68a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	697a      	ldr	r2, [r7, #20]
 800e690:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	68fa      	ldr	r2, [r7, #12]
 800e696:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	685a      	ldr	r2, [r3, #4]
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	693a      	ldr	r2, [r7, #16]
 800e6a4:	621a      	str	r2, [r3, #32]
}
 800e6a6:	bf00      	nop
 800e6a8:	371c      	adds	r7, #28
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b0:	4770      	bx	lr
 800e6b2:	bf00      	nop
 800e6b4:	feff8fff 	.word	0xfeff8fff
 800e6b8:	40010000 	.word	0x40010000
 800e6bc:	40010400 	.word	0x40010400
 800e6c0:	40014000 	.word	0x40014000
 800e6c4:	40014400 	.word	0x40014400
 800e6c8:	40014800 	.word	0x40014800

0800e6cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e6cc:	b480      	push	{r7}
 800e6ce:	b087      	sub	sp, #28
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
 800e6d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	6a1b      	ldr	r3, [r3, #32]
 800e6da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	6a1b      	ldr	r3, [r3, #32]
 800e6e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	685b      	ldr	r3, [r3, #4]
 800e6ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e6f4:	68fa      	ldr	r2, [r7, #12]
 800e6f6:	4b21      	ldr	r3, [pc, #132]	@ (800e77c <TIM_OC5_SetConfig+0xb0>)
 800e6f8:	4013      	ands	r3, r2
 800e6fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e6fc:	683b      	ldr	r3, [r7, #0]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	68fa      	ldr	r2, [r7, #12]
 800e702:	4313      	orrs	r3, r2
 800e704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e706:	693b      	ldr	r3, [r7, #16]
 800e708:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e70c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e70e:	683b      	ldr	r3, [r7, #0]
 800e710:	689b      	ldr	r3, [r3, #8]
 800e712:	041b      	lsls	r3, r3, #16
 800e714:	693a      	ldr	r2, [r7, #16]
 800e716:	4313      	orrs	r3, r2
 800e718:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	4a18      	ldr	r2, [pc, #96]	@ (800e780 <TIM_OC5_SetConfig+0xb4>)
 800e71e:	4293      	cmp	r3, r2
 800e720:	d00f      	beq.n	800e742 <TIM_OC5_SetConfig+0x76>
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	4a17      	ldr	r2, [pc, #92]	@ (800e784 <TIM_OC5_SetConfig+0xb8>)
 800e726:	4293      	cmp	r3, r2
 800e728:	d00b      	beq.n	800e742 <TIM_OC5_SetConfig+0x76>
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	4a16      	ldr	r2, [pc, #88]	@ (800e788 <TIM_OC5_SetConfig+0xbc>)
 800e72e:	4293      	cmp	r3, r2
 800e730:	d007      	beq.n	800e742 <TIM_OC5_SetConfig+0x76>
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	4a15      	ldr	r2, [pc, #84]	@ (800e78c <TIM_OC5_SetConfig+0xc0>)
 800e736:	4293      	cmp	r3, r2
 800e738:	d003      	beq.n	800e742 <TIM_OC5_SetConfig+0x76>
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	4a14      	ldr	r2, [pc, #80]	@ (800e790 <TIM_OC5_SetConfig+0xc4>)
 800e73e:	4293      	cmp	r3, r2
 800e740:	d109      	bne.n	800e756 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e748:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	695b      	ldr	r3, [r3, #20]
 800e74e:	021b      	lsls	r3, r3, #8
 800e750:	697a      	ldr	r2, [r7, #20]
 800e752:	4313      	orrs	r3, r2
 800e754:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	697a      	ldr	r2, [r7, #20]
 800e75a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	68fa      	ldr	r2, [r7, #12]
 800e760:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e762:	683b      	ldr	r3, [r7, #0]
 800e764:	685a      	ldr	r2, [r3, #4]
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	693a      	ldr	r2, [r7, #16]
 800e76e:	621a      	str	r2, [r3, #32]
}
 800e770:	bf00      	nop
 800e772:	371c      	adds	r7, #28
 800e774:	46bd      	mov	sp, r7
 800e776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77a:	4770      	bx	lr
 800e77c:	fffeff8f 	.word	0xfffeff8f
 800e780:	40010000 	.word	0x40010000
 800e784:	40010400 	.word	0x40010400
 800e788:	40014000 	.word	0x40014000
 800e78c:	40014400 	.word	0x40014400
 800e790:	40014800 	.word	0x40014800

0800e794 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e794:	b480      	push	{r7}
 800e796:	b087      	sub	sp, #28
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
 800e79c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6a1b      	ldr	r3, [r3, #32]
 800e7a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	6a1b      	ldr	r3, [r3, #32]
 800e7a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	685b      	ldr	r3, [r3, #4]
 800e7b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e7bc:	68fa      	ldr	r2, [r7, #12]
 800e7be:	4b22      	ldr	r3, [pc, #136]	@ (800e848 <TIM_OC6_SetConfig+0xb4>)
 800e7c0:	4013      	ands	r3, r2
 800e7c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	021b      	lsls	r3, r3, #8
 800e7ca:	68fa      	ldr	r2, [r7, #12]
 800e7cc:	4313      	orrs	r3, r2
 800e7ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e7d0:	693b      	ldr	r3, [r7, #16]
 800e7d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e7d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	689b      	ldr	r3, [r3, #8]
 800e7dc:	051b      	lsls	r3, r3, #20
 800e7de:	693a      	ldr	r2, [r7, #16]
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	4a19      	ldr	r2, [pc, #100]	@ (800e84c <TIM_OC6_SetConfig+0xb8>)
 800e7e8:	4293      	cmp	r3, r2
 800e7ea:	d00f      	beq.n	800e80c <TIM_OC6_SetConfig+0x78>
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	4a18      	ldr	r2, [pc, #96]	@ (800e850 <TIM_OC6_SetConfig+0xbc>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d00b      	beq.n	800e80c <TIM_OC6_SetConfig+0x78>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	4a17      	ldr	r2, [pc, #92]	@ (800e854 <TIM_OC6_SetConfig+0xc0>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d007      	beq.n	800e80c <TIM_OC6_SetConfig+0x78>
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	4a16      	ldr	r2, [pc, #88]	@ (800e858 <TIM_OC6_SetConfig+0xc4>)
 800e800:	4293      	cmp	r3, r2
 800e802:	d003      	beq.n	800e80c <TIM_OC6_SetConfig+0x78>
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	4a15      	ldr	r2, [pc, #84]	@ (800e85c <TIM_OC6_SetConfig+0xc8>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d109      	bne.n	800e820 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e812:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	695b      	ldr	r3, [r3, #20]
 800e818:	029b      	lsls	r3, r3, #10
 800e81a:	697a      	ldr	r2, [r7, #20]
 800e81c:	4313      	orrs	r3, r2
 800e81e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	697a      	ldr	r2, [r7, #20]
 800e824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	68fa      	ldr	r2, [r7, #12]
 800e82a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	685a      	ldr	r2, [r3, #4]
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	693a      	ldr	r2, [r7, #16]
 800e838:	621a      	str	r2, [r3, #32]
}
 800e83a:	bf00      	nop
 800e83c:	371c      	adds	r7, #28
 800e83e:	46bd      	mov	sp, r7
 800e840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e844:	4770      	bx	lr
 800e846:	bf00      	nop
 800e848:	feff8fff 	.word	0xfeff8fff
 800e84c:	40010000 	.word	0x40010000
 800e850:	40010400 	.word	0x40010400
 800e854:	40014000 	.word	0x40014000
 800e858:	40014400 	.word	0x40014400
 800e85c:	40014800 	.word	0x40014800

0800e860 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e860:	b480      	push	{r7}
 800e862:	b087      	sub	sp, #28
 800e864:	af00      	add	r7, sp, #0
 800e866:	60f8      	str	r0, [r7, #12]
 800e868:	60b9      	str	r1, [r7, #8]
 800e86a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	6a1b      	ldr	r3, [r3, #32]
 800e870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	6a1b      	ldr	r3, [r3, #32]
 800e876:	f023 0201 	bic.w	r2, r3, #1
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	699b      	ldr	r3, [r3, #24]
 800e882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e884:	693b      	ldr	r3, [r7, #16]
 800e886:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e88a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	011b      	lsls	r3, r3, #4
 800e890:	693a      	ldr	r2, [r7, #16]
 800e892:	4313      	orrs	r3, r2
 800e894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e896:	697b      	ldr	r3, [r7, #20]
 800e898:	f023 030a 	bic.w	r3, r3, #10
 800e89c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e89e:	697a      	ldr	r2, [r7, #20]
 800e8a0:	68bb      	ldr	r3, [r7, #8]
 800e8a2:	4313      	orrs	r3, r2
 800e8a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	693a      	ldr	r2, [r7, #16]
 800e8aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	697a      	ldr	r2, [r7, #20]
 800e8b0:	621a      	str	r2, [r3, #32]
}
 800e8b2:	bf00      	nop
 800e8b4:	371c      	adds	r7, #28
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr

0800e8be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e8be:	b480      	push	{r7}
 800e8c0:	b087      	sub	sp, #28
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	60f8      	str	r0, [r7, #12]
 800e8c6:	60b9      	str	r1, [r7, #8]
 800e8c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	6a1b      	ldr	r3, [r3, #32]
 800e8ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	6a1b      	ldr	r3, [r3, #32]
 800e8d4:	f023 0210 	bic.w	r2, r3, #16
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	699b      	ldr	r3, [r3, #24]
 800e8e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e8e2:	693b      	ldr	r3, [r7, #16]
 800e8e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e8e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	031b      	lsls	r3, r3, #12
 800e8ee:	693a      	ldr	r2, [r7, #16]
 800e8f0:	4313      	orrs	r3, r2
 800e8f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e8fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	011b      	lsls	r3, r3, #4
 800e900:	697a      	ldr	r2, [r7, #20]
 800e902:	4313      	orrs	r3, r2
 800e904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	693a      	ldr	r2, [r7, #16]
 800e90a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	697a      	ldr	r2, [r7, #20]
 800e910:	621a      	str	r2, [r3, #32]
}
 800e912:	bf00      	nop
 800e914:	371c      	adds	r7, #28
 800e916:	46bd      	mov	sp, r7
 800e918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91c:	4770      	bx	lr
	...

0800e920 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e920:	b480      	push	{r7}
 800e922:	b085      	sub	sp, #20
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
 800e928:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	689b      	ldr	r3, [r3, #8]
 800e92e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e930:	68fa      	ldr	r2, [r7, #12]
 800e932:	4b09      	ldr	r3, [pc, #36]	@ (800e958 <TIM_ITRx_SetConfig+0x38>)
 800e934:	4013      	ands	r3, r2
 800e936:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e938:	683a      	ldr	r2, [r7, #0]
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	4313      	orrs	r3, r2
 800e93e:	f043 0307 	orr.w	r3, r3, #7
 800e942:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	68fa      	ldr	r2, [r7, #12]
 800e948:	609a      	str	r2, [r3, #8]
}
 800e94a:	bf00      	nop
 800e94c:	3714      	adds	r7, #20
 800e94e:	46bd      	mov	sp, r7
 800e950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e954:	4770      	bx	lr
 800e956:	bf00      	nop
 800e958:	ffcfff8f 	.word	0xffcfff8f

0800e95c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e95c:	b480      	push	{r7}
 800e95e:	b087      	sub	sp, #28
 800e960:	af00      	add	r7, sp, #0
 800e962:	60f8      	str	r0, [r7, #12]
 800e964:	60b9      	str	r1, [r7, #8]
 800e966:	607a      	str	r2, [r7, #4]
 800e968:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	689b      	ldr	r3, [r3, #8]
 800e96e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e976:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	021a      	lsls	r2, r3, #8
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	431a      	orrs	r2, r3
 800e980:	68bb      	ldr	r3, [r7, #8]
 800e982:	4313      	orrs	r3, r2
 800e984:	697a      	ldr	r2, [r7, #20]
 800e986:	4313      	orrs	r3, r2
 800e988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	697a      	ldr	r2, [r7, #20]
 800e98e:	609a      	str	r2, [r3, #8]
}
 800e990:	bf00      	nop
 800e992:	371c      	adds	r7, #28
 800e994:	46bd      	mov	sp, r7
 800e996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99a:	4770      	bx	lr

0800e99c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e99c:	b480      	push	{r7}
 800e99e:	b085      	sub	sp, #20
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
 800e9a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e9ac:	2b01      	cmp	r3, #1
 800e9ae:	d101      	bne.n	800e9b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e9b0:	2302      	movs	r3, #2
 800e9b2:	e077      	b.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2201      	movs	r2, #1
 800e9b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2202      	movs	r2, #2
 800e9c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	685b      	ldr	r3, [r3, #4]
 800e9ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	689b      	ldr	r3, [r3, #8]
 800e9d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	4a35      	ldr	r2, [pc, #212]	@ (800eab0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e9da:	4293      	cmp	r3, r2
 800e9dc:	d004      	beq.n	800e9e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	4a34      	ldr	r2, [pc, #208]	@ (800eab4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e9e4:	4293      	cmp	r3, r2
 800e9e6:	d108      	bne.n	800e9fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e9ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	68fa      	ldr	r2, [r7, #12]
 800e9f6:	4313      	orrs	r3, r2
 800e9f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	68fa      	ldr	r2, [r7, #12]
 800ea08:	4313      	orrs	r3, r2
 800ea0a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	68fa      	ldr	r2, [r7, #12]
 800ea12:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	4a25      	ldr	r2, [pc, #148]	@ (800eab0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d02c      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea26:	d027      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	4a22      	ldr	r2, [pc, #136]	@ (800eab8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	d022      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	4a21      	ldr	r2, [pc, #132]	@ (800eabc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	d01d      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4a1f      	ldr	r2, [pc, #124]	@ (800eac0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d018      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	4a1a      	ldr	r2, [pc, #104]	@ (800eab4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	d013      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	4a1b      	ldr	r2, [pc, #108]	@ (800eac4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ea56:	4293      	cmp	r3, r2
 800ea58:	d00e      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	4a1a      	ldr	r2, [pc, #104]	@ (800eac8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800ea60:	4293      	cmp	r3, r2
 800ea62:	d009      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	4a18      	ldr	r2, [pc, #96]	@ (800eacc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800ea6a:	4293      	cmp	r3, r2
 800ea6c:	d004      	beq.n	800ea78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	4a17      	ldr	r2, [pc, #92]	@ (800ead0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800ea74:	4293      	cmp	r3, r2
 800ea76:	d10c      	bne.n	800ea92 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ea78:	68bb      	ldr	r3, [r7, #8]
 800ea7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	689b      	ldr	r3, [r3, #8]
 800ea84:	68ba      	ldr	r2, [r7, #8]
 800ea86:	4313      	orrs	r3, r2
 800ea88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	68ba      	ldr	r2, [r7, #8]
 800ea90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	2201      	movs	r2, #1
 800ea96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eaa2:	2300      	movs	r3, #0
}
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	3714      	adds	r7, #20
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr
 800eab0:	40010000 	.word	0x40010000
 800eab4:	40010400 	.word	0x40010400
 800eab8:	40000400 	.word	0x40000400
 800eabc:	40000800 	.word	0x40000800
 800eac0:	40000c00 	.word	0x40000c00
 800eac4:	40001800 	.word	0x40001800
 800eac8:	40014000 	.word	0x40014000
 800eacc:	4000e000 	.word	0x4000e000
 800ead0:	4000e400 	.word	0x4000e400

0800ead4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b085      	sub	sp, #20
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800eade:	2300      	movs	r3, #0
 800eae0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eae8:	2b01      	cmp	r3, #1
 800eaea:	d101      	bne.n	800eaf0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800eaec:	2302      	movs	r3, #2
 800eaee:	e073      	b.n	800ebd8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	2201      	movs	r2, #1
 800eaf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	68db      	ldr	r3, [r3, #12]
 800eb02:	4313      	orrs	r3, r2
 800eb04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	689b      	ldr	r3, [r3, #8]
 800eb10:	4313      	orrs	r3, r2
 800eb12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	685b      	ldr	r3, [r3, #4]
 800eb1e:	4313      	orrs	r3, r2
 800eb20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	4313      	orrs	r3, r2
 800eb2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	691b      	ldr	r3, [r3, #16]
 800eb3a:	4313      	orrs	r3, r2
 800eb3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	695b      	ldr	r3, [r3, #20]
 800eb48:	4313      	orrs	r3, r2
 800eb4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb56:	4313      	orrs	r3, r2
 800eb58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	699b      	ldr	r3, [r3, #24]
 800eb64:	041b      	lsls	r3, r3, #16
 800eb66:	4313      	orrs	r3, r2
 800eb68:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	69db      	ldr	r3, [r3, #28]
 800eb74:	4313      	orrs	r3, r2
 800eb76:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	4a19      	ldr	r2, [pc, #100]	@ (800ebe4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800eb7e:	4293      	cmp	r3, r2
 800eb80:	d004      	beq.n	800eb8c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	4a18      	ldr	r2, [pc, #96]	@ (800ebe8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	d11c      	bne.n	800ebc6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb96:	051b      	lsls	r3, r3, #20
 800eb98:	4313      	orrs	r3, r2
 800eb9a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	6a1b      	ldr	r3, [r3, #32]
 800eba6:	4313      	orrs	r3, r2
 800eba8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebb4:	4313      	orrs	r3, r2
 800ebb6:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebc2:	4313      	orrs	r3, r2
 800ebc4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	68fa      	ldr	r2, [r7, #12]
 800ebcc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	2200      	movs	r2, #0
 800ebd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ebd6:	2300      	movs	r3, #0
}
 800ebd8:	4618      	mov	r0, r3
 800ebda:	3714      	adds	r7, #20
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe2:	4770      	bx	lr
 800ebe4:	40010000 	.word	0x40010000
 800ebe8:	40010400 	.word	0x40010400

0800ebec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ebec:	b480      	push	{r7}
 800ebee:	b083      	sub	sp, #12
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ebf4:	bf00      	nop
 800ebf6:	370c      	adds	r7, #12
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr

0800ec00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ec00:	b480      	push	{r7}
 800ec02:	b083      	sub	sp, #12
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ec08:	bf00      	nop
 800ec0a:	370c      	adds	r7, #12
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec12:	4770      	bx	lr

0800ec14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ec14:	b480      	push	{r7}
 800ec16:	b083      	sub	sp, #12
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ec1c:	bf00      	nop
 800ec1e:	370c      	adds	r7, #12
 800ec20:	46bd      	mov	sp, r7
 800ec22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec26:	4770      	bx	lr

0800ec28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b082      	sub	sp, #8
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d101      	bne.n	800ec3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ec36:	2301      	movs	r3, #1
 800ec38:	e042      	b.n	800ecc0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d106      	bne.n	800ec52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2200      	movs	r2, #0
 800ec48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec4c:	6878      	ldr	r0, [r7, #4]
 800ec4e:	f7f3 fcfd 	bl	800264c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2224      	movs	r2, #36	@ 0x24
 800ec56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	681a      	ldr	r2, [r3, #0]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	f022 0201 	bic.w	r2, r2, #1
 800ec68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d002      	beq.n	800ec78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f000 ff22 	bl	800fabc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f000 f8b3 	bl	800ede4 <UART_SetConfig>
 800ec7e:	4603      	mov	r3, r0
 800ec80:	2b01      	cmp	r3, #1
 800ec82:	d101      	bne.n	800ec88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ec84:	2301      	movs	r3, #1
 800ec86:	e01b      	b.n	800ecc0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	685a      	ldr	r2, [r3, #4]
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ec96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	689a      	ldr	r2, [r3, #8]
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800eca6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	681a      	ldr	r2, [r3, #0]
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	f042 0201 	orr.w	r2, r2, #1
 800ecb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ecb8:	6878      	ldr	r0, [r7, #4]
 800ecba:	f000 ffa1 	bl	800fc00 <UART_CheckIdleState>
 800ecbe:	4603      	mov	r3, r0
}
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	3708      	adds	r7, #8
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}

0800ecc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b08a      	sub	sp, #40	@ 0x28
 800eccc:	af02      	add	r7, sp, #8
 800ecce:	60f8      	str	r0, [r7, #12]
 800ecd0:	60b9      	str	r1, [r7, #8]
 800ecd2:	603b      	str	r3, [r7, #0]
 800ecd4:	4613      	mov	r3, r2
 800ecd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecde:	2b20      	cmp	r3, #32
 800ece0:	d17b      	bne.n	800edda <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d002      	beq.n	800ecee <HAL_UART_Transmit+0x26>
 800ece8:	88fb      	ldrh	r3, [r7, #6]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d101      	bne.n	800ecf2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ecee:	2301      	movs	r3, #1
 800ecf0:	e074      	b.n	800eddc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	2221      	movs	r2, #33	@ 0x21
 800ecfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ed02:	f7f3 ff29 	bl	8002b58 <HAL_GetTick>
 800ed06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	88fa      	ldrh	r2, [r7, #6]
 800ed0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	88fa      	ldrh	r2, [r7, #6]
 800ed14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	689b      	ldr	r3, [r3, #8]
 800ed1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed20:	d108      	bne.n	800ed34 <HAL_UART_Transmit+0x6c>
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	691b      	ldr	r3, [r3, #16]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d104      	bne.n	800ed34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	61bb      	str	r3, [r7, #24]
 800ed32:	e003      	b.n	800ed3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ed34:	68bb      	ldr	r3, [r7, #8]
 800ed36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ed3c:	e030      	b.n	800eda0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	9300      	str	r3, [sp, #0]
 800ed42:	697b      	ldr	r3, [r7, #20]
 800ed44:	2200      	movs	r2, #0
 800ed46:	2180      	movs	r1, #128	@ 0x80
 800ed48:	68f8      	ldr	r0, [r7, #12]
 800ed4a:	f001 f803 	bl	800fd54 <UART_WaitOnFlagUntilTimeout>
 800ed4e:	4603      	mov	r3, r0
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d005      	beq.n	800ed60 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	2220      	movs	r2, #32
 800ed58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ed5c:	2303      	movs	r3, #3
 800ed5e:	e03d      	b.n	800eddc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ed60:	69fb      	ldr	r3, [r7, #28]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d10b      	bne.n	800ed7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ed66:	69bb      	ldr	r3, [r7, #24]
 800ed68:	881b      	ldrh	r3, [r3, #0]
 800ed6a:	461a      	mov	r2, r3
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ed74:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ed76:	69bb      	ldr	r3, [r7, #24]
 800ed78:	3302      	adds	r3, #2
 800ed7a:	61bb      	str	r3, [r7, #24]
 800ed7c:	e007      	b.n	800ed8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ed7e:	69fb      	ldr	r3, [r7, #28]
 800ed80:	781a      	ldrb	r2, [r3, #0]
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ed88:	69fb      	ldr	r3, [r7, #28]
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ed94:	b29b      	uxth	r3, r3
 800ed96:	3b01      	subs	r3, #1
 800ed98:	b29a      	uxth	r2, r3
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eda6:	b29b      	uxth	r3, r3
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d1c8      	bne.n	800ed3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	9300      	str	r3, [sp, #0]
 800edb0:	697b      	ldr	r3, [r7, #20]
 800edb2:	2200      	movs	r2, #0
 800edb4:	2140      	movs	r1, #64	@ 0x40
 800edb6:	68f8      	ldr	r0, [r7, #12]
 800edb8:	f000 ffcc 	bl	800fd54 <UART_WaitOnFlagUntilTimeout>
 800edbc:	4603      	mov	r3, r0
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d005      	beq.n	800edce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	2220      	movs	r2, #32
 800edc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800edca:	2303      	movs	r3, #3
 800edcc:	e006      	b.n	800eddc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2220      	movs	r2, #32
 800edd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800edd6:	2300      	movs	r3, #0
 800edd8:	e000      	b.n	800eddc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800edda:	2302      	movs	r3, #2
  }
}
 800eddc:	4618      	mov	r0, r3
 800edde:	3720      	adds	r7, #32
 800ede0:	46bd      	mov	sp, r7
 800ede2:	bd80      	pop	{r7, pc}

0800ede4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ede4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ede8:	b092      	sub	sp, #72	@ 0x48
 800edea:	af00      	add	r7, sp, #0
 800edec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800edee:	2300      	movs	r3, #0
 800edf0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800edf4:	697b      	ldr	r3, [r7, #20]
 800edf6:	689a      	ldr	r2, [r3, #8]
 800edf8:	697b      	ldr	r3, [r7, #20]
 800edfa:	691b      	ldr	r3, [r3, #16]
 800edfc:	431a      	orrs	r2, r3
 800edfe:	697b      	ldr	r3, [r7, #20]
 800ee00:	695b      	ldr	r3, [r3, #20]
 800ee02:	431a      	orrs	r2, r3
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	69db      	ldr	r3, [r3, #28]
 800ee08:	4313      	orrs	r3, r2
 800ee0a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ee0c:	697b      	ldr	r3, [r7, #20]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	681a      	ldr	r2, [r3, #0]
 800ee12:	4bbe      	ldr	r3, [pc, #760]	@ (800f10c <UART_SetConfig+0x328>)
 800ee14:	4013      	ands	r3, r2
 800ee16:	697a      	ldr	r2, [r7, #20]
 800ee18:	6812      	ldr	r2, [r2, #0]
 800ee1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ee1c:	430b      	orrs	r3, r1
 800ee1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ee20:	697b      	ldr	r3, [r7, #20]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	685b      	ldr	r3, [r3, #4]
 800ee26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ee2a:	697b      	ldr	r3, [r7, #20]
 800ee2c:	68da      	ldr	r2, [r3, #12]
 800ee2e:	697b      	ldr	r3, [r7, #20]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	430a      	orrs	r2, r1
 800ee34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	699b      	ldr	r3, [r3, #24]
 800ee3a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4ab3      	ldr	r2, [pc, #716]	@ (800f110 <UART_SetConfig+0x32c>)
 800ee42:	4293      	cmp	r3, r2
 800ee44:	d004      	beq.n	800ee50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	6a1b      	ldr	r3, [r3, #32]
 800ee4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ee4c:	4313      	orrs	r3, r2
 800ee4e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	689a      	ldr	r2, [r3, #8]
 800ee56:	4baf      	ldr	r3, [pc, #700]	@ (800f114 <UART_SetConfig+0x330>)
 800ee58:	4013      	ands	r3, r2
 800ee5a:	697a      	ldr	r2, [r7, #20]
 800ee5c:	6812      	ldr	r2, [r2, #0]
 800ee5e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ee60:	430b      	orrs	r3, r1
 800ee62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ee64:	697b      	ldr	r3, [r7, #20]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee6a:	f023 010f 	bic.w	r1, r3, #15
 800ee6e:	697b      	ldr	r3, [r7, #20]
 800ee70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee72:	697b      	ldr	r3, [r7, #20]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	430a      	orrs	r2, r1
 800ee78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ee7a:	697b      	ldr	r3, [r7, #20]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	4aa6      	ldr	r2, [pc, #664]	@ (800f118 <UART_SetConfig+0x334>)
 800ee80:	4293      	cmp	r3, r2
 800ee82:	d177      	bne.n	800ef74 <UART_SetConfig+0x190>
 800ee84:	4ba5      	ldr	r3, [pc, #660]	@ (800f11c <UART_SetConfig+0x338>)
 800ee86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ee88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ee8c:	2b28      	cmp	r3, #40	@ 0x28
 800ee8e:	d86d      	bhi.n	800ef6c <UART_SetConfig+0x188>
 800ee90:	a201      	add	r2, pc, #4	@ (adr r2, 800ee98 <UART_SetConfig+0xb4>)
 800ee92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee96:	bf00      	nop
 800ee98:	0800ef3d 	.word	0x0800ef3d
 800ee9c:	0800ef6d 	.word	0x0800ef6d
 800eea0:	0800ef6d 	.word	0x0800ef6d
 800eea4:	0800ef6d 	.word	0x0800ef6d
 800eea8:	0800ef6d 	.word	0x0800ef6d
 800eeac:	0800ef6d 	.word	0x0800ef6d
 800eeb0:	0800ef6d 	.word	0x0800ef6d
 800eeb4:	0800ef6d 	.word	0x0800ef6d
 800eeb8:	0800ef45 	.word	0x0800ef45
 800eebc:	0800ef6d 	.word	0x0800ef6d
 800eec0:	0800ef6d 	.word	0x0800ef6d
 800eec4:	0800ef6d 	.word	0x0800ef6d
 800eec8:	0800ef6d 	.word	0x0800ef6d
 800eecc:	0800ef6d 	.word	0x0800ef6d
 800eed0:	0800ef6d 	.word	0x0800ef6d
 800eed4:	0800ef6d 	.word	0x0800ef6d
 800eed8:	0800ef4d 	.word	0x0800ef4d
 800eedc:	0800ef6d 	.word	0x0800ef6d
 800eee0:	0800ef6d 	.word	0x0800ef6d
 800eee4:	0800ef6d 	.word	0x0800ef6d
 800eee8:	0800ef6d 	.word	0x0800ef6d
 800eeec:	0800ef6d 	.word	0x0800ef6d
 800eef0:	0800ef6d 	.word	0x0800ef6d
 800eef4:	0800ef6d 	.word	0x0800ef6d
 800eef8:	0800ef55 	.word	0x0800ef55
 800eefc:	0800ef6d 	.word	0x0800ef6d
 800ef00:	0800ef6d 	.word	0x0800ef6d
 800ef04:	0800ef6d 	.word	0x0800ef6d
 800ef08:	0800ef6d 	.word	0x0800ef6d
 800ef0c:	0800ef6d 	.word	0x0800ef6d
 800ef10:	0800ef6d 	.word	0x0800ef6d
 800ef14:	0800ef6d 	.word	0x0800ef6d
 800ef18:	0800ef5d 	.word	0x0800ef5d
 800ef1c:	0800ef6d 	.word	0x0800ef6d
 800ef20:	0800ef6d 	.word	0x0800ef6d
 800ef24:	0800ef6d 	.word	0x0800ef6d
 800ef28:	0800ef6d 	.word	0x0800ef6d
 800ef2c:	0800ef6d 	.word	0x0800ef6d
 800ef30:	0800ef6d 	.word	0x0800ef6d
 800ef34:	0800ef6d 	.word	0x0800ef6d
 800ef38:	0800ef65 	.word	0x0800ef65
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef42:	e326      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef44:	2304      	movs	r3, #4
 800ef46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef4a:	e322      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef4c:	2308      	movs	r3, #8
 800ef4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef52:	e31e      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef54:	2310      	movs	r3, #16
 800ef56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef5a:	e31a      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef5c:	2320      	movs	r3, #32
 800ef5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef62:	e316      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef64:	2340      	movs	r3, #64	@ 0x40
 800ef66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef6a:	e312      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef6c:	2380      	movs	r3, #128	@ 0x80
 800ef6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ef72:	e30e      	b.n	800f592 <UART_SetConfig+0x7ae>
 800ef74:	697b      	ldr	r3, [r7, #20]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	4a69      	ldr	r2, [pc, #420]	@ (800f120 <UART_SetConfig+0x33c>)
 800ef7a:	4293      	cmp	r3, r2
 800ef7c:	d130      	bne.n	800efe0 <UART_SetConfig+0x1fc>
 800ef7e:	4b67      	ldr	r3, [pc, #412]	@ (800f11c <UART_SetConfig+0x338>)
 800ef80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef82:	f003 0307 	and.w	r3, r3, #7
 800ef86:	2b05      	cmp	r3, #5
 800ef88:	d826      	bhi.n	800efd8 <UART_SetConfig+0x1f4>
 800ef8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ef90 <UART_SetConfig+0x1ac>)
 800ef8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef90:	0800efa9 	.word	0x0800efa9
 800ef94:	0800efb1 	.word	0x0800efb1
 800ef98:	0800efb9 	.word	0x0800efb9
 800ef9c:	0800efc1 	.word	0x0800efc1
 800efa0:	0800efc9 	.word	0x0800efc9
 800efa4:	0800efd1 	.word	0x0800efd1
 800efa8:	2300      	movs	r3, #0
 800efaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efae:	e2f0      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efb0:	2304      	movs	r3, #4
 800efb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efb6:	e2ec      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efb8:	2308      	movs	r3, #8
 800efba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efbe:	e2e8      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efc0:	2310      	movs	r3, #16
 800efc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efc6:	e2e4      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efc8:	2320      	movs	r3, #32
 800efca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efce:	e2e0      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efd0:	2340      	movs	r3, #64	@ 0x40
 800efd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efd6:	e2dc      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efd8:	2380      	movs	r3, #128	@ 0x80
 800efda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800efde:	e2d8      	b.n	800f592 <UART_SetConfig+0x7ae>
 800efe0:	697b      	ldr	r3, [r7, #20]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	4a4f      	ldr	r2, [pc, #316]	@ (800f124 <UART_SetConfig+0x340>)
 800efe6:	4293      	cmp	r3, r2
 800efe8:	d130      	bne.n	800f04c <UART_SetConfig+0x268>
 800efea:	4b4c      	ldr	r3, [pc, #304]	@ (800f11c <UART_SetConfig+0x338>)
 800efec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efee:	f003 0307 	and.w	r3, r3, #7
 800eff2:	2b05      	cmp	r3, #5
 800eff4:	d826      	bhi.n	800f044 <UART_SetConfig+0x260>
 800eff6:	a201      	add	r2, pc, #4	@ (adr r2, 800effc <UART_SetConfig+0x218>)
 800eff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800effc:	0800f015 	.word	0x0800f015
 800f000:	0800f01d 	.word	0x0800f01d
 800f004:	0800f025 	.word	0x0800f025
 800f008:	0800f02d 	.word	0x0800f02d
 800f00c:	0800f035 	.word	0x0800f035
 800f010:	0800f03d 	.word	0x0800f03d
 800f014:	2300      	movs	r3, #0
 800f016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f01a:	e2ba      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f01c:	2304      	movs	r3, #4
 800f01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f022:	e2b6      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f024:	2308      	movs	r3, #8
 800f026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f02a:	e2b2      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f02c:	2310      	movs	r3, #16
 800f02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f032:	e2ae      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f034:	2320      	movs	r3, #32
 800f036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f03a:	e2aa      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f03c:	2340      	movs	r3, #64	@ 0x40
 800f03e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f042:	e2a6      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f044:	2380      	movs	r3, #128	@ 0x80
 800f046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f04a:	e2a2      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f04c:	697b      	ldr	r3, [r7, #20]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	4a35      	ldr	r2, [pc, #212]	@ (800f128 <UART_SetConfig+0x344>)
 800f052:	4293      	cmp	r3, r2
 800f054:	d130      	bne.n	800f0b8 <UART_SetConfig+0x2d4>
 800f056:	4b31      	ldr	r3, [pc, #196]	@ (800f11c <UART_SetConfig+0x338>)
 800f058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f05a:	f003 0307 	and.w	r3, r3, #7
 800f05e:	2b05      	cmp	r3, #5
 800f060:	d826      	bhi.n	800f0b0 <UART_SetConfig+0x2cc>
 800f062:	a201      	add	r2, pc, #4	@ (adr r2, 800f068 <UART_SetConfig+0x284>)
 800f064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f068:	0800f081 	.word	0x0800f081
 800f06c:	0800f089 	.word	0x0800f089
 800f070:	0800f091 	.word	0x0800f091
 800f074:	0800f099 	.word	0x0800f099
 800f078:	0800f0a1 	.word	0x0800f0a1
 800f07c:	0800f0a9 	.word	0x0800f0a9
 800f080:	2300      	movs	r3, #0
 800f082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f086:	e284      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f088:	2304      	movs	r3, #4
 800f08a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f08e:	e280      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f090:	2308      	movs	r3, #8
 800f092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f096:	e27c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f098:	2310      	movs	r3, #16
 800f09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f09e:	e278      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f0a0:	2320      	movs	r3, #32
 800f0a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0a6:	e274      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f0a8:	2340      	movs	r3, #64	@ 0x40
 800f0aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0ae:	e270      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f0b0:	2380      	movs	r3, #128	@ 0x80
 800f0b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0b6:	e26c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	4a1b      	ldr	r2, [pc, #108]	@ (800f12c <UART_SetConfig+0x348>)
 800f0be:	4293      	cmp	r3, r2
 800f0c0:	d142      	bne.n	800f148 <UART_SetConfig+0x364>
 800f0c2:	4b16      	ldr	r3, [pc, #88]	@ (800f11c <UART_SetConfig+0x338>)
 800f0c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0c6:	f003 0307 	and.w	r3, r3, #7
 800f0ca:	2b05      	cmp	r3, #5
 800f0cc:	d838      	bhi.n	800f140 <UART_SetConfig+0x35c>
 800f0ce:	a201      	add	r2, pc, #4	@ (adr r2, 800f0d4 <UART_SetConfig+0x2f0>)
 800f0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0d4:	0800f0ed 	.word	0x0800f0ed
 800f0d8:	0800f0f5 	.word	0x0800f0f5
 800f0dc:	0800f0fd 	.word	0x0800f0fd
 800f0e0:	0800f105 	.word	0x0800f105
 800f0e4:	0800f131 	.word	0x0800f131
 800f0e8:	0800f139 	.word	0x0800f139
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0f2:	e24e      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f0f4:	2304      	movs	r3, #4
 800f0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f0fa:	e24a      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f0fc:	2308      	movs	r3, #8
 800f0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f102:	e246      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f104:	2310      	movs	r3, #16
 800f106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f10a:	e242      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f10c:	cfff69f3 	.word	0xcfff69f3
 800f110:	58000c00 	.word	0x58000c00
 800f114:	11fff4ff 	.word	0x11fff4ff
 800f118:	40011000 	.word	0x40011000
 800f11c:	58024400 	.word	0x58024400
 800f120:	40004400 	.word	0x40004400
 800f124:	40004800 	.word	0x40004800
 800f128:	40004c00 	.word	0x40004c00
 800f12c:	40005000 	.word	0x40005000
 800f130:	2320      	movs	r3, #32
 800f132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f136:	e22c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f138:	2340      	movs	r3, #64	@ 0x40
 800f13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f13e:	e228      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f140:	2380      	movs	r3, #128	@ 0x80
 800f142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f146:	e224      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	4ab1      	ldr	r2, [pc, #708]	@ (800f414 <UART_SetConfig+0x630>)
 800f14e:	4293      	cmp	r3, r2
 800f150:	d176      	bne.n	800f240 <UART_SetConfig+0x45c>
 800f152:	4bb1      	ldr	r3, [pc, #708]	@ (800f418 <UART_SetConfig+0x634>)
 800f154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f156:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f15a:	2b28      	cmp	r3, #40	@ 0x28
 800f15c:	d86c      	bhi.n	800f238 <UART_SetConfig+0x454>
 800f15e:	a201      	add	r2, pc, #4	@ (adr r2, 800f164 <UART_SetConfig+0x380>)
 800f160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f164:	0800f209 	.word	0x0800f209
 800f168:	0800f239 	.word	0x0800f239
 800f16c:	0800f239 	.word	0x0800f239
 800f170:	0800f239 	.word	0x0800f239
 800f174:	0800f239 	.word	0x0800f239
 800f178:	0800f239 	.word	0x0800f239
 800f17c:	0800f239 	.word	0x0800f239
 800f180:	0800f239 	.word	0x0800f239
 800f184:	0800f211 	.word	0x0800f211
 800f188:	0800f239 	.word	0x0800f239
 800f18c:	0800f239 	.word	0x0800f239
 800f190:	0800f239 	.word	0x0800f239
 800f194:	0800f239 	.word	0x0800f239
 800f198:	0800f239 	.word	0x0800f239
 800f19c:	0800f239 	.word	0x0800f239
 800f1a0:	0800f239 	.word	0x0800f239
 800f1a4:	0800f219 	.word	0x0800f219
 800f1a8:	0800f239 	.word	0x0800f239
 800f1ac:	0800f239 	.word	0x0800f239
 800f1b0:	0800f239 	.word	0x0800f239
 800f1b4:	0800f239 	.word	0x0800f239
 800f1b8:	0800f239 	.word	0x0800f239
 800f1bc:	0800f239 	.word	0x0800f239
 800f1c0:	0800f239 	.word	0x0800f239
 800f1c4:	0800f221 	.word	0x0800f221
 800f1c8:	0800f239 	.word	0x0800f239
 800f1cc:	0800f239 	.word	0x0800f239
 800f1d0:	0800f239 	.word	0x0800f239
 800f1d4:	0800f239 	.word	0x0800f239
 800f1d8:	0800f239 	.word	0x0800f239
 800f1dc:	0800f239 	.word	0x0800f239
 800f1e0:	0800f239 	.word	0x0800f239
 800f1e4:	0800f229 	.word	0x0800f229
 800f1e8:	0800f239 	.word	0x0800f239
 800f1ec:	0800f239 	.word	0x0800f239
 800f1f0:	0800f239 	.word	0x0800f239
 800f1f4:	0800f239 	.word	0x0800f239
 800f1f8:	0800f239 	.word	0x0800f239
 800f1fc:	0800f239 	.word	0x0800f239
 800f200:	0800f239 	.word	0x0800f239
 800f204:	0800f231 	.word	0x0800f231
 800f208:	2301      	movs	r3, #1
 800f20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f20e:	e1c0      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f210:	2304      	movs	r3, #4
 800f212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f216:	e1bc      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f218:	2308      	movs	r3, #8
 800f21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f21e:	e1b8      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f220:	2310      	movs	r3, #16
 800f222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f226:	e1b4      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f228:	2320      	movs	r3, #32
 800f22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f22e:	e1b0      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f230:	2340      	movs	r3, #64	@ 0x40
 800f232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f236:	e1ac      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f238:	2380      	movs	r3, #128	@ 0x80
 800f23a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f23e:	e1a8      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f240:	697b      	ldr	r3, [r7, #20]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	4a75      	ldr	r2, [pc, #468]	@ (800f41c <UART_SetConfig+0x638>)
 800f246:	4293      	cmp	r3, r2
 800f248:	d130      	bne.n	800f2ac <UART_SetConfig+0x4c8>
 800f24a:	4b73      	ldr	r3, [pc, #460]	@ (800f418 <UART_SetConfig+0x634>)
 800f24c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f24e:	f003 0307 	and.w	r3, r3, #7
 800f252:	2b05      	cmp	r3, #5
 800f254:	d826      	bhi.n	800f2a4 <UART_SetConfig+0x4c0>
 800f256:	a201      	add	r2, pc, #4	@ (adr r2, 800f25c <UART_SetConfig+0x478>)
 800f258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f25c:	0800f275 	.word	0x0800f275
 800f260:	0800f27d 	.word	0x0800f27d
 800f264:	0800f285 	.word	0x0800f285
 800f268:	0800f28d 	.word	0x0800f28d
 800f26c:	0800f295 	.word	0x0800f295
 800f270:	0800f29d 	.word	0x0800f29d
 800f274:	2300      	movs	r3, #0
 800f276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f27a:	e18a      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f27c:	2304      	movs	r3, #4
 800f27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f282:	e186      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f284:	2308      	movs	r3, #8
 800f286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f28a:	e182      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f28c:	2310      	movs	r3, #16
 800f28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f292:	e17e      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f294:	2320      	movs	r3, #32
 800f296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f29a:	e17a      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f29c:	2340      	movs	r3, #64	@ 0x40
 800f29e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2a2:	e176      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f2a4:	2380      	movs	r3, #128	@ 0x80
 800f2a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2aa:	e172      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	4a5b      	ldr	r2, [pc, #364]	@ (800f420 <UART_SetConfig+0x63c>)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d130      	bne.n	800f318 <UART_SetConfig+0x534>
 800f2b6:	4b58      	ldr	r3, [pc, #352]	@ (800f418 <UART_SetConfig+0x634>)
 800f2b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f2ba:	f003 0307 	and.w	r3, r3, #7
 800f2be:	2b05      	cmp	r3, #5
 800f2c0:	d826      	bhi.n	800f310 <UART_SetConfig+0x52c>
 800f2c2:	a201      	add	r2, pc, #4	@ (adr r2, 800f2c8 <UART_SetConfig+0x4e4>)
 800f2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2c8:	0800f2e1 	.word	0x0800f2e1
 800f2cc:	0800f2e9 	.word	0x0800f2e9
 800f2d0:	0800f2f1 	.word	0x0800f2f1
 800f2d4:	0800f2f9 	.word	0x0800f2f9
 800f2d8:	0800f301 	.word	0x0800f301
 800f2dc:	0800f309 	.word	0x0800f309
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2e6:	e154      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f2e8:	2304      	movs	r3, #4
 800f2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2ee:	e150      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f2f0:	2308      	movs	r3, #8
 800f2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2f6:	e14c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f2f8:	2310      	movs	r3, #16
 800f2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f2fe:	e148      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f300:	2320      	movs	r3, #32
 800f302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f306:	e144      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f308:	2340      	movs	r3, #64	@ 0x40
 800f30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f30e:	e140      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f310:	2380      	movs	r3, #128	@ 0x80
 800f312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f316:	e13c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f318:	697b      	ldr	r3, [r7, #20]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	4a41      	ldr	r2, [pc, #260]	@ (800f424 <UART_SetConfig+0x640>)
 800f31e:	4293      	cmp	r3, r2
 800f320:	f040 8082 	bne.w	800f428 <UART_SetConfig+0x644>
 800f324:	4b3c      	ldr	r3, [pc, #240]	@ (800f418 <UART_SetConfig+0x634>)
 800f326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f328:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f32c:	2b28      	cmp	r3, #40	@ 0x28
 800f32e:	d86d      	bhi.n	800f40c <UART_SetConfig+0x628>
 800f330:	a201      	add	r2, pc, #4	@ (adr r2, 800f338 <UART_SetConfig+0x554>)
 800f332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f336:	bf00      	nop
 800f338:	0800f3dd 	.word	0x0800f3dd
 800f33c:	0800f40d 	.word	0x0800f40d
 800f340:	0800f40d 	.word	0x0800f40d
 800f344:	0800f40d 	.word	0x0800f40d
 800f348:	0800f40d 	.word	0x0800f40d
 800f34c:	0800f40d 	.word	0x0800f40d
 800f350:	0800f40d 	.word	0x0800f40d
 800f354:	0800f40d 	.word	0x0800f40d
 800f358:	0800f3e5 	.word	0x0800f3e5
 800f35c:	0800f40d 	.word	0x0800f40d
 800f360:	0800f40d 	.word	0x0800f40d
 800f364:	0800f40d 	.word	0x0800f40d
 800f368:	0800f40d 	.word	0x0800f40d
 800f36c:	0800f40d 	.word	0x0800f40d
 800f370:	0800f40d 	.word	0x0800f40d
 800f374:	0800f40d 	.word	0x0800f40d
 800f378:	0800f3ed 	.word	0x0800f3ed
 800f37c:	0800f40d 	.word	0x0800f40d
 800f380:	0800f40d 	.word	0x0800f40d
 800f384:	0800f40d 	.word	0x0800f40d
 800f388:	0800f40d 	.word	0x0800f40d
 800f38c:	0800f40d 	.word	0x0800f40d
 800f390:	0800f40d 	.word	0x0800f40d
 800f394:	0800f40d 	.word	0x0800f40d
 800f398:	0800f3f5 	.word	0x0800f3f5
 800f39c:	0800f40d 	.word	0x0800f40d
 800f3a0:	0800f40d 	.word	0x0800f40d
 800f3a4:	0800f40d 	.word	0x0800f40d
 800f3a8:	0800f40d 	.word	0x0800f40d
 800f3ac:	0800f40d 	.word	0x0800f40d
 800f3b0:	0800f40d 	.word	0x0800f40d
 800f3b4:	0800f40d 	.word	0x0800f40d
 800f3b8:	0800f3fd 	.word	0x0800f3fd
 800f3bc:	0800f40d 	.word	0x0800f40d
 800f3c0:	0800f40d 	.word	0x0800f40d
 800f3c4:	0800f40d 	.word	0x0800f40d
 800f3c8:	0800f40d 	.word	0x0800f40d
 800f3cc:	0800f40d 	.word	0x0800f40d
 800f3d0:	0800f40d 	.word	0x0800f40d
 800f3d4:	0800f40d 	.word	0x0800f40d
 800f3d8:	0800f405 	.word	0x0800f405
 800f3dc:	2301      	movs	r3, #1
 800f3de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3e2:	e0d6      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f3e4:	2304      	movs	r3, #4
 800f3e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3ea:	e0d2      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f3ec:	2308      	movs	r3, #8
 800f3ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3f2:	e0ce      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f3f4:	2310      	movs	r3, #16
 800f3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f3fa:	e0ca      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f3fc:	2320      	movs	r3, #32
 800f3fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f402:	e0c6      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f404:	2340      	movs	r3, #64	@ 0x40
 800f406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f40a:	e0c2      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f40c:	2380      	movs	r3, #128	@ 0x80
 800f40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f412:	e0be      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f414:	40011400 	.word	0x40011400
 800f418:	58024400 	.word	0x58024400
 800f41c:	40007800 	.word	0x40007800
 800f420:	40007c00 	.word	0x40007c00
 800f424:	40011800 	.word	0x40011800
 800f428:	697b      	ldr	r3, [r7, #20]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	4aad      	ldr	r2, [pc, #692]	@ (800f6e4 <UART_SetConfig+0x900>)
 800f42e:	4293      	cmp	r3, r2
 800f430:	d176      	bne.n	800f520 <UART_SetConfig+0x73c>
 800f432:	4bad      	ldr	r3, [pc, #692]	@ (800f6e8 <UART_SetConfig+0x904>)
 800f434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f436:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f43a:	2b28      	cmp	r3, #40	@ 0x28
 800f43c:	d86c      	bhi.n	800f518 <UART_SetConfig+0x734>
 800f43e:	a201      	add	r2, pc, #4	@ (adr r2, 800f444 <UART_SetConfig+0x660>)
 800f440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f444:	0800f4e9 	.word	0x0800f4e9
 800f448:	0800f519 	.word	0x0800f519
 800f44c:	0800f519 	.word	0x0800f519
 800f450:	0800f519 	.word	0x0800f519
 800f454:	0800f519 	.word	0x0800f519
 800f458:	0800f519 	.word	0x0800f519
 800f45c:	0800f519 	.word	0x0800f519
 800f460:	0800f519 	.word	0x0800f519
 800f464:	0800f4f1 	.word	0x0800f4f1
 800f468:	0800f519 	.word	0x0800f519
 800f46c:	0800f519 	.word	0x0800f519
 800f470:	0800f519 	.word	0x0800f519
 800f474:	0800f519 	.word	0x0800f519
 800f478:	0800f519 	.word	0x0800f519
 800f47c:	0800f519 	.word	0x0800f519
 800f480:	0800f519 	.word	0x0800f519
 800f484:	0800f4f9 	.word	0x0800f4f9
 800f488:	0800f519 	.word	0x0800f519
 800f48c:	0800f519 	.word	0x0800f519
 800f490:	0800f519 	.word	0x0800f519
 800f494:	0800f519 	.word	0x0800f519
 800f498:	0800f519 	.word	0x0800f519
 800f49c:	0800f519 	.word	0x0800f519
 800f4a0:	0800f519 	.word	0x0800f519
 800f4a4:	0800f501 	.word	0x0800f501
 800f4a8:	0800f519 	.word	0x0800f519
 800f4ac:	0800f519 	.word	0x0800f519
 800f4b0:	0800f519 	.word	0x0800f519
 800f4b4:	0800f519 	.word	0x0800f519
 800f4b8:	0800f519 	.word	0x0800f519
 800f4bc:	0800f519 	.word	0x0800f519
 800f4c0:	0800f519 	.word	0x0800f519
 800f4c4:	0800f509 	.word	0x0800f509
 800f4c8:	0800f519 	.word	0x0800f519
 800f4cc:	0800f519 	.word	0x0800f519
 800f4d0:	0800f519 	.word	0x0800f519
 800f4d4:	0800f519 	.word	0x0800f519
 800f4d8:	0800f519 	.word	0x0800f519
 800f4dc:	0800f519 	.word	0x0800f519
 800f4e0:	0800f519 	.word	0x0800f519
 800f4e4:	0800f511 	.word	0x0800f511
 800f4e8:	2301      	movs	r3, #1
 800f4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4ee:	e050      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f4f0:	2304      	movs	r3, #4
 800f4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4f6:	e04c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f4f8:	2308      	movs	r3, #8
 800f4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f4fe:	e048      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f500:	2310      	movs	r3, #16
 800f502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f506:	e044      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f508:	2320      	movs	r3, #32
 800f50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f50e:	e040      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f510:	2340      	movs	r3, #64	@ 0x40
 800f512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f516:	e03c      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f518:	2380      	movs	r3, #128	@ 0x80
 800f51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f51e:	e038      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f520:	697b      	ldr	r3, [r7, #20]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	4a71      	ldr	r2, [pc, #452]	@ (800f6ec <UART_SetConfig+0x908>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d130      	bne.n	800f58c <UART_SetConfig+0x7a8>
 800f52a:	4b6f      	ldr	r3, [pc, #444]	@ (800f6e8 <UART_SetConfig+0x904>)
 800f52c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f52e:	f003 0307 	and.w	r3, r3, #7
 800f532:	2b05      	cmp	r3, #5
 800f534:	d826      	bhi.n	800f584 <UART_SetConfig+0x7a0>
 800f536:	a201      	add	r2, pc, #4	@ (adr r2, 800f53c <UART_SetConfig+0x758>)
 800f538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f53c:	0800f555 	.word	0x0800f555
 800f540:	0800f55d 	.word	0x0800f55d
 800f544:	0800f565 	.word	0x0800f565
 800f548:	0800f56d 	.word	0x0800f56d
 800f54c:	0800f575 	.word	0x0800f575
 800f550:	0800f57d 	.word	0x0800f57d
 800f554:	2302      	movs	r3, #2
 800f556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f55a:	e01a      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f55c:	2304      	movs	r3, #4
 800f55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f562:	e016      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f564:	2308      	movs	r3, #8
 800f566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f56a:	e012      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f56c:	2310      	movs	r3, #16
 800f56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f572:	e00e      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f574:	2320      	movs	r3, #32
 800f576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f57a:	e00a      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f57c:	2340      	movs	r3, #64	@ 0x40
 800f57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f582:	e006      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f584:	2380      	movs	r3, #128	@ 0x80
 800f586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f58a:	e002      	b.n	800f592 <UART_SetConfig+0x7ae>
 800f58c:	2380      	movs	r3, #128	@ 0x80
 800f58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f592:	697b      	ldr	r3, [r7, #20]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	4a55      	ldr	r2, [pc, #340]	@ (800f6ec <UART_SetConfig+0x908>)
 800f598:	4293      	cmp	r3, r2
 800f59a:	f040 80f8 	bne.w	800f78e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f59e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f5a2:	2b20      	cmp	r3, #32
 800f5a4:	dc46      	bgt.n	800f634 <UART_SetConfig+0x850>
 800f5a6:	2b02      	cmp	r3, #2
 800f5a8:	db75      	blt.n	800f696 <UART_SetConfig+0x8b2>
 800f5aa:	3b02      	subs	r3, #2
 800f5ac:	2b1e      	cmp	r3, #30
 800f5ae:	d872      	bhi.n	800f696 <UART_SetConfig+0x8b2>
 800f5b0:	a201      	add	r2, pc, #4	@ (adr r2, 800f5b8 <UART_SetConfig+0x7d4>)
 800f5b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5b6:	bf00      	nop
 800f5b8:	0800f63b 	.word	0x0800f63b
 800f5bc:	0800f697 	.word	0x0800f697
 800f5c0:	0800f643 	.word	0x0800f643
 800f5c4:	0800f697 	.word	0x0800f697
 800f5c8:	0800f697 	.word	0x0800f697
 800f5cc:	0800f697 	.word	0x0800f697
 800f5d0:	0800f653 	.word	0x0800f653
 800f5d4:	0800f697 	.word	0x0800f697
 800f5d8:	0800f697 	.word	0x0800f697
 800f5dc:	0800f697 	.word	0x0800f697
 800f5e0:	0800f697 	.word	0x0800f697
 800f5e4:	0800f697 	.word	0x0800f697
 800f5e8:	0800f697 	.word	0x0800f697
 800f5ec:	0800f697 	.word	0x0800f697
 800f5f0:	0800f663 	.word	0x0800f663
 800f5f4:	0800f697 	.word	0x0800f697
 800f5f8:	0800f697 	.word	0x0800f697
 800f5fc:	0800f697 	.word	0x0800f697
 800f600:	0800f697 	.word	0x0800f697
 800f604:	0800f697 	.word	0x0800f697
 800f608:	0800f697 	.word	0x0800f697
 800f60c:	0800f697 	.word	0x0800f697
 800f610:	0800f697 	.word	0x0800f697
 800f614:	0800f697 	.word	0x0800f697
 800f618:	0800f697 	.word	0x0800f697
 800f61c:	0800f697 	.word	0x0800f697
 800f620:	0800f697 	.word	0x0800f697
 800f624:	0800f697 	.word	0x0800f697
 800f628:	0800f697 	.word	0x0800f697
 800f62c:	0800f697 	.word	0x0800f697
 800f630:	0800f689 	.word	0x0800f689
 800f634:	2b40      	cmp	r3, #64	@ 0x40
 800f636:	d02a      	beq.n	800f68e <UART_SetConfig+0x8aa>
 800f638:	e02d      	b.n	800f696 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f63a:	f7fb ff37 	bl	800b4ac <HAL_RCCEx_GetD3PCLK1Freq>
 800f63e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f640:	e02f      	b.n	800f6a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f642:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f646:	4618      	mov	r0, r3
 800f648:	f7fb ff46 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f64c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f64e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f650:	e027      	b.n	800f6a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f652:	f107 0318 	add.w	r3, r7, #24
 800f656:	4618      	mov	r0, r3
 800f658:	f7fc f892 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f65c:	69fb      	ldr	r3, [r7, #28]
 800f65e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f660:	e01f      	b.n	800f6a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f662:	4b21      	ldr	r3, [pc, #132]	@ (800f6e8 <UART_SetConfig+0x904>)
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	f003 0320 	and.w	r3, r3, #32
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d009      	beq.n	800f682 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f66e:	4b1e      	ldr	r3, [pc, #120]	@ (800f6e8 <UART_SetConfig+0x904>)
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	08db      	lsrs	r3, r3, #3
 800f674:	f003 0303 	and.w	r3, r3, #3
 800f678:	4a1d      	ldr	r2, [pc, #116]	@ (800f6f0 <UART_SetConfig+0x90c>)
 800f67a:	fa22 f303 	lsr.w	r3, r2, r3
 800f67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f680:	e00f      	b.n	800f6a2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f682:	4b1b      	ldr	r3, [pc, #108]	@ (800f6f0 <UART_SetConfig+0x90c>)
 800f684:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f686:	e00c      	b.n	800f6a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f688:	4b1a      	ldr	r3, [pc, #104]	@ (800f6f4 <UART_SetConfig+0x910>)
 800f68a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f68c:	e009      	b.n	800f6a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f68e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f694:	e005      	b.n	800f6a2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f696:	2300      	movs	r3, #0
 800f698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f69a:	2301      	movs	r3, #1
 800f69c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f6a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f6a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	f000 81ee 	beq.w	800fa86 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f6aa:	697b      	ldr	r3, [r7, #20]
 800f6ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6ae:	4a12      	ldr	r2, [pc, #72]	@ (800f6f8 <UART_SetConfig+0x914>)
 800f6b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f6b4:	461a      	mov	r2, r3
 800f6b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f6bc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	685a      	ldr	r2, [r3, #4]
 800f6c2:	4613      	mov	r3, r2
 800f6c4:	005b      	lsls	r3, r3, #1
 800f6c6:	4413      	add	r3, r2
 800f6c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6ca:	429a      	cmp	r2, r3
 800f6cc:	d305      	bcc.n	800f6da <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f6ce:	697b      	ldr	r3, [r7, #20]
 800f6d0:	685b      	ldr	r3, [r3, #4]
 800f6d2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f6d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6d6:	429a      	cmp	r2, r3
 800f6d8:	d910      	bls.n	800f6fc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800f6da:	2301      	movs	r3, #1
 800f6dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f6e0:	e1d1      	b.n	800fa86 <UART_SetConfig+0xca2>
 800f6e2:	bf00      	nop
 800f6e4:	40011c00 	.word	0x40011c00
 800f6e8:	58024400 	.word	0x58024400
 800f6ec:	58000c00 	.word	0x58000c00
 800f6f0:	03d09000 	.word	0x03d09000
 800f6f4:	003d0900 	.word	0x003d0900
 800f6f8:	08014f60 	.word	0x08014f60
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f6fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6fe:	2200      	movs	r2, #0
 800f700:	60bb      	str	r3, [r7, #8]
 800f702:	60fa      	str	r2, [r7, #12]
 800f704:	697b      	ldr	r3, [r7, #20]
 800f706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f708:	4ac0      	ldr	r2, [pc, #768]	@ (800fa0c <UART_SetConfig+0xc28>)
 800f70a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f70e:	b29b      	uxth	r3, r3
 800f710:	2200      	movs	r2, #0
 800f712:	603b      	str	r3, [r7, #0]
 800f714:	607a      	str	r2, [r7, #4]
 800f716:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f71a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f71e:	f7f0 fe4f 	bl	80003c0 <__aeabi_uldivmod>
 800f722:	4602      	mov	r2, r0
 800f724:	460b      	mov	r3, r1
 800f726:	4610      	mov	r0, r2
 800f728:	4619      	mov	r1, r3
 800f72a:	f04f 0200 	mov.w	r2, #0
 800f72e:	f04f 0300 	mov.w	r3, #0
 800f732:	020b      	lsls	r3, r1, #8
 800f734:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f738:	0202      	lsls	r2, r0, #8
 800f73a:	6979      	ldr	r1, [r7, #20]
 800f73c:	6849      	ldr	r1, [r1, #4]
 800f73e:	0849      	lsrs	r1, r1, #1
 800f740:	2000      	movs	r0, #0
 800f742:	460c      	mov	r4, r1
 800f744:	4605      	mov	r5, r0
 800f746:	eb12 0804 	adds.w	r8, r2, r4
 800f74a:	eb43 0905 	adc.w	r9, r3, r5
 800f74e:	697b      	ldr	r3, [r7, #20]
 800f750:	685b      	ldr	r3, [r3, #4]
 800f752:	2200      	movs	r2, #0
 800f754:	469a      	mov	sl, r3
 800f756:	4693      	mov	fp, r2
 800f758:	4652      	mov	r2, sl
 800f75a:	465b      	mov	r3, fp
 800f75c:	4640      	mov	r0, r8
 800f75e:	4649      	mov	r1, r9
 800f760:	f7f0 fe2e 	bl	80003c0 <__aeabi_uldivmod>
 800f764:	4602      	mov	r2, r0
 800f766:	460b      	mov	r3, r1
 800f768:	4613      	mov	r3, r2
 800f76a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f772:	d308      	bcc.n	800f786 <UART_SetConfig+0x9a2>
 800f774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f77a:	d204      	bcs.n	800f786 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f782:	60da      	str	r2, [r3, #12]
 800f784:	e17f      	b.n	800fa86 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800f786:	2301      	movs	r3, #1
 800f788:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f78c:	e17b      	b.n	800fa86 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f78e:	697b      	ldr	r3, [r7, #20]
 800f790:	69db      	ldr	r3, [r3, #28]
 800f792:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f796:	f040 80bd 	bne.w	800f914 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800f79a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f79e:	2b20      	cmp	r3, #32
 800f7a0:	dc48      	bgt.n	800f834 <UART_SetConfig+0xa50>
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	db7b      	blt.n	800f89e <UART_SetConfig+0xaba>
 800f7a6:	2b20      	cmp	r3, #32
 800f7a8:	d879      	bhi.n	800f89e <UART_SetConfig+0xaba>
 800f7aa:	a201      	add	r2, pc, #4	@ (adr r2, 800f7b0 <UART_SetConfig+0x9cc>)
 800f7ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7b0:	0800f83b 	.word	0x0800f83b
 800f7b4:	0800f843 	.word	0x0800f843
 800f7b8:	0800f89f 	.word	0x0800f89f
 800f7bc:	0800f89f 	.word	0x0800f89f
 800f7c0:	0800f84b 	.word	0x0800f84b
 800f7c4:	0800f89f 	.word	0x0800f89f
 800f7c8:	0800f89f 	.word	0x0800f89f
 800f7cc:	0800f89f 	.word	0x0800f89f
 800f7d0:	0800f85b 	.word	0x0800f85b
 800f7d4:	0800f89f 	.word	0x0800f89f
 800f7d8:	0800f89f 	.word	0x0800f89f
 800f7dc:	0800f89f 	.word	0x0800f89f
 800f7e0:	0800f89f 	.word	0x0800f89f
 800f7e4:	0800f89f 	.word	0x0800f89f
 800f7e8:	0800f89f 	.word	0x0800f89f
 800f7ec:	0800f89f 	.word	0x0800f89f
 800f7f0:	0800f86b 	.word	0x0800f86b
 800f7f4:	0800f89f 	.word	0x0800f89f
 800f7f8:	0800f89f 	.word	0x0800f89f
 800f7fc:	0800f89f 	.word	0x0800f89f
 800f800:	0800f89f 	.word	0x0800f89f
 800f804:	0800f89f 	.word	0x0800f89f
 800f808:	0800f89f 	.word	0x0800f89f
 800f80c:	0800f89f 	.word	0x0800f89f
 800f810:	0800f89f 	.word	0x0800f89f
 800f814:	0800f89f 	.word	0x0800f89f
 800f818:	0800f89f 	.word	0x0800f89f
 800f81c:	0800f89f 	.word	0x0800f89f
 800f820:	0800f89f 	.word	0x0800f89f
 800f824:	0800f89f 	.word	0x0800f89f
 800f828:	0800f89f 	.word	0x0800f89f
 800f82c:	0800f89f 	.word	0x0800f89f
 800f830:	0800f891 	.word	0x0800f891
 800f834:	2b40      	cmp	r3, #64	@ 0x40
 800f836:	d02e      	beq.n	800f896 <UART_SetConfig+0xab2>
 800f838:	e031      	b.n	800f89e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f83a:	f7f9 ff99 	bl	8009770 <HAL_RCC_GetPCLK1Freq>
 800f83e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f840:	e033      	b.n	800f8aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f842:	f7f9 ffab 	bl	800979c <HAL_RCC_GetPCLK2Freq>
 800f846:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f848:	e02f      	b.n	800f8aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f84a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f84e:	4618      	mov	r0, r3
 800f850:	f7fb fe42 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f858:	e027      	b.n	800f8aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f85a:	f107 0318 	add.w	r3, r7, #24
 800f85e:	4618      	mov	r0, r3
 800f860:	f7fb ff8e 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f864:	69fb      	ldr	r3, [r7, #28]
 800f866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f868:	e01f      	b.n	800f8aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f86a:	4b69      	ldr	r3, [pc, #420]	@ (800fa10 <UART_SetConfig+0xc2c>)
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	f003 0320 	and.w	r3, r3, #32
 800f872:	2b00      	cmp	r3, #0
 800f874:	d009      	beq.n	800f88a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f876:	4b66      	ldr	r3, [pc, #408]	@ (800fa10 <UART_SetConfig+0xc2c>)
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	08db      	lsrs	r3, r3, #3
 800f87c:	f003 0303 	and.w	r3, r3, #3
 800f880:	4a64      	ldr	r2, [pc, #400]	@ (800fa14 <UART_SetConfig+0xc30>)
 800f882:	fa22 f303 	lsr.w	r3, r2, r3
 800f886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f888:	e00f      	b.n	800f8aa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800f88a:	4b62      	ldr	r3, [pc, #392]	@ (800fa14 <UART_SetConfig+0xc30>)
 800f88c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f88e:	e00c      	b.n	800f8aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f890:	4b61      	ldr	r3, [pc, #388]	@ (800fa18 <UART_SetConfig+0xc34>)
 800f892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f894:	e009      	b.n	800f8aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f89a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f89c:	e005      	b.n	800f8aa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800f89e:	2300      	movs	r3, #0
 800f8a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f8a2:	2301      	movs	r3, #1
 800f8a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f8a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f8aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	f000 80ea 	beq.w	800fa86 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8b6:	4a55      	ldr	r2, [pc, #340]	@ (800fa0c <UART_SetConfig+0xc28>)
 800f8b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8bc:	461a      	mov	r2, r3
 800f8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f8c4:	005a      	lsls	r2, r3, #1
 800f8c6:	697b      	ldr	r3, [r7, #20]
 800f8c8:	685b      	ldr	r3, [r3, #4]
 800f8ca:	085b      	lsrs	r3, r3, #1
 800f8cc:	441a      	add	r2, r3
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	685b      	ldr	r3, [r3, #4]
 800f8d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8da:	2b0f      	cmp	r3, #15
 800f8dc:	d916      	bls.n	800f90c <UART_SetConfig+0xb28>
 800f8de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f8e4:	d212      	bcs.n	800f90c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f8e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e8:	b29b      	uxth	r3, r3
 800f8ea:	f023 030f 	bic.w	r3, r3, #15
 800f8ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f2:	085b      	lsrs	r3, r3, #1
 800f8f4:	b29b      	uxth	r3, r3
 800f8f6:	f003 0307 	and.w	r3, r3, #7
 800f8fa:	b29a      	uxth	r2, r3
 800f8fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f8fe:	4313      	orrs	r3, r2
 800f900:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f902:	697b      	ldr	r3, [r7, #20]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f908:	60da      	str	r2, [r3, #12]
 800f90a:	e0bc      	b.n	800fa86 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f90c:	2301      	movs	r3, #1
 800f90e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f912:	e0b8      	b.n	800fa86 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f914:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f918:	2b20      	cmp	r3, #32
 800f91a:	dc4b      	bgt.n	800f9b4 <UART_SetConfig+0xbd0>
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	f2c0 8087 	blt.w	800fa30 <UART_SetConfig+0xc4c>
 800f922:	2b20      	cmp	r3, #32
 800f924:	f200 8084 	bhi.w	800fa30 <UART_SetConfig+0xc4c>
 800f928:	a201      	add	r2, pc, #4	@ (adr r2, 800f930 <UART_SetConfig+0xb4c>)
 800f92a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f92e:	bf00      	nop
 800f930:	0800f9bb 	.word	0x0800f9bb
 800f934:	0800f9c3 	.word	0x0800f9c3
 800f938:	0800fa31 	.word	0x0800fa31
 800f93c:	0800fa31 	.word	0x0800fa31
 800f940:	0800f9cb 	.word	0x0800f9cb
 800f944:	0800fa31 	.word	0x0800fa31
 800f948:	0800fa31 	.word	0x0800fa31
 800f94c:	0800fa31 	.word	0x0800fa31
 800f950:	0800f9db 	.word	0x0800f9db
 800f954:	0800fa31 	.word	0x0800fa31
 800f958:	0800fa31 	.word	0x0800fa31
 800f95c:	0800fa31 	.word	0x0800fa31
 800f960:	0800fa31 	.word	0x0800fa31
 800f964:	0800fa31 	.word	0x0800fa31
 800f968:	0800fa31 	.word	0x0800fa31
 800f96c:	0800fa31 	.word	0x0800fa31
 800f970:	0800f9eb 	.word	0x0800f9eb
 800f974:	0800fa31 	.word	0x0800fa31
 800f978:	0800fa31 	.word	0x0800fa31
 800f97c:	0800fa31 	.word	0x0800fa31
 800f980:	0800fa31 	.word	0x0800fa31
 800f984:	0800fa31 	.word	0x0800fa31
 800f988:	0800fa31 	.word	0x0800fa31
 800f98c:	0800fa31 	.word	0x0800fa31
 800f990:	0800fa31 	.word	0x0800fa31
 800f994:	0800fa31 	.word	0x0800fa31
 800f998:	0800fa31 	.word	0x0800fa31
 800f99c:	0800fa31 	.word	0x0800fa31
 800f9a0:	0800fa31 	.word	0x0800fa31
 800f9a4:	0800fa31 	.word	0x0800fa31
 800f9a8:	0800fa31 	.word	0x0800fa31
 800f9ac:	0800fa31 	.word	0x0800fa31
 800f9b0:	0800fa23 	.word	0x0800fa23
 800f9b4:	2b40      	cmp	r3, #64	@ 0x40
 800f9b6:	d037      	beq.n	800fa28 <UART_SetConfig+0xc44>
 800f9b8:	e03a      	b.n	800fa30 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f9ba:	f7f9 fed9 	bl	8009770 <HAL_RCC_GetPCLK1Freq>
 800f9be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f9c0:	e03c      	b.n	800fa3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f9c2:	f7f9 feeb 	bl	800979c <HAL_RCC_GetPCLK2Freq>
 800f9c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f9c8:	e038      	b.n	800fa3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f9ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7fb fd82 	bl	800b4d8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9d8:	e030      	b.n	800fa3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f9da:	f107 0318 	add.w	r3, r7, #24
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f7fb fece 	bl	800b780 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f9e4:	69fb      	ldr	r3, [r7, #28]
 800f9e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9e8:	e028      	b.n	800fa3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f9ea:	4b09      	ldr	r3, [pc, #36]	@ (800fa10 <UART_SetConfig+0xc2c>)
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	f003 0320 	and.w	r3, r3, #32
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d012      	beq.n	800fa1c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f9f6:	4b06      	ldr	r3, [pc, #24]	@ (800fa10 <UART_SetConfig+0xc2c>)
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	08db      	lsrs	r3, r3, #3
 800f9fc:	f003 0303 	and.w	r3, r3, #3
 800fa00:	4a04      	ldr	r2, [pc, #16]	@ (800fa14 <UART_SetConfig+0xc30>)
 800fa02:	fa22 f303 	lsr.w	r3, r2, r3
 800fa06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fa08:	e018      	b.n	800fa3c <UART_SetConfig+0xc58>
 800fa0a:	bf00      	nop
 800fa0c:	08014f60 	.word	0x08014f60
 800fa10:	58024400 	.word	0x58024400
 800fa14:	03d09000 	.word	0x03d09000
 800fa18:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800fa1c:	4b24      	ldr	r3, [pc, #144]	@ (800fab0 <UART_SetConfig+0xccc>)
 800fa1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa20:	e00c      	b.n	800fa3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fa22:	4b24      	ldr	r3, [pc, #144]	@ (800fab4 <UART_SetConfig+0xcd0>)
 800fa24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa26:	e009      	b.n	800fa3c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fa28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fa2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa2e:	e005      	b.n	800fa3c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800fa30:	2300      	movs	r3, #0
 800fa32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800fa34:	2301      	movs	r3, #1
 800fa36:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800fa3a:	bf00      	nop
    }

    if (pclk != 0U)
 800fa3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d021      	beq.n	800fa86 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fa42:	697b      	ldr	r3, [r7, #20]
 800fa44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa46:	4a1c      	ldr	r2, [pc, #112]	@ (800fab8 <UART_SetConfig+0xcd4>)
 800fa48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa4c:	461a      	mov	r2, r3
 800fa4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa50:	fbb3 f2f2 	udiv	r2, r3, r2
 800fa54:	697b      	ldr	r3, [r7, #20]
 800fa56:	685b      	ldr	r3, [r3, #4]
 800fa58:	085b      	lsrs	r3, r3, #1
 800fa5a:	441a      	add	r2, r3
 800fa5c:	697b      	ldr	r3, [r7, #20]
 800fa5e:	685b      	ldr	r3, [r3, #4]
 800fa60:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa64:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fa66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa68:	2b0f      	cmp	r3, #15
 800fa6a:	d909      	bls.n	800fa80 <UART_SetConfig+0xc9c>
 800fa6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fa72:	d205      	bcs.n	800fa80 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fa74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa76:	b29a      	uxth	r2, r3
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	60da      	str	r2, [r3, #12]
 800fa7e:	e002      	b.n	800fa86 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800fa80:	2301      	movs	r3, #1
 800fa82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	2201      	movs	r2, #1
 800fa8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fa8e:	697b      	ldr	r3, [r7, #20]
 800fa90:	2201      	movs	r2, #1
 800fa92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fa96:	697b      	ldr	r3, [r7, #20]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fa9c:	697b      	ldr	r3, [r7, #20]
 800fa9e:	2200      	movs	r2, #0
 800faa0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800faa2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800faa6:	4618      	mov	r0, r3
 800faa8:	3748      	adds	r7, #72	@ 0x48
 800faaa:	46bd      	mov	sp, r7
 800faac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fab0:	03d09000 	.word	0x03d09000
 800fab4:	003d0900 	.word	0x003d0900
 800fab8:	08014f60 	.word	0x08014f60

0800fabc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b083      	sub	sp, #12
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fac8:	f003 0308 	and.w	r3, r3, #8
 800facc:	2b00      	cmp	r3, #0
 800face:	d00a      	beq.n	800fae6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	685b      	ldr	r3, [r3, #4]
 800fad6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	430a      	orrs	r2, r1
 800fae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800faea:	f003 0301 	and.w	r3, r3, #1
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d00a      	beq.n	800fb08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	685b      	ldr	r3, [r3, #4]
 800faf8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	430a      	orrs	r2, r1
 800fb06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb0c:	f003 0302 	and.w	r3, r3, #2
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d00a      	beq.n	800fb2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	685b      	ldr	r3, [r3, #4]
 800fb1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	430a      	orrs	r2, r1
 800fb28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb2e:	f003 0304 	and.w	r3, r3, #4
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d00a      	beq.n	800fb4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	685b      	ldr	r3, [r3, #4]
 800fb3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	430a      	orrs	r2, r1
 800fb4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb50:	f003 0310 	and.w	r3, r3, #16
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d00a      	beq.n	800fb6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	689b      	ldr	r3, [r3, #8]
 800fb5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	430a      	orrs	r2, r1
 800fb6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb72:	f003 0320 	and.w	r3, r3, #32
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d00a      	beq.n	800fb90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	689b      	ldr	r3, [r3, #8]
 800fb80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	430a      	orrs	r2, r1
 800fb8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d01a      	beq.n	800fbd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	685b      	ldr	r3, [r3, #4]
 800fba2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	430a      	orrs	r2, r1
 800fbb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fbba:	d10a      	bne.n	800fbd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	685b      	ldr	r3, [r3, #4]
 800fbc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	430a      	orrs	r2, r1
 800fbd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d00a      	beq.n	800fbf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	685b      	ldr	r3, [r3, #4]
 800fbe4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	430a      	orrs	r2, r1
 800fbf2:	605a      	str	r2, [r3, #4]
  }
}
 800fbf4:	bf00      	nop
 800fbf6:	370c      	adds	r7, #12
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfe:	4770      	bx	lr

0800fc00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b098      	sub	sp, #96	@ 0x60
 800fc04:	af02      	add	r7, sp, #8
 800fc06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fc10:	f7f2 ffa2 	bl	8002b58 <HAL_GetTick>
 800fc14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	f003 0308 	and.w	r3, r3, #8
 800fc20:	2b08      	cmp	r3, #8
 800fc22:	d12f      	bne.n	800fc84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fc24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fc28:	9300      	str	r3, [sp, #0]
 800fc2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fc32:	6878      	ldr	r0, [r7, #4]
 800fc34:	f000 f88e 	bl	800fd54 <UART_WaitOnFlagUntilTimeout>
 800fc38:	4603      	mov	r3, r0
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d022      	beq.n	800fc84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc46:	e853 3f00 	ldrex	r3, [r3]
 800fc4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fc4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fc52:	653b      	str	r3, [r7, #80]	@ 0x50
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	461a      	mov	r2, r3
 800fc5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc5e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fc62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fc64:	e841 2300 	strex	r3, r2, [r1]
 800fc68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fc6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d1e6      	bne.n	800fc3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2220      	movs	r2, #32
 800fc74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fc80:	2303      	movs	r3, #3
 800fc82:	e063      	b.n	800fd4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	f003 0304 	and.w	r3, r3, #4
 800fc8e:	2b04      	cmp	r3, #4
 800fc90:	d149      	bne.n	800fd26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fc92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fc96:	9300      	str	r3, [sp, #0]
 800fc98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f000 f857 	bl	800fd54 <UART_WaitOnFlagUntilTimeout>
 800fca6:	4603      	mov	r3, r0
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d03c      	beq.n	800fd26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcb4:	e853 3f00 	ldrex	r3, [r3]
 800fcb8:	623b      	str	r3, [r7, #32]
   return(result);
 800fcba:	6a3b      	ldr	r3, [r7, #32]
 800fcbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fcc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	461a      	mov	r2, r3
 800fcc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcca:	633b      	str	r3, [r7, #48]	@ 0x30
 800fccc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fcd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fcd2:	e841 2300 	strex	r3, r2, [r1]
 800fcd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fcd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d1e6      	bne.n	800fcac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	3308      	adds	r3, #8
 800fce4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fce6:	693b      	ldr	r3, [r7, #16]
 800fce8:	e853 3f00 	ldrex	r3, [r3]
 800fcec:	60fb      	str	r3, [r7, #12]
   return(result);
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	f023 0301 	bic.w	r3, r3, #1
 800fcf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	3308      	adds	r3, #8
 800fcfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fcfe:	61fa      	str	r2, [r7, #28]
 800fd00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd02:	69b9      	ldr	r1, [r7, #24]
 800fd04:	69fa      	ldr	r2, [r7, #28]
 800fd06:	e841 2300 	strex	r3, r2, [r1]
 800fd0a:	617b      	str	r3, [r7, #20]
   return(result);
 800fd0c:	697b      	ldr	r3, [r7, #20]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d1e5      	bne.n	800fcde <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2220      	movs	r2, #32
 800fd16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fd22:	2303      	movs	r3, #3
 800fd24:	e012      	b.n	800fd4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	2220      	movs	r2, #32
 800fd2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2220      	movs	r2, #32
 800fd32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2200      	movs	r2, #0
 800fd40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	2200      	movs	r2, #0
 800fd46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd4a:	2300      	movs	r3, #0
}
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	3758      	adds	r7, #88	@ 0x58
 800fd50:	46bd      	mov	sp, r7
 800fd52:	bd80      	pop	{r7, pc}

0800fd54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b084      	sub	sp, #16
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	60f8      	str	r0, [r7, #12]
 800fd5c:	60b9      	str	r1, [r7, #8]
 800fd5e:	603b      	str	r3, [r7, #0]
 800fd60:	4613      	mov	r3, r2
 800fd62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fd64:	e04f      	b.n	800fe06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fd66:	69bb      	ldr	r3, [r7, #24]
 800fd68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd6c:	d04b      	beq.n	800fe06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fd6e:	f7f2 fef3 	bl	8002b58 <HAL_GetTick>
 800fd72:	4602      	mov	r2, r0
 800fd74:	683b      	ldr	r3, [r7, #0]
 800fd76:	1ad3      	subs	r3, r2, r3
 800fd78:	69ba      	ldr	r2, [r7, #24]
 800fd7a:	429a      	cmp	r2, r3
 800fd7c:	d302      	bcc.n	800fd84 <UART_WaitOnFlagUntilTimeout+0x30>
 800fd7e:	69bb      	ldr	r3, [r7, #24]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d101      	bne.n	800fd88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fd84:	2303      	movs	r3, #3
 800fd86:	e04e      	b.n	800fe26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	f003 0304 	and.w	r3, r3, #4
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d037      	beq.n	800fe06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd96:	68bb      	ldr	r3, [r7, #8]
 800fd98:	2b80      	cmp	r3, #128	@ 0x80
 800fd9a:	d034      	beq.n	800fe06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	2b40      	cmp	r3, #64	@ 0x40
 800fda0:	d031      	beq.n	800fe06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	69db      	ldr	r3, [r3, #28]
 800fda8:	f003 0308 	and.w	r3, r3, #8
 800fdac:	2b08      	cmp	r3, #8
 800fdae:	d110      	bne.n	800fdd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	2208      	movs	r2, #8
 800fdb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fdb8:	68f8      	ldr	r0, [r7, #12]
 800fdba:	f000 f839 	bl	800fe30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	2208      	movs	r2, #8
 800fdc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fdce:	2301      	movs	r3, #1
 800fdd0:	e029      	b.n	800fe26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	69db      	ldr	r3, [r3, #28]
 800fdd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fddc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fde0:	d111      	bne.n	800fe06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fdea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fdec:	68f8      	ldr	r0, [r7, #12]
 800fdee:	f000 f81f 	bl	800fe30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	2220      	movs	r2, #32
 800fdf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fe02:	2303      	movs	r3, #3
 800fe04:	e00f      	b.n	800fe26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	69da      	ldr	r2, [r3, #28]
 800fe0c:	68bb      	ldr	r3, [r7, #8]
 800fe0e:	4013      	ands	r3, r2
 800fe10:	68ba      	ldr	r2, [r7, #8]
 800fe12:	429a      	cmp	r2, r3
 800fe14:	bf0c      	ite	eq
 800fe16:	2301      	moveq	r3, #1
 800fe18:	2300      	movne	r3, #0
 800fe1a:	b2db      	uxtb	r3, r3
 800fe1c:	461a      	mov	r2, r3
 800fe1e:	79fb      	ldrb	r3, [r7, #7]
 800fe20:	429a      	cmp	r2, r3
 800fe22:	d0a0      	beq.n	800fd66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fe24:	2300      	movs	r3, #0
}
 800fe26:	4618      	mov	r0, r3
 800fe28:	3710      	adds	r7, #16
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	bd80      	pop	{r7, pc}
	...

0800fe30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fe30:	b480      	push	{r7}
 800fe32:	b095      	sub	sp, #84	@ 0x54
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe40:	e853 3f00 	ldrex	r3, [r3]
 800fe44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fe46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fe4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	461a      	mov	r2, r3
 800fe54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe56:	643b      	str	r3, [r7, #64]	@ 0x40
 800fe58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fe5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fe5e:	e841 2300 	strex	r3, r2, [r1]
 800fe62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fe64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d1e6      	bne.n	800fe38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	3308      	adds	r3, #8
 800fe70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe72:	6a3b      	ldr	r3, [r7, #32]
 800fe74:	e853 3f00 	ldrex	r3, [r3]
 800fe78:	61fb      	str	r3, [r7, #28]
   return(result);
 800fe7a:	69fa      	ldr	r2, [r7, #28]
 800fe7c:	4b1e      	ldr	r3, [pc, #120]	@ (800fef8 <UART_EndRxTransfer+0xc8>)
 800fe7e:	4013      	ands	r3, r2
 800fe80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	3308      	adds	r3, #8
 800fe88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fe8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fe8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fe90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe92:	e841 2300 	strex	r3, r2, [r1]
 800fe96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fe98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d1e5      	bne.n	800fe6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d118      	bne.n	800fed8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	e853 3f00 	ldrex	r3, [r3]
 800feb2:	60bb      	str	r3, [r7, #8]
   return(result);
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	f023 0310 	bic.w	r3, r3, #16
 800feba:	647b      	str	r3, [r7, #68]	@ 0x44
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	461a      	mov	r2, r3
 800fec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fec4:	61bb      	str	r3, [r7, #24]
 800fec6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec8:	6979      	ldr	r1, [r7, #20]
 800feca:	69ba      	ldr	r2, [r7, #24]
 800fecc:	e841 2300 	strex	r3, r2, [r1]
 800fed0:	613b      	str	r3, [r7, #16]
   return(result);
 800fed2:	693b      	ldr	r3, [r7, #16]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d1e6      	bne.n	800fea6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2220      	movs	r2, #32
 800fedc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2200      	movs	r2, #0
 800fee4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	2200      	movs	r2, #0
 800feea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800feec:	bf00      	nop
 800feee:	3754      	adds	r7, #84	@ 0x54
 800fef0:	46bd      	mov	sp, r7
 800fef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef6:	4770      	bx	lr
 800fef8:	effffffe 	.word	0xeffffffe

0800fefc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fefc:	b480      	push	{r7}
 800fefe:	b085      	sub	sp, #20
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ff0a:	2b01      	cmp	r3, #1
 800ff0c:	d101      	bne.n	800ff12 <HAL_UARTEx_DisableFifoMode+0x16>
 800ff0e:	2302      	movs	r3, #2
 800ff10:	e027      	b.n	800ff62 <HAL_UARTEx_DisableFifoMode+0x66>
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	2201      	movs	r2, #1
 800ff16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2224      	movs	r2, #36	@ 0x24
 800ff1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	681a      	ldr	r2, [r3, #0]
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	f022 0201 	bic.w	r2, r2, #1
 800ff38:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ff40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	2200      	movs	r2, #0
 800ff46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	68fa      	ldr	r2, [r7, #12]
 800ff4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	2220      	movs	r2, #32
 800ff54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ff60:	2300      	movs	r3, #0
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	3714      	adds	r7, #20
 800ff66:	46bd      	mov	sp, r7
 800ff68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6c:	4770      	bx	lr

0800ff6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ff6e:	b580      	push	{r7, lr}
 800ff70:	b084      	sub	sp, #16
 800ff72:	af00      	add	r7, sp, #0
 800ff74:	6078      	str	r0, [r7, #4]
 800ff76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ff7e:	2b01      	cmp	r3, #1
 800ff80:	d101      	bne.n	800ff86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ff82:	2302      	movs	r3, #2
 800ff84:	e02d      	b.n	800ffe2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	2201      	movs	r2, #1
 800ff8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2224      	movs	r2, #36	@ 0x24
 800ff92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	681a      	ldr	r2, [r3, #0]
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	f022 0201 	bic.w	r2, r2, #1
 800ffac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	689b      	ldr	r3, [r3, #8]
 800ffb4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	683a      	ldr	r2, [r7, #0]
 800ffbe:	430a      	orrs	r2, r1
 800ffc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ffc2:	6878      	ldr	r0, [r7, #4]
 800ffc4:	f000 f850 	bl	8010068 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	68fa      	ldr	r2, [r7, #12]
 800ffce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	2220      	movs	r2, #32
 800ffd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2200      	movs	r2, #0
 800ffdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ffe0:	2300      	movs	r3, #0
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3710      	adds	r7, #16
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}

0800ffea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ffea:	b580      	push	{r7, lr}
 800ffec:	b084      	sub	sp, #16
 800ffee:	af00      	add	r7, sp, #0
 800fff0:	6078      	str	r0, [r7, #4]
 800fff2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fffa:	2b01      	cmp	r3, #1
 800fffc:	d101      	bne.n	8010002 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fffe:	2302      	movs	r3, #2
 8010000:	e02d      	b.n	801005e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	2201      	movs	r2, #1
 8010006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	2224      	movs	r2, #36	@ 0x24
 801000e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	681a      	ldr	r2, [r3, #0]
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	f022 0201 	bic.w	r2, r2, #1
 8010028:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	689b      	ldr	r3, [r3, #8]
 8010030:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	683a      	ldr	r2, [r7, #0]
 801003a:	430a      	orrs	r2, r1
 801003c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	f000 f812 	bl	8010068 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	68fa      	ldr	r2, [r7, #12]
 801004a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2220      	movs	r2, #32
 8010050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2200      	movs	r2, #0
 8010058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801005c:	2300      	movs	r3, #0
}
 801005e:	4618      	mov	r0, r3
 8010060:	3710      	adds	r7, #16
 8010062:	46bd      	mov	sp, r7
 8010064:	bd80      	pop	{r7, pc}
	...

08010068 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010068:	b480      	push	{r7}
 801006a:	b085      	sub	sp, #20
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010074:	2b00      	cmp	r3, #0
 8010076:	d108      	bne.n	801008a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2201      	movs	r2, #1
 801007c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2201      	movs	r2, #1
 8010084:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010088:	e031      	b.n	80100ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801008a:	2310      	movs	r3, #16
 801008c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801008e:	2310      	movs	r3, #16
 8010090:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	0e5b      	lsrs	r3, r3, #25
 801009a:	b2db      	uxtb	r3, r3
 801009c:	f003 0307 	and.w	r3, r3, #7
 80100a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	689b      	ldr	r3, [r3, #8]
 80100a8:	0f5b      	lsrs	r3, r3, #29
 80100aa:	b2db      	uxtb	r3, r3
 80100ac:	f003 0307 	and.w	r3, r3, #7
 80100b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80100b2:	7bbb      	ldrb	r3, [r7, #14]
 80100b4:	7b3a      	ldrb	r2, [r7, #12]
 80100b6:	4911      	ldr	r1, [pc, #68]	@ (80100fc <UARTEx_SetNbDataToProcess+0x94>)
 80100b8:	5c8a      	ldrb	r2, [r1, r2]
 80100ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80100be:	7b3a      	ldrb	r2, [r7, #12]
 80100c0:	490f      	ldr	r1, [pc, #60]	@ (8010100 <UARTEx_SetNbDataToProcess+0x98>)
 80100c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80100c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80100c8:	b29a      	uxth	r2, r3
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80100d0:	7bfb      	ldrb	r3, [r7, #15]
 80100d2:	7b7a      	ldrb	r2, [r7, #13]
 80100d4:	4909      	ldr	r1, [pc, #36]	@ (80100fc <UARTEx_SetNbDataToProcess+0x94>)
 80100d6:	5c8a      	ldrb	r2, [r1, r2]
 80100d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80100dc:	7b7a      	ldrb	r2, [r7, #13]
 80100de:	4908      	ldr	r1, [pc, #32]	@ (8010100 <UARTEx_SetNbDataToProcess+0x98>)
 80100e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80100e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80100e6:	b29a      	uxth	r2, r3
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80100ee:	bf00      	nop
 80100f0:	3714      	adds	r7, #20
 80100f2:	46bd      	mov	sp, r7
 80100f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f8:	4770      	bx	lr
 80100fa:	bf00      	nop
 80100fc:	08014f78 	.word	0x08014f78
 8010100:	08014f80 	.word	0x08014f80

08010104 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010104:	b084      	sub	sp, #16
 8010106:	b480      	push	{r7}
 8010108:	b085      	sub	sp, #20
 801010a:	af00      	add	r7, sp, #0
 801010c:	6078      	str	r0, [r7, #4]
 801010e:	f107 001c 	add.w	r0, r7, #28
 8010112:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010116:	2300      	movs	r3, #0
 8010118:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 801011a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 801011c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 801011e:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8010120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8010122:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8010124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8010126:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 801012a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 801012c:	68fa      	ldr	r2, [r7, #12]
 801012e:	4313      	orrs	r3, r2
 8010130:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	685a      	ldr	r2, [r3, #4]
 8010136:	4b07      	ldr	r3, [pc, #28]	@ (8010154 <SDMMC_Init+0x50>)
 8010138:	4013      	ands	r3, r2
 801013a:	68fa      	ldr	r2, [r7, #12]
 801013c:	431a      	orrs	r2, r3
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010142:	2300      	movs	r3, #0
}
 8010144:	4618      	mov	r0, r3
 8010146:	3714      	adds	r7, #20
 8010148:	46bd      	mov	sp, r7
 801014a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014e:	b004      	add	sp, #16
 8010150:	4770      	bx	lr
 8010152:	bf00      	nop
 8010154:	ffc02c00 	.word	0xffc02c00

08010158 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010158:	b480      	push	{r7}
 801015a:	b083      	sub	sp, #12
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010166:	4618      	mov	r0, r3
 8010168:	370c      	adds	r7, #12
 801016a:	46bd      	mov	sp, r7
 801016c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010170:	4770      	bx	lr

08010172 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8010172:	b480      	push	{r7}
 8010174:	b083      	sub	sp, #12
 8010176:	af00      	add	r7, sp, #0
 8010178:	6078      	str	r0, [r7, #4]
 801017a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 801017c:	683b      	ldr	r3, [r7, #0]
 801017e:	681a      	ldr	r2, [r3, #0]
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010186:	2300      	movs	r3, #0
}
 8010188:	4618      	mov	r0, r3
 801018a:	370c      	adds	r7, #12
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr

08010194 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8010194:	b480      	push	{r7}
 8010196:	b083      	sub	sp, #12
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	f043 0203 	orr.w	r2, r3, #3
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80101a8:	2300      	movs	r3, #0
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	370c      	adds	r7, #12
 80101ae:	46bd      	mov	sp, r7
 80101b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b4:	4770      	bx	lr

080101b6 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80101b6:	b480      	push	{r7}
 80101b8:	b083      	sub	sp, #12
 80101ba:	af00      	add	r7, sp, #0
 80101bc:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	f003 0303 	and.w	r3, r3, #3
}
 80101c6:	4618      	mov	r0, r3
 80101c8:	370c      	adds	r7, #12
 80101ca:	46bd      	mov	sp, r7
 80101cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d0:	4770      	bx	lr
	...

080101d4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80101d4:	b480      	push	{r7}
 80101d6:	b085      	sub	sp, #20
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80101de:	2300      	movs	r3, #0
 80101e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80101e2:	683b      	ldr	r3, [r7, #0]
 80101e4:	681a      	ldr	r2, [r3, #0]
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80101f2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 80101f4:	683b      	ldr	r3, [r7, #0]
 80101f6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 80101f8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80101fa:	683b      	ldr	r3, [r7, #0]
 80101fc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 80101fe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8010200:	68fa      	ldr	r2, [r7, #12]
 8010202:	4313      	orrs	r3, r2
 8010204:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	68da      	ldr	r2, [r3, #12]
 801020a:	4b06      	ldr	r3, [pc, #24]	@ (8010224 <SDMMC_SendCommand+0x50>)
 801020c:	4013      	ands	r3, r2
 801020e:	68fa      	ldr	r2, [r7, #12]
 8010210:	431a      	orrs	r2, r3
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010216:	2300      	movs	r3, #0
}
 8010218:	4618      	mov	r0, r3
 801021a:	3714      	adds	r7, #20
 801021c:	46bd      	mov	sp, r7
 801021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010222:	4770      	bx	lr
 8010224:	fffee0c0 	.word	0xfffee0c0

08010228 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010228:	b480      	push	{r7}
 801022a:	b083      	sub	sp, #12
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	691b      	ldr	r3, [r3, #16]
 8010234:	b2db      	uxtb	r3, r3
}
 8010236:	4618      	mov	r0, r3
 8010238:	370c      	adds	r7, #12
 801023a:	46bd      	mov	sp, r7
 801023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010240:	4770      	bx	lr

08010242 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010242:	b480      	push	{r7}
 8010244:	b085      	sub	sp, #20
 8010246:	af00      	add	r7, sp, #0
 8010248:	6078      	str	r0, [r7, #4]
 801024a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	3314      	adds	r3, #20
 8010250:	461a      	mov	r2, r3
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	4413      	add	r3, r2
 8010256:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	681b      	ldr	r3, [r3, #0]
}
 801025c:	4618      	mov	r0, r3
 801025e:	3714      	adds	r7, #20
 8010260:	46bd      	mov	sp, r7
 8010262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010266:	4770      	bx	lr

08010268 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8010268:	b480      	push	{r7}
 801026a:	b085      	sub	sp, #20
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010272:	2300      	movs	r3, #0
 8010274:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010276:	683b      	ldr	r3, [r7, #0]
 8010278:	681a      	ldr	r2, [r3, #0]
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801027e:	683b      	ldr	r3, [r7, #0]
 8010280:	685a      	ldr	r2, [r3, #4]
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801028a:	683b      	ldr	r3, [r7, #0]
 801028c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801028e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8010294:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801029a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801029c:	68fa      	ldr	r2, [r7, #12]
 801029e:	4313      	orrs	r3, r2
 80102a0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	431a      	orrs	r2, r3
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80102b2:	2300      	movs	r3, #0

}
 80102b4:	4618      	mov	r0, r3
 80102b6:	3714      	adds	r7, #20
 80102b8:	46bd      	mov	sp, r7
 80102ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102be:	4770      	bx	lr

080102c0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80102c0:	b580      	push	{r7, lr}
 80102c2:	b088      	sub	sp, #32
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	6078      	str	r0, [r7, #4]
 80102c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80102ce:	2310      	movs	r3, #16
 80102d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80102d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80102d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80102d8:	2300      	movs	r3, #0
 80102da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80102dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80102e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80102e2:	f107 0308 	add.w	r3, r7, #8
 80102e6:	4619      	mov	r1, r3
 80102e8:	6878      	ldr	r0, [r7, #4]
 80102ea:	f7ff ff73 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80102ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80102f2:	2110      	movs	r1, #16
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f000 fa5f 	bl	80107b8 <SDMMC_GetCmdResp1>
 80102fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80102fc:	69fb      	ldr	r3, [r7, #28]
}
 80102fe:	4618      	mov	r0, r3
 8010300:	3720      	adds	r7, #32
 8010302:	46bd      	mov	sp, r7
 8010304:	bd80      	pop	{r7, pc}

08010306 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010306:	b580      	push	{r7, lr}
 8010308:	b088      	sub	sp, #32
 801030a:	af00      	add	r7, sp, #0
 801030c:	6078      	str	r0, [r7, #4]
 801030e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010314:	2311      	movs	r3, #17
 8010316:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010318:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801031c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801031e:	2300      	movs	r3, #0
 8010320:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010322:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010326:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010328:	f107 0308 	add.w	r3, r7, #8
 801032c:	4619      	mov	r1, r3
 801032e:	6878      	ldr	r0, [r7, #4]
 8010330:	f7ff ff50 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010334:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010338:	2111      	movs	r1, #17
 801033a:	6878      	ldr	r0, [r7, #4]
 801033c:	f000 fa3c 	bl	80107b8 <SDMMC_GetCmdResp1>
 8010340:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010342:	69fb      	ldr	r3, [r7, #28]
}
 8010344:	4618      	mov	r0, r3
 8010346:	3720      	adds	r7, #32
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}

0801034c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b088      	sub	sp, #32
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
 8010354:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010356:	683b      	ldr	r3, [r7, #0]
 8010358:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801035a:	2312      	movs	r3, #18
 801035c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801035e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010362:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010364:	2300      	movs	r3, #0
 8010366:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010368:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801036c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801036e:	f107 0308 	add.w	r3, r7, #8
 8010372:	4619      	mov	r1, r3
 8010374:	6878      	ldr	r0, [r7, #4]
 8010376:	f7ff ff2d 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801037a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801037e:	2112      	movs	r1, #18
 8010380:	6878      	ldr	r0, [r7, #4]
 8010382:	f000 fa19 	bl	80107b8 <SDMMC_GetCmdResp1>
 8010386:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010388:	69fb      	ldr	r3, [r7, #28]
}
 801038a:	4618      	mov	r0, r3
 801038c:	3720      	adds	r7, #32
 801038e:	46bd      	mov	sp, r7
 8010390:	bd80      	pop	{r7, pc}

08010392 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010392:	b580      	push	{r7, lr}
 8010394:	b088      	sub	sp, #32
 8010396:	af00      	add	r7, sp, #0
 8010398:	6078      	str	r0, [r7, #4]
 801039a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80103a0:	2318      	movs	r3, #24
 80103a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80103a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80103a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80103aa:	2300      	movs	r3, #0
 80103ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80103ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80103b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80103b4:	f107 0308 	add.w	r3, r7, #8
 80103b8:	4619      	mov	r1, r3
 80103ba:	6878      	ldr	r0, [r7, #4]
 80103bc:	f7ff ff0a 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80103c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80103c4:	2118      	movs	r1, #24
 80103c6:	6878      	ldr	r0, [r7, #4]
 80103c8:	f000 f9f6 	bl	80107b8 <SDMMC_GetCmdResp1>
 80103cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80103ce:	69fb      	ldr	r3, [r7, #28]
}
 80103d0:	4618      	mov	r0, r3
 80103d2:	3720      	adds	r7, #32
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bd80      	pop	{r7, pc}

080103d8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b088      	sub	sp, #32
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
 80103e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80103e2:	683b      	ldr	r3, [r7, #0]
 80103e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80103e6:	2319      	movs	r3, #25
 80103e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80103ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80103ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80103f0:	2300      	movs	r3, #0
 80103f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80103f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80103f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80103fa:	f107 0308 	add.w	r3, r7, #8
 80103fe:	4619      	mov	r1, r3
 8010400:	6878      	ldr	r0, [r7, #4]
 8010402:	f7ff fee7 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010406:	f241 3288 	movw	r2, #5000	@ 0x1388
 801040a:	2119      	movs	r1, #25
 801040c:	6878      	ldr	r0, [r7, #4]
 801040e:	f000 f9d3 	bl	80107b8 <SDMMC_GetCmdResp1>
 8010412:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010414:	69fb      	ldr	r3, [r7, #28]
}
 8010416:	4618      	mov	r0, r3
 8010418:	3720      	adds	r7, #32
 801041a:	46bd      	mov	sp, r7
 801041c:	bd80      	pop	{r7, pc}
	...

08010420 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b088      	sub	sp, #32
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010428:	2300      	movs	r3, #0
 801042a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801042c:	230c      	movs	r3, #12
 801042e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010430:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010434:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010436:	2300      	movs	r3, #0
 8010438:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801043a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801043e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	68db      	ldr	r3, [r3, #12]
 8010444:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	68db      	ldr	r3, [r3, #12]
 8010450:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010458:	f107 0308 	add.w	r3, r7, #8
 801045c:	4619      	mov	r1, r3
 801045e:	6878      	ldr	r0, [r7, #4]
 8010460:	f7ff feb8 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010464:	4a0b      	ldr	r2, [pc, #44]	@ (8010494 <SDMMC_CmdStopTransfer+0x74>)
 8010466:	210c      	movs	r1, #12
 8010468:	6878      	ldr	r0, [r7, #4]
 801046a:	f000 f9a5 	bl	80107b8 <SDMMC_GetCmdResp1>
 801046e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	68db      	ldr	r3, [r3, #12]
 8010474:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 801047c:	69fb      	ldr	r3, [r7, #28]
 801047e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010482:	d101      	bne.n	8010488 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8010484:	2300      	movs	r3, #0
 8010486:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8010488:	69fb      	ldr	r3, [r7, #28]
}
 801048a:	4618      	mov	r0, r3
 801048c:	3720      	adds	r7, #32
 801048e:	46bd      	mov	sp, r7
 8010490:	bd80      	pop	{r7, pc}
 8010492:	bf00      	nop
 8010494:	05f5e100 	.word	0x05f5e100

08010498 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b088      	sub	sp, #32
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
 80104a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80104a6:	2307      	movs	r3, #7
 80104a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80104aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80104ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80104b0:	2300      	movs	r3, #0
 80104b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80104b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80104b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80104ba:	f107 0308 	add.w	r3, r7, #8
 80104be:	4619      	mov	r1, r3
 80104c0:	6878      	ldr	r0, [r7, #4]
 80104c2:	f7ff fe87 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80104c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80104ca:	2107      	movs	r1, #7
 80104cc:	6878      	ldr	r0, [r7, #4]
 80104ce:	f000 f973 	bl	80107b8 <SDMMC_GetCmdResp1>
 80104d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104d4:	69fb      	ldr	r3, [r7, #28]
}
 80104d6:	4618      	mov	r0, r3
 80104d8:	3720      	adds	r7, #32
 80104da:	46bd      	mov	sp, r7
 80104dc:	bd80      	pop	{r7, pc}

080104de <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80104de:	b580      	push	{r7, lr}
 80104e0:	b088      	sub	sp, #32
 80104e2:	af00      	add	r7, sp, #0
 80104e4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80104e6:	2300      	movs	r3, #0
 80104e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80104ea:	2300      	movs	r3, #0
 80104ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80104ee:	2300      	movs	r3, #0
 80104f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80104f2:	2300      	movs	r3, #0
 80104f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80104f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80104fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80104fc:	f107 0308 	add.w	r3, r7, #8
 8010500:	4619      	mov	r1, r3
 8010502:	6878      	ldr	r0, [r7, #4]
 8010504:	f7ff fe66 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010508:	6878      	ldr	r0, [r7, #4]
 801050a:	f000 fb97 	bl	8010c3c <SDMMC_GetCmdError>
 801050e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010510:	69fb      	ldr	r3, [r7, #28]
}
 8010512:	4618      	mov	r0, r3
 8010514:	3720      	adds	r7, #32
 8010516:	46bd      	mov	sp, r7
 8010518:	bd80      	pop	{r7, pc}

0801051a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801051a:	b580      	push	{r7, lr}
 801051c:	b088      	sub	sp, #32
 801051e:	af00      	add	r7, sp, #0
 8010520:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010522:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010526:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010528:	2308      	movs	r3, #8
 801052a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801052c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010530:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010532:	2300      	movs	r3, #0
 8010534:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010536:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801053a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801053c:	f107 0308 	add.w	r3, r7, #8
 8010540:	4619      	mov	r1, r3
 8010542:	6878      	ldr	r0, [r7, #4]
 8010544:	f7ff fe46 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010548:	6878      	ldr	r0, [r7, #4]
 801054a:	f000 fb29 	bl	8010ba0 <SDMMC_GetCmdResp7>
 801054e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010550:	69fb      	ldr	r3, [r7, #28]
}
 8010552:	4618      	mov	r0, r3
 8010554:	3720      	adds	r7, #32
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}

0801055a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801055a:	b580      	push	{r7, lr}
 801055c:	b088      	sub	sp, #32
 801055e:	af00      	add	r7, sp, #0
 8010560:	6078      	str	r0, [r7, #4]
 8010562:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010568:	2337      	movs	r3, #55	@ 0x37
 801056a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801056c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010570:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010572:	2300      	movs	r3, #0
 8010574:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010576:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801057a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801057c:	f107 0308 	add.w	r3, r7, #8
 8010580:	4619      	mov	r1, r3
 8010582:	6878      	ldr	r0, [r7, #4]
 8010584:	f7ff fe26 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010588:	f241 3288 	movw	r2, #5000	@ 0x1388
 801058c:	2137      	movs	r1, #55	@ 0x37
 801058e:	6878      	ldr	r0, [r7, #4]
 8010590:	f000 f912 	bl	80107b8 <SDMMC_GetCmdResp1>
 8010594:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010596:	69fb      	ldr	r3, [r7, #28]
}
 8010598:	4618      	mov	r0, r3
 801059a:	3720      	adds	r7, #32
 801059c:	46bd      	mov	sp, r7
 801059e:	bd80      	pop	{r7, pc}

080105a0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80105a0:	b580      	push	{r7, lr}
 80105a2:	b088      	sub	sp, #32
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
 80105a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80105ae:	2329      	movs	r3, #41	@ 0x29
 80105b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80105b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80105b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80105b8:	2300      	movs	r3, #0
 80105ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80105bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80105c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80105c2:	f107 0308 	add.w	r3, r7, #8
 80105c6:	4619      	mov	r1, r3
 80105c8:	6878      	ldr	r0, [r7, #4]
 80105ca:	f7ff fe03 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80105ce:	6878      	ldr	r0, [r7, #4]
 80105d0:	f000 fa2e 	bl	8010a30 <SDMMC_GetCmdResp3>
 80105d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105d6:	69fb      	ldr	r3, [r7, #28]
}
 80105d8:	4618      	mov	r0, r3
 80105da:	3720      	adds	r7, #32
 80105dc:	46bd      	mov	sp, r7
 80105de:	bd80      	pop	{r7, pc}

080105e0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80105e0:	b580      	push	{r7, lr}
 80105e2:	b088      	sub	sp, #32
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	6078      	str	r0, [r7, #4]
 80105e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80105ea:	683b      	ldr	r3, [r7, #0]
 80105ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80105ee:	2306      	movs	r3, #6
 80105f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80105f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80105f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80105f8:	2300      	movs	r3, #0
 80105fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80105fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010600:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010602:	f107 0308 	add.w	r3, r7, #8
 8010606:	4619      	mov	r1, r3
 8010608:	6878      	ldr	r0, [r7, #4]
 801060a:	f7ff fde3 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801060e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010612:	2106      	movs	r1, #6
 8010614:	6878      	ldr	r0, [r7, #4]
 8010616:	f000 f8cf 	bl	80107b8 <SDMMC_GetCmdResp1>
 801061a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801061c:	69fb      	ldr	r3, [r7, #28]
}
 801061e:	4618      	mov	r0, r3
 8010620:	3720      	adds	r7, #32
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}

08010626 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010626:	b580      	push	{r7, lr}
 8010628:	b088      	sub	sp, #32
 801062a:	af00      	add	r7, sp, #0
 801062c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801062e:	2300      	movs	r3, #0
 8010630:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010632:	2333      	movs	r3, #51	@ 0x33
 8010634:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010636:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801063a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801063c:	2300      	movs	r3, #0
 801063e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010640:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010644:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010646:	f107 0308 	add.w	r3, r7, #8
 801064a:	4619      	mov	r1, r3
 801064c:	6878      	ldr	r0, [r7, #4]
 801064e:	f7ff fdc1 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010656:	2133      	movs	r1, #51	@ 0x33
 8010658:	6878      	ldr	r0, [r7, #4]
 801065a:	f000 f8ad 	bl	80107b8 <SDMMC_GetCmdResp1>
 801065e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010660:	69fb      	ldr	r3, [r7, #28]
}
 8010662:	4618      	mov	r0, r3
 8010664:	3720      	adds	r7, #32
 8010666:	46bd      	mov	sp, r7
 8010668:	bd80      	pop	{r7, pc}

0801066a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801066a:	b580      	push	{r7, lr}
 801066c:	b088      	sub	sp, #32
 801066e:	af00      	add	r7, sp, #0
 8010670:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010672:	2300      	movs	r3, #0
 8010674:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010676:	2302      	movs	r3, #2
 8010678:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801067a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801067e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010680:	2300      	movs	r3, #0
 8010682:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010688:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801068a:	f107 0308 	add.w	r3, r7, #8
 801068e:	4619      	mov	r1, r3
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f7ff fd9f 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010696:	6878      	ldr	r0, [r7, #4]
 8010698:	f000 f980 	bl	801099c <SDMMC_GetCmdResp2>
 801069c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801069e:	69fb      	ldr	r3, [r7, #28]
}
 80106a0:	4618      	mov	r0, r3
 80106a2:	3720      	adds	r7, #32
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bd80      	pop	{r7, pc}

080106a8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b088      	sub	sp, #32
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
 80106b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80106b6:	2309      	movs	r3, #9
 80106b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80106ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80106be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80106c0:	2300      	movs	r3, #0
 80106c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80106c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80106c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80106ca:	f107 0308 	add.w	r3, r7, #8
 80106ce:	4619      	mov	r1, r3
 80106d0:	6878      	ldr	r0, [r7, #4]
 80106d2:	f7ff fd7f 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f000 f960 	bl	801099c <SDMMC_GetCmdResp2>
 80106dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80106de:	69fb      	ldr	r3, [r7, #28]
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3720      	adds	r7, #32
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}

080106e8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b088      	sub	sp, #32
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
 80106f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80106f2:	2300      	movs	r3, #0
 80106f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80106f6:	2303      	movs	r3, #3
 80106f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80106fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80106fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010700:	2300      	movs	r3, #0
 8010702:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010708:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801070a:	f107 0308 	add.w	r3, r7, #8
 801070e:	4619      	mov	r1, r3
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	f7ff fd5f 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010716:	683a      	ldr	r2, [r7, #0]
 8010718:	2103      	movs	r1, #3
 801071a:	6878      	ldr	r0, [r7, #4]
 801071c:	f000 f9c8 	bl	8010ab0 <SDMMC_GetCmdResp6>
 8010720:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010722:	69fb      	ldr	r3, [r7, #28]
}
 8010724:	4618      	mov	r0, r3
 8010726:	3720      	adds	r7, #32
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}

0801072c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b088      	sub	sp, #32
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
 8010734:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8010736:	683b      	ldr	r3, [r7, #0]
 8010738:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801073a:	230d      	movs	r3, #13
 801073c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801073e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010742:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010744:	2300      	movs	r3, #0
 8010746:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010748:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801074c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801074e:	f107 0308 	add.w	r3, r7, #8
 8010752:	4619      	mov	r1, r3
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f7ff fd3d 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801075a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801075e:	210d      	movs	r1, #13
 8010760:	6878      	ldr	r0, [r7, #4]
 8010762:	f000 f829 	bl	80107b8 <SDMMC_GetCmdResp1>
 8010766:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010768:	69fb      	ldr	r3, [r7, #28]
}
 801076a:	4618      	mov	r0, r3
 801076c:	3720      	adds	r7, #32
 801076e:	46bd      	mov	sp, r7
 8010770:	bd80      	pop	{r7, pc}

08010772 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8010772:	b580      	push	{r7, lr}
 8010774:	b088      	sub	sp, #32
 8010776:	af00      	add	r7, sp, #0
 8010778:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801077a:	2300      	movs	r3, #0
 801077c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801077e:	230d      	movs	r3, #13
 8010780:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010782:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010786:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010788:	2300      	movs	r3, #0
 801078a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801078c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010790:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010792:	f107 0308 	add.w	r3, r7, #8
 8010796:	4619      	mov	r1, r3
 8010798:	6878      	ldr	r0, [r7, #4]
 801079a:	f7ff fd1b 	bl	80101d4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801079e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80107a2:	210d      	movs	r1, #13
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f000 f807 	bl	80107b8 <SDMMC_GetCmdResp1>
 80107aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107ac:	69fb      	ldr	r3, [r7, #28]
}
 80107ae:	4618      	mov	r0, r3
 80107b0:	3720      	adds	r7, #32
 80107b2:	46bd      	mov	sp, r7
 80107b4:	bd80      	pop	{r7, pc}
	...

080107b8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b088      	sub	sp, #32
 80107bc:	af00      	add	r7, sp, #0
 80107be:	60f8      	str	r0, [r7, #12]
 80107c0:	460b      	mov	r3, r1
 80107c2:	607a      	str	r2, [r7, #4]
 80107c4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80107c6:	4b70      	ldr	r3, [pc, #448]	@ (8010988 <SDMMC_GetCmdResp1+0x1d0>)
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	4a70      	ldr	r2, [pc, #448]	@ (801098c <SDMMC_GetCmdResp1+0x1d4>)
 80107cc:	fba2 2303 	umull	r2, r3, r2, r3
 80107d0:	0a5a      	lsrs	r2, r3, #9
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	fb02 f303 	mul.w	r3, r2, r3
 80107d8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80107da:	69fb      	ldr	r3, [r7, #28]
 80107dc:	1e5a      	subs	r2, r3, #1
 80107de:	61fa      	str	r2, [r7, #28]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d102      	bne.n	80107ea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80107e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80107e8:	e0c9      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80107ee:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80107f0:	69ba      	ldr	r2, [r7, #24]
 80107f2:	4b67      	ldr	r3, [pc, #412]	@ (8010990 <SDMMC_GetCmdResp1+0x1d8>)
 80107f4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d0ef      	beq.n	80107da <SDMMC_GetCmdResp1+0x22>
 80107fa:	69bb      	ldr	r3, [r7, #24]
 80107fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010800:	2b00      	cmp	r3, #0
 8010802:	d1ea      	bne.n	80107da <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010808:	f003 0304 	and.w	r3, r3, #4
 801080c:	2b00      	cmp	r3, #0
 801080e:	d004      	beq.n	801081a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	2204      	movs	r2, #4
 8010814:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010816:	2304      	movs	r3, #4
 8010818:	e0b1      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801081e:	f003 0301 	and.w	r3, r3, #1
 8010822:	2b00      	cmp	r3, #0
 8010824:	d004      	beq.n	8010830 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2201      	movs	r2, #1
 801082a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801082c:	2301      	movs	r3, #1
 801082e:	e0a6      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	4a58      	ldr	r2, [pc, #352]	@ (8010994 <SDMMC_GetCmdResp1+0x1dc>)
 8010834:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010836:	68f8      	ldr	r0, [r7, #12]
 8010838:	f7ff fcf6 	bl	8010228 <SDMMC_GetCommandResponse>
 801083c:	4603      	mov	r3, r0
 801083e:	461a      	mov	r2, r3
 8010840:	7afb      	ldrb	r3, [r7, #11]
 8010842:	4293      	cmp	r3, r2
 8010844:	d001      	beq.n	801084a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010846:	2301      	movs	r3, #1
 8010848:	e099      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801084a:	2100      	movs	r1, #0
 801084c:	68f8      	ldr	r0, [r7, #12]
 801084e:	f7ff fcf8 	bl	8010242 <SDMMC_GetResponse>
 8010852:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010854:	697a      	ldr	r2, [r7, #20]
 8010856:	4b50      	ldr	r3, [pc, #320]	@ (8010998 <SDMMC_GetCmdResp1+0x1e0>)
 8010858:	4013      	ands	r3, r2
 801085a:	2b00      	cmp	r3, #0
 801085c:	d101      	bne.n	8010862 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801085e:	2300      	movs	r3, #0
 8010860:	e08d      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010862:	697b      	ldr	r3, [r7, #20]
 8010864:	2b00      	cmp	r3, #0
 8010866:	da02      	bge.n	801086e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010868:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801086c:	e087      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801086e:	697b      	ldr	r3, [r7, #20]
 8010870:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010874:	2b00      	cmp	r3, #0
 8010876:	d001      	beq.n	801087c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010878:	2340      	movs	r3, #64	@ 0x40
 801087a:	e080      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 801087c:	697b      	ldr	r3, [r7, #20]
 801087e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010882:	2b00      	cmp	r3, #0
 8010884:	d001      	beq.n	801088a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010886:	2380      	movs	r3, #128	@ 0x80
 8010888:	e079      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801088a:	697b      	ldr	r3, [r7, #20]
 801088c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010890:	2b00      	cmp	r3, #0
 8010892:	d002      	beq.n	801089a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010894:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010898:	e071      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d002      	beq.n	80108aa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80108a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80108a8:	e069      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d002      	beq.n	80108ba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80108b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80108b8:	e061      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80108ba:	697b      	ldr	r3, [r7, #20]
 80108bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d002      	beq.n	80108ca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80108c4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80108c8:	e059      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80108ca:	697b      	ldr	r3, [r7, #20]
 80108cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d002      	beq.n	80108da <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80108d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80108d8:	e051      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80108da:	697b      	ldr	r3, [r7, #20]
 80108dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d002      	beq.n	80108ea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80108e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80108e8:	e049      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d002      	beq.n	80108fa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80108f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80108f8:	e041      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80108fa:	697b      	ldr	r3, [r7, #20]
 80108fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010900:	2b00      	cmp	r3, #0
 8010902:	d002      	beq.n	801090a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010904:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010908:	e039      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801090a:	697b      	ldr	r3, [r7, #20]
 801090c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010910:	2b00      	cmp	r3, #0
 8010912:	d002      	beq.n	801091a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010914:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010918:	e031      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010920:	2b00      	cmp	r3, #0
 8010922:	d002      	beq.n	801092a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010924:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010928:	e029      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010930:	2b00      	cmp	r3, #0
 8010932:	d002      	beq.n	801093a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010934:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010938:	e021      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801093a:	697b      	ldr	r3, [r7, #20]
 801093c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010940:	2b00      	cmp	r3, #0
 8010942:	d002      	beq.n	801094a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010944:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010948:	e019      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801094a:	697b      	ldr	r3, [r7, #20]
 801094c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010950:	2b00      	cmp	r3, #0
 8010952:	d002      	beq.n	801095a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010954:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010958:	e011      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801095a:	697b      	ldr	r3, [r7, #20]
 801095c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010960:	2b00      	cmp	r3, #0
 8010962:	d002      	beq.n	801096a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010964:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010968:	e009      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801096a:	697b      	ldr	r3, [r7, #20]
 801096c:	f003 0308 	and.w	r3, r3, #8
 8010970:	2b00      	cmp	r3, #0
 8010972:	d002      	beq.n	801097a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010974:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010978:	e001      	b.n	801097e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801097a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801097e:	4618      	mov	r0, r3
 8010980:	3720      	adds	r7, #32
 8010982:	46bd      	mov	sp, r7
 8010984:	bd80      	pop	{r7, pc}
 8010986:	bf00      	nop
 8010988:	2400000c 	.word	0x2400000c
 801098c:	10624dd3 	.word	0x10624dd3
 8010990:	00200045 	.word	0x00200045
 8010994:	002000c5 	.word	0x002000c5
 8010998:	fdffe008 	.word	0xfdffe008

0801099c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 801099c:	b480      	push	{r7}
 801099e:	b085      	sub	sp, #20
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80109a4:	4b1f      	ldr	r3, [pc, #124]	@ (8010a24 <SDMMC_GetCmdResp2+0x88>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	4a1f      	ldr	r2, [pc, #124]	@ (8010a28 <SDMMC_GetCmdResp2+0x8c>)
 80109aa:	fba2 2303 	umull	r2, r3, r2, r3
 80109ae:	0a5b      	lsrs	r3, r3, #9
 80109b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80109b4:	fb02 f303 	mul.w	r3, r2, r3
 80109b8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	1e5a      	subs	r2, r3, #1
 80109be:	60fa      	str	r2, [r7, #12]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d102      	bne.n	80109ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80109c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80109c8:	e026      	b.n	8010a18 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109ce:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80109d0:	68bb      	ldr	r3, [r7, #8]
 80109d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d0ef      	beq.n	80109ba <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80109da:	68bb      	ldr	r3, [r7, #8]
 80109dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d1ea      	bne.n	80109ba <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109e8:	f003 0304 	and.w	r3, r3, #4
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d004      	beq.n	80109fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	2204      	movs	r2, #4
 80109f4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80109f6:	2304      	movs	r3, #4
 80109f8:	e00e      	b.n	8010a18 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109fe:	f003 0301 	and.w	r3, r3, #1
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d004      	beq.n	8010a10 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	2201      	movs	r2, #1
 8010a0a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a0c:	2301      	movs	r3, #1
 8010a0e:	e003      	b.n	8010a18 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	4a06      	ldr	r2, [pc, #24]	@ (8010a2c <SDMMC_GetCmdResp2+0x90>)
 8010a14:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010a16:	2300      	movs	r3, #0
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	3714      	adds	r7, #20
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a22:	4770      	bx	lr
 8010a24:	2400000c 	.word	0x2400000c
 8010a28:	10624dd3 	.word	0x10624dd3
 8010a2c:	002000c5 	.word	0x002000c5

08010a30 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010a30:	b480      	push	{r7}
 8010a32:	b085      	sub	sp, #20
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010a38:	4b1a      	ldr	r3, [pc, #104]	@ (8010aa4 <SDMMC_GetCmdResp3+0x74>)
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8010aa8 <SDMMC_GetCmdResp3+0x78>)
 8010a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8010a42:	0a5b      	lsrs	r3, r3, #9
 8010a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a48:	fb02 f303 	mul.w	r3, r2, r3
 8010a4c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	1e5a      	subs	r2, r3, #1
 8010a52:	60fa      	str	r2, [r7, #12]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d102      	bne.n	8010a5e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010a5c:	e01b      	b.n	8010a96 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a62:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010a64:	68bb      	ldr	r3, [r7, #8]
 8010a66:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d0ef      	beq.n	8010a4e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010a6e:	68bb      	ldr	r3, [r7, #8]
 8010a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d1ea      	bne.n	8010a4e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a7c:	f003 0304 	and.w	r3, r3, #4
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d004      	beq.n	8010a8e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	2204      	movs	r2, #4
 8010a88:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010a8a:	2304      	movs	r3, #4
 8010a8c:	e003      	b.n	8010a96 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	4a06      	ldr	r2, [pc, #24]	@ (8010aac <SDMMC_GetCmdResp3+0x7c>)
 8010a92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010a94:	2300      	movs	r3, #0
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3714      	adds	r7, #20
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr
 8010aa2:	bf00      	nop
 8010aa4:	2400000c 	.word	0x2400000c
 8010aa8:	10624dd3 	.word	0x10624dd3
 8010aac:	002000c5 	.word	0x002000c5

08010ab0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b088      	sub	sp, #32
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	60f8      	str	r0, [r7, #12]
 8010ab8:	460b      	mov	r3, r1
 8010aba:	607a      	str	r2, [r7, #4]
 8010abc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010abe:	4b35      	ldr	r3, [pc, #212]	@ (8010b94 <SDMMC_GetCmdResp6+0xe4>)
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	4a35      	ldr	r2, [pc, #212]	@ (8010b98 <SDMMC_GetCmdResp6+0xe8>)
 8010ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8010ac8:	0a5b      	lsrs	r3, r3, #9
 8010aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ace:	fb02 f303 	mul.w	r3, r2, r3
 8010ad2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010ad4:	69fb      	ldr	r3, [r7, #28]
 8010ad6:	1e5a      	subs	r2, r3, #1
 8010ad8:	61fa      	str	r2, [r7, #28]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d102      	bne.n	8010ae4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ade:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010ae2:	e052      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ae8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010aea:	69bb      	ldr	r3, [r7, #24]
 8010aec:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d0ef      	beq.n	8010ad4 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010af4:	69bb      	ldr	r3, [r7, #24]
 8010af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d1ea      	bne.n	8010ad4 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b02:	f003 0304 	and.w	r3, r3, #4
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d004      	beq.n	8010b14 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	2204      	movs	r2, #4
 8010b0e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010b10:	2304      	movs	r3, #4
 8010b12:	e03a      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b18:	f003 0301 	and.w	r3, r3, #1
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d004      	beq.n	8010b2a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	2201      	movs	r2, #1
 8010b24:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010b26:	2301      	movs	r3, #1
 8010b28:	e02f      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010b2a:	68f8      	ldr	r0, [r7, #12]
 8010b2c:	f7ff fb7c 	bl	8010228 <SDMMC_GetCommandResponse>
 8010b30:	4603      	mov	r3, r0
 8010b32:	461a      	mov	r2, r3
 8010b34:	7afb      	ldrb	r3, [r7, #11]
 8010b36:	4293      	cmp	r3, r2
 8010b38:	d001      	beq.n	8010b3e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010b3a:	2301      	movs	r3, #1
 8010b3c:	e025      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	4a16      	ldr	r2, [pc, #88]	@ (8010b9c <SDMMC_GetCmdResp6+0xec>)
 8010b42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010b44:	2100      	movs	r1, #0
 8010b46:	68f8      	ldr	r0, [r7, #12]
 8010b48:	f7ff fb7b 	bl	8010242 <SDMMC_GetResponse>
 8010b4c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8010b4e:	697b      	ldr	r3, [r7, #20]
 8010b50:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d106      	bne.n	8010b66 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8010b58:	697b      	ldr	r3, [r7, #20]
 8010b5a:	0c1b      	lsrs	r3, r3, #16
 8010b5c:	b29a      	uxth	r2, r3
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8010b62:	2300      	movs	r3, #0
 8010b64:	e011      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010b66:	697b      	ldr	r3, [r7, #20]
 8010b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d002      	beq.n	8010b76 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010b70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010b74:	e009      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010b76:	697b      	ldr	r3, [r7, #20]
 8010b78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d002      	beq.n	8010b86 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010b80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010b84:	e001      	b.n	8010b8a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010b86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	3720      	adds	r7, #32
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	bd80      	pop	{r7, pc}
 8010b92:	bf00      	nop
 8010b94:	2400000c 	.word	0x2400000c
 8010b98:	10624dd3 	.word	0x10624dd3
 8010b9c:	002000c5 	.word	0x002000c5

08010ba0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8010ba0:	b480      	push	{r7}
 8010ba2:	b085      	sub	sp, #20
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010ba8:	4b22      	ldr	r3, [pc, #136]	@ (8010c34 <SDMMC_GetCmdResp7+0x94>)
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	4a22      	ldr	r2, [pc, #136]	@ (8010c38 <SDMMC_GetCmdResp7+0x98>)
 8010bae:	fba2 2303 	umull	r2, r3, r2, r3
 8010bb2:	0a5b      	lsrs	r3, r3, #9
 8010bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bb8:	fb02 f303 	mul.w	r3, r2, r3
 8010bbc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	1e5a      	subs	r2, r3, #1
 8010bc2:	60fa      	str	r2, [r7, #12]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d102      	bne.n	8010bce <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010bc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010bcc:	e02c      	b.n	8010c28 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bd2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d0ef      	beq.n	8010bbe <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010bde:	68bb      	ldr	r3, [r7, #8]
 8010be0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d1ea      	bne.n	8010bbe <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bec:	f003 0304 	and.w	r3, r3, #4
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d004      	beq.n	8010bfe <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	2204      	movs	r2, #4
 8010bf8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010bfa:	2304      	movs	r3, #4
 8010bfc:	e014      	b.n	8010c28 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c02:	f003 0301 	and.w	r3, r3, #1
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d004      	beq.n	8010c14 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	2201      	movs	r2, #1
 8010c0e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c10:	2301      	movs	r3, #1
 8010c12:	e009      	b.n	8010c28 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d002      	beq.n	8010c26 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	2240      	movs	r2, #64	@ 0x40
 8010c24:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010c26:	2300      	movs	r3, #0

}
 8010c28:	4618      	mov	r0, r3
 8010c2a:	3714      	adds	r7, #20
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c32:	4770      	bx	lr
 8010c34:	2400000c 	.word	0x2400000c
 8010c38:	10624dd3 	.word	0x10624dd3

08010c3c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8010c3c:	b480      	push	{r7}
 8010c3e:	b085      	sub	sp, #20
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010c44:	4b11      	ldr	r3, [pc, #68]	@ (8010c8c <SDMMC_GetCmdError+0x50>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	4a11      	ldr	r2, [pc, #68]	@ (8010c90 <SDMMC_GetCmdError+0x54>)
 8010c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8010c4e:	0a5b      	lsrs	r3, r3, #9
 8010c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c54:	fb02 f303 	mul.w	r3, r2, r3
 8010c58:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	1e5a      	subs	r2, r3, #1
 8010c5e:	60fa      	str	r2, [r7, #12]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d102      	bne.n	8010c6a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010c68:	e009      	b.n	8010c7e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d0f1      	beq.n	8010c5a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	4a06      	ldr	r2, [pc, #24]	@ (8010c94 <SDMMC_GetCmdError+0x58>)
 8010c7a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8010c7c:	2300      	movs	r3, #0
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3714      	adds	r7, #20
 8010c82:	46bd      	mov	sp, r7
 8010c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c88:	4770      	bx	lr
 8010c8a:	bf00      	nop
 8010c8c:	2400000c 	.word	0x2400000c
 8010c90:	10624dd3 	.word	0x10624dd3
 8010c94:	002000c5 	.word	0x002000c5

08010c98 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010c9c:	4904      	ldr	r1, [pc, #16]	@ (8010cb0 <MX_FATFS_Init+0x18>)
 8010c9e:	4805      	ldr	r0, [pc, #20]	@ (8010cb4 <MX_FATFS_Init+0x1c>)
 8010ca0:	f003 f988 	bl	8013fb4 <FATFS_LinkDriver>
 8010ca4:	4603      	mov	r3, r0
 8010ca6:	461a      	mov	r2, r3
 8010ca8:	4b03      	ldr	r3, [pc, #12]	@ (8010cb8 <MX_FATFS_Init+0x20>)
 8010caa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010cac:	bf00      	nop
 8010cae:	bd80      	pop	{r7, pc}
 8010cb0:	24001824 	.word	0x24001824
 8010cb4:	08014f88 	.word	0x08014f88
 8010cb8:	24001820 	.word	0x24001820

08010cbc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010cbc:	b480      	push	{r7}
 8010cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010cc0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	46bd      	mov	sp, r7
 8010cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cca:	4770      	bx	lr

08010ccc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	b082      	sub	sp, #8
 8010cd0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010cd6:	f000 f885 	bl	8010de4 <BSP_SD_IsDetected>
 8010cda:	4603      	mov	r3, r0
 8010cdc:	2b01      	cmp	r3, #1
 8010cde:	d001      	beq.n	8010ce4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8010ce0:	2302      	movs	r3, #2
 8010ce2:	e012      	b.n	8010d0a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8010ce4:	480b      	ldr	r0, [pc, #44]	@ (8010d14 <BSP_SD_Init+0x48>)
 8010ce6:	f7fb f955 	bl	800bf94 <HAL_SD_Init>
 8010cea:	4603      	mov	r3, r0
 8010cec:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010cee:	79fb      	ldrb	r3, [r7, #7]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d109      	bne.n	8010d08 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8010cf4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8010cf8:	4806      	ldr	r0, [pc, #24]	@ (8010d14 <BSP_SD_Init+0x48>)
 8010cfa:	f7fc f80b 	bl	800cd14 <HAL_SD_ConfigWideBusOperation>
 8010cfe:	4603      	mov	r3, r0
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d001      	beq.n	8010d08 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010d04:	2301      	movs	r3, #1
 8010d06:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010d08:	79fb      	ldrb	r3, [r7, #7]
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3708      	adds	r7, #8
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd80      	pop	{r7, pc}
 8010d12:	bf00      	nop
 8010d14:	2400032c 	.word	0x2400032c

08010d18 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010d18:	b580      	push	{r7, lr}
 8010d1a:	b086      	sub	sp, #24
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	60f8      	str	r0, [r7, #12]
 8010d20:	60b9      	str	r1, [r7, #8]
 8010d22:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010d24:	2300      	movs	r3, #0
 8010d26:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	68ba      	ldr	r2, [r7, #8]
 8010d2c:	68f9      	ldr	r1, [r7, #12]
 8010d2e:	4806      	ldr	r0, [pc, #24]	@ (8010d48 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010d30:	f7fb fa50 	bl	800c1d4 <HAL_SD_ReadBlocks_DMA>
 8010d34:	4603      	mov	r3, r0
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d001      	beq.n	8010d3e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010d3a:	2301      	movs	r3, #1
 8010d3c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d40:	4618      	mov	r0, r3
 8010d42:	3718      	adds	r7, #24
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd80      	pop	{r7, pc}
 8010d48:	2400032c 	.word	0x2400032c

08010d4c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b086      	sub	sp, #24
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	60f8      	str	r0, [r7, #12]
 8010d54:	60b9      	str	r1, [r7, #8]
 8010d56:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010d58:	2300      	movs	r3, #0
 8010d5a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	68ba      	ldr	r2, [r7, #8]
 8010d60:	68f9      	ldr	r1, [r7, #12]
 8010d62:	4806      	ldr	r0, [pc, #24]	@ (8010d7c <BSP_SD_WriteBlocks_DMA+0x30>)
 8010d64:	f7fb fade 	bl	800c324 <HAL_SD_WriteBlocks_DMA>
 8010d68:	4603      	mov	r3, r0
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d001      	beq.n	8010d72 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010d6e:	2301      	movs	r3, #1
 8010d70:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010d72:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d74:	4618      	mov	r0, r3
 8010d76:	3718      	adds	r7, #24
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	bd80      	pop	{r7, pc}
 8010d7c:	2400032c 	.word	0x2400032c

08010d80 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010d84:	4805      	ldr	r0, [pc, #20]	@ (8010d9c <BSP_SD_GetCardState+0x1c>)
 8010d86:	f7fc f8d7 	bl	800cf38 <HAL_SD_GetCardState>
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	2b04      	cmp	r3, #4
 8010d8e:	bf14      	ite	ne
 8010d90:	2301      	movne	r3, #1
 8010d92:	2300      	moveq	r3, #0
 8010d94:	b2db      	uxtb	r3, r3
}
 8010d96:	4618      	mov	r0, r3
 8010d98:	bd80      	pop	{r7, pc}
 8010d9a:	bf00      	nop
 8010d9c:	2400032c 	.word	0x2400032c

08010da0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b082      	sub	sp, #8
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010da8:	6879      	ldr	r1, [r7, #4]
 8010daa:	4803      	ldr	r0, [pc, #12]	@ (8010db8 <BSP_SD_GetCardInfo+0x18>)
 8010dac:	f7fb ff86 	bl	800ccbc <HAL_SD_GetCardInfo>
}
 8010db0:	bf00      	nop
 8010db2:	3708      	adds	r7, #8
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}
 8010db8:	2400032c 	.word	0x2400032c

08010dbc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b082      	sub	sp, #8
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010dc4:	f000 f9a0 	bl	8011108 <BSP_SD_WriteCpltCallback>
}
 8010dc8:	bf00      	nop
 8010dca:	3708      	adds	r7, #8
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	bd80      	pop	{r7, pc}

08010dd0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b082      	sub	sp, #8
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010dd8:	f000 f9a2 	bl	8011120 <BSP_SD_ReadCpltCallback>
}
 8010ddc:	bf00      	nop
 8010dde:	3708      	adds	r7, #8
 8010de0:	46bd      	mov	sp, r7
 8010de2:	bd80      	pop	{r7, pc}

08010de4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b082      	sub	sp, #8
 8010de8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010dea:	2301      	movs	r3, #1
 8010dec:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010dee:	f000 f80b 	bl	8010e08 <BSP_PlatformIsDetected>
 8010df2:	4603      	mov	r3, r0
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d101      	bne.n	8010dfc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010df8:	2300      	movs	r3, #0
 8010dfa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010dfc:	79fb      	ldrb	r3, [r7, #7]
 8010dfe:	b2db      	uxtb	r3, r3
}
 8010e00:	4618      	mov	r0, r3
 8010e02:	3708      	adds	r7, #8
 8010e04:	46bd      	mov	sp, r7
 8010e06:	bd80      	pop	{r7, pc}

08010e08 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b082      	sub	sp, #8
 8010e0c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010e0e:	2301      	movs	r3, #1
 8010e10:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010e12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8010e16:	4806      	ldr	r0, [pc, #24]	@ (8010e30 <BSP_PlatformIsDetected+0x28>)
 8010e18:	f7f7 fd04 	bl	8008824 <HAL_GPIO_ReadPin>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d001      	beq.n	8010e26 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010e22:	2300      	movs	r3, #0
 8010e24:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010e26:	79fb      	ldrb	r3, [r7, #7]
}
 8010e28:	4618      	mov	r0, r3
 8010e2a:	3708      	adds	r7, #8
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bd80      	pop	{r7, pc}
 8010e30:	58021400 	.word	0x58021400

08010e34 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b084      	sub	sp, #16
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010e3c:	f7f1 fe8c 	bl	8002b58 <HAL_GetTick>
 8010e40:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010e42:	e006      	b.n	8010e52 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010e44:	f7ff ff9c 	bl	8010d80 <BSP_SD_GetCardState>
 8010e48:	4603      	mov	r3, r0
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d101      	bne.n	8010e52 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	e009      	b.n	8010e66 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010e52:	f7f1 fe81 	bl	8002b58 <HAL_GetTick>
 8010e56:	4602      	mov	r2, r0
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	1ad3      	subs	r3, r2, r3
 8010e5c:	687a      	ldr	r2, [r7, #4]
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	d8f0      	bhi.n	8010e44 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010e62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010e66:	4618      	mov	r0, r3
 8010e68:	3710      	adds	r7, #16
 8010e6a:	46bd      	mov	sp, r7
 8010e6c:	bd80      	pop	{r7, pc}
	...

08010e70 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	b082      	sub	sp, #8
 8010e74:	af00      	add	r7, sp, #0
 8010e76:	4603      	mov	r3, r0
 8010e78:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8010ea8 <SD_CheckStatus+0x38>)
 8010e7c:	2201      	movs	r2, #1
 8010e7e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010e80:	f7ff ff7e 	bl	8010d80 <BSP_SD_GetCardState>
 8010e84:	4603      	mov	r3, r0
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d107      	bne.n	8010e9a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010e8a:	4b07      	ldr	r3, [pc, #28]	@ (8010ea8 <SD_CheckStatus+0x38>)
 8010e8c:	781b      	ldrb	r3, [r3, #0]
 8010e8e:	b2db      	uxtb	r3, r3
 8010e90:	f023 0301 	bic.w	r3, r3, #1
 8010e94:	b2da      	uxtb	r2, r3
 8010e96:	4b04      	ldr	r3, [pc, #16]	@ (8010ea8 <SD_CheckStatus+0x38>)
 8010e98:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010e9a:	4b03      	ldr	r3, [pc, #12]	@ (8010ea8 <SD_CheckStatus+0x38>)
 8010e9c:	781b      	ldrb	r3, [r3, #0]
 8010e9e:	b2db      	uxtb	r3, r3
}
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	3708      	adds	r7, #8
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	bd80      	pop	{r7, pc}
 8010ea8:	24000019 	.word	0x24000019

08010eac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b082      	sub	sp, #8
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	4603      	mov	r3, r0
 8010eb4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010eb6:	f7ff ff09 	bl	8010ccc <BSP_SD_Init>
 8010eba:	4603      	mov	r3, r0
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d107      	bne.n	8010ed0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010ec0:	79fb      	ldrb	r3, [r7, #7]
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f7ff ffd4 	bl	8010e70 <SD_CheckStatus>
 8010ec8:	4603      	mov	r3, r0
 8010eca:	461a      	mov	r2, r3
 8010ecc:	4b04      	ldr	r3, [pc, #16]	@ (8010ee0 <SD_initialize+0x34>)
 8010ece:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010ed0:	4b03      	ldr	r3, [pc, #12]	@ (8010ee0 <SD_initialize+0x34>)
 8010ed2:	781b      	ldrb	r3, [r3, #0]
 8010ed4:	b2db      	uxtb	r3, r3
}
 8010ed6:	4618      	mov	r0, r3
 8010ed8:	3708      	adds	r7, #8
 8010eda:	46bd      	mov	sp, r7
 8010edc:	bd80      	pop	{r7, pc}
 8010ede:	bf00      	nop
 8010ee0:	24000019 	.word	0x24000019

08010ee4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010ee4:	b580      	push	{r7, lr}
 8010ee6:	b082      	sub	sp, #8
 8010ee8:	af00      	add	r7, sp, #0
 8010eea:	4603      	mov	r3, r0
 8010eec:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010eee:	79fb      	ldrb	r3, [r7, #7]
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	f7ff ffbd 	bl	8010e70 <SD_CheckStatus>
 8010ef6:	4603      	mov	r3, r0
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3708      	adds	r7, #8
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}

08010f00 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b086      	sub	sp, #24
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	60b9      	str	r1, [r7, #8]
 8010f08:	607a      	str	r2, [r7, #4]
 8010f0a:	603b      	str	r3, [r7, #0]
 8010f0c:	4603      	mov	r3, r0
 8010f0e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010f10:	2301      	movs	r3, #1
 8010f12:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010f14:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010f18:	f7ff ff8c 	bl	8010e34 <SD_CheckStatusWithTimeout>
 8010f1c:	4603      	mov	r3, r0
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	da01      	bge.n	8010f26 <SD_read+0x26>
  {
    return res;
 8010f22:	7dfb      	ldrb	r3, [r7, #23]
 8010f24:	e03b      	b.n	8010f9e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010f26:	683a      	ldr	r2, [r7, #0]
 8010f28:	6879      	ldr	r1, [r7, #4]
 8010f2a:	68b8      	ldr	r0, [r7, #8]
 8010f2c:	f7ff fef4 	bl	8010d18 <BSP_SD_ReadBlocks_DMA>
 8010f30:	4603      	mov	r3, r0
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d132      	bne.n	8010f9c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8010f36:	4b1c      	ldr	r3, [pc, #112]	@ (8010fa8 <SD_read+0xa8>)
 8010f38:	2200      	movs	r2, #0
 8010f3a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8010f3c:	f7f1 fe0c 	bl	8002b58 <HAL_GetTick>
 8010f40:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010f42:	bf00      	nop
 8010f44:	4b18      	ldr	r3, [pc, #96]	@ (8010fa8 <SD_read+0xa8>)
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d108      	bne.n	8010f5e <SD_read+0x5e>
 8010f4c:	f7f1 fe04 	bl	8002b58 <HAL_GetTick>
 8010f50:	4602      	mov	r2, r0
 8010f52:	693b      	ldr	r3, [r7, #16]
 8010f54:	1ad3      	subs	r3, r2, r3
 8010f56:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010f5a:	4293      	cmp	r3, r2
 8010f5c:	d9f2      	bls.n	8010f44 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8010f5e:	4b12      	ldr	r3, [pc, #72]	@ (8010fa8 <SD_read+0xa8>)
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d102      	bne.n	8010f6c <SD_read+0x6c>
      {
        res = RES_ERROR;
 8010f66:	2301      	movs	r3, #1
 8010f68:	75fb      	strb	r3, [r7, #23]
 8010f6a:	e017      	b.n	8010f9c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8010f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8010fa8 <SD_read+0xa8>)
 8010f6e:	2200      	movs	r2, #0
 8010f70:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010f72:	f7f1 fdf1 	bl	8002b58 <HAL_GetTick>
 8010f76:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010f78:	e007      	b.n	8010f8a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010f7a:	f7ff ff01 	bl	8010d80 <BSP_SD_GetCardState>
 8010f7e:	4603      	mov	r3, r0
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d102      	bne.n	8010f8a <SD_read+0x8a>
          {
            res = RES_OK;
 8010f84:	2300      	movs	r3, #0
 8010f86:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8010f88:	e008      	b.n	8010f9c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010f8a:	f7f1 fde5 	bl	8002b58 <HAL_GetTick>
 8010f8e:	4602      	mov	r2, r0
 8010f90:	693b      	ldr	r3, [r7, #16]
 8010f92:	1ad3      	subs	r3, r2, r3
 8010f94:	f247 522f 	movw	r2, #29999	@ 0x752f
 8010f98:	4293      	cmp	r3, r2
 8010f9a:	d9ee      	bls.n	8010f7a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	3718      	adds	r7, #24
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	bd80      	pop	{r7, pc}
 8010fa6:	bf00      	nop
 8010fa8:	24001830 	.word	0x24001830

08010fac <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b086      	sub	sp, #24
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	60b9      	str	r1, [r7, #8]
 8010fb4:	607a      	str	r2, [r7, #4]
 8010fb6:	603b      	str	r3, [r7, #0]
 8010fb8:	4603      	mov	r3, r0
 8010fba:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010fbc:	2301      	movs	r3, #1
 8010fbe:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010fc0:	4b24      	ldr	r3, [pc, #144]	@ (8011054 <SD_write+0xa8>)
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010fc6:	f247 5030 	movw	r0, #30000	@ 0x7530
 8010fca:	f7ff ff33 	bl	8010e34 <SD_CheckStatusWithTimeout>
 8010fce:	4603      	mov	r3, r0
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	da01      	bge.n	8010fd8 <SD_write+0x2c>
  {
    return res;
 8010fd4:	7dfb      	ldrb	r3, [r7, #23]
 8010fd6:	e038      	b.n	801104a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010fd8:	683a      	ldr	r2, [r7, #0]
 8010fda:	6879      	ldr	r1, [r7, #4]
 8010fdc:	68b8      	ldr	r0, [r7, #8]
 8010fde:	f7ff feb5 	bl	8010d4c <BSP_SD_WriteBlocks_DMA>
 8010fe2:	4603      	mov	r3, r0
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d12f      	bne.n	8011048 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8010fe8:	f7f1 fdb6 	bl	8002b58 <HAL_GetTick>
 8010fec:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010fee:	bf00      	nop
 8010ff0:	4b18      	ldr	r3, [pc, #96]	@ (8011054 <SD_write+0xa8>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d108      	bne.n	801100a <SD_write+0x5e>
 8010ff8:	f7f1 fdae 	bl	8002b58 <HAL_GetTick>
 8010ffc:	4602      	mov	r2, r0
 8010ffe:	693b      	ldr	r3, [r7, #16]
 8011000:	1ad3      	subs	r3, r2, r3
 8011002:	f247 522f 	movw	r2, #29999	@ 0x752f
 8011006:	4293      	cmp	r3, r2
 8011008:	d9f2      	bls.n	8010ff0 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 801100a:	4b12      	ldr	r3, [pc, #72]	@ (8011054 <SD_write+0xa8>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d102      	bne.n	8011018 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8011012:	2301      	movs	r3, #1
 8011014:	75fb      	strb	r3, [r7, #23]
 8011016:	e017      	b.n	8011048 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8011018:	4b0e      	ldr	r3, [pc, #56]	@ (8011054 <SD_write+0xa8>)
 801101a:	2200      	movs	r2, #0
 801101c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801101e:	f7f1 fd9b 	bl	8002b58 <HAL_GetTick>
 8011022:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011024:	e007      	b.n	8011036 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011026:	f7ff feab 	bl	8010d80 <BSP_SD_GetCardState>
 801102a:	4603      	mov	r3, r0
 801102c:	2b00      	cmp	r3, #0
 801102e:	d102      	bne.n	8011036 <SD_write+0x8a>
          {
            res = RES_OK;
 8011030:	2300      	movs	r3, #0
 8011032:	75fb      	strb	r3, [r7, #23]
            break;
 8011034:	e008      	b.n	8011048 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011036:	f7f1 fd8f 	bl	8002b58 <HAL_GetTick>
 801103a:	4602      	mov	r2, r0
 801103c:	693b      	ldr	r3, [r7, #16]
 801103e:	1ad3      	subs	r3, r2, r3
 8011040:	f247 522f 	movw	r2, #29999	@ 0x752f
 8011044:	4293      	cmp	r3, r2
 8011046:	d9ee      	bls.n	8011026 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011048:	7dfb      	ldrb	r3, [r7, #23]
}
 801104a:	4618      	mov	r0, r3
 801104c:	3718      	adds	r7, #24
 801104e:	46bd      	mov	sp, r7
 8011050:	bd80      	pop	{r7, pc}
 8011052:	bf00      	nop
 8011054:	2400182c 	.word	0x2400182c

08011058 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b08c      	sub	sp, #48	@ 0x30
 801105c:	af00      	add	r7, sp, #0
 801105e:	4603      	mov	r3, r0
 8011060:	603a      	str	r2, [r7, #0]
 8011062:	71fb      	strb	r3, [r7, #7]
 8011064:	460b      	mov	r3, r1
 8011066:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011068:	2301      	movs	r3, #1
 801106a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801106e:	4b25      	ldr	r3, [pc, #148]	@ (8011104 <SD_ioctl+0xac>)
 8011070:	781b      	ldrb	r3, [r3, #0]
 8011072:	b2db      	uxtb	r3, r3
 8011074:	f003 0301 	and.w	r3, r3, #1
 8011078:	2b00      	cmp	r3, #0
 801107a:	d001      	beq.n	8011080 <SD_ioctl+0x28>
 801107c:	2303      	movs	r3, #3
 801107e:	e03c      	b.n	80110fa <SD_ioctl+0xa2>

  switch (cmd)
 8011080:	79bb      	ldrb	r3, [r7, #6]
 8011082:	2b03      	cmp	r3, #3
 8011084:	d834      	bhi.n	80110f0 <SD_ioctl+0x98>
 8011086:	a201      	add	r2, pc, #4	@ (adr r2, 801108c <SD_ioctl+0x34>)
 8011088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801108c:	0801109d 	.word	0x0801109d
 8011090:	080110a5 	.word	0x080110a5
 8011094:	080110bd 	.word	0x080110bd
 8011098:	080110d7 	.word	0x080110d7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 801109c:	2300      	movs	r3, #0
 801109e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80110a2:	e028      	b.n	80110f6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80110a4:	f107 0308 	add.w	r3, r7, #8
 80110a8:	4618      	mov	r0, r3
 80110aa:	f7ff fe79 	bl	8010da0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80110ae:	6a3a      	ldr	r2, [r7, #32]
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80110b4:	2300      	movs	r3, #0
 80110b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80110ba:	e01c      	b.n	80110f6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80110bc:	f107 0308 	add.w	r3, r7, #8
 80110c0:	4618      	mov	r0, r3
 80110c2:	f7ff fe6d 	bl	8010da0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80110c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110c8:	b29a      	uxth	r2, r3
 80110ca:	683b      	ldr	r3, [r7, #0]
 80110cc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80110ce:	2300      	movs	r3, #0
 80110d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80110d4:	e00f      	b.n	80110f6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80110d6:	f107 0308 	add.w	r3, r7, #8
 80110da:	4618      	mov	r0, r3
 80110dc:	f7ff fe60 	bl	8010da0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80110e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110e2:	0a5a      	lsrs	r2, r3, #9
 80110e4:	683b      	ldr	r3, [r7, #0]
 80110e6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80110e8:	2300      	movs	r3, #0
 80110ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80110ee:	e002      	b.n	80110f6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80110f0:	2304      	movs	r3, #4
 80110f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 80110f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80110fa:	4618      	mov	r0, r3
 80110fc:	3730      	adds	r7, #48	@ 0x30
 80110fe:	46bd      	mov	sp, r7
 8011100:	bd80      	pop	{r7, pc}
 8011102:	bf00      	nop
 8011104:	24000019 	.word	0x24000019

08011108 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8011108:	b480      	push	{r7}
 801110a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 801110c:	4b03      	ldr	r3, [pc, #12]	@ (801111c <BSP_SD_WriteCpltCallback+0x14>)
 801110e:	2201      	movs	r2, #1
 8011110:	601a      	str	r2, [r3, #0]
}
 8011112:	bf00      	nop
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr
 801111c:	2400182c 	.word	0x2400182c

08011120 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8011120:	b480      	push	{r7}
 8011122:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8011124:	4b03      	ldr	r3, [pc, #12]	@ (8011134 <BSP_SD_ReadCpltCallback+0x14>)
 8011126:	2201      	movs	r2, #1
 8011128:	601a      	str	r2, [r3, #0]
}
 801112a:	bf00      	nop
 801112c:	46bd      	mov	sp, r7
 801112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011132:	4770      	bx	lr
 8011134:	24001830 	.word	0x24001830

08011138 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011138:	b580      	push	{r7, lr}
 801113a:	b084      	sub	sp, #16
 801113c:	af00      	add	r7, sp, #0
 801113e:	4603      	mov	r3, r0
 8011140:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8011142:	79fb      	ldrb	r3, [r7, #7]
 8011144:	4a08      	ldr	r2, [pc, #32]	@ (8011168 <disk_status+0x30>)
 8011146:	009b      	lsls	r3, r3, #2
 8011148:	4413      	add	r3, r2
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	685b      	ldr	r3, [r3, #4]
 801114e:	79fa      	ldrb	r2, [r7, #7]
 8011150:	4905      	ldr	r1, [pc, #20]	@ (8011168 <disk_status+0x30>)
 8011152:	440a      	add	r2, r1
 8011154:	7a12      	ldrb	r2, [r2, #8]
 8011156:	4610      	mov	r0, r2
 8011158:	4798      	blx	r3
 801115a:	4603      	mov	r3, r0
 801115c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801115e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011160:	4618      	mov	r0, r3
 8011162:	3710      	adds	r7, #16
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}
 8011168:	24001a5c 	.word	0x24001a5c

0801116c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b084      	sub	sp, #16
 8011170:	af00      	add	r7, sp, #0
 8011172:	4603      	mov	r3, r0
 8011174:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011176:	2300      	movs	r3, #0
 8011178:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801117a:	79fb      	ldrb	r3, [r7, #7]
 801117c:	4a0e      	ldr	r2, [pc, #56]	@ (80111b8 <disk_initialize+0x4c>)
 801117e:	5cd3      	ldrb	r3, [r2, r3]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d114      	bne.n	80111ae <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011184:	79fb      	ldrb	r3, [r7, #7]
 8011186:	4a0c      	ldr	r2, [pc, #48]	@ (80111b8 <disk_initialize+0x4c>)
 8011188:	009b      	lsls	r3, r3, #2
 801118a:	4413      	add	r3, r2
 801118c:	685b      	ldr	r3, [r3, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	79fa      	ldrb	r2, [r7, #7]
 8011192:	4909      	ldr	r1, [pc, #36]	@ (80111b8 <disk_initialize+0x4c>)
 8011194:	440a      	add	r2, r1
 8011196:	7a12      	ldrb	r2, [r2, #8]
 8011198:	4610      	mov	r0, r2
 801119a:	4798      	blx	r3
 801119c:	4603      	mov	r3, r0
 801119e:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80111a0:	7bfb      	ldrb	r3, [r7, #15]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d103      	bne.n	80111ae <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80111a6:	79fb      	ldrb	r3, [r7, #7]
 80111a8:	4a03      	ldr	r2, [pc, #12]	@ (80111b8 <disk_initialize+0x4c>)
 80111aa:	2101      	movs	r1, #1
 80111ac:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80111ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	3710      	adds	r7, #16
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}
 80111b8:	24001a5c 	.word	0x24001a5c

080111bc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80111bc:	b590      	push	{r4, r7, lr}
 80111be:	b087      	sub	sp, #28
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	60b9      	str	r1, [r7, #8]
 80111c4:	607a      	str	r2, [r7, #4]
 80111c6:	603b      	str	r3, [r7, #0]
 80111c8:	4603      	mov	r3, r0
 80111ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80111cc:	7bfb      	ldrb	r3, [r7, #15]
 80111ce:	4a0a      	ldr	r2, [pc, #40]	@ (80111f8 <disk_read+0x3c>)
 80111d0:	009b      	lsls	r3, r3, #2
 80111d2:	4413      	add	r3, r2
 80111d4:	685b      	ldr	r3, [r3, #4]
 80111d6:	689c      	ldr	r4, [r3, #8]
 80111d8:	7bfb      	ldrb	r3, [r7, #15]
 80111da:	4a07      	ldr	r2, [pc, #28]	@ (80111f8 <disk_read+0x3c>)
 80111dc:	4413      	add	r3, r2
 80111de:	7a18      	ldrb	r0, [r3, #8]
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	687a      	ldr	r2, [r7, #4]
 80111e4:	68b9      	ldr	r1, [r7, #8]
 80111e6:	47a0      	blx	r4
 80111e8:	4603      	mov	r3, r0
 80111ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80111ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80111ee:	4618      	mov	r0, r3
 80111f0:	371c      	adds	r7, #28
 80111f2:	46bd      	mov	sp, r7
 80111f4:	bd90      	pop	{r4, r7, pc}
 80111f6:	bf00      	nop
 80111f8:	24001a5c 	.word	0x24001a5c

080111fc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80111fc:	b590      	push	{r4, r7, lr}
 80111fe:	b087      	sub	sp, #28
 8011200:	af00      	add	r7, sp, #0
 8011202:	60b9      	str	r1, [r7, #8]
 8011204:	607a      	str	r2, [r7, #4]
 8011206:	603b      	str	r3, [r7, #0]
 8011208:	4603      	mov	r3, r0
 801120a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801120c:	7bfb      	ldrb	r3, [r7, #15]
 801120e:	4a0a      	ldr	r2, [pc, #40]	@ (8011238 <disk_write+0x3c>)
 8011210:	009b      	lsls	r3, r3, #2
 8011212:	4413      	add	r3, r2
 8011214:	685b      	ldr	r3, [r3, #4]
 8011216:	68dc      	ldr	r4, [r3, #12]
 8011218:	7bfb      	ldrb	r3, [r7, #15]
 801121a:	4a07      	ldr	r2, [pc, #28]	@ (8011238 <disk_write+0x3c>)
 801121c:	4413      	add	r3, r2
 801121e:	7a18      	ldrb	r0, [r3, #8]
 8011220:	683b      	ldr	r3, [r7, #0]
 8011222:	687a      	ldr	r2, [r7, #4]
 8011224:	68b9      	ldr	r1, [r7, #8]
 8011226:	47a0      	blx	r4
 8011228:	4603      	mov	r3, r0
 801122a:	75fb      	strb	r3, [r7, #23]
  return res;
 801122c:	7dfb      	ldrb	r3, [r7, #23]
}
 801122e:	4618      	mov	r0, r3
 8011230:	371c      	adds	r7, #28
 8011232:	46bd      	mov	sp, r7
 8011234:	bd90      	pop	{r4, r7, pc}
 8011236:	bf00      	nop
 8011238:	24001a5c 	.word	0x24001a5c

0801123c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801123c:	b580      	push	{r7, lr}
 801123e:	b084      	sub	sp, #16
 8011240:	af00      	add	r7, sp, #0
 8011242:	4603      	mov	r3, r0
 8011244:	603a      	str	r2, [r7, #0]
 8011246:	71fb      	strb	r3, [r7, #7]
 8011248:	460b      	mov	r3, r1
 801124a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801124c:	79fb      	ldrb	r3, [r7, #7]
 801124e:	4a09      	ldr	r2, [pc, #36]	@ (8011274 <disk_ioctl+0x38>)
 8011250:	009b      	lsls	r3, r3, #2
 8011252:	4413      	add	r3, r2
 8011254:	685b      	ldr	r3, [r3, #4]
 8011256:	691b      	ldr	r3, [r3, #16]
 8011258:	79fa      	ldrb	r2, [r7, #7]
 801125a:	4906      	ldr	r1, [pc, #24]	@ (8011274 <disk_ioctl+0x38>)
 801125c:	440a      	add	r2, r1
 801125e:	7a10      	ldrb	r0, [r2, #8]
 8011260:	79b9      	ldrb	r1, [r7, #6]
 8011262:	683a      	ldr	r2, [r7, #0]
 8011264:	4798      	blx	r3
 8011266:	4603      	mov	r3, r0
 8011268:	73fb      	strb	r3, [r7, #15]
  return res;
 801126a:	7bfb      	ldrb	r3, [r7, #15]
}
 801126c:	4618      	mov	r0, r3
 801126e:	3710      	adds	r7, #16
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}
 8011274:	24001a5c 	.word	0x24001a5c

08011278 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011278:	b480      	push	{r7}
 801127a:	b085      	sub	sp, #20
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	3301      	adds	r3, #1
 8011284:	781b      	ldrb	r3, [r3, #0]
 8011286:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011288:	89fb      	ldrh	r3, [r7, #14]
 801128a:	021b      	lsls	r3, r3, #8
 801128c:	b21a      	sxth	r2, r3
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	781b      	ldrb	r3, [r3, #0]
 8011292:	b21b      	sxth	r3, r3
 8011294:	4313      	orrs	r3, r2
 8011296:	b21b      	sxth	r3, r3
 8011298:	81fb      	strh	r3, [r7, #14]
	return rv;
 801129a:	89fb      	ldrh	r3, [r7, #14]
}
 801129c:	4618      	mov	r0, r3
 801129e:	3714      	adds	r7, #20
 80112a0:	46bd      	mov	sp, r7
 80112a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a6:	4770      	bx	lr

080112a8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80112a8:	b480      	push	{r7}
 80112aa:	b085      	sub	sp, #20
 80112ac:	af00      	add	r7, sp, #0
 80112ae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	3303      	adds	r3, #3
 80112b4:	781b      	ldrb	r3, [r3, #0]
 80112b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	021b      	lsls	r3, r3, #8
 80112bc:	687a      	ldr	r2, [r7, #4]
 80112be:	3202      	adds	r2, #2
 80112c0:	7812      	ldrb	r2, [r2, #0]
 80112c2:	4313      	orrs	r3, r2
 80112c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80112c6:	68fb      	ldr	r3, [r7, #12]
 80112c8:	021b      	lsls	r3, r3, #8
 80112ca:	687a      	ldr	r2, [r7, #4]
 80112cc:	3201      	adds	r2, #1
 80112ce:	7812      	ldrb	r2, [r2, #0]
 80112d0:	4313      	orrs	r3, r2
 80112d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	021b      	lsls	r3, r3, #8
 80112d8:	687a      	ldr	r2, [r7, #4]
 80112da:	7812      	ldrb	r2, [r2, #0]
 80112dc:	4313      	orrs	r3, r2
 80112de:	60fb      	str	r3, [r7, #12]
	return rv;
 80112e0:	68fb      	ldr	r3, [r7, #12]
}
 80112e2:	4618      	mov	r0, r3
 80112e4:	3714      	adds	r7, #20
 80112e6:	46bd      	mov	sp, r7
 80112e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ec:	4770      	bx	lr

080112ee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80112ee:	b480      	push	{r7}
 80112f0:	b083      	sub	sp, #12
 80112f2:	af00      	add	r7, sp, #0
 80112f4:	6078      	str	r0, [r7, #4]
 80112f6:	460b      	mov	r3, r1
 80112f8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	1c5a      	adds	r2, r3, #1
 80112fe:	607a      	str	r2, [r7, #4]
 8011300:	887a      	ldrh	r2, [r7, #2]
 8011302:	b2d2      	uxtb	r2, r2
 8011304:	701a      	strb	r2, [r3, #0]
 8011306:	887b      	ldrh	r3, [r7, #2]
 8011308:	0a1b      	lsrs	r3, r3, #8
 801130a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	1c5a      	adds	r2, r3, #1
 8011310:	607a      	str	r2, [r7, #4]
 8011312:	887a      	ldrh	r2, [r7, #2]
 8011314:	b2d2      	uxtb	r2, r2
 8011316:	701a      	strb	r2, [r3, #0]
}
 8011318:	bf00      	nop
 801131a:	370c      	adds	r7, #12
 801131c:	46bd      	mov	sp, r7
 801131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011322:	4770      	bx	lr

08011324 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8011324:	b480      	push	{r7}
 8011326:	b083      	sub	sp, #12
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
 801132c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	1c5a      	adds	r2, r3, #1
 8011332:	607a      	str	r2, [r7, #4]
 8011334:	683a      	ldr	r2, [r7, #0]
 8011336:	b2d2      	uxtb	r2, r2
 8011338:	701a      	strb	r2, [r3, #0]
 801133a:	683b      	ldr	r3, [r7, #0]
 801133c:	0a1b      	lsrs	r3, r3, #8
 801133e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	1c5a      	adds	r2, r3, #1
 8011344:	607a      	str	r2, [r7, #4]
 8011346:	683a      	ldr	r2, [r7, #0]
 8011348:	b2d2      	uxtb	r2, r2
 801134a:	701a      	strb	r2, [r3, #0]
 801134c:	683b      	ldr	r3, [r7, #0]
 801134e:	0a1b      	lsrs	r3, r3, #8
 8011350:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	1c5a      	adds	r2, r3, #1
 8011356:	607a      	str	r2, [r7, #4]
 8011358:	683a      	ldr	r2, [r7, #0]
 801135a:	b2d2      	uxtb	r2, r2
 801135c:	701a      	strb	r2, [r3, #0]
 801135e:	683b      	ldr	r3, [r7, #0]
 8011360:	0a1b      	lsrs	r3, r3, #8
 8011362:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	1c5a      	adds	r2, r3, #1
 8011368:	607a      	str	r2, [r7, #4]
 801136a:	683a      	ldr	r2, [r7, #0]
 801136c:	b2d2      	uxtb	r2, r2
 801136e:	701a      	strb	r2, [r3, #0]
}
 8011370:	bf00      	nop
 8011372:	370c      	adds	r7, #12
 8011374:	46bd      	mov	sp, r7
 8011376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137a:	4770      	bx	lr

0801137c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801137c:	b480      	push	{r7}
 801137e:	b087      	sub	sp, #28
 8011380:	af00      	add	r7, sp, #0
 8011382:	60f8      	str	r0, [r7, #12]
 8011384:	60b9      	str	r1, [r7, #8]
 8011386:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801138c:	68bb      	ldr	r3, [r7, #8]
 801138e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d00d      	beq.n	80113b2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8011396:	693a      	ldr	r2, [r7, #16]
 8011398:	1c53      	adds	r3, r2, #1
 801139a:	613b      	str	r3, [r7, #16]
 801139c:	697b      	ldr	r3, [r7, #20]
 801139e:	1c59      	adds	r1, r3, #1
 80113a0:	6179      	str	r1, [r7, #20]
 80113a2:	7812      	ldrb	r2, [r2, #0]
 80113a4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	3b01      	subs	r3, #1
 80113aa:	607b      	str	r3, [r7, #4]
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d1f1      	bne.n	8011396 <mem_cpy+0x1a>
	}
}
 80113b2:	bf00      	nop
 80113b4:	371c      	adds	r7, #28
 80113b6:	46bd      	mov	sp, r7
 80113b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113bc:	4770      	bx	lr

080113be <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80113be:	b480      	push	{r7}
 80113c0:	b087      	sub	sp, #28
 80113c2:	af00      	add	r7, sp, #0
 80113c4:	60f8      	str	r0, [r7, #12]
 80113c6:	60b9      	str	r1, [r7, #8]
 80113c8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80113ce:	697b      	ldr	r3, [r7, #20]
 80113d0:	1c5a      	adds	r2, r3, #1
 80113d2:	617a      	str	r2, [r7, #20]
 80113d4:	68ba      	ldr	r2, [r7, #8]
 80113d6:	b2d2      	uxtb	r2, r2
 80113d8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	3b01      	subs	r3, #1
 80113de:	607b      	str	r3, [r7, #4]
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d1f3      	bne.n	80113ce <mem_set+0x10>
}
 80113e6:	bf00      	nop
 80113e8:	bf00      	nop
 80113ea:	371c      	adds	r7, #28
 80113ec:	46bd      	mov	sp, r7
 80113ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113f2:	4770      	bx	lr

080113f4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80113f4:	b480      	push	{r7}
 80113f6:	b089      	sub	sp, #36	@ 0x24
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	60f8      	str	r0, [r7, #12]
 80113fc:	60b9      	str	r1, [r7, #8]
 80113fe:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	61fb      	str	r3, [r7, #28]
 8011404:	68bb      	ldr	r3, [r7, #8]
 8011406:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011408:	2300      	movs	r3, #0
 801140a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801140c:	69fb      	ldr	r3, [r7, #28]
 801140e:	1c5a      	adds	r2, r3, #1
 8011410:	61fa      	str	r2, [r7, #28]
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	4619      	mov	r1, r3
 8011416:	69bb      	ldr	r3, [r7, #24]
 8011418:	1c5a      	adds	r2, r3, #1
 801141a:	61ba      	str	r2, [r7, #24]
 801141c:	781b      	ldrb	r3, [r3, #0]
 801141e:	1acb      	subs	r3, r1, r3
 8011420:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	3b01      	subs	r3, #1
 8011426:	607b      	str	r3, [r7, #4]
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d002      	beq.n	8011434 <mem_cmp+0x40>
 801142e:	697b      	ldr	r3, [r7, #20]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d0eb      	beq.n	801140c <mem_cmp+0x18>

	return r;
 8011434:	697b      	ldr	r3, [r7, #20]
}
 8011436:	4618      	mov	r0, r3
 8011438:	3724      	adds	r7, #36	@ 0x24
 801143a:	46bd      	mov	sp, r7
 801143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011440:	4770      	bx	lr

08011442 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011442:	b480      	push	{r7}
 8011444:	b083      	sub	sp, #12
 8011446:	af00      	add	r7, sp, #0
 8011448:	6078      	str	r0, [r7, #4]
 801144a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801144c:	e002      	b.n	8011454 <chk_chr+0x12>
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	3301      	adds	r3, #1
 8011452:	607b      	str	r3, [r7, #4]
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	781b      	ldrb	r3, [r3, #0]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d005      	beq.n	8011468 <chk_chr+0x26>
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	781b      	ldrb	r3, [r3, #0]
 8011460:	461a      	mov	r2, r3
 8011462:	683b      	ldr	r3, [r7, #0]
 8011464:	4293      	cmp	r3, r2
 8011466:	d1f2      	bne.n	801144e <chk_chr+0xc>
	return *str;
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	781b      	ldrb	r3, [r3, #0]
}
 801146c:	4618      	mov	r0, r3
 801146e:	370c      	adds	r7, #12
 8011470:	46bd      	mov	sp, r7
 8011472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011476:	4770      	bx	lr

08011478 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011478:	b480      	push	{r7}
 801147a:	b085      	sub	sp, #20
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
 8011480:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011482:	2300      	movs	r3, #0
 8011484:	60bb      	str	r3, [r7, #8]
 8011486:	68bb      	ldr	r3, [r7, #8]
 8011488:	60fb      	str	r3, [r7, #12]
 801148a:	e029      	b.n	80114e0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801148c:	4a27      	ldr	r2, [pc, #156]	@ (801152c <chk_lock+0xb4>)
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	011b      	lsls	r3, r3, #4
 8011492:	4413      	add	r3, r2
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d01d      	beq.n	80114d6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801149a:	4a24      	ldr	r2, [pc, #144]	@ (801152c <chk_lock+0xb4>)
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	011b      	lsls	r3, r3, #4
 80114a0:	4413      	add	r3, r2
 80114a2:	681a      	ldr	r2, [r3, #0]
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	429a      	cmp	r2, r3
 80114aa:	d116      	bne.n	80114da <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80114ac:	4a1f      	ldr	r2, [pc, #124]	@ (801152c <chk_lock+0xb4>)
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	011b      	lsls	r3, r3, #4
 80114b2:	4413      	add	r3, r2
 80114b4:	3304      	adds	r3, #4
 80114b6:	681a      	ldr	r2, [r3, #0]
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80114bc:	429a      	cmp	r2, r3
 80114be:	d10c      	bne.n	80114da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80114c0:	4a1a      	ldr	r2, [pc, #104]	@ (801152c <chk_lock+0xb4>)
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	011b      	lsls	r3, r3, #4
 80114c6:	4413      	add	r3, r2
 80114c8:	3308      	adds	r3, #8
 80114ca:	681a      	ldr	r2, [r3, #0]
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80114d0:	429a      	cmp	r2, r3
 80114d2:	d102      	bne.n	80114da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80114d4:	e007      	b.n	80114e6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80114d6:	2301      	movs	r3, #1
 80114d8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	3301      	adds	r3, #1
 80114de:	60fb      	str	r3, [r7, #12]
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	d9d2      	bls.n	801148c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	2b02      	cmp	r3, #2
 80114ea:	d109      	bne.n	8011500 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d102      	bne.n	80114f8 <chk_lock+0x80>
 80114f2:	683b      	ldr	r3, [r7, #0]
 80114f4:	2b02      	cmp	r3, #2
 80114f6:	d101      	bne.n	80114fc <chk_lock+0x84>
 80114f8:	2300      	movs	r3, #0
 80114fa:	e010      	b.n	801151e <chk_lock+0xa6>
 80114fc:	2312      	movs	r3, #18
 80114fe:	e00e      	b.n	801151e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d108      	bne.n	8011518 <chk_lock+0xa0>
 8011506:	4a09      	ldr	r2, [pc, #36]	@ (801152c <chk_lock+0xb4>)
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	011b      	lsls	r3, r3, #4
 801150c:	4413      	add	r3, r2
 801150e:	330c      	adds	r3, #12
 8011510:	881b      	ldrh	r3, [r3, #0]
 8011512:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011516:	d101      	bne.n	801151c <chk_lock+0xa4>
 8011518:	2310      	movs	r3, #16
 801151a:	e000      	b.n	801151e <chk_lock+0xa6>
 801151c:	2300      	movs	r3, #0
}
 801151e:	4618      	mov	r0, r3
 8011520:	3714      	adds	r7, #20
 8011522:	46bd      	mov	sp, r7
 8011524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011528:	4770      	bx	lr
 801152a:	bf00      	nop
 801152c:	2400183c 	.word	0x2400183c

08011530 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8011530:	b480      	push	{r7}
 8011532:	b083      	sub	sp, #12
 8011534:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011536:	2300      	movs	r3, #0
 8011538:	607b      	str	r3, [r7, #4]
 801153a:	e002      	b.n	8011542 <enq_lock+0x12>
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	3301      	adds	r3, #1
 8011540:	607b      	str	r3, [r7, #4]
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	2b01      	cmp	r3, #1
 8011546:	d806      	bhi.n	8011556 <enq_lock+0x26>
 8011548:	4a09      	ldr	r2, [pc, #36]	@ (8011570 <enq_lock+0x40>)
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	011b      	lsls	r3, r3, #4
 801154e:	4413      	add	r3, r2
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d1f2      	bne.n	801153c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	2b02      	cmp	r3, #2
 801155a:	bf14      	ite	ne
 801155c:	2301      	movne	r3, #1
 801155e:	2300      	moveq	r3, #0
 8011560:	b2db      	uxtb	r3, r3
}
 8011562:	4618      	mov	r0, r3
 8011564:	370c      	adds	r7, #12
 8011566:	46bd      	mov	sp, r7
 8011568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801156c:	4770      	bx	lr
 801156e:	bf00      	nop
 8011570:	2400183c 	.word	0x2400183c

08011574 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011574:	b480      	push	{r7}
 8011576:	b085      	sub	sp, #20
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
 801157c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801157e:	2300      	movs	r3, #0
 8011580:	60fb      	str	r3, [r7, #12]
 8011582:	e01f      	b.n	80115c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8011584:	4a41      	ldr	r2, [pc, #260]	@ (801168c <inc_lock+0x118>)
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	011b      	lsls	r3, r3, #4
 801158a:	4413      	add	r3, r2
 801158c:	681a      	ldr	r2, [r3, #0]
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	429a      	cmp	r2, r3
 8011594:	d113      	bne.n	80115be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8011596:	4a3d      	ldr	r2, [pc, #244]	@ (801168c <inc_lock+0x118>)
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	011b      	lsls	r3, r3, #4
 801159c:	4413      	add	r3, r2
 801159e:	3304      	adds	r3, #4
 80115a0:	681a      	ldr	r2, [r3, #0]
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d109      	bne.n	80115be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80115aa:	4a38      	ldr	r2, [pc, #224]	@ (801168c <inc_lock+0x118>)
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	011b      	lsls	r3, r3, #4
 80115b0:	4413      	add	r3, r2
 80115b2:	3308      	adds	r3, #8
 80115b4:	681a      	ldr	r2, [r3, #0]
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80115ba:	429a      	cmp	r2, r3
 80115bc:	d006      	beq.n	80115cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	3301      	adds	r3, #1
 80115c2:	60fb      	str	r3, [r7, #12]
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	2b01      	cmp	r3, #1
 80115c8:	d9dc      	bls.n	8011584 <inc_lock+0x10>
 80115ca:	e000      	b.n	80115ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80115cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	2b02      	cmp	r3, #2
 80115d2:	d132      	bne.n	801163a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80115d4:	2300      	movs	r3, #0
 80115d6:	60fb      	str	r3, [r7, #12]
 80115d8:	e002      	b.n	80115e0 <inc_lock+0x6c>
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	3301      	adds	r3, #1
 80115de:	60fb      	str	r3, [r7, #12]
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	2b01      	cmp	r3, #1
 80115e4:	d806      	bhi.n	80115f4 <inc_lock+0x80>
 80115e6:	4a29      	ldr	r2, [pc, #164]	@ (801168c <inc_lock+0x118>)
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	011b      	lsls	r3, r3, #4
 80115ec:	4413      	add	r3, r2
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d1f2      	bne.n	80115da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	2b02      	cmp	r3, #2
 80115f8:	d101      	bne.n	80115fe <inc_lock+0x8a>
 80115fa:	2300      	movs	r3, #0
 80115fc:	e040      	b.n	8011680 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681a      	ldr	r2, [r3, #0]
 8011602:	4922      	ldr	r1, [pc, #136]	@ (801168c <inc_lock+0x118>)
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	011b      	lsls	r3, r3, #4
 8011608:	440b      	add	r3, r1
 801160a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	689a      	ldr	r2, [r3, #8]
 8011610:	491e      	ldr	r1, [pc, #120]	@ (801168c <inc_lock+0x118>)
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	011b      	lsls	r3, r3, #4
 8011616:	440b      	add	r3, r1
 8011618:	3304      	adds	r3, #4
 801161a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	695a      	ldr	r2, [r3, #20]
 8011620:	491a      	ldr	r1, [pc, #104]	@ (801168c <inc_lock+0x118>)
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	011b      	lsls	r3, r3, #4
 8011626:	440b      	add	r3, r1
 8011628:	3308      	adds	r3, #8
 801162a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801162c:	4a17      	ldr	r2, [pc, #92]	@ (801168c <inc_lock+0x118>)
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	011b      	lsls	r3, r3, #4
 8011632:	4413      	add	r3, r2
 8011634:	330c      	adds	r3, #12
 8011636:	2200      	movs	r2, #0
 8011638:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	2b00      	cmp	r3, #0
 801163e:	d009      	beq.n	8011654 <inc_lock+0xe0>
 8011640:	4a12      	ldr	r2, [pc, #72]	@ (801168c <inc_lock+0x118>)
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	011b      	lsls	r3, r3, #4
 8011646:	4413      	add	r3, r2
 8011648:	330c      	adds	r3, #12
 801164a:	881b      	ldrh	r3, [r3, #0]
 801164c:	2b00      	cmp	r3, #0
 801164e:	d001      	beq.n	8011654 <inc_lock+0xe0>
 8011650:	2300      	movs	r3, #0
 8011652:	e015      	b.n	8011680 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d108      	bne.n	801166c <inc_lock+0xf8>
 801165a:	4a0c      	ldr	r2, [pc, #48]	@ (801168c <inc_lock+0x118>)
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	011b      	lsls	r3, r3, #4
 8011660:	4413      	add	r3, r2
 8011662:	330c      	adds	r3, #12
 8011664:	881b      	ldrh	r3, [r3, #0]
 8011666:	3301      	adds	r3, #1
 8011668:	b29a      	uxth	r2, r3
 801166a:	e001      	b.n	8011670 <inc_lock+0xfc>
 801166c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011670:	4906      	ldr	r1, [pc, #24]	@ (801168c <inc_lock+0x118>)
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	011b      	lsls	r3, r3, #4
 8011676:	440b      	add	r3, r1
 8011678:	330c      	adds	r3, #12
 801167a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	3301      	adds	r3, #1
}
 8011680:	4618      	mov	r0, r3
 8011682:	3714      	adds	r7, #20
 8011684:	46bd      	mov	sp, r7
 8011686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168a:	4770      	bx	lr
 801168c:	2400183c 	.word	0x2400183c

08011690 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011690:	b480      	push	{r7}
 8011692:	b085      	sub	sp, #20
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	3b01      	subs	r3, #1
 801169c:	607b      	str	r3, [r7, #4]
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2b01      	cmp	r3, #1
 80116a2:	d825      	bhi.n	80116f0 <dec_lock+0x60>
		n = Files[i].ctr;
 80116a4:	4a17      	ldr	r2, [pc, #92]	@ (8011704 <dec_lock+0x74>)
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	011b      	lsls	r3, r3, #4
 80116aa:	4413      	add	r3, r2
 80116ac:	330c      	adds	r3, #12
 80116ae:	881b      	ldrh	r3, [r3, #0]
 80116b0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80116b2:	89fb      	ldrh	r3, [r7, #14]
 80116b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80116b8:	d101      	bne.n	80116be <dec_lock+0x2e>
 80116ba:	2300      	movs	r3, #0
 80116bc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80116be:	89fb      	ldrh	r3, [r7, #14]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d002      	beq.n	80116ca <dec_lock+0x3a>
 80116c4:	89fb      	ldrh	r3, [r7, #14]
 80116c6:	3b01      	subs	r3, #1
 80116c8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80116ca:	4a0e      	ldr	r2, [pc, #56]	@ (8011704 <dec_lock+0x74>)
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	011b      	lsls	r3, r3, #4
 80116d0:	4413      	add	r3, r2
 80116d2:	330c      	adds	r3, #12
 80116d4:	89fa      	ldrh	r2, [r7, #14]
 80116d6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80116d8:	89fb      	ldrh	r3, [r7, #14]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d105      	bne.n	80116ea <dec_lock+0x5a>
 80116de:	4a09      	ldr	r2, [pc, #36]	@ (8011704 <dec_lock+0x74>)
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	011b      	lsls	r3, r3, #4
 80116e4:	4413      	add	r3, r2
 80116e6:	2200      	movs	r2, #0
 80116e8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80116ea:	2300      	movs	r3, #0
 80116ec:	737b      	strb	r3, [r7, #13]
 80116ee:	e001      	b.n	80116f4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80116f0:	2302      	movs	r3, #2
 80116f2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80116f4:	7b7b      	ldrb	r3, [r7, #13]
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3714      	adds	r7, #20
 80116fa:	46bd      	mov	sp, r7
 80116fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011700:	4770      	bx	lr
 8011702:	bf00      	nop
 8011704:	2400183c 	.word	0x2400183c

08011708 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011708:	b480      	push	{r7}
 801170a:	b085      	sub	sp, #20
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011710:	2300      	movs	r3, #0
 8011712:	60fb      	str	r3, [r7, #12]
 8011714:	e010      	b.n	8011738 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011716:	4a0d      	ldr	r2, [pc, #52]	@ (801174c <clear_lock+0x44>)
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	011b      	lsls	r3, r3, #4
 801171c:	4413      	add	r3, r2
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	429a      	cmp	r2, r3
 8011724:	d105      	bne.n	8011732 <clear_lock+0x2a>
 8011726:	4a09      	ldr	r2, [pc, #36]	@ (801174c <clear_lock+0x44>)
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	011b      	lsls	r3, r3, #4
 801172c:	4413      	add	r3, r2
 801172e:	2200      	movs	r2, #0
 8011730:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8011732:	68fb      	ldr	r3, [r7, #12]
 8011734:	3301      	adds	r3, #1
 8011736:	60fb      	str	r3, [r7, #12]
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	2b01      	cmp	r3, #1
 801173c:	d9eb      	bls.n	8011716 <clear_lock+0xe>
	}
}
 801173e:	bf00      	nop
 8011740:	bf00      	nop
 8011742:	3714      	adds	r7, #20
 8011744:	46bd      	mov	sp, r7
 8011746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801174a:	4770      	bx	lr
 801174c:	2400183c 	.word	0x2400183c

08011750 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b086      	sub	sp, #24
 8011754:	af00      	add	r7, sp, #0
 8011756:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011758:	2300      	movs	r3, #0
 801175a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	78db      	ldrb	r3, [r3, #3]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d034      	beq.n	80117ce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011768:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	7858      	ldrb	r0, [r3, #1]
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011774:	2301      	movs	r3, #1
 8011776:	697a      	ldr	r2, [r7, #20]
 8011778:	f7ff fd40 	bl	80111fc <disk_write>
 801177c:	4603      	mov	r3, r0
 801177e:	2b00      	cmp	r3, #0
 8011780:	d002      	beq.n	8011788 <sync_window+0x38>
			res = FR_DISK_ERR;
 8011782:	2301      	movs	r3, #1
 8011784:	73fb      	strb	r3, [r7, #15]
 8011786:	e022      	b.n	80117ce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2200      	movs	r2, #0
 801178c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011792:	697a      	ldr	r2, [r7, #20]
 8011794:	1ad2      	subs	r2, r2, r3
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6a1b      	ldr	r3, [r3, #32]
 801179a:	429a      	cmp	r2, r3
 801179c:	d217      	bcs.n	80117ce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	789b      	ldrb	r3, [r3, #2]
 80117a2:	613b      	str	r3, [r7, #16]
 80117a4:	e010      	b.n	80117c8 <sync_window+0x78>
					wsect += fs->fsize;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	6a1b      	ldr	r3, [r3, #32]
 80117aa:	697a      	ldr	r2, [r7, #20]
 80117ac:	4413      	add	r3, r2
 80117ae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	7858      	ldrb	r0, [r3, #1]
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80117ba:	2301      	movs	r3, #1
 80117bc:	697a      	ldr	r2, [r7, #20]
 80117be:	f7ff fd1d 	bl	80111fc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80117c2:	693b      	ldr	r3, [r7, #16]
 80117c4:	3b01      	subs	r3, #1
 80117c6:	613b      	str	r3, [r7, #16]
 80117c8:	693b      	ldr	r3, [r7, #16]
 80117ca:	2b01      	cmp	r3, #1
 80117cc:	d8eb      	bhi.n	80117a6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80117ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80117d0:	4618      	mov	r0, r3
 80117d2:	3718      	adds	r7, #24
 80117d4:	46bd      	mov	sp, r7
 80117d6:	bd80      	pop	{r7, pc}

080117d8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b084      	sub	sp, #16
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
 80117e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80117e2:	2300      	movs	r3, #0
 80117e4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117ea:	683a      	ldr	r2, [r7, #0]
 80117ec:	429a      	cmp	r2, r3
 80117ee:	d01b      	beq.n	8011828 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80117f0:	6878      	ldr	r0, [r7, #4]
 80117f2:	f7ff ffad 	bl	8011750 <sync_window>
 80117f6:	4603      	mov	r3, r0
 80117f8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80117fa:	7bfb      	ldrb	r3, [r7, #15]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d113      	bne.n	8011828 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	7858      	ldrb	r0, [r3, #1]
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801180a:	2301      	movs	r3, #1
 801180c:	683a      	ldr	r2, [r7, #0]
 801180e:	f7ff fcd5 	bl	80111bc <disk_read>
 8011812:	4603      	mov	r3, r0
 8011814:	2b00      	cmp	r3, #0
 8011816:	d004      	beq.n	8011822 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011818:	f04f 33ff 	mov.w	r3, #4294967295
 801181c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801181e:	2301      	movs	r3, #1
 8011820:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	683a      	ldr	r2, [r7, #0]
 8011826:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8011828:	7bfb      	ldrb	r3, [r7, #15]
}
 801182a:	4618      	mov	r0, r3
 801182c:	3710      	adds	r7, #16
 801182e:	46bd      	mov	sp, r7
 8011830:	bd80      	pop	{r7, pc}
	...

08011834 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011834:	b580      	push	{r7, lr}
 8011836:	b084      	sub	sp, #16
 8011838:	af00      	add	r7, sp, #0
 801183a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 801183c:	6878      	ldr	r0, [r7, #4]
 801183e:	f7ff ff87 	bl	8011750 <sync_window>
 8011842:	4603      	mov	r3, r0
 8011844:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011846:	7bfb      	ldrb	r3, [r7, #15]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d159      	bne.n	8011900 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	781b      	ldrb	r3, [r3, #0]
 8011850:	2b03      	cmp	r3, #3
 8011852:	d149      	bne.n	80118e8 <sync_fs+0xb4>
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	791b      	ldrb	r3, [r3, #4]
 8011858:	2b01      	cmp	r3, #1
 801185a:	d145      	bne.n	80118e8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	899b      	ldrh	r3, [r3, #12]
 8011866:	461a      	mov	r2, r3
 8011868:	2100      	movs	r1, #0
 801186a:	f7ff fda8 	bl	80113be <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	3338      	adds	r3, #56	@ 0x38
 8011872:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011876:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 801187a:	4618      	mov	r0, r3
 801187c:	f7ff fd37 	bl	80112ee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	3338      	adds	r3, #56	@ 0x38
 8011884:	4921      	ldr	r1, [pc, #132]	@ (801190c <sync_fs+0xd8>)
 8011886:	4618      	mov	r0, r3
 8011888:	f7ff fd4c 	bl	8011324 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	3338      	adds	r3, #56	@ 0x38
 8011890:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8011894:	491e      	ldr	r1, [pc, #120]	@ (8011910 <sync_fs+0xdc>)
 8011896:	4618      	mov	r0, r3
 8011898:	f7ff fd44 	bl	8011324 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	3338      	adds	r3, #56	@ 0x38
 80118a0:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	699b      	ldr	r3, [r3, #24]
 80118a8:	4619      	mov	r1, r3
 80118aa:	4610      	mov	r0, r2
 80118ac:	f7ff fd3a 	bl	8011324 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	3338      	adds	r3, #56	@ 0x38
 80118b4:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	695b      	ldr	r3, [r3, #20]
 80118bc:	4619      	mov	r1, r3
 80118be:	4610      	mov	r0, r2
 80118c0:	f7ff fd30 	bl	8011324 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118c8:	1c5a      	adds	r2, r3, #1
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	7858      	ldrb	r0, [r3, #1]
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80118dc:	2301      	movs	r3, #1
 80118de:	f7ff fc8d 	bl	80111fc <disk_write>
			fs->fsi_flag = 0;
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	2200      	movs	r2, #0
 80118e6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	785b      	ldrb	r3, [r3, #1]
 80118ec:	2200      	movs	r2, #0
 80118ee:	2100      	movs	r1, #0
 80118f0:	4618      	mov	r0, r3
 80118f2:	f7ff fca3 	bl	801123c <disk_ioctl>
 80118f6:	4603      	mov	r3, r0
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d001      	beq.n	8011900 <sync_fs+0xcc>
 80118fc:	2301      	movs	r3, #1
 80118fe:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011900:	7bfb      	ldrb	r3, [r7, #15]
}
 8011902:	4618      	mov	r0, r3
 8011904:	3710      	adds	r7, #16
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}
 801190a:	bf00      	nop
 801190c:	41615252 	.word	0x41615252
 8011910:	61417272 	.word	0x61417272

08011914 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011914:	b480      	push	{r7}
 8011916:	b083      	sub	sp, #12
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
 801191c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801191e:	683b      	ldr	r3, [r7, #0]
 8011920:	3b02      	subs	r3, #2
 8011922:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	69db      	ldr	r3, [r3, #28]
 8011928:	3b02      	subs	r3, #2
 801192a:	683a      	ldr	r2, [r7, #0]
 801192c:	429a      	cmp	r2, r3
 801192e:	d301      	bcc.n	8011934 <clust2sect+0x20>
 8011930:	2300      	movs	r3, #0
 8011932:	e008      	b.n	8011946 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	895b      	ldrh	r3, [r3, #10]
 8011938:	461a      	mov	r2, r3
 801193a:	683b      	ldr	r3, [r7, #0]
 801193c:	fb03 f202 	mul.w	r2, r3, r2
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011944:	4413      	add	r3, r2
}
 8011946:	4618      	mov	r0, r3
 8011948:	370c      	adds	r7, #12
 801194a:	46bd      	mov	sp, r7
 801194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011950:	4770      	bx	lr

08011952 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011952:	b580      	push	{r7, lr}
 8011954:	b086      	sub	sp, #24
 8011956:	af00      	add	r7, sp, #0
 8011958:	6078      	str	r0, [r7, #4]
 801195a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011962:	683b      	ldr	r3, [r7, #0]
 8011964:	2b01      	cmp	r3, #1
 8011966:	d904      	bls.n	8011972 <get_fat+0x20>
 8011968:	693b      	ldr	r3, [r7, #16]
 801196a:	69db      	ldr	r3, [r3, #28]
 801196c:	683a      	ldr	r2, [r7, #0]
 801196e:	429a      	cmp	r2, r3
 8011970:	d302      	bcc.n	8011978 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011972:	2301      	movs	r3, #1
 8011974:	617b      	str	r3, [r7, #20]
 8011976:	e0ba      	b.n	8011aee <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011978:	f04f 33ff 	mov.w	r3, #4294967295
 801197c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801197e:	693b      	ldr	r3, [r7, #16]
 8011980:	781b      	ldrb	r3, [r3, #0]
 8011982:	2b03      	cmp	r3, #3
 8011984:	f000 8082 	beq.w	8011a8c <get_fat+0x13a>
 8011988:	2b03      	cmp	r3, #3
 801198a:	f300 80a6 	bgt.w	8011ada <get_fat+0x188>
 801198e:	2b01      	cmp	r3, #1
 8011990:	d002      	beq.n	8011998 <get_fat+0x46>
 8011992:	2b02      	cmp	r3, #2
 8011994:	d055      	beq.n	8011a42 <get_fat+0xf0>
 8011996:	e0a0      	b.n	8011ada <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	60fb      	str	r3, [r7, #12]
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	085b      	lsrs	r3, r3, #1
 80119a0:	68fa      	ldr	r2, [r7, #12]
 80119a2:	4413      	add	r3, r2
 80119a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80119a6:	693b      	ldr	r3, [r7, #16]
 80119a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80119aa:	693b      	ldr	r3, [r7, #16]
 80119ac:	899b      	ldrh	r3, [r3, #12]
 80119ae:	4619      	mov	r1, r3
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80119b6:	4413      	add	r3, r2
 80119b8:	4619      	mov	r1, r3
 80119ba:	6938      	ldr	r0, [r7, #16]
 80119bc:	f7ff ff0c 	bl	80117d8 <move_window>
 80119c0:	4603      	mov	r3, r0
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	f040 808c 	bne.w	8011ae0 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	1c5a      	adds	r2, r3, #1
 80119cc:	60fa      	str	r2, [r7, #12]
 80119ce:	693a      	ldr	r2, [r7, #16]
 80119d0:	8992      	ldrh	r2, [r2, #12]
 80119d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80119d6:	fb01 f202 	mul.w	r2, r1, r2
 80119da:	1a9b      	subs	r3, r3, r2
 80119dc:	693a      	ldr	r2, [r7, #16]
 80119de:	4413      	add	r3, r2
 80119e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80119e4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80119e6:	693b      	ldr	r3, [r7, #16]
 80119e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80119ea:	693b      	ldr	r3, [r7, #16]
 80119ec:	899b      	ldrh	r3, [r3, #12]
 80119ee:	4619      	mov	r1, r3
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80119f6:	4413      	add	r3, r2
 80119f8:	4619      	mov	r1, r3
 80119fa:	6938      	ldr	r0, [r7, #16]
 80119fc:	f7ff feec 	bl	80117d8 <move_window>
 8011a00:	4603      	mov	r3, r0
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d16e      	bne.n	8011ae4 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011a06:	693b      	ldr	r3, [r7, #16]
 8011a08:	899b      	ldrh	r3, [r3, #12]
 8011a0a:	461a      	mov	r2, r3
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a12:	fb01 f202 	mul.w	r2, r1, r2
 8011a16:	1a9b      	subs	r3, r3, r2
 8011a18:	693a      	ldr	r2, [r7, #16]
 8011a1a:	4413      	add	r3, r2
 8011a1c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011a20:	021b      	lsls	r3, r3, #8
 8011a22:	68ba      	ldr	r2, [r7, #8]
 8011a24:	4313      	orrs	r3, r2
 8011a26:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011a28:	683b      	ldr	r3, [r7, #0]
 8011a2a:	f003 0301 	and.w	r3, r3, #1
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d002      	beq.n	8011a38 <get_fat+0xe6>
 8011a32:	68bb      	ldr	r3, [r7, #8]
 8011a34:	091b      	lsrs	r3, r3, #4
 8011a36:	e002      	b.n	8011a3e <get_fat+0xec>
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011a3e:	617b      	str	r3, [r7, #20]
			break;
 8011a40:	e055      	b.n	8011aee <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011a46:	693b      	ldr	r3, [r7, #16]
 8011a48:	899b      	ldrh	r3, [r3, #12]
 8011a4a:	085b      	lsrs	r3, r3, #1
 8011a4c:	b29b      	uxth	r3, r3
 8011a4e:	4619      	mov	r1, r3
 8011a50:	683b      	ldr	r3, [r7, #0]
 8011a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a56:	4413      	add	r3, r2
 8011a58:	4619      	mov	r1, r3
 8011a5a:	6938      	ldr	r0, [r7, #16]
 8011a5c:	f7ff febc 	bl	80117d8 <move_window>
 8011a60:	4603      	mov	r3, r0
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d140      	bne.n	8011ae8 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011a6c:	683b      	ldr	r3, [r7, #0]
 8011a6e:	005b      	lsls	r3, r3, #1
 8011a70:	693a      	ldr	r2, [r7, #16]
 8011a72:	8992      	ldrh	r2, [r2, #12]
 8011a74:	fbb3 f0f2 	udiv	r0, r3, r2
 8011a78:	fb00 f202 	mul.w	r2, r0, r2
 8011a7c:	1a9b      	subs	r3, r3, r2
 8011a7e:	440b      	add	r3, r1
 8011a80:	4618      	mov	r0, r3
 8011a82:	f7ff fbf9 	bl	8011278 <ld_word>
 8011a86:	4603      	mov	r3, r0
 8011a88:	617b      	str	r3, [r7, #20]
			break;
 8011a8a:	e030      	b.n	8011aee <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011a8c:	693b      	ldr	r3, [r7, #16]
 8011a8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011a90:	693b      	ldr	r3, [r7, #16]
 8011a92:	899b      	ldrh	r3, [r3, #12]
 8011a94:	089b      	lsrs	r3, r3, #2
 8011a96:	b29b      	uxth	r3, r3
 8011a98:	4619      	mov	r1, r3
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8011aa0:	4413      	add	r3, r2
 8011aa2:	4619      	mov	r1, r3
 8011aa4:	6938      	ldr	r0, [r7, #16]
 8011aa6:	f7ff fe97 	bl	80117d8 <move_window>
 8011aaa:	4603      	mov	r3, r0
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d11d      	bne.n	8011aec <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011ab0:	693b      	ldr	r3, [r7, #16]
 8011ab2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011ab6:	683b      	ldr	r3, [r7, #0]
 8011ab8:	009b      	lsls	r3, r3, #2
 8011aba:	693a      	ldr	r2, [r7, #16]
 8011abc:	8992      	ldrh	r2, [r2, #12]
 8011abe:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ac2:	fb00 f202 	mul.w	r2, r0, r2
 8011ac6:	1a9b      	subs	r3, r3, r2
 8011ac8:	440b      	add	r3, r1
 8011aca:	4618      	mov	r0, r3
 8011acc:	f7ff fbec 	bl	80112a8 <ld_dword>
 8011ad0:	4603      	mov	r3, r0
 8011ad2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8011ad6:	617b      	str	r3, [r7, #20]
			break;
 8011ad8:	e009      	b.n	8011aee <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011ada:	2301      	movs	r3, #1
 8011adc:	617b      	str	r3, [r7, #20]
 8011ade:	e006      	b.n	8011aee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ae0:	bf00      	nop
 8011ae2:	e004      	b.n	8011aee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ae4:	bf00      	nop
 8011ae6:	e002      	b.n	8011aee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011ae8:	bf00      	nop
 8011aea:	e000      	b.n	8011aee <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011aec:	bf00      	nop
		}
	}

	return val;
 8011aee:	697b      	ldr	r3, [r7, #20]
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3718      	adds	r7, #24
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}

08011af8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011af8:	b590      	push	{r4, r7, lr}
 8011afa:	b089      	sub	sp, #36	@ 0x24
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	60f8      	str	r0, [r7, #12]
 8011b00:	60b9      	str	r1, [r7, #8]
 8011b02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011b04:	2302      	movs	r3, #2
 8011b06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011b08:	68bb      	ldr	r3, [r7, #8]
 8011b0a:	2b01      	cmp	r3, #1
 8011b0c:	f240 8109 	bls.w	8011d22 <put_fat+0x22a>
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	69db      	ldr	r3, [r3, #28]
 8011b14:	68ba      	ldr	r2, [r7, #8]
 8011b16:	429a      	cmp	r2, r3
 8011b18:	f080 8103 	bcs.w	8011d22 <put_fat+0x22a>
		switch (fs->fs_type) {
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	781b      	ldrb	r3, [r3, #0]
 8011b20:	2b03      	cmp	r3, #3
 8011b22:	f000 80b6 	beq.w	8011c92 <put_fat+0x19a>
 8011b26:	2b03      	cmp	r3, #3
 8011b28:	f300 80fb 	bgt.w	8011d22 <put_fat+0x22a>
 8011b2c:	2b01      	cmp	r3, #1
 8011b2e:	d003      	beq.n	8011b38 <put_fat+0x40>
 8011b30:	2b02      	cmp	r3, #2
 8011b32:	f000 8083 	beq.w	8011c3c <put_fat+0x144>
 8011b36:	e0f4      	b.n	8011d22 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	61bb      	str	r3, [r7, #24]
 8011b3c:	69bb      	ldr	r3, [r7, #24]
 8011b3e:	085b      	lsrs	r3, r3, #1
 8011b40:	69ba      	ldr	r2, [r7, #24]
 8011b42:	4413      	add	r3, r2
 8011b44:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011b46:	68fb      	ldr	r3, [r7, #12]
 8011b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	899b      	ldrh	r3, [r3, #12]
 8011b4e:	4619      	mov	r1, r3
 8011b50:	69bb      	ldr	r3, [r7, #24]
 8011b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b56:	4413      	add	r3, r2
 8011b58:	4619      	mov	r1, r3
 8011b5a:	68f8      	ldr	r0, [r7, #12]
 8011b5c:	f7ff fe3c 	bl	80117d8 <move_window>
 8011b60:	4603      	mov	r3, r0
 8011b62:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011b64:	7ffb      	ldrb	r3, [r7, #31]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	f040 80d4 	bne.w	8011d14 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011b72:	69bb      	ldr	r3, [r7, #24]
 8011b74:	1c5a      	adds	r2, r3, #1
 8011b76:	61ba      	str	r2, [r7, #24]
 8011b78:	68fa      	ldr	r2, [r7, #12]
 8011b7a:	8992      	ldrh	r2, [r2, #12]
 8011b7c:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b80:	fb00 f202 	mul.w	r2, r0, r2
 8011b84:	1a9b      	subs	r3, r3, r2
 8011b86:	440b      	add	r3, r1
 8011b88:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011b8a:	68bb      	ldr	r3, [r7, #8]
 8011b8c:	f003 0301 	and.w	r3, r3, #1
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d00d      	beq.n	8011bb0 <put_fat+0xb8>
 8011b94:	697b      	ldr	r3, [r7, #20]
 8011b96:	781b      	ldrb	r3, [r3, #0]
 8011b98:	b25b      	sxtb	r3, r3
 8011b9a:	f003 030f 	and.w	r3, r3, #15
 8011b9e:	b25a      	sxtb	r2, r3
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	b2db      	uxtb	r3, r3
 8011ba4:	011b      	lsls	r3, r3, #4
 8011ba6:	b25b      	sxtb	r3, r3
 8011ba8:	4313      	orrs	r3, r2
 8011baa:	b25b      	sxtb	r3, r3
 8011bac:	b2db      	uxtb	r3, r3
 8011bae:	e001      	b.n	8011bb4 <put_fat+0xbc>
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	b2db      	uxtb	r3, r3
 8011bb4:	697a      	ldr	r2, [r7, #20]
 8011bb6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	2201      	movs	r2, #1
 8011bbc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	899b      	ldrh	r3, [r3, #12]
 8011bc6:	4619      	mov	r1, r3
 8011bc8:	69bb      	ldr	r3, [r7, #24]
 8011bca:	fbb3 f3f1 	udiv	r3, r3, r1
 8011bce:	4413      	add	r3, r2
 8011bd0:	4619      	mov	r1, r3
 8011bd2:	68f8      	ldr	r0, [r7, #12]
 8011bd4:	f7ff fe00 	bl	80117d8 <move_window>
 8011bd8:	4603      	mov	r3, r0
 8011bda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011bdc:	7ffb      	ldrb	r3, [r7, #31]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	f040 809a 	bne.w	8011d18 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	899b      	ldrh	r3, [r3, #12]
 8011bee:	461a      	mov	r2, r3
 8011bf0:	69bb      	ldr	r3, [r7, #24]
 8011bf2:	fbb3 f0f2 	udiv	r0, r3, r2
 8011bf6:	fb00 f202 	mul.w	r2, r0, r2
 8011bfa:	1a9b      	subs	r3, r3, r2
 8011bfc:	440b      	add	r3, r1
 8011bfe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011c00:	68bb      	ldr	r3, [r7, #8]
 8011c02:	f003 0301 	and.w	r3, r3, #1
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d003      	beq.n	8011c12 <put_fat+0x11a>
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	091b      	lsrs	r3, r3, #4
 8011c0e:	b2db      	uxtb	r3, r3
 8011c10:	e00e      	b.n	8011c30 <put_fat+0x138>
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	b25b      	sxtb	r3, r3
 8011c18:	f023 030f 	bic.w	r3, r3, #15
 8011c1c:	b25a      	sxtb	r2, r3
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	0a1b      	lsrs	r3, r3, #8
 8011c22:	b25b      	sxtb	r3, r3
 8011c24:	f003 030f 	and.w	r3, r3, #15
 8011c28:	b25b      	sxtb	r3, r3
 8011c2a:	4313      	orrs	r3, r2
 8011c2c:	b25b      	sxtb	r3, r3
 8011c2e:	b2db      	uxtb	r3, r3
 8011c30:	697a      	ldr	r2, [r7, #20]
 8011c32:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	2201      	movs	r2, #1
 8011c38:	70da      	strb	r2, [r3, #3]
			break;
 8011c3a:	e072      	b.n	8011d22 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	899b      	ldrh	r3, [r3, #12]
 8011c44:	085b      	lsrs	r3, r3, #1
 8011c46:	b29b      	uxth	r3, r3
 8011c48:	4619      	mov	r1, r3
 8011c4a:	68bb      	ldr	r3, [r7, #8]
 8011c4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c50:	4413      	add	r3, r2
 8011c52:	4619      	mov	r1, r3
 8011c54:	68f8      	ldr	r0, [r7, #12]
 8011c56:	f7ff fdbf 	bl	80117d8 <move_window>
 8011c5a:	4603      	mov	r3, r0
 8011c5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011c5e:	7ffb      	ldrb	r3, [r7, #31]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d15b      	bne.n	8011d1c <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011c6a:	68bb      	ldr	r3, [r7, #8]
 8011c6c:	005b      	lsls	r3, r3, #1
 8011c6e:	68fa      	ldr	r2, [r7, #12]
 8011c70:	8992      	ldrh	r2, [r2, #12]
 8011c72:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c76:	fb00 f202 	mul.w	r2, r0, r2
 8011c7a:	1a9b      	subs	r3, r3, r2
 8011c7c:	440b      	add	r3, r1
 8011c7e:	687a      	ldr	r2, [r7, #4]
 8011c80:	b292      	uxth	r2, r2
 8011c82:	4611      	mov	r1, r2
 8011c84:	4618      	mov	r0, r3
 8011c86:	f7ff fb32 	bl	80112ee <st_word>
			fs->wflag = 1;
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	2201      	movs	r2, #1
 8011c8e:	70da      	strb	r2, [r3, #3]
			break;
 8011c90:	e047      	b.n	8011d22 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	899b      	ldrh	r3, [r3, #12]
 8011c9a:	089b      	lsrs	r3, r3, #2
 8011c9c:	b29b      	uxth	r3, r3
 8011c9e:	4619      	mov	r1, r3
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	fbb3 f3f1 	udiv	r3, r3, r1
 8011ca6:	4413      	add	r3, r2
 8011ca8:	4619      	mov	r1, r3
 8011caa:	68f8      	ldr	r0, [r7, #12]
 8011cac:	f7ff fd94 	bl	80117d8 <move_window>
 8011cb0:	4603      	mov	r3, r0
 8011cb2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011cb4:	7ffb      	ldrb	r3, [r7, #31]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d132      	bne.n	8011d20 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011cc6:	68bb      	ldr	r3, [r7, #8]
 8011cc8:	009b      	lsls	r3, r3, #2
 8011cca:	68fa      	ldr	r2, [r7, #12]
 8011ccc:	8992      	ldrh	r2, [r2, #12]
 8011cce:	fbb3 f0f2 	udiv	r0, r3, r2
 8011cd2:	fb00 f202 	mul.w	r2, r0, r2
 8011cd6:	1a9b      	subs	r3, r3, r2
 8011cd8:	440b      	add	r3, r1
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f7ff fae4 	bl	80112a8 <ld_dword>
 8011ce0:	4603      	mov	r3, r0
 8011ce2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8011ce6:	4323      	orrs	r3, r4
 8011ce8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011cea:	68fb      	ldr	r3, [r7, #12]
 8011cec:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8011cf0:	68bb      	ldr	r3, [r7, #8]
 8011cf2:	009b      	lsls	r3, r3, #2
 8011cf4:	68fa      	ldr	r2, [r7, #12]
 8011cf6:	8992      	ldrh	r2, [r2, #12]
 8011cf8:	fbb3 f0f2 	udiv	r0, r3, r2
 8011cfc:	fb00 f202 	mul.w	r2, r0, r2
 8011d00:	1a9b      	subs	r3, r3, r2
 8011d02:	440b      	add	r3, r1
 8011d04:	6879      	ldr	r1, [r7, #4]
 8011d06:	4618      	mov	r0, r3
 8011d08:	f7ff fb0c 	bl	8011324 <st_dword>
			fs->wflag = 1;
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	2201      	movs	r2, #1
 8011d10:	70da      	strb	r2, [r3, #3]
			break;
 8011d12:	e006      	b.n	8011d22 <put_fat+0x22a>
			if (res != FR_OK) break;
 8011d14:	bf00      	nop
 8011d16:	e004      	b.n	8011d22 <put_fat+0x22a>
			if (res != FR_OK) break;
 8011d18:	bf00      	nop
 8011d1a:	e002      	b.n	8011d22 <put_fat+0x22a>
			if (res != FR_OK) break;
 8011d1c:	bf00      	nop
 8011d1e:	e000      	b.n	8011d22 <put_fat+0x22a>
			if (res != FR_OK) break;
 8011d20:	bf00      	nop
		}
	}
	return res;
 8011d22:	7ffb      	ldrb	r3, [r7, #31]
}
 8011d24:	4618      	mov	r0, r3
 8011d26:	3724      	adds	r7, #36	@ 0x24
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	bd90      	pop	{r4, r7, pc}

08011d2c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011d2c:	b580      	push	{r7, lr}
 8011d2e:	b088      	sub	sp, #32
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	60f8      	str	r0, [r7, #12]
 8011d34:	60b9      	str	r1, [r7, #8]
 8011d36:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011d38:	2300      	movs	r3, #0
 8011d3a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011d42:	68bb      	ldr	r3, [r7, #8]
 8011d44:	2b01      	cmp	r3, #1
 8011d46:	d904      	bls.n	8011d52 <remove_chain+0x26>
 8011d48:	69bb      	ldr	r3, [r7, #24]
 8011d4a:	69db      	ldr	r3, [r3, #28]
 8011d4c:	68ba      	ldr	r2, [r7, #8]
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	d301      	bcc.n	8011d56 <remove_chain+0x2a>
 8011d52:	2302      	movs	r3, #2
 8011d54:	e04b      	b.n	8011dee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d00c      	beq.n	8011d76 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8011d60:	6879      	ldr	r1, [r7, #4]
 8011d62:	69b8      	ldr	r0, [r7, #24]
 8011d64:	f7ff fec8 	bl	8011af8 <put_fat>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011d6c:	7ffb      	ldrb	r3, [r7, #31]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d001      	beq.n	8011d76 <remove_chain+0x4a>
 8011d72:	7ffb      	ldrb	r3, [r7, #31]
 8011d74:	e03b      	b.n	8011dee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011d76:	68b9      	ldr	r1, [r7, #8]
 8011d78:	68f8      	ldr	r0, [r7, #12]
 8011d7a:	f7ff fdea 	bl	8011952 <get_fat>
 8011d7e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011d80:	697b      	ldr	r3, [r7, #20]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d031      	beq.n	8011dea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011d86:	697b      	ldr	r3, [r7, #20]
 8011d88:	2b01      	cmp	r3, #1
 8011d8a:	d101      	bne.n	8011d90 <remove_chain+0x64>
 8011d8c:	2302      	movs	r3, #2
 8011d8e:	e02e      	b.n	8011dee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011d90:	697b      	ldr	r3, [r7, #20]
 8011d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d96:	d101      	bne.n	8011d9c <remove_chain+0x70>
 8011d98:	2301      	movs	r3, #1
 8011d9a:	e028      	b.n	8011dee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	68b9      	ldr	r1, [r7, #8]
 8011da0:	69b8      	ldr	r0, [r7, #24]
 8011da2:	f7ff fea9 	bl	8011af8 <put_fat>
 8011da6:	4603      	mov	r3, r0
 8011da8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011daa:	7ffb      	ldrb	r3, [r7, #31]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d001      	beq.n	8011db4 <remove_chain+0x88>
 8011db0:	7ffb      	ldrb	r3, [r7, #31]
 8011db2:	e01c      	b.n	8011dee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011db4:	69bb      	ldr	r3, [r7, #24]
 8011db6:	699a      	ldr	r2, [r3, #24]
 8011db8:	69bb      	ldr	r3, [r7, #24]
 8011dba:	69db      	ldr	r3, [r3, #28]
 8011dbc:	3b02      	subs	r3, #2
 8011dbe:	429a      	cmp	r2, r3
 8011dc0:	d20b      	bcs.n	8011dda <remove_chain+0xae>
			fs->free_clst++;
 8011dc2:	69bb      	ldr	r3, [r7, #24]
 8011dc4:	699b      	ldr	r3, [r3, #24]
 8011dc6:	1c5a      	adds	r2, r3, #1
 8011dc8:	69bb      	ldr	r3, [r7, #24]
 8011dca:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8011dcc:	69bb      	ldr	r3, [r7, #24]
 8011dce:	791b      	ldrb	r3, [r3, #4]
 8011dd0:	f043 0301 	orr.w	r3, r3, #1
 8011dd4:	b2da      	uxtb	r2, r3
 8011dd6:	69bb      	ldr	r3, [r7, #24]
 8011dd8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011dde:	69bb      	ldr	r3, [r7, #24]
 8011de0:	69db      	ldr	r3, [r3, #28]
 8011de2:	68ba      	ldr	r2, [r7, #8]
 8011de4:	429a      	cmp	r2, r3
 8011de6:	d3c6      	bcc.n	8011d76 <remove_chain+0x4a>
 8011de8:	e000      	b.n	8011dec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011dea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011dec:	2300      	movs	r3, #0
}
 8011dee:	4618      	mov	r0, r3
 8011df0:	3720      	adds	r7, #32
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}

08011df6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011df6:	b580      	push	{r7, lr}
 8011df8:	b088      	sub	sp, #32
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	6078      	str	r0, [r7, #4]
 8011dfe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d10d      	bne.n	8011e28 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8011e0c:	693b      	ldr	r3, [r7, #16]
 8011e0e:	695b      	ldr	r3, [r3, #20]
 8011e10:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011e12:	69bb      	ldr	r3, [r7, #24]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d004      	beq.n	8011e22 <create_chain+0x2c>
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	69db      	ldr	r3, [r3, #28]
 8011e1c:	69ba      	ldr	r2, [r7, #24]
 8011e1e:	429a      	cmp	r2, r3
 8011e20:	d31b      	bcc.n	8011e5a <create_chain+0x64>
 8011e22:	2301      	movs	r3, #1
 8011e24:	61bb      	str	r3, [r7, #24]
 8011e26:	e018      	b.n	8011e5a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011e28:	6839      	ldr	r1, [r7, #0]
 8011e2a:	6878      	ldr	r0, [r7, #4]
 8011e2c:	f7ff fd91 	bl	8011952 <get_fat>
 8011e30:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	2b01      	cmp	r3, #1
 8011e36:	d801      	bhi.n	8011e3c <create_chain+0x46>
 8011e38:	2301      	movs	r3, #1
 8011e3a:	e070      	b.n	8011f1e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e42:	d101      	bne.n	8011e48 <create_chain+0x52>
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	e06a      	b.n	8011f1e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011e48:	693b      	ldr	r3, [r7, #16]
 8011e4a:	69db      	ldr	r3, [r3, #28]
 8011e4c:	68fa      	ldr	r2, [r7, #12]
 8011e4e:	429a      	cmp	r2, r3
 8011e50:	d201      	bcs.n	8011e56 <create_chain+0x60>
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	e063      	b.n	8011f1e <create_chain+0x128>
		scl = clst;
 8011e56:	683b      	ldr	r3, [r7, #0]
 8011e58:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011e5a:	69bb      	ldr	r3, [r7, #24]
 8011e5c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011e5e:	69fb      	ldr	r3, [r7, #28]
 8011e60:	3301      	adds	r3, #1
 8011e62:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011e64:	693b      	ldr	r3, [r7, #16]
 8011e66:	69db      	ldr	r3, [r3, #28]
 8011e68:	69fa      	ldr	r2, [r7, #28]
 8011e6a:	429a      	cmp	r2, r3
 8011e6c:	d307      	bcc.n	8011e7e <create_chain+0x88>
				ncl = 2;
 8011e6e:	2302      	movs	r3, #2
 8011e70:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011e72:	69fa      	ldr	r2, [r7, #28]
 8011e74:	69bb      	ldr	r3, [r7, #24]
 8011e76:	429a      	cmp	r2, r3
 8011e78:	d901      	bls.n	8011e7e <create_chain+0x88>
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	e04f      	b.n	8011f1e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011e7e:	69f9      	ldr	r1, [r7, #28]
 8011e80:	6878      	ldr	r0, [r7, #4]
 8011e82:	f7ff fd66 	bl	8011952 <get_fat>
 8011e86:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d00e      	beq.n	8011eac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	2b01      	cmp	r3, #1
 8011e92:	d003      	beq.n	8011e9c <create_chain+0xa6>
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e9a:	d101      	bne.n	8011ea0 <create_chain+0xaa>
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	e03e      	b.n	8011f1e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011ea0:	69fa      	ldr	r2, [r7, #28]
 8011ea2:	69bb      	ldr	r3, [r7, #24]
 8011ea4:	429a      	cmp	r2, r3
 8011ea6:	d1da      	bne.n	8011e5e <create_chain+0x68>
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	e038      	b.n	8011f1e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011eac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011eae:	f04f 32ff 	mov.w	r2, #4294967295
 8011eb2:	69f9      	ldr	r1, [r7, #28]
 8011eb4:	6938      	ldr	r0, [r7, #16]
 8011eb6:	f7ff fe1f 	bl	8011af8 <put_fat>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011ebe:	7dfb      	ldrb	r3, [r7, #23]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d109      	bne.n	8011ed8 <create_chain+0xe2>
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d006      	beq.n	8011ed8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011eca:	69fa      	ldr	r2, [r7, #28]
 8011ecc:	6839      	ldr	r1, [r7, #0]
 8011ece:	6938      	ldr	r0, [r7, #16]
 8011ed0:	f7ff fe12 	bl	8011af8 <put_fat>
 8011ed4:	4603      	mov	r3, r0
 8011ed6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011ed8:	7dfb      	ldrb	r3, [r7, #23]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d116      	bne.n	8011f0c <create_chain+0x116>
		fs->last_clst = ncl;
 8011ede:	693b      	ldr	r3, [r7, #16]
 8011ee0:	69fa      	ldr	r2, [r7, #28]
 8011ee2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	699a      	ldr	r2, [r3, #24]
 8011ee8:	693b      	ldr	r3, [r7, #16]
 8011eea:	69db      	ldr	r3, [r3, #28]
 8011eec:	3b02      	subs	r3, #2
 8011eee:	429a      	cmp	r2, r3
 8011ef0:	d804      	bhi.n	8011efc <create_chain+0x106>
 8011ef2:	693b      	ldr	r3, [r7, #16]
 8011ef4:	699b      	ldr	r3, [r3, #24]
 8011ef6:	1e5a      	subs	r2, r3, #1
 8011ef8:	693b      	ldr	r3, [r7, #16]
 8011efa:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8011efc:	693b      	ldr	r3, [r7, #16]
 8011efe:	791b      	ldrb	r3, [r3, #4]
 8011f00:	f043 0301 	orr.w	r3, r3, #1
 8011f04:	b2da      	uxtb	r2, r3
 8011f06:	693b      	ldr	r3, [r7, #16]
 8011f08:	711a      	strb	r2, [r3, #4]
 8011f0a:	e007      	b.n	8011f1c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011f0c:	7dfb      	ldrb	r3, [r7, #23]
 8011f0e:	2b01      	cmp	r3, #1
 8011f10:	d102      	bne.n	8011f18 <create_chain+0x122>
 8011f12:	f04f 33ff 	mov.w	r3, #4294967295
 8011f16:	e000      	b.n	8011f1a <create_chain+0x124>
 8011f18:	2301      	movs	r3, #1
 8011f1a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011f1c:	69fb      	ldr	r3, [r7, #28]
}
 8011f1e:	4618      	mov	r0, r3
 8011f20:	3720      	adds	r7, #32
 8011f22:	46bd      	mov	sp, r7
 8011f24:	bd80      	pop	{r7, pc}

08011f26 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011f26:	b480      	push	{r7}
 8011f28:	b087      	sub	sp, #28
 8011f2a:	af00      	add	r7, sp, #0
 8011f2c:	6078      	str	r0, [r7, #4]
 8011f2e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f3a:	3304      	adds	r3, #4
 8011f3c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	899b      	ldrh	r3, [r3, #12]
 8011f42:	461a      	mov	r2, r3
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f4a:	68fa      	ldr	r2, [r7, #12]
 8011f4c:	8952      	ldrh	r2, [r2, #10]
 8011f4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f52:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011f54:	693b      	ldr	r3, [r7, #16]
 8011f56:	1d1a      	adds	r2, r3, #4
 8011f58:	613a      	str	r2, [r7, #16]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011f5e:	68bb      	ldr	r3, [r7, #8]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d101      	bne.n	8011f68 <clmt_clust+0x42>
 8011f64:	2300      	movs	r3, #0
 8011f66:	e010      	b.n	8011f8a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8011f68:	697a      	ldr	r2, [r7, #20]
 8011f6a:	68bb      	ldr	r3, [r7, #8]
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	d307      	bcc.n	8011f80 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8011f70:	697a      	ldr	r2, [r7, #20]
 8011f72:	68bb      	ldr	r3, [r7, #8]
 8011f74:	1ad3      	subs	r3, r2, r3
 8011f76:	617b      	str	r3, [r7, #20]
 8011f78:	693b      	ldr	r3, [r7, #16]
 8011f7a:	3304      	adds	r3, #4
 8011f7c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011f7e:	e7e9      	b.n	8011f54 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8011f80:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011f82:	693b      	ldr	r3, [r7, #16]
 8011f84:	681a      	ldr	r2, [r3, #0]
 8011f86:	697b      	ldr	r3, [r7, #20]
 8011f88:	4413      	add	r3, r2
}
 8011f8a:	4618      	mov	r0, r3
 8011f8c:	371c      	adds	r7, #28
 8011f8e:	46bd      	mov	sp, r7
 8011f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f94:	4770      	bx	lr

08011f96 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8011f96:	b580      	push	{r7, lr}
 8011f98:	b086      	sub	sp, #24
 8011f9a:	af00      	add	r7, sp, #0
 8011f9c:	6078      	str	r0, [r7, #4]
 8011f9e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8011fa6:	683b      	ldr	r3, [r7, #0]
 8011fa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011fac:	d204      	bcs.n	8011fb8 <dir_sdi+0x22>
 8011fae:	683b      	ldr	r3, [r7, #0]
 8011fb0:	f003 031f 	and.w	r3, r3, #31
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d001      	beq.n	8011fbc <dir_sdi+0x26>
		return FR_INT_ERR;
 8011fb8:	2302      	movs	r3, #2
 8011fba:	e071      	b.n	80120a0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	683a      	ldr	r2, [r7, #0]
 8011fc0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	689b      	ldr	r3, [r3, #8]
 8011fc6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011fc8:	697b      	ldr	r3, [r7, #20]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d106      	bne.n	8011fdc <dir_sdi+0x46>
 8011fce:	693b      	ldr	r3, [r7, #16]
 8011fd0:	781b      	ldrb	r3, [r3, #0]
 8011fd2:	2b02      	cmp	r3, #2
 8011fd4:	d902      	bls.n	8011fdc <dir_sdi+0x46>
		clst = fs->dirbase;
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fda:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011fdc:	697b      	ldr	r3, [r7, #20]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d10c      	bne.n	8011ffc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011fe2:	683b      	ldr	r3, [r7, #0]
 8011fe4:	095b      	lsrs	r3, r3, #5
 8011fe6:	693a      	ldr	r2, [r7, #16]
 8011fe8:	8912      	ldrh	r2, [r2, #8]
 8011fea:	4293      	cmp	r3, r2
 8011fec:	d301      	bcc.n	8011ff2 <dir_sdi+0x5c>
 8011fee:	2302      	movs	r3, #2
 8011ff0:	e056      	b.n	80120a0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8011ff2:	693b      	ldr	r3, [r7, #16]
 8011ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	61da      	str	r2, [r3, #28]
 8011ffa:	e02d      	b.n	8012058 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011ffc:	693b      	ldr	r3, [r7, #16]
 8011ffe:	895b      	ldrh	r3, [r3, #10]
 8012000:	461a      	mov	r2, r3
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	899b      	ldrh	r3, [r3, #12]
 8012006:	fb02 f303 	mul.w	r3, r2, r3
 801200a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801200c:	e019      	b.n	8012042 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	6979      	ldr	r1, [r7, #20]
 8012012:	4618      	mov	r0, r3
 8012014:	f7ff fc9d 	bl	8011952 <get_fat>
 8012018:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801201a:	697b      	ldr	r3, [r7, #20]
 801201c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012020:	d101      	bne.n	8012026 <dir_sdi+0x90>
 8012022:	2301      	movs	r3, #1
 8012024:	e03c      	b.n	80120a0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012026:	697b      	ldr	r3, [r7, #20]
 8012028:	2b01      	cmp	r3, #1
 801202a:	d904      	bls.n	8012036 <dir_sdi+0xa0>
 801202c:	693b      	ldr	r3, [r7, #16]
 801202e:	69db      	ldr	r3, [r3, #28]
 8012030:	697a      	ldr	r2, [r7, #20]
 8012032:	429a      	cmp	r2, r3
 8012034:	d301      	bcc.n	801203a <dir_sdi+0xa4>
 8012036:	2302      	movs	r3, #2
 8012038:	e032      	b.n	80120a0 <dir_sdi+0x10a>
			ofs -= csz;
 801203a:	683a      	ldr	r2, [r7, #0]
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	1ad3      	subs	r3, r2, r3
 8012040:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012042:	683a      	ldr	r2, [r7, #0]
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	429a      	cmp	r2, r3
 8012048:	d2e1      	bcs.n	801200e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801204a:	6979      	ldr	r1, [r7, #20]
 801204c:	6938      	ldr	r0, [r7, #16]
 801204e:	f7ff fc61 	bl	8011914 <clust2sect>
 8012052:	4602      	mov	r2, r0
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	697a      	ldr	r2, [r7, #20]
 801205c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	69db      	ldr	r3, [r3, #28]
 8012062:	2b00      	cmp	r3, #0
 8012064:	d101      	bne.n	801206a <dir_sdi+0xd4>
 8012066:	2302      	movs	r3, #2
 8012068:	e01a      	b.n	80120a0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	69da      	ldr	r2, [r3, #28]
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	899b      	ldrh	r3, [r3, #12]
 8012072:	4619      	mov	r1, r3
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	fbb3 f3f1 	udiv	r3, r3, r1
 801207a:	441a      	add	r2, r3
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8012080:	693b      	ldr	r3, [r7, #16]
 8012082:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	899b      	ldrh	r3, [r3, #12]
 801208a:	461a      	mov	r2, r3
 801208c:	683b      	ldr	r3, [r7, #0]
 801208e:	fbb3 f0f2 	udiv	r0, r3, r2
 8012092:	fb00 f202 	mul.w	r2, r0, r2
 8012096:	1a9b      	subs	r3, r3, r2
 8012098:	18ca      	adds	r2, r1, r3
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801209e:	2300      	movs	r3, #0
}
 80120a0:	4618      	mov	r0, r3
 80120a2:	3718      	adds	r7, #24
 80120a4:	46bd      	mov	sp, r7
 80120a6:	bd80      	pop	{r7, pc}

080120a8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b086      	sub	sp, #24
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	6078      	str	r0, [r7, #4]
 80120b0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	695b      	ldr	r3, [r3, #20]
 80120bc:	3320      	adds	r3, #32
 80120be:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	69db      	ldr	r3, [r3, #28]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d003      	beq.n	80120d0 <dir_next+0x28>
 80120c8:	68bb      	ldr	r3, [r7, #8]
 80120ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80120ce:	d301      	bcc.n	80120d4 <dir_next+0x2c>
 80120d0:	2304      	movs	r3, #4
 80120d2:	e0bb      	b.n	801224c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	899b      	ldrh	r3, [r3, #12]
 80120d8:	461a      	mov	r2, r3
 80120da:	68bb      	ldr	r3, [r7, #8]
 80120dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80120e0:	fb01 f202 	mul.w	r2, r1, r2
 80120e4:	1a9b      	subs	r3, r3, r2
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	f040 809d 	bne.w	8012226 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	69db      	ldr	r3, [r3, #28]
 80120f0:	1c5a      	adds	r2, r3, #1
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	699b      	ldr	r3, [r3, #24]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d10b      	bne.n	8012116 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80120fe:	68bb      	ldr	r3, [r7, #8]
 8012100:	095b      	lsrs	r3, r3, #5
 8012102:	68fa      	ldr	r2, [r7, #12]
 8012104:	8912      	ldrh	r2, [r2, #8]
 8012106:	4293      	cmp	r3, r2
 8012108:	f0c0 808d 	bcc.w	8012226 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2200      	movs	r2, #0
 8012110:	61da      	str	r2, [r3, #28]
 8012112:	2304      	movs	r3, #4
 8012114:	e09a      	b.n	801224c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	899b      	ldrh	r3, [r3, #12]
 801211a:	461a      	mov	r2, r3
 801211c:	68bb      	ldr	r3, [r7, #8]
 801211e:	fbb3 f3f2 	udiv	r3, r3, r2
 8012122:	68fa      	ldr	r2, [r7, #12]
 8012124:	8952      	ldrh	r2, [r2, #10]
 8012126:	3a01      	subs	r2, #1
 8012128:	4013      	ands	r3, r2
 801212a:	2b00      	cmp	r3, #0
 801212c:	d17b      	bne.n	8012226 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801212e:	687a      	ldr	r2, [r7, #4]
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	699b      	ldr	r3, [r3, #24]
 8012134:	4619      	mov	r1, r3
 8012136:	4610      	mov	r0, r2
 8012138:	f7ff fc0b 	bl	8011952 <get_fat>
 801213c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801213e:	697b      	ldr	r3, [r7, #20]
 8012140:	2b01      	cmp	r3, #1
 8012142:	d801      	bhi.n	8012148 <dir_next+0xa0>
 8012144:	2302      	movs	r3, #2
 8012146:	e081      	b.n	801224c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012148:	697b      	ldr	r3, [r7, #20]
 801214a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801214e:	d101      	bne.n	8012154 <dir_next+0xac>
 8012150:	2301      	movs	r3, #1
 8012152:	e07b      	b.n	801224c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	69db      	ldr	r3, [r3, #28]
 8012158:	697a      	ldr	r2, [r7, #20]
 801215a:	429a      	cmp	r2, r3
 801215c:	d359      	bcc.n	8012212 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801215e:	683b      	ldr	r3, [r7, #0]
 8012160:	2b00      	cmp	r3, #0
 8012162:	d104      	bne.n	801216e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2200      	movs	r2, #0
 8012168:	61da      	str	r2, [r3, #28]
 801216a:	2304      	movs	r3, #4
 801216c:	e06e      	b.n	801224c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801216e:	687a      	ldr	r2, [r7, #4]
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	699b      	ldr	r3, [r3, #24]
 8012174:	4619      	mov	r1, r3
 8012176:	4610      	mov	r0, r2
 8012178:	f7ff fe3d 	bl	8011df6 <create_chain>
 801217c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801217e:	697b      	ldr	r3, [r7, #20]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d101      	bne.n	8012188 <dir_next+0xe0>
 8012184:	2307      	movs	r3, #7
 8012186:	e061      	b.n	801224c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012188:	697b      	ldr	r3, [r7, #20]
 801218a:	2b01      	cmp	r3, #1
 801218c:	d101      	bne.n	8012192 <dir_next+0xea>
 801218e:	2302      	movs	r3, #2
 8012190:	e05c      	b.n	801224c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012192:	697b      	ldr	r3, [r7, #20]
 8012194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012198:	d101      	bne.n	801219e <dir_next+0xf6>
 801219a:	2301      	movs	r3, #1
 801219c:	e056      	b.n	801224c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801219e:	68f8      	ldr	r0, [r7, #12]
 80121a0:	f7ff fad6 	bl	8011750 <sync_window>
 80121a4:	4603      	mov	r3, r0
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d001      	beq.n	80121ae <dir_next+0x106>
 80121aa:	2301      	movs	r3, #1
 80121ac:	e04e      	b.n	801224c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	899b      	ldrh	r3, [r3, #12]
 80121b8:	461a      	mov	r2, r3
 80121ba:	2100      	movs	r1, #0
 80121bc:	f7ff f8ff 	bl	80113be <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80121c0:	2300      	movs	r3, #0
 80121c2:	613b      	str	r3, [r7, #16]
 80121c4:	6979      	ldr	r1, [r7, #20]
 80121c6:	68f8      	ldr	r0, [r7, #12]
 80121c8:	f7ff fba4 	bl	8011914 <clust2sect>
 80121cc:	4602      	mov	r2, r0
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80121d2:	e012      	b.n	80121fa <dir_next+0x152>
						fs->wflag = 1;
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	2201      	movs	r2, #1
 80121d8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80121da:	68f8      	ldr	r0, [r7, #12]
 80121dc:	f7ff fab8 	bl	8011750 <sync_window>
 80121e0:	4603      	mov	r3, r0
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d001      	beq.n	80121ea <dir_next+0x142>
 80121e6:	2301      	movs	r3, #1
 80121e8:	e030      	b.n	801224c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80121ea:	693b      	ldr	r3, [r7, #16]
 80121ec:	3301      	adds	r3, #1
 80121ee:	613b      	str	r3, [r7, #16]
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121f4:	1c5a      	adds	r2, r3, #1
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	895b      	ldrh	r3, [r3, #10]
 80121fe:	461a      	mov	r2, r3
 8012200:	693b      	ldr	r3, [r7, #16]
 8012202:	4293      	cmp	r3, r2
 8012204:	d3e6      	bcc.n	80121d4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801220a:	693b      	ldr	r3, [r7, #16]
 801220c:	1ad2      	subs	r2, r2, r3
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	697a      	ldr	r2, [r7, #20]
 8012216:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8012218:	6979      	ldr	r1, [r7, #20]
 801221a:	68f8      	ldr	r0, [r7, #12]
 801221c:	f7ff fb7a 	bl	8011914 <clust2sect>
 8012220:	4602      	mov	r2, r0
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	68ba      	ldr	r2, [r7, #8]
 801222a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	899b      	ldrh	r3, [r3, #12]
 8012236:	461a      	mov	r2, r3
 8012238:	68bb      	ldr	r3, [r7, #8]
 801223a:	fbb3 f0f2 	udiv	r0, r3, r2
 801223e:	fb00 f202 	mul.w	r2, r0, r2
 8012242:	1a9b      	subs	r3, r3, r2
 8012244:	18ca      	adds	r2, r1, r3
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801224a:	2300      	movs	r3, #0
}
 801224c:	4618      	mov	r0, r3
 801224e:	3718      	adds	r7, #24
 8012250:	46bd      	mov	sp, r7
 8012252:	bd80      	pop	{r7, pc}

08012254 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b086      	sub	sp, #24
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
 801225c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012264:	2100      	movs	r1, #0
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f7ff fe95 	bl	8011f96 <dir_sdi>
 801226c:	4603      	mov	r3, r0
 801226e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012270:	7dfb      	ldrb	r3, [r7, #23]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d12b      	bne.n	80122ce <dir_alloc+0x7a>
		n = 0;
 8012276:	2300      	movs	r3, #0
 8012278:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	69db      	ldr	r3, [r3, #28]
 801227e:	4619      	mov	r1, r3
 8012280:	68f8      	ldr	r0, [r7, #12]
 8012282:	f7ff faa9 	bl	80117d8 <move_window>
 8012286:	4603      	mov	r3, r0
 8012288:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801228a:	7dfb      	ldrb	r3, [r7, #23]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d11d      	bne.n	80122cc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	6a1b      	ldr	r3, [r3, #32]
 8012294:	781b      	ldrb	r3, [r3, #0]
 8012296:	2be5      	cmp	r3, #229	@ 0xe5
 8012298:	d004      	beq.n	80122a4 <dir_alloc+0x50>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	6a1b      	ldr	r3, [r3, #32]
 801229e:	781b      	ldrb	r3, [r3, #0]
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d107      	bne.n	80122b4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80122a4:	693b      	ldr	r3, [r7, #16]
 80122a6:	3301      	adds	r3, #1
 80122a8:	613b      	str	r3, [r7, #16]
 80122aa:	693a      	ldr	r2, [r7, #16]
 80122ac:	683b      	ldr	r3, [r7, #0]
 80122ae:	429a      	cmp	r2, r3
 80122b0:	d102      	bne.n	80122b8 <dir_alloc+0x64>
 80122b2:	e00c      	b.n	80122ce <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80122b4:	2300      	movs	r3, #0
 80122b6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80122b8:	2101      	movs	r1, #1
 80122ba:	6878      	ldr	r0, [r7, #4]
 80122bc:	f7ff fef4 	bl	80120a8 <dir_next>
 80122c0:	4603      	mov	r3, r0
 80122c2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80122c4:	7dfb      	ldrb	r3, [r7, #23]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d0d7      	beq.n	801227a <dir_alloc+0x26>
 80122ca:	e000      	b.n	80122ce <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80122cc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80122ce:	7dfb      	ldrb	r3, [r7, #23]
 80122d0:	2b04      	cmp	r3, #4
 80122d2:	d101      	bne.n	80122d8 <dir_alloc+0x84>
 80122d4:	2307      	movs	r3, #7
 80122d6:	75fb      	strb	r3, [r7, #23]
	return res;
 80122d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80122da:	4618      	mov	r0, r3
 80122dc:	3718      	adds	r7, #24
 80122de:	46bd      	mov	sp, r7
 80122e0:	bd80      	pop	{r7, pc}

080122e2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80122e2:	b580      	push	{r7, lr}
 80122e4:	b084      	sub	sp, #16
 80122e6:	af00      	add	r7, sp, #0
 80122e8:	6078      	str	r0, [r7, #4]
 80122ea:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80122ec:	683b      	ldr	r3, [r7, #0]
 80122ee:	331a      	adds	r3, #26
 80122f0:	4618      	mov	r0, r3
 80122f2:	f7fe ffc1 	bl	8011278 <ld_word>
 80122f6:	4603      	mov	r3, r0
 80122f8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	781b      	ldrb	r3, [r3, #0]
 80122fe:	2b03      	cmp	r3, #3
 8012300:	d109      	bne.n	8012316 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	3314      	adds	r3, #20
 8012306:	4618      	mov	r0, r3
 8012308:	f7fe ffb6 	bl	8011278 <ld_word>
 801230c:	4603      	mov	r3, r0
 801230e:	041b      	lsls	r3, r3, #16
 8012310:	68fa      	ldr	r2, [r7, #12]
 8012312:	4313      	orrs	r3, r2
 8012314:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012316:	68fb      	ldr	r3, [r7, #12]
}
 8012318:	4618      	mov	r0, r3
 801231a:	3710      	adds	r7, #16
 801231c:	46bd      	mov	sp, r7
 801231e:	bd80      	pop	{r7, pc}

08012320 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b084      	sub	sp, #16
 8012324:	af00      	add	r7, sp, #0
 8012326:	60f8      	str	r0, [r7, #12]
 8012328:	60b9      	str	r1, [r7, #8]
 801232a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801232c:	68bb      	ldr	r3, [r7, #8]
 801232e:	331a      	adds	r3, #26
 8012330:	687a      	ldr	r2, [r7, #4]
 8012332:	b292      	uxth	r2, r2
 8012334:	4611      	mov	r1, r2
 8012336:	4618      	mov	r0, r3
 8012338:	f7fe ffd9 	bl	80112ee <st_word>
	if (fs->fs_type == FS_FAT32) {
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	781b      	ldrb	r3, [r3, #0]
 8012340:	2b03      	cmp	r3, #3
 8012342:	d109      	bne.n	8012358 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	f103 0214 	add.w	r2, r3, #20
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	0c1b      	lsrs	r3, r3, #16
 801234e:	b29b      	uxth	r3, r3
 8012350:	4619      	mov	r1, r3
 8012352:	4610      	mov	r0, r2
 8012354:	f7fe ffcb 	bl	80112ee <st_word>
	}
}
 8012358:	bf00      	nop
 801235a:	3710      	adds	r7, #16
 801235c:	46bd      	mov	sp, r7
 801235e:	bd80      	pop	{r7, pc}

08012360 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8012360:	b590      	push	{r4, r7, lr}
 8012362:	b087      	sub	sp, #28
 8012364:	af00      	add	r7, sp, #0
 8012366:	6078      	str	r0, [r7, #4]
 8012368:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801236a:	683b      	ldr	r3, [r7, #0]
 801236c:	331a      	adds	r3, #26
 801236e:	4618      	mov	r0, r3
 8012370:	f7fe ff82 	bl	8011278 <ld_word>
 8012374:	4603      	mov	r3, r0
 8012376:	2b00      	cmp	r3, #0
 8012378:	d001      	beq.n	801237e <cmp_lfn+0x1e>
 801237a:	2300      	movs	r3, #0
 801237c:	e059      	b.n	8012432 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 801237e:	683b      	ldr	r3, [r7, #0]
 8012380:	781b      	ldrb	r3, [r3, #0]
 8012382:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012386:	1e5a      	subs	r2, r3, #1
 8012388:	4613      	mov	r3, r2
 801238a:	005b      	lsls	r3, r3, #1
 801238c:	4413      	add	r3, r2
 801238e:	009b      	lsls	r3, r3, #2
 8012390:	4413      	add	r3, r2
 8012392:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8012394:	2301      	movs	r3, #1
 8012396:	81fb      	strh	r3, [r7, #14]
 8012398:	2300      	movs	r3, #0
 801239a:	613b      	str	r3, [r7, #16]
 801239c:	e033      	b.n	8012406 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801239e:	4a27      	ldr	r2, [pc, #156]	@ (801243c <cmp_lfn+0xdc>)
 80123a0:	693b      	ldr	r3, [r7, #16]
 80123a2:	4413      	add	r3, r2
 80123a4:	781b      	ldrb	r3, [r3, #0]
 80123a6:	461a      	mov	r2, r3
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	4413      	add	r3, r2
 80123ac:	4618      	mov	r0, r3
 80123ae:	f7fe ff63 	bl	8011278 <ld_word>
 80123b2:	4603      	mov	r3, r0
 80123b4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80123b6:	89fb      	ldrh	r3, [r7, #14]
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	d01a      	beq.n	80123f2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80123bc:	697b      	ldr	r3, [r7, #20]
 80123be:	2bfe      	cmp	r3, #254	@ 0xfe
 80123c0:	d812      	bhi.n	80123e8 <cmp_lfn+0x88>
 80123c2:	89bb      	ldrh	r3, [r7, #12]
 80123c4:	4618      	mov	r0, r3
 80123c6:	f001 fe41 	bl	801404c <ff_wtoupper>
 80123ca:	4603      	mov	r3, r0
 80123cc:	461c      	mov	r4, r3
 80123ce:	697b      	ldr	r3, [r7, #20]
 80123d0:	1c5a      	adds	r2, r3, #1
 80123d2:	617a      	str	r2, [r7, #20]
 80123d4:	005b      	lsls	r3, r3, #1
 80123d6:	687a      	ldr	r2, [r7, #4]
 80123d8:	4413      	add	r3, r2
 80123da:	881b      	ldrh	r3, [r3, #0]
 80123dc:	4618      	mov	r0, r3
 80123de:	f001 fe35 	bl	801404c <ff_wtoupper>
 80123e2:	4603      	mov	r3, r0
 80123e4:	429c      	cmp	r4, r3
 80123e6:	d001      	beq.n	80123ec <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80123e8:	2300      	movs	r3, #0
 80123ea:	e022      	b.n	8012432 <cmp_lfn+0xd2>
			}
			wc = uc;
 80123ec:	89bb      	ldrh	r3, [r7, #12]
 80123ee:	81fb      	strh	r3, [r7, #14]
 80123f0:	e006      	b.n	8012400 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80123f2:	89bb      	ldrh	r3, [r7, #12]
 80123f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80123f8:	4293      	cmp	r3, r2
 80123fa:	d001      	beq.n	8012400 <cmp_lfn+0xa0>
 80123fc:	2300      	movs	r3, #0
 80123fe:	e018      	b.n	8012432 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8012400:	693b      	ldr	r3, [r7, #16]
 8012402:	3301      	adds	r3, #1
 8012404:	613b      	str	r3, [r7, #16]
 8012406:	693b      	ldr	r3, [r7, #16]
 8012408:	2b0c      	cmp	r3, #12
 801240a:	d9c8      	bls.n	801239e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801240c:	683b      	ldr	r3, [r7, #0]
 801240e:	781b      	ldrb	r3, [r3, #0]
 8012410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012414:	2b00      	cmp	r3, #0
 8012416:	d00b      	beq.n	8012430 <cmp_lfn+0xd0>
 8012418:	89fb      	ldrh	r3, [r7, #14]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d008      	beq.n	8012430 <cmp_lfn+0xd0>
 801241e:	697b      	ldr	r3, [r7, #20]
 8012420:	005b      	lsls	r3, r3, #1
 8012422:	687a      	ldr	r2, [r7, #4]
 8012424:	4413      	add	r3, r2
 8012426:	881b      	ldrh	r3, [r3, #0]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d001      	beq.n	8012430 <cmp_lfn+0xd0>
 801242c:	2300      	movs	r3, #0
 801242e:	e000      	b.n	8012432 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8012430:	2301      	movs	r3, #1
}
 8012432:	4618      	mov	r0, r3
 8012434:	371c      	adds	r7, #28
 8012436:	46bd      	mov	sp, r7
 8012438:	bd90      	pop	{r4, r7, pc}
 801243a:	bf00      	nop
 801243c:	0801501c 	.word	0x0801501c

08012440 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b088      	sub	sp, #32
 8012444:	af00      	add	r7, sp, #0
 8012446:	60f8      	str	r0, [r7, #12]
 8012448:	60b9      	str	r1, [r7, #8]
 801244a:	4611      	mov	r1, r2
 801244c:	461a      	mov	r2, r3
 801244e:	460b      	mov	r3, r1
 8012450:	71fb      	strb	r3, [r7, #7]
 8012452:	4613      	mov	r3, r2
 8012454:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8012456:	68bb      	ldr	r3, [r7, #8]
 8012458:	330d      	adds	r3, #13
 801245a:	79ba      	ldrb	r2, [r7, #6]
 801245c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801245e:	68bb      	ldr	r3, [r7, #8]
 8012460:	330b      	adds	r3, #11
 8012462:	220f      	movs	r2, #15
 8012464:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8012466:	68bb      	ldr	r3, [r7, #8]
 8012468:	330c      	adds	r3, #12
 801246a:	2200      	movs	r2, #0
 801246c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	331a      	adds	r3, #26
 8012472:	2100      	movs	r1, #0
 8012474:	4618      	mov	r0, r3
 8012476:	f7fe ff3a 	bl	80112ee <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 801247a:	79fb      	ldrb	r3, [r7, #7]
 801247c:	1e5a      	subs	r2, r3, #1
 801247e:	4613      	mov	r3, r2
 8012480:	005b      	lsls	r3, r3, #1
 8012482:	4413      	add	r3, r2
 8012484:	009b      	lsls	r3, r3, #2
 8012486:	4413      	add	r3, r2
 8012488:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801248a:	2300      	movs	r3, #0
 801248c:	82fb      	strh	r3, [r7, #22]
 801248e:	2300      	movs	r3, #0
 8012490:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8012492:	8afb      	ldrh	r3, [r7, #22]
 8012494:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012498:	4293      	cmp	r3, r2
 801249a:	d007      	beq.n	80124ac <put_lfn+0x6c>
 801249c:	69fb      	ldr	r3, [r7, #28]
 801249e:	1c5a      	adds	r2, r3, #1
 80124a0:	61fa      	str	r2, [r7, #28]
 80124a2:	005b      	lsls	r3, r3, #1
 80124a4:	68fa      	ldr	r2, [r7, #12]
 80124a6:	4413      	add	r3, r2
 80124a8:	881b      	ldrh	r3, [r3, #0]
 80124aa:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80124ac:	4a17      	ldr	r2, [pc, #92]	@ (801250c <put_lfn+0xcc>)
 80124ae:	69bb      	ldr	r3, [r7, #24]
 80124b0:	4413      	add	r3, r2
 80124b2:	781b      	ldrb	r3, [r3, #0]
 80124b4:	461a      	mov	r2, r3
 80124b6:	68bb      	ldr	r3, [r7, #8]
 80124b8:	4413      	add	r3, r2
 80124ba:	8afa      	ldrh	r2, [r7, #22]
 80124bc:	4611      	mov	r1, r2
 80124be:	4618      	mov	r0, r3
 80124c0:	f7fe ff15 	bl	80112ee <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80124c4:	8afb      	ldrh	r3, [r7, #22]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d102      	bne.n	80124d0 <put_lfn+0x90>
 80124ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80124ce:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80124d0:	69bb      	ldr	r3, [r7, #24]
 80124d2:	3301      	adds	r3, #1
 80124d4:	61bb      	str	r3, [r7, #24]
 80124d6:	69bb      	ldr	r3, [r7, #24]
 80124d8:	2b0c      	cmp	r3, #12
 80124da:	d9da      	bls.n	8012492 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80124dc:	8afb      	ldrh	r3, [r7, #22]
 80124de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80124e2:	4293      	cmp	r3, r2
 80124e4:	d006      	beq.n	80124f4 <put_lfn+0xb4>
 80124e6:	69fb      	ldr	r3, [r7, #28]
 80124e8:	005b      	lsls	r3, r3, #1
 80124ea:	68fa      	ldr	r2, [r7, #12]
 80124ec:	4413      	add	r3, r2
 80124ee:	881b      	ldrh	r3, [r3, #0]
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d103      	bne.n	80124fc <put_lfn+0xbc>
 80124f4:	79fb      	ldrb	r3, [r7, #7]
 80124f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80124fa:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80124fc:	68bb      	ldr	r3, [r7, #8]
 80124fe:	79fa      	ldrb	r2, [r7, #7]
 8012500:	701a      	strb	r2, [r3, #0]
}
 8012502:	bf00      	nop
 8012504:	3720      	adds	r7, #32
 8012506:	46bd      	mov	sp, r7
 8012508:	bd80      	pop	{r7, pc}
 801250a:	bf00      	nop
 801250c:	0801501c 	.word	0x0801501c

08012510 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b08c      	sub	sp, #48	@ 0x30
 8012514:	af00      	add	r7, sp, #0
 8012516:	60f8      	str	r0, [r7, #12]
 8012518:	60b9      	str	r1, [r7, #8]
 801251a:	607a      	str	r2, [r7, #4]
 801251c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801251e:	220b      	movs	r2, #11
 8012520:	68b9      	ldr	r1, [r7, #8]
 8012522:	68f8      	ldr	r0, [r7, #12]
 8012524:	f7fe ff2a 	bl	801137c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8012528:	683b      	ldr	r3, [r7, #0]
 801252a:	2b05      	cmp	r3, #5
 801252c:	d929      	bls.n	8012582 <gen_numname+0x72>
		sr = seq;
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8012532:	e020      	b.n	8012576 <gen_numname+0x66>
			wc = *lfn++;
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	1c9a      	adds	r2, r3, #2
 8012538:	607a      	str	r2, [r7, #4]
 801253a:	881b      	ldrh	r3, [r3, #0]
 801253c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 801253e:	2300      	movs	r3, #0
 8012540:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012542:	e015      	b.n	8012570 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 8012544:	69fb      	ldr	r3, [r7, #28]
 8012546:	005a      	lsls	r2, r3, #1
 8012548:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801254a:	f003 0301 	and.w	r3, r3, #1
 801254e:	4413      	add	r3, r2
 8012550:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8012552:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012554:	085b      	lsrs	r3, r3, #1
 8012556:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8012558:	69fb      	ldr	r3, [r7, #28]
 801255a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801255e:	2b00      	cmp	r3, #0
 8012560:	d003      	beq.n	801256a <gen_numname+0x5a>
 8012562:	69fa      	ldr	r2, [r7, #28]
 8012564:	4b30      	ldr	r3, [pc, #192]	@ (8012628 <gen_numname+0x118>)
 8012566:	4053      	eors	r3, r2
 8012568:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 801256a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801256c:	3301      	adds	r3, #1
 801256e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012572:	2b0f      	cmp	r3, #15
 8012574:	d9e6      	bls.n	8012544 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	881b      	ldrh	r3, [r3, #0]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d1da      	bne.n	8012534 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 801257e:	69fb      	ldr	r3, [r7, #28]
 8012580:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8012582:	2307      	movs	r3, #7
 8012584:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8012586:	683b      	ldr	r3, [r7, #0]
 8012588:	b2db      	uxtb	r3, r3
 801258a:	f003 030f 	and.w	r3, r3, #15
 801258e:	b2db      	uxtb	r3, r3
 8012590:	3330      	adds	r3, #48	@ 0x30
 8012592:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8012596:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801259a:	2b39      	cmp	r3, #57	@ 0x39
 801259c:	d904      	bls.n	80125a8 <gen_numname+0x98>
 801259e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80125a2:	3307      	adds	r3, #7
 80125a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 80125a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125aa:	1e5a      	subs	r2, r3, #1
 80125ac:	62ba      	str	r2, [r7, #40]	@ 0x28
 80125ae:	3330      	adds	r3, #48	@ 0x30
 80125b0:	443b      	add	r3, r7
 80125b2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80125b6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80125ba:	683b      	ldr	r3, [r7, #0]
 80125bc:	091b      	lsrs	r3, r3, #4
 80125be:	603b      	str	r3, [r7, #0]
	} while (seq);
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d1df      	bne.n	8012586 <gen_numname+0x76>
	ns[i] = '~';
 80125c6:	f107 0214 	add.w	r2, r7, #20
 80125ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125cc:	4413      	add	r3, r2
 80125ce:	227e      	movs	r2, #126	@ 0x7e
 80125d0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80125d2:	2300      	movs	r3, #0
 80125d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80125d6:	e002      	b.n	80125de <gen_numname+0xce>
 80125d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125da:	3301      	adds	r3, #1
 80125dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80125de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80125e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d205      	bcs.n	80125f2 <gen_numname+0xe2>
 80125e6:	68fa      	ldr	r2, [r7, #12]
 80125e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125ea:	4413      	add	r3, r2
 80125ec:	781b      	ldrb	r3, [r3, #0]
 80125ee:	2b20      	cmp	r3, #32
 80125f0:	d1f2      	bne.n	80125d8 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80125f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125f4:	2b07      	cmp	r3, #7
 80125f6:	d807      	bhi.n	8012608 <gen_numname+0xf8>
 80125f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125fa:	1c5a      	adds	r2, r3, #1
 80125fc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80125fe:	3330      	adds	r3, #48	@ 0x30
 8012600:	443b      	add	r3, r7
 8012602:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8012606:	e000      	b.n	801260a <gen_numname+0xfa>
 8012608:	2120      	movs	r1, #32
 801260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801260c:	1c5a      	adds	r2, r3, #1
 801260e:	627a      	str	r2, [r7, #36]	@ 0x24
 8012610:	68fa      	ldr	r2, [r7, #12]
 8012612:	4413      	add	r3, r2
 8012614:	460a      	mov	r2, r1
 8012616:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8012618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801261a:	2b07      	cmp	r3, #7
 801261c:	d9e9      	bls.n	80125f2 <gen_numname+0xe2>
}
 801261e:	bf00      	nop
 8012620:	bf00      	nop
 8012622:	3730      	adds	r7, #48	@ 0x30
 8012624:	46bd      	mov	sp, r7
 8012626:	bd80      	pop	{r7, pc}
 8012628:	00011021 	.word	0x00011021

0801262c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 801262c:	b480      	push	{r7}
 801262e:	b085      	sub	sp, #20
 8012630:	af00      	add	r7, sp, #0
 8012632:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8012634:	2300      	movs	r3, #0
 8012636:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8012638:	230b      	movs	r3, #11
 801263a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 801263c:	7bfb      	ldrb	r3, [r7, #15]
 801263e:	b2da      	uxtb	r2, r3
 8012640:	0852      	lsrs	r2, r2, #1
 8012642:	01db      	lsls	r3, r3, #7
 8012644:	4313      	orrs	r3, r2
 8012646:	b2da      	uxtb	r2, r3
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	1c59      	adds	r1, r3, #1
 801264c:	6079      	str	r1, [r7, #4]
 801264e:	781b      	ldrb	r3, [r3, #0]
 8012650:	4413      	add	r3, r2
 8012652:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	3b01      	subs	r3, #1
 8012658:	60bb      	str	r3, [r7, #8]
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	2b00      	cmp	r3, #0
 801265e:	d1ed      	bne.n	801263c <sum_sfn+0x10>
	return sum;
 8012660:	7bfb      	ldrb	r3, [r7, #15]
}
 8012662:	4618      	mov	r0, r3
 8012664:	3714      	adds	r7, #20
 8012666:	46bd      	mov	sp, r7
 8012668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266c:	4770      	bx	lr

0801266e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801266e:	b580      	push	{r7, lr}
 8012670:	b086      	sub	sp, #24
 8012672:	af00      	add	r7, sp, #0
 8012674:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801267c:	2100      	movs	r1, #0
 801267e:	6878      	ldr	r0, [r7, #4]
 8012680:	f7ff fc89 	bl	8011f96 <dir_sdi>
 8012684:	4603      	mov	r3, r0
 8012686:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012688:	7dfb      	ldrb	r3, [r7, #23]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d001      	beq.n	8012692 <dir_find+0x24>
 801268e:	7dfb      	ldrb	r3, [r7, #23]
 8012690:	e0a9      	b.n	80127e6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8012692:	23ff      	movs	r3, #255	@ 0xff
 8012694:	753b      	strb	r3, [r7, #20]
 8012696:	7d3b      	ldrb	r3, [r7, #20]
 8012698:	757b      	strb	r3, [r7, #21]
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	f04f 32ff 	mov.w	r2, #4294967295
 80126a0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	69db      	ldr	r3, [r3, #28]
 80126a6:	4619      	mov	r1, r3
 80126a8:	6938      	ldr	r0, [r7, #16]
 80126aa:	f7ff f895 	bl	80117d8 <move_window>
 80126ae:	4603      	mov	r3, r0
 80126b0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80126b2:	7dfb      	ldrb	r3, [r7, #23]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	f040 8090 	bne.w	80127da <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	6a1b      	ldr	r3, [r3, #32]
 80126be:	781b      	ldrb	r3, [r3, #0]
 80126c0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80126c2:	7dbb      	ldrb	r3, [r7, #22]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d102      	bne.n	80126ce <dir_find+0x60>
 80126c8:	2304      	movs	r3, #4
 80126ca:	75fb      	strb	r3, [r7, #23]
 80126cc:	e08a      	b.n	80127e4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	6a1b      	ldr	r3, [r3, #32]
 80126d2:	330b      	adds	r3, #11
 80126d4:	781b      	ldrb	r3, [r3, #0]
 80126d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80126da:	73fb      	strb	r3, [r7, #15]
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	7bfa      	ldrb	r2, [r7, #15]
 80126e0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80126e2:	7dbb      	ldrb	r3, [r7, #22]
 80126e4:	2be5      	cmp	r3, #229	@ 0xe5
 80126e6:	d007      	beq.n	80126f8 <dir_find+0x8a>
 80126e8:	7bfb      	ldrb	r3, [r7, #15]
 80126ea:	f003 0308 	and.w	r3, r3, #8
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d009      	beq.n	8012706 <dir_find+0x98>
 80126f2:	7bfb      	ldrb	r3, [r7, #15]
 80126f4:	2b0f      	cmp	r3, #15
 80126f6:	d006      	beq.n	8012706 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80126f8:	23ff      	movs	r3, #255	@ 0xff
 80126fa:	757b      	strb	r3, [r7, #21]
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	f04f 32ff 	mov.w	r2, #4294967295
 8012702:	631a      	str	r2, [r3, #48]	@ 0x30
 8012704:	e05e      	b.n	80127c4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8012706:	7bfb      	ldrb	r3, [r7, #15]
 8012708:	2b0f      	cmp	r3, #15
 801270a:	d136      	bne.n	801277a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012716:	2b00      	cmp	r3, #0
 8012718:	d154      	bne.n	80127c4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 801271a:	7dbb      	ldrb	r3, [r7, #22]
 801271c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012720:	2b00      	cmp	r3, #0
 8012722:	d00d      	beq.n	8012740 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	6a1b      	ldr	r3, [r3, #32]
 8012728:	7b5b      	ldrb	r3, [r3, #13]
 801272a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 801272c:	7dbb      	ldrb	r3, [r7, #22]
 801272e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012732:	75bb      	strb	r3, [r7, #22]
 8012734:	7dbb      	ldrb	r3, [r7, #22]
 8012736:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	695a      	ldr	r2, [r3, #20]
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8012740:	7dba      	ldrb	r2, [r7, #22]
 8012742:	7d7b      	ldrb	r3, [r7, #21]
 8012744:	429a      	cmp	r2, r3
 8012746:	d115      	bne.n	8012774 <dir_find+0x106>
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	6a1b      	ldr	r3, [r3, #32]
 801274c:	330d      	adds	r3, #13
 801274e:	781b      	ldrb	r3, [r3, #0]
 8012750:	7d3a      	ldrb	r2, [r7, #20]
 8012752:	429a      	cmp	r2, r3
 8012754:	d10e      	bne.n	8012774 <dir_find+0x106>
 8012756:	693b      	ldr	r3, [r7, #16]
 8012758:	691a      	ldr	r2, [r3, #16]
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	6a1b      	ldr	r3, [r3, #32]
 801275e:	4619      	mov	r1, r3
 8012760:	4610      	mov	r0, r2
 8012762:	f7ff fdfd 	bl	8012360 <cmp_lfn>
 8012766:	4603      	mov	r3, r0
 8012768:	2b00      	cmp	r3, #0
 801276a:	d003      	beq.n	8012774 <dir_find+0x106>
 801276c:	7d7b      	ldrb	r3, [r7, #21]
 801276e:	3b01      	subs	r3, #1
 8012770:	b2db      	uxtb	r3, r3
 8012772:	e000      	b.n	8012776 <dir_find+0x108>
 8012774:	23ff      	movs	r3, #255	@ 0xff
 8012776:	757b      	strb	r3, [r7, #21]
 8012778:	e024      	b.n	80127c4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801277a:	7d7b      	ldrb	r3, [r7, #21]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d109      	bne.n	8012794 <dir_find+0x126>
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	6a1b      	ldr	r3, [r3, #32]
 8012784:	4618      	mov	r0, r3
 8012786:	f7ff ff51 	bl	801262c <sum_sfn>
 801278a:	4603      	mov	r3, r0
 801278c:	461a      	mov	r2, r3
 801278e:	7d3b      	ldrb	r3, [r7, #20]
 8012790:	4293      	cmp	r3, r2
 8012792:	d024      	beq.n	80127de <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801279a:	f003 0301 	and.w	r3, r3, #1
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d10a      	bne.n	80127b8 <dir_find+0x14a>
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	6a18      	ldr	r0, [r3, #32]
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	3324      	adds	r3, #36	@ 0x24
 80127aa:	220b      	movs	r2, #11
 80127ac:	4619      	mov	r1, r3
 80127ae:	f7fe fe21 	bl	80113f4 <mem_cmp>
 80127b2:	4603      	mov	r3, r0
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d014      	beq.n	80127e2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80127b8:	23ff      	movs	r3, #255	@ 0xff
 80127ba:	757b      	strb	r3, [r7, #21]
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	f04f 32ff 	mov.w	r2, #4294967295
 80127c2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80127c4:	2100      	movs	r1, #0
 80127c6:	6878      	ldr	r0, [r7, #4]
 80127c8:	f7ff fc6e 	bl	80120a8 <dir_next>
 80127cc:	4603      	mov	r3, r0
 80127ce:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80127d0:	7dfb      	ldrb	r3, [r7, #23]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	f43f af65 	beq.w	80126a2 <dir_find+0x34>
 80127d8:	e004      	b.n	80127e4 <dir_find+0x176>
		if (res != FR_OK) break;
 80127da:	bf00      	nop
 80127dc:	e002      	b.n	80127e4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80127de:	bf00      	nop
 80127e0:	e000      	b.n	80127e4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80127e2:	bf00      	nop

	return res;
 80127e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80127e6:	4618      	mov	r0, r3
 80127e8:	3718      	adds	r7, #24
 80127ea:	46bd      	mov	sp, r7
 80127ec:	bd80      	pop	{r7, pc}
	...

080127f0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80127f0:	b580      	push	{r7, lr}
 80127f2:	b08c      	sub	sp, #48	@ 0x30
 80127f4:	af00      	add	r7, sp, #0
 80127f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012804:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8012808:	2b00      	cmp	r3, #0
 801280a:	d001      	beq.n	8012810 <dir_register+0x20>
 801280c:	2306      	movs	r3, #6
 801280e:	e0e0      	b.n	80129d2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8012810:	2300      	movs	r3, #0
 8012812:	627b      	str	r3, [r7, #36]	@ 0x24
 8012814:	e002      	b.n	801281c <dir_register+0x2c>
 8012816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012818:	3301      	adds	r3, #1
 801281a:	627b      	str	r3, [r7, #36]	@ 0x24
 801281c:	69fb      	ldr	r3, [r7, #28]
 801281e:	691a      	ldr	r2, [r3, #16]
 8012820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012822:	005b      	lsls	r3, r3, #1
 8012824:	4413      	add	r3, r2
 8012826:	881b      	ldrh	r3, [r3, #0]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d1f4      	bne.n	8012816 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8012832:	f107 030c 	add.w	r3, r7, #12
 8012836:	220c      	movs	r2, #12
 8012838:	4618      	mov	r0, r3
 801283a:	f7fe fd9f 	bl	801137c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 801283e:	7dfb      	ldrb	r3, [r7, #23]
 8012840:	f003 0301 	and.w	r3, r3, #1
 8012844:	2b00      	cmp	r3, #0
 8012846:	d032      	beq.n	80128ae <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	2240      	movs	r2, #64	@ 0x40
 801284c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8012850:	2301      	movs	r3, #1
 8012852:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012854:	e016      	b.n	8012884 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 801285c:	69fb      	ldr	r3, [r7, #28]
 801285e:	691a      	ldr	r2, [r3, #16]
 8012860:	f107 010c 	add.w	r1, r7, #12
 8012864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012866:	f7ff fe53 	bl	8012510 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 801286a:	6878      	ldr	r0, [r7, #4]
 801286c:	f7ff feff 	bl	801266e <dir_find>
 8012870:	4603      	mov	r3, r0
 8012872:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8012876:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801287a:	2b00      	cmp	r3, #0
 801287c:	d106      	bne.n	801288c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801287e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012880:	3301      	adds	r3, #1
 8012882:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012886:	2b63      	cmp	r3, #99	@ 0x63
 8012888:	d9e5      	bls.n	8012856 <dir_register+0x66>
 801288a:	e000      	b.n	801288e <dir_register+0x9e>
			if (res != FR_OK) break;
 801288c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801288e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012890:	2b64      	cmp	r3, #100	@ 0x64
 8012892:	d101      	bne.n	8012898 <dir_register+0xa8>
 8012894:	2307      	movs	r3, #7
 8012896:	e09c      	b.n	80129d2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8012898:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801289c:	2b04      	cmp	r3, #4
 801289e:	d002      	beq.n	80128a6 <dir_register+0xb6>
 80128a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80128a4:	e095      	b.n	80129d2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80128a6:	7dfa      	ldrb	r2, [r7, #23]
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80128ae:	7dfb      	ldrb	r3, [r7, #23]
 80128b0:	f003 0302 	and.w	r3, r3, #2
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d007      	beq.n	80128c8 <dir_register+0xd8>
 80128b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128ba:	330c      	adds	r3, #12
 80128bc:	4a47      	ldr	r2, [pc, #284]	@ (80129dc <dir_register+0x1ec>)
 80128be:	fba2 2303 	umull	r2, r3, r2, r3
 80128c2:	089b      	lsrs	r3, r3, #2
 80128c4:	3301      	adds	r3, #1
 80128c6:	e000      	b.n	80128ca <dir_register+0xda>
 80128c8:	2301      	movs	r3, #1
 80128ca:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80128cc:	6a39      	ldr	r1, [r7, #32]
 80128ce:	6878      	ldr	r0, [r7, #4]
 80128d0:	f7ff fcc0 	bl	8012254 <dir_alloc>
 80128d4:	4603      	mov	r3, r0
 80128d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80128da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d148      	bne.n	8012974 <dir_register+0x184>
 80128e2:	6a3b      	ldr	r3, [r7, #32]
 80128e4:	3b01      	subs	r3, #1
 80128e6:	623b      	str	r3, [r7, #32]
 80128e8:	6a3b      	ldr	r3, [r7, #32]
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d042      	beq.n	8012974 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	695a      	ldr	r2, [r3, #20]
 80128f2:	6a3b      	ldr	r3, [r7, #32]
 80128f4:	015b      	lsls	r3, r3, #5
 80128f6:	1ad3      	subs	r3, r2, r3
 80128f8:	4619      	mov	r1, r3
 80128fa:	6878      	ldr	r0, [r7, #4]
 80128fc:	f7ff fb4b 	bl	8011f96 <dir_sdi>
 8012900:	4603      	mov	r3, r0
 8012902:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8012906:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801290a:	2b00      	cmp	r3, #0
 801290c:	d132      	bne.n	8012974 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	3324      	adds	r3, #36	@ 0x24
 8012912:	4618      	mov	r0, r3
 8012914:	f7ff fe8a 	bl	801262c <sum_sfn>
 8012918:	4603      	mov	r3, r0
 801291a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	69db      	ldr	r3, [r3, #28]
 8012920:	4619      	mov	r1, r3
 8012922:	69f8      	ldr	r0, [r7, #28]
 8012924:	f7fe ff58 	bl	80117d8 <move_window>
 8012928:	4603      	mov	r3, r0
 801292a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 801292e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012932:	2b00      	cmp	r3, #0
 8012934:	d11d      	bne.n	8012972 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8012936:	69fb      	ldr	r3, [r7, #28]
 8012938:	6918      	ldr	r0, [r3, #16]
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	6a19      	ldr	r1, [r3, #32]
 801293e:	6a3b      	ldr	r3, [r7, #32]
 8012940:	b2da      	uxtb	r2, r3
 8012942:	7efb      	ldrb	r3, [r7, #27]
 8012944:	f7ff fd7c 	bl	8012440 <put_lfn>
				fs->wflag = 1;
 8012948:	69fb      	ldr	r3, [r7, #28]
 801294a:	2201      	movs	r2, #1
 801294c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801294e:	2100      	movs	r1, #0
 8012950:	6878      	ldr	r0, [r7, #4]
 8012952:	f7ff fba9 	bl	80120a8 <dir_next>
 8012956:	4603      	mov	r3, r0
 8012958:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 801295c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012960:	2b00      	cmp	r3, #0
 8012962:	d107      	bne.n	8012974 <dir_register+0x184>
 8012964:	6a3b      	ldr	r3, [r7, #32]
 8012966:	3b01      	subs	r3, #1
 8012968:	623b      	str	r3, [r7, #32]
 801296a:	6a3b      	ldr	r3, [r7, #32]
 801296c:	2b00      	cmp	r3, #0
 801296e:	d1d5      	bne.n	801291c <dir_register+0x12c>
 8012970:	e000      	b.n	8012974 <dir_register+0x184>
				if (res != FR_OK) break;
 8012972:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8012974:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012978:	2b00      	cmp	r3, #0
 801297a:	d128      	bne.n	80129ce <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	69db      	ldr	r3, [r3, #28]
 8012980:	4619      	mov	r1, r3
 8012982:	69f8      	ldr	r0, [r7, #28]
 8012984:	f7fe ff28 	bl	80117d8 <move_window>
 8012988:	4603      	mov	r3, r0
 801298a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801298e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012992:	2b00      	cmp	r3, #0
 8012994:	d11b      	bne.n	80129ce <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	6a1b      	ldr	r3, [r3, #32]
 801299a:	2220      	movs	r2, #32
 801299c:	2100      	movs	r1, #0
 801299e:	4618      	mov	r0, r3
 80129a0:	f7fe fd0d 	bl	80113be <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	6a18      	ldr	r0, [r3, #32]
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	3324      	adds	r3, #36	@ 0x24
 80129ac:	220b      	movs	r2, #11
 80129ae:	4619      	mov	r1, r3
 80129b0:	f7fe fce4 	bl	801137c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	6a1b      	ldr	r3, [r3, #32]
 80129be:	330c      	adds	r3, #12
 80129c0:	f002 0218 	and.w	r2, r2, #24
 80129c4:	b2d2      	uxtb	r2, r2
 80129c6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80129c8:	69fb      	ldr	r3, [r7, #28]
 80129ca:	2201      	movs	r2, #1
 80129cc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80129ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80129d2:	4618      	mov	r0, r3
 80129d4:	3730      	adds	r7, #48	@ 0x30
 80129d6:	46bd      	mov	sp, r7
 80129d8:	bd80      	pop	{r7, pc}
 80129da:	bf00      	nop
 80129dc:	4ec4ec4f 	.word	0x4ec4ec4f

080129e0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b08a      	sub	sp, #40	@ 0x28
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]
 80129e8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80129ea:	683b      	ldr	r3, [r7, #0]
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	613b      	str	r3, [r7, #16]
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	691b      	ldr	r3, [r3, #16]
 80129f6:	60fb      	str	r3, [r7, #12]
 80129f8:	2300      	movs	r3, #0
 80129fa:	617b      	str	r3, [r7, #20]
 80129fc:	697b      	ldr	r3, [r7, #20]
 80129fe:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8012a00:	69bb      	ldr	r3, [r7, #24]
 8012a02:	1c5a      	adds	r2, r3, #1
 8012a04:	61ba      	str	r2, [r7, #24]
 8012a06:	693a      	ldr	r2, [r7, #16]
 8012a08:	4413      	add	r3, r2
 8012a0a:	781b      	ldrb	r3, [r3, #0]
 8012a0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8012a0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a10:	2b1f      	cmp	r3, #31
 8012a12:	d940      	bls.n	8012a96 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8012a14:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a16:	2b2f      	cmp	r3, #47	@ 0x2f
 8012a18:	d006      	beq.n	8012a28 <create_name+0x48>
 8012a1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a1c:	2b5c      	cmp	r3, #92	@ 0x5c
 8012a1e:	d110      	bne.n	8012a42 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8012a20:	e002      	b.n	8012a28 <create_name+0x48>
 8012a22:	69bb      	ldr	r3, [r7, #24]
 8012a24:	3301      	adds	r3, #1
 8012a26:	61bb      	str	r3, [r7, #24]
 8012a28:	693a      	ldr	r2, [r7, #16]
 8012a2a:	69bb      	ldr	r3, [r7, #24]
 8012a2c:	4413      	add	r3, r2
 8012a2e:	781b      	ldrb	r3, [r3, #0]
 8012a30:	2b2f      	cmp	r3, #47	@ 0x2f
 8012a32:	d0f6      	beq.n	8012a22 <create_name+0x42>
 8012a34:	693a      	ldr	r2, [r7, #16]
 8012a36:	69bb      	ldr	r3, [r7, #24]
 8012a38:	4413      	add	r3, r2
 8012a3a:	781b      	ldrb	r3, [r3, #0]
 8012a3c:	2b5c      	cmp	r3, #92	@ 0x5c
 8012a3e:	d0f0      	beq.n	8012a22 <create_name+0x42>
			break;
 8012a40:	e02a      	b.n	8012a98 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8012a42:	697b      	ldr	r3, [r7, #20]
 8012a44:	2bfe      	cmp	r3, #254	@ 0xfe
 8012a46:	d901      	bls.n	8012a4c <create_name+0x6c>
 8012a48:	2306      	movs	r3, #6
 8012a4a:	e17d      	b.n	8012d48 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8012a4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a4e:	b2db      	uxtb	r3, r3
 8012a50:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8012a52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a54:	2101      	movs	r1, #1
 8012a56:	4618      	mov	r0, r3
 8012a58:	f001 fabc 	bl	8013fd4 <ff_convert>
 8012a5c:	4603      	mov	r3, r0
 8012a5e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8012a60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d101      	bne.n	8012a6a <create_name+0x8a>
 8012a66:	2306      	movs	r3, #6
 8012a68:	e16e      	b.n	8012d48 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8012a6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a6c:	2b7f      	cmp	r3, #127	@ 0x7f
 8012a6e:	d809      	bhi.n	8012a84 <create_name+0xa4>
 8012a70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012a72:	4619      	mov	r1, r3
 8012a74:	488d      	ldr	r0, [pc, #564]	@ (8012cac <create_name+0x2cc>)
 8012a76:	f7fe fce4 	bl	8011442 <chk_chr>
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d001      	beq.n	8012a84 <create_name+0xa4>
 8012a80:	2306      	movs	r3, #6
 8012a82:	e161      	b.n	8012d48 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8012a84:	697b      	ldr	r3, [r7, #20]
 8012a86:	1c5a      	adds	r2, r3, #1
 8012a88:	617a      	str	r2, [r7, #20]
 8012a8a:	005b      	lsls	r3, r3, #1
 8012a8c:	68fa      	ldr	r2, [r7, #12]
 8012a8e:	4413      	add	r3, r2
 8012a90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012a92:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8012a94:	e7b4      	b.n	8012a00 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8012a96:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8012a98:	693a      	ldr	r2, [r7, #16]
 8012a9a:	69bb      	ldr	r3, [r7, #24]
 8012a9c:	441a      	add	r2, r3
 8012a9e:	683b      	ldr	r3, [r7, #0]
 8012aa0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8012aa2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012aa4:	2b1f      	cmp	r3, #31
 8012aa6:	d801      	bhi.n	8012aac <create_name+0xcc>
 8012aa8:	2304      	movs	r3, #4
 8012aaa:	e000      	b.n	8012aae <create_name+0xce>
 8012aac:	2300      	movs	r3, #0
 8012aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8012ab2:	e011      	b.n	8012ad8 <create_name+0xf8>
		w = lfn[di - 1];
 8012ab4:	697a      	ldr	r2, [r7, #20]
 8012ab6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012aba:	4413      	add	r3, r2
 8012abc:	005b      	lsls	r3, r3, #1
 8012abe:	68fa      	ldr	r2, [r7, #12]
 8012ac0:	4413      	add	r3, r2
 8012ac2:	881b      	ldrh	r3, [r3, #0]
 8012ac4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8012ac6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012ac8:	2b20      	cmp	r3, #32
 8012aca:	d002      	beq.n	8012ad2 <create_name+0xf2>
 8012acc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012ace:	2b2e      	cmp	r3, #46	@ 0x2e
 8012ad0:	d106      	bne.n	8012ae0 <create_name+0x100>
		di--;
 8012ad2:	697b      	ldr	r3, [r7, #20]
 8012ad4:	3b01      	subs	r3, #1
 8012ad6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8012ad8:	697b      	ldr	r3, [r7, #20]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d1ea      	bne.n	8012ab4 <create_name+0xd4>
 8012ade:	e000      	b.n	8012ae2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8012ae0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8012ae2:	697b      	ldr	r3, [r7, #20]
 8012ae4:	005b      	lsls	r3, r3, #1
 8012ae6:	68fa      	ldr	r2, [r7, #12]
 8012ae8:	4413      	add	r3, r2
 8012aea:	2200      	movs	r2, #0
 8012aec:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8012aee:	697b      	ldr	r3, [r7, #20]
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d101      	bne.n	8012af8 <create_name+0x118>
 8012af4:	2306      	movs	r3, #6
 8012af6:	e127      	b.n	8012d48 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	3324      	adds	r3, #36	@ 0x24
 8012afc:	220b      	movs	r2, #11
 8012afe:	2120      	movs	r1, #32
 8012b00:	4618      	mov	r0, r3
 8012b02:	f7fe fc5c 	bl	80113be <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8012b06:	2300      	movs	r3, #0
 8012b08:	61bb      	str	r3, [r7, #24]
 8012b0a:	e002      	b.n	8012b12 <create_name+0x132>
 8012b0c:	69bb      	ldr	r3, [r7, #24]
 8012b0e:	3301      	adds	r3, #1
 8012b10:	61bb      	str	r3, [r7, #24]
 8012b12:	69bb      	ldr	r3, [r7, #24]
 8012b14:	005b      	lsls	r3, r3, #1
 8012b16:	68fa      	ldr	r2, [r7, #12]
 8012b18:	4413      	add	r3, r2
 8012b1a:	881b      	ldrh	r3, [r3, #0]
 8012b1c:	2b20      	cmp	r3, #32
 8012b1e:	d0f5      	beq.n	8012b0c <create_name+0x12c>
 8012b20:	69bb      	ldr	r3, [r7, #24]
 8012b22:	005b      	lsls	r3, r3, #1
 8012b24:	68fa      	ldr	r2, [r7, #12]
 8012b26:	4413      	add	r3, r2
 8012b28:	881b      	ldrh	r3, [r3, #0]
 8012b2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b2c:	d0ee      	beq.n	8012b0c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8012b2e:	69bb      	ldr	r3, [r7, #24]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d009      	beq.n	8012b48 <create_name+0x168>
 8012b34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012b38:	f043 0303 	orr.w	r3, r3, #3
 8012b3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8012b40:	e002      	b.n	8012b48 <create_name+0x168>
 8012b42:	697b      	ldr	r3, [r7, #20]
 8012b44:	3b01      	subs	r3, #1
 8012b46:	617b      	str	r3, [r7, #20]
 8012b48:	697b      	ldr	r3, [r7, #20]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d009      	beq.n	8012b62 <create_name+0x182>
 8012b4e:	697a      	ldr	r2, [r7, #20]
 8012b50:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012b54:	4413      	add	r3, r2
 8012b56:	005b      	lsls	r3, r3, #1
 8012b58:	68fa      	ldr	r2, [r7, #12]
 8012b5a:	4413      	add	r3, r2
 8012b5c:	881b      	ldrh	r3, [r3, #0]
 8012b5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b60:	d1ef      	bne.n	8012b42 <create_name+0x162>

	i = b = 0; ni = 8;
 8012b62:	2300      	movs	r3, #0
 8012b64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012b68:	2300      	movs	r3, #0
 8012b6a:	623b      	str	r3, [r7, #32]
 8012b6c:	2308      	movs	r3, #8
 8012b6e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8012b70:	69bb      	ldr	r3, [r7, #24]
 8012b72:	1c5a      	adds	r2, r3, #1
 8012b74:	61ba      	str	r2, [r7, #24]
 8012b76:	005b      	lsls	r3, r3, #1
 8012b78:	68fa      	ldr	r2, [r7, #12]
 8012b7a:	4413      	add	r3, r2
 8012b7c:	881b      	ldrh	r3, [r3, #0]
 8012b7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8012b80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	f000 8090 	beq.w	8012ca8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8012b88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012b8a:	2b20      	cmp	r3, #32
 8012b8c:	d006      	beq.n	8012b9c <create_name+0x1bc>
 8012b8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012b90:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b92:	d10a      	bne.n	8012baa <create_name+0x1ca>
 8012b94:	69ba      	ldr	r2, [r7, #24]
 8012b96:	697b      	ldr	r3, [r7, #20]
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	d006      	beq.n	8012baa <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8012b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012ba0:	f043 0303 	orr.w	r3, r3, #3
 8012ba4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012ba8:	e07d      	b.n	8012ca6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8012baa:	6a3a      	ldr	r2, [r7, #32]
 8012bac:	69fb      	ldr	r3, [r7, #28]
 8012bae:	429a      	cmp	r2, r3
 8012bb0:	d203      	bcs.n	8012bba <create_name+0x1da>
 8012bb2:	69ba      	ldr	r2, [r7, #24]
 8012bb4:	697b      	ldr	r3, [r7, #20]
 8012bb6:	429a      	cmp	r2, r3
 8012bb8:	d123      	bne.n	8012c02 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8012bba:	69fb      	ldr	r3, [r7, #28]
 8012bbc:	2b0b      	cmp	r3, #11
 8012bbe:	d106      	bne.n	8012bce <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8012bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012bc4:	f043 0303 	orr.w	r3, r3, #3
 8012bc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012bcc:	e075      	b.n	8012cba <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8012bce:	69ba      	ldr	r2, [r7, #24]
 8012bd0:	697b      	ldr	r3, [r7, #20]
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	d005      	beq.n	8012be2 <create_name+0x202>
 8012bd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012bda:	f043 0303 	orr.w	r3, r3, #3
 8012bde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8012be2:	69ba      	ldr	r2, [r7, #24]
 8012be4:	697b      	ldr	r3, [r7, #20]
 8012be6:	429a      	cmp	r2, r3
 8012be8:	d866      	bhi.n	8012cb8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	61bb      	str	r3, [r7, #24]
 8012bee:	2308      	movs	r3, #8
 8012bf0:	623b      	str	r3, [r7, #32]
 8012bf2:	230b      	movs	r3, #11
 8012bf4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8012bf6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012bfa:	009b      	lsls	r3, r3, #2
 8012bfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012c00:	e051      	b.n	8012ca6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8012c02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c04:	2b7f      	cmp	r3, #127	@ 0x7f
 8012c06:	d914      	bls.n	8012c32 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8012c08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c0a:	2100      	movs	r1, #0
 8012c0c:	4618      	mov	r0, r3
 8012c0e:	f001 f9e1 	bl	8013fd4 <ff_convert>
 8012c12:	4603      	mov	r3, r0
 8012c14:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8012c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d004      	beq.n	8012c26 <create_name+0x246>
 8012c1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c1e:	3b80      	subs	r3, #128	@ 0x80
 8012c20:	4a23      	ldr	r2, [pc, #140]	@ (8012cb0 <create_name+0x2d0>)
 8012c22:	5cd3      	ldrb	r3, [r2, r3]
 8012c24:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8012c26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012c2a:	f043 0302 	orr.w	r3, r3, #2
 8012c2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8012c32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d007      	beq.n	8012c48 <create_name+0x268>
 8012c38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c3a:	4619      	mov	r1, r3
 8012c3c:	481d      	ldr	r0, [pc, #116]	@ (8012cb4 <create_name+0x2d4>)
 8012c3e:	f7fe fc00 	bl	8011442 <chk_chr>
 8012c42:	4603      	mov	r3, r0
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d008      	beq.n	8012c5a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8012c48:	235f      	movs	r3, #95	@ 0x5f
 8012c4a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012c4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012c50:	f043 0303 	orr.w	r3, r3, #3
 8012c54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012c58:	e01b      	b.n	8012c92 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8012c5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c5c:	2b40      	cmp	r3, #64	@ 0x40
 8012c5e:	d909      	bls.n	8012c74 <create_name+0x294>
 8012c60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c62:	2b5a      	cmp	r3, #90	@ 0x5a
 8012c64:	d806      	bhi.n	8012c74 <create_name+0x294>
					b |= 2;
 8012c66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012c6a:	f043 0302 	orr.w	r3, r3, #2
 8012c6e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012c72:	e00e      	b.n	8012c92 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8012c74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c76:	2b60      	cmp	r3, #96	@ 0x60
 8012c78:	d90b      	bls.n	8012c92 <create_name+0x2b2>
 8012c7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c7c:	2b7a      	cmp	r3, #122	@ 0x7a
 8012c7e:	d808      	bhi.n	8012c92 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8012c80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012c84:	f043 0301 	orr.w	r3, r3, #1
 8012c88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012c8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c8e:	3b20      	subs	r3, #32
 8012c90:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8012c92:	6a3b      	ldr	r3, [r7, #32]
 8012c94:	1c5a      	adds	r2, r3, #1
 8012c96:	623a      	str	r2, [r7, #32]
 8012c98:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012c9a:	b2d1      	uxtb	r1, r2
 8012c9c:	687a      	ldr	r2, [r7, #4]
 8012c9e:	4413      	add	r3, r2
 8012ca0:	460a      	mov	r2, r1
 8012ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8012ca6:	e763      	b.n	8012b70 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8012ca8:	bf00      	nop
 8012caa:	e006      	b.n	8012cba <create_name+0x2da>
 8012cac:	08014ef0 	.word	0x08014ef0
 8012cb0:	08014f9c 	.word	0x08014f9c
 8012cb4:	08014efc 	.word	0x08014efc
			if (si > di) break;			/* No extension */
 8012cb8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8012cc0:	2be5      	cmp	r3, #229	@ 0xe5
 8012cc2:	d103      	bne.n	8012ccc <create_name+0x2ec>
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	2205      	movs	r2, #5
 8012cc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8012ccc:	69fb      	ldr	r3, [r7, #28]
 8012cce:	2b08      	cmp	r3, #8
 8012cd0:	d104      	bne.n	8012cdc <create_name+0x2fc>
 8012cd2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012cd6:	009b      	lsls	r3, r3, #2
 8012cd8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8012cdc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012ce0:	f003 030c 	and.w	r3, r3, #12
 8012ce4:	2b0c      	cmp	r3, #12
 8012ce6:	d005      	beq.n	8012cf4 <create_name+0x314>
 8012ce8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012cec:	f003 0303 	and.w	r3, r3, #3
 8012cf0:	2b03      	cmp	r3, #3
 8012cf2:	d105      	bne.n	8012d00 <create_name+0x320>
 8012cf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012cf8:	f043 0302 	orr.w	r3, r3, #2
 8012cfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8012d00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d04:	f003 0302 	and.w	r3, r3, #2
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d117      	bne.n	8012d3c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8012d0c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012d10:	f003 0303 	and.w	r3, r3, #3
 8012d14:	2b01      	cmp	r3, #1
 8012d16:	d105      	bne.n	8012d24 <create_name+0x344>
 8012d18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d1c:	f043 0310 	orr.w	r3, r3, #16
 8012d20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8012d24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012d28:	f003 030c 	and.w	r3, r3, #12
 8012d2c:	2b04      	cmp	r3, #4
 8012d2e:	d105      	bne.n	8012d3c <create_name+0x35c>
 8012d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d34:	f043 0308 	orr.w	r3, r3, #8
 8012d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8012d42:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8012d46:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	3728      	adds	r7, #40	@ 0x28
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bd80      	pop	{r7, pc}

08012d50 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b086      	sub	sp, #24
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	6078      	str	r0, [r7, #4]
 8012d58:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8012d64:	e002      	b.n	8012d6c <follow_path+0x1c>
 8012d66:	683b      	ldr	r3, [r7, #0]
 8012d68:	3301      	adds	r3, #1
 8012d6a:	603b      	str	r3, [r7, #0]
 8012d6c:	683b      	ldr	r3, [r7, #0]
 8012d6e:	781b      	ldrb	r3, [r3, #0]
 8012d70:	2b2f      	cmp	r3, #47	@ 0x2f
 8012d72:	d0f8      	beq.n	8012d66 <follow_path+0x16>
 8012d74:	683b      	ldr	r3, [r7, #0]
 8012d76:	781b      	ldrb	r3, [r3, #0]
 8012d78:	2b5c      	cmp	r3, #92	@ 0x5c
 8012d7a:	d0f4      	beq.n	8012d66 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8012d7c:	693b      	ldr	r3, [r7, #16]
 8012d7e:	2200      	movs	r2, #0
 8012d80:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012d82:	683b      	ldr	r3, [r7, #0]
 8012d84:	781b      	ldrb	r3, [r3, #0]
 8012d86:	2b1f      	cmp	r3, #31
 8012d88:	d80a      	bhi.n	8012da0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	2280      	movs	r2, #128	@ 0x80
 8012d8e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8012d92:	2100      	movs	r1, #0
 8012d94:	6878      	ldr	r0, [r7, #4]
 8012d96:	f7ff f8fe 	bl	8011f96 <dir_sdi>
 8012d9a:	4603      	mov	r3, r0
 8012d9c:	75fb      	strb	r3, [r7, #23]
 8012d9e:	e048      	b.n	8012e32 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012da0:	463b      	mov	r3, r7
 8012da2:	4619      	mov	r1, r3
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f7ff fe1b 	bl	80129e0 <create_name>
 8012daa:	4603      	mov	r3, r0
 8012dac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012dae:	7dfb      	ldrb	r3, [r7, #23]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d139      	bne.n	8012e28 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012db4:	6878      	ldr	r0, [r7, #4]
 8012db6:	f7ff fc5a 	bl	801266e <dir_find>
 8012dba:	4603      	mov	r3, r0
 8012dbc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012dc4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012dc6:	7dfb      	ldrb	r3, [r7, #23]
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d00a      	beq.n	8012de2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012dcc:	7dfb      	ldrb	r3, [r7, #23]
 8012dce:	2b04      	cmp	r3, #4
 8012dd0:	d12c      	bne.n	8012e2c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012dd2:	7afb      	ldrb	r3, [r7, #11]
 8012dd4:	f003 0304 	and.w	r3, r3, #4
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d127      	bne.n	8012e2c <follow_path+0xdc>
 8012ddc:	2305      	movs	r3, #5
 8012dde:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8012de0:	e024      	b.n	8012e2c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012de2:	7afb      	ldrb	r3, [r7, #11]
 8012de4:	f003 0304 	and.w	r3, r3, #4
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d121      	bne.n	8012e30 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8012dec:	693b      	ldr	r3, [r7, #16]
 8012dee:	799b      	ldrb	r3, [r3, #6]
 8012df0:	f003 0310 	and.w	r3, r3, #16
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d102      	bne.n	8012dfe <follow_path+0xae>
				res = FR_NO_PATH; break;
 8012df8:	2305      	movs	r3, #5
 8012dfa:	75fb      	strb	r3, [r7, #23]
 8012dfc:	e019      	b.n	8012e32 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	695b      	ldr	r3, [r3, #20]
 8012e08:	68fa      	ldr	r2, [r7, #12]
 8012e0a:	8992      	ldrh	r2, [r2, #12]
 8012e0c:	fbb3 f0f2 	udiv	r0, r3, r2
 8012e10:	fb00 f202 	mul.w	r2, r0, r2
 8012e14:	1a9b      	subs	r3, r3, r2
 8012e16:	440b      	add	r3, r1
 8012e18:	4619      	mov	r1, r3
 8012e1a:	68f8      	ldr	r0, [r7, #12]
 8012e1c:	f7ff fa61 	bl	80122e2 <ld_clust>
 8012e20:	4602      	mov	r2, r0
 8012e22:	693b      	ldr	r3, [r7, #16]
 8012e24:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012e26:	e7bb      	b.n	8012da0 <follow_path+0x50>
			if (res != FR_OK) break;
 8012e28:	bf00      	nop
 8012e2a:	e002      	b.n	8012e32 <follow_path+0xe2>
				break;
 8012e2c:	bf00      	nop
 8012e2e:	e000      	b.n	8012e32 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012e30:	bf00      	nop
			}
		}
	}

	return res;
 8012e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e34:	4618      	mov	r0, r3
 8012e36:	3718      	adds	r7, #24
 8012e38:	46bd      	mov	sp, r7
 8012e3a:	bd80      	pop	{r7, pc}

08012e3c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8012e3c:	b480      	push	{r7}
 8012e3e:	b087      	sub	sp, #28
 8012e40:	af00      	add	r7, sp, #0
 8012e42:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8012e44:	f04f 33ff 	mov.w	r3, #4294967295
 8012e48:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d031      	beq.n	8012eb6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	617b      	str	r3, [r7, #20]
 8012e58:	e002      	b.n	8012e60 <get_ldnumber+0x24>
 8012e5a:	697b      	ldr	r3, [r7, #20]
 8012e5c:	3301      	adds	r3, #1
 8012e5e:	617b      	str	r3, [r7, #20]
 8012e60:	697b      	ldr	r3, [r7, #20]
 8012e62:	781b      	ldrb	r3, [r3, #0]
 8012e64:	2b1f      	cmp	r3, #31
 8012e66:	d903      	bls.n	8012e70 <get_ldnumber+0x34>
 8012e68:	697b      	ldr	r3, [r7, #20]
 8012e6a:	781b      	ldrb	r3, [r3, #0]
 8012e6c:	2b3a      	cmp	r3, #58	@ 0x3a
 8012e6e:	d1f4      	bne.n	8012e5a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012e70:	697b      	ldr	r3, [r7, #20]
 8012e72:	781b      	ldrb	r3, [r3, #0]
 8012e74:	2b3a      	cmp	r3, #58	@ 0x3a
 8012e76:	d11c      	bne.n	8012eb2 <get_ldnumber+0x76>
			tp = *path;
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	1c5a      	adds	r2, r3, #1
 8012e82:	60fa      	str	r2, [r7, #12]
 8012e84:	781b      	ldrb	r3, [r3, #0]
 8012e86:	3b30      	subs	r3, #48	@ 0x30
 8012e88:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012e8a:	68bb      	ldr	r3, [r7, #8]
 8012e8c:	2b09      	cmp	r3, #9
 8012e8e:	d80e      	bhi.n	8012eae <get_ldnumber+0x72>
 8012e90:	68fa      	ldr	r2, [r7, #12]
 8012e92:	697b      	ldr	r3, [r7, #20]
 8012e94:	429a      	cmp	r2, r3
 8012e96:	d10a      	bne.n	8012eae <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8012e98:	68bb      	ldr	r3, [r7, #8]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d107      	bne.n	8012eae <get_ldnumber+0x72>
					vol = (int)i;
 8012e9e:	68bb      	ldr	r3, [r7, #8]
 8012ea0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012ea2:	697b      	ldr	r3, [r7, #20]
 8012ea4:	3301      	adds	r3, #1
 8012ea6:	617b      	str	r3, [r7, #20]
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	697a      	ldr	r2, [r7, #20]
 8012eac:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012eae:	693b      	ldr	r3, [r7, #16]
 8012eb0:	e002      	b.n	8012eb8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012eb6:	693b      	ldr	r3, [r7, #16]
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	371c      	adds	r7, #28
 8012ebc:	46bd      	mov	sp, r7
 8012ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ec2:	4770      	bx	lr

08012ec4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012ec4:	b580      	push	{r7, lr}
 8012ec6:	b082      	sub	sp, #8
 8012ec8:	af00      	add	r7, sp, #0
 8012eca:	6078      	str	r0, [r7, #4]
 8012ecc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	2200      	movs	r2, #0
 8012ed2:	70da      	strb	r2, [r3, #3]
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8012eda:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012edc:	6839      	ldr	r1, [r7, #0]
 8012ede:	6878      	ldr	r0, [r7, #4]
 8012ee0:	f7fe fc7a 	bl	80117d8 <move_window>
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d001      	beq.n	8012eee <check_fs+0x2a>
 8012eea:	2304      	movs	r3, #4
 8012eec:	e038      	b.n	8012f60 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	3338      	adds	r3, #56	@ 0x38
 8012ef2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8012ef6:	4618      	mov	r0, r3
 8012ef8:	f7fe f9be 	bl	8011278 <ld_word>
 8012efc:	4603      	mov	r3, r0
 8012efe:	461a      	mov	r2, r3
 8012f00:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8012f04:	429a      	cmp	r2, r3
 8012f06:	d001      	beq.n	8012f0c <check_fs+0x48>
 8012f08:	2303      	movs	r3, #3
 8012f0a:	e029      	b.n	8012f60 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012f12:	2be9      	cmp	r3, #233	@ 0xe9
 8012f14:	d009      	beq.n	8012f2a <check_fs+0x66>
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012f1c:	2beb      	cmp	r3, #235	@ 0xeb
 8012f1e:	d11e      	bne.n	8012f5e <check_fs+0x9a>
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8012f26:	2b90      	cmp	r3, #144	@ 0x90
 8012f28:	d119      	bne.n	8012f5e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	3338      	adds	r3, #56	@ 0x38
 8012f2e:	3336      	adds	r3, #54	@ 0x36
 8012f30:	4618      	mov	r0, r3
 8012f32:	f7fe f9b9 	bl	80112a8 <ld_dword>
 8012f36:	4603      	mov	r3, r0
 8012f38:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8012f68 <check_fs+0xa4>)
 8012f3e:	4293      	cmp	r3, r2
 8012f40:	d101      	bne.n	8012f46 <check_fs+0x82>
 8012f42:	2300      	movs	r3, #0
 8012f44:	e00c      	b.n	8012f60 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	3338      	adds	r3, #56	@ 0x38
 8012f4a:	3352      	adds	r3, #82	@ 0x52
 8012f4c:	4618      	mov	r0, r3
 8012f4e:	f7fe f9ab 	bl	80112a8 <ld_dword>
 8012f52:	4603      	mov	r3, r0
 8012f54:	4a05      	ldr	r2, [pc, #20]	@ (8012f6c <check_fs+0xa8>)
 8012f56:	4293      	cmp	r3, r2
 8012f58:	d101      	bne.n	8012f5e <check_fs+0x9a>
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	e000      	b.n	8012f60 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012f5e:	2302      	movs	r3, #2
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	3708      	adds	r7, #8
 8012f64:	46bd      	mov	sp, r7
 8012f66:	bd80      	pop	{r7, pc}
 8012f68:	00544146 	.word	0x00544146
 8012f6c:	33544146 	.word	0x33544146

08012f70 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012f70:	b580      	push	{r7, lr}
 8012f72:	b096      	sub	sp, #88	@ 0x58
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	60f8      	str	r0, [r7, #12]
 8012f78:	60b9      	str	r1, [r7, #8]
 8012f7a:	4613      	mov	r3, r2
 8012f7c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012f7e:	68bb      	ldr	r3, [r7, #8]
 8012f80:	2200      	movs	r2, #0
 8012f82:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012f84:	68f8      	ldr	r0, [r7, #12]
 8012f86:	f7ff ff59 	bl	8012e3c <get_ldnumber>
 8012f8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	da01      	bge.n	8012f96 <find_volume+0x26>
 8012f92:	230b      	movs	r3, #11
 8012f94:	e27f      	b.n	8013496 <find_volume+0x526>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012f96:	4a9e      	ldr	r2, [pc, #632]	@ (8013210 <find_volume+0x2a0>)
 8012f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d101      	bne.n	8012faa <find_volume+0x3a>
 8012fa6:	230c      	movs	r3, #12
 8012fa8:	e275      	b.n	8013496 <find_volume+0x526>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012faa:	68bb      	ldr	r3, [r7, #8]
 8012fac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012fae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012fb0:	79fb      	ldrb	r3, [r7, #7]
 8012fb2:	f023 0301 	bic.w	r3, r3, #1
 8012fb6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fba:	781b      	ldrb	r3, [r3, #0]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d01a      	beq.n	8012ff6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012fc2:	785b      	ldrb	r3, [r3, #1]
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f7fe f8b7 	bl	8011138 <disk_status>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012fd0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012fd4:	f003 0301 	and.w	r3, r3, #1
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d10c      	bne.n	8012ff6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012fdc:	79fb      	ldrb	r3, [r7, #7]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d007      	beq.n	8012ff2 <find_volume+0x82>
 8012fe2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012fe6:	f003 0304 	and.w	r3, r3, #4
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d001      	beq.n	8012ff2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012fee:	230a      	movs	r3, #10
 8012ff0:	e251      	b.n	8013496 <find_volume+0x526>
			}
			return FR_OK;				/* The file system object is valid */
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	e24f      	b.n	8013496 <find_volume+0x526>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012ffc:	4a85      	ldr	r2, [pc, #532]	@ (8013214 <find_volume+0x2a4>)
 8012ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013000:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8013004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013006:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801300a:	785b      	ldrb	r3, [r3, #1]
 801300c:	4618      	mov	r0, r3
 801300e:	f7fe f8ad 	bl	801116c <disk_initialize>
 8013012:	4603      	mov	r3, r0
 8013014:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013018:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801301c:	f003 0301 	and.w	r3, r3, #1
 8013020:	2b00      	cmp	r3, #0
 8013022:	d001      	beq.n	8013028 <find_volume+0xb8>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013024:	2303      	movs	r3, #3
 8013026:	e236      	b.n	8013496 <find_volume+0x526>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013028:	79fb      	ldrb	r3, [r7, #7]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d007      	beq.n	801303e <find_volume+0xce>
 801302e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013032:	f003 0304 	and.w	r3, r3, #4
 8013036:	2b00      	cmp	r3, #0
 8013038:	d001      	beq.n	801303e <find_volume+0xce>
		return FR_WRITE_PROTECTED;
 801303a:	230a      	movs	r3, #10
 801303c:	e22b      	b.n	8013496 <find_volume+0x526>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 801303e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013040:	7858      	ldrb	r0, [r3, #1]
 8013042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013044:	330c      	adds	r3, #12
 8013046:	461a      	mov	r2, r3
 8013048:	2102      	movs	r1, #2
 801304a:	f7fe f8f7 	bl	801123c <disk_ioctl>
 801304e:	4603      	mov	r3, r0
 8013050:	2b00      	cmp	r3, #0
 8013052:	d001      	beq.n	8013058 <find_volume+0xe8>
 8013054:	2301      	movs	r3, #1
 8013056:	e21e      	b.n	8013496 <find_volume+0x526>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8013058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801305a:	899b      	ldrh	r3, [r3, #12]
 801305c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013060:	d80d      	bhi.n	801307e <find_volume+0x10e>
 8013062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013064:	899b      	ldrh	r3, [r3, #12]
 8013066:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801306a:	d308      	bcc.n	801307e <find_volume+0x10e>
 801306c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801306e:	899b      	ldrh	r3, [r3, #12]
 8013070:	461a      	mov	r2, r3
 8013072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013074:	899b      	ldrh	r3, [r3, #12]
 8013076:	3b01      	subs	r3, #1
 8013078:	4013      	ands	r3, r2
 801307a:	2b00      	cmp	r3, #0
 801307c:	d001      	beq.n	8013082 <find_volume+0x112>
 801307e:	2301      	movs	r3, #1
 8013080:	e209      	b.n	8013496 <find_volume+0x526>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8013082:	2300      	movs	r3, #0
 8013084:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8013086:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013088:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801308a:	f7ff ff1b 	bl	8012ec4 <check_fs>
 801308e:	4603      	mov	r3, r0
 8013090:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8013094:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013098:	2b02      	cmp	r3, #2
 801309a:	d00a      	beq.n	80130b2 <find_volume+0x142>
 801309c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80130a0:	2b01      	cmp	r3, #1
 80130a2:	d85b      	bhi.n	801315c <find_volume+0x1ec>
 80130a4:	4a5b      	ldr	r2, [pc, #364]	@ (8013214 <find_volume+0x2a4>)
 80130a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130a8:	005b      	lsls	r3, r3, #1
 80130aa:	4413      	add	r3, r2
 80130ac:	785b      	ldrb	r3, [r3, #1]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d054      	beq.n	801315c <find_volume+0x1ec>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80130b2:	2300      	movs	r3, #0
 80130b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80130b6:	e01e      	b.n	80130f6 <find_volume+0x186>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80130b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80130ba:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80130be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80130c0:	011b      	lsls	r3, r3, #4
 80130c2:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80130c6:	4413      	add	r3, r2
 80130c8:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80130ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130cc:	3304      	adds	r3, #4
 80130ce:	781b      	ldrb	r3, [r3, #0]
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d006      	beq.n	80130e2 <find_volume+0x172>
 80130d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130d6:	3308      	adds	r3, #8
 80130d8:	4618      	mov	r0, r3
 80130da:	f7fe f8e5 	bl	80112a8 <ld_dword>
 80130de:	4602      	mov	r2, r0
 80130e0:	e000      	b.n	80130e4 <find_volume+0x174>
 80130e2:	2200      	movs	r2, #0
 80130e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80130e6:	009b      	lsls	r3, r3, #2
 80130e8:	3358      	adds	r3, #88	@ 0x58
 80130ea:	443b      	add	r3, r7
 80130ec:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80130f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80130f2:	3301      	adds	r3, #1
 80130f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80130f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80130f8:	2b03      	cmp	r3, #3
 80130fa:	d9dd      	bls.n	80130b8 <find_volume+0x148>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80130fc:	4a45      	ldr	r2, [pc, #276]	@ (8013214 <find_volume+0x2a4>)
 80130fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013100:	005b      	lsls	r3, r3, #1
 8013102:	4413      	add	r3, r2
 8013104:	785b      	ldrb	r3, [r3, #1]
 8013106:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8013108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801310a:	2b00      	cmp	r3, #0
 801310c:	d002      	beq.n	8013114 <find_volume+0x1a4>
 801310e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013110:	3b01      	subs	r3, #1
 8013112:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013114:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013116:	009b      	lsls	r3, r3, #2
 8013118:	3358      	adds	r3, #88	@ 0x58
 801311a:	443b      	add	r3, r7
 801311c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8013120:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013122:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013124:	2b00      	cmp	r3, #0
 8013126:	d005      	beq.n	8013134 <find_volume+0x1c4>
 8013128:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801312a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801312c:	f7ff feca 	bl	8012ec4 <check_fs>
 8013130:	4603      	mov	r3, r0
 8013132:	e000      	b.n	8013136 <find_volume+0x1c6>
 8013134:	2303      	movs	r3, #3
 8013136:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801313a:	4a36      	ldr	r2, [pc, #216]	@ (8013214 <find_volume+0x2a4>)
 801313c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801313e:	005b      	lsls	r3, r3, #1
 8013140:	4413      	add	r3, r2
 8013142:	785b      	ldrb	r3, [r3, #1]
 8013144:	2b00      	cmp	r3, #0
 8013146:	d109      	bne.n	801315c <find_volume+0x1ec>
 8013148:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801314c:	2b01      	cmp	r3, #1
 801314e:	d905      	bls.n	801315c <find_volume+0x1ec>
 8013150:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013152:	3301      	adds	r3, #1
 8013154:	643b      	str	r3, [r7, #64]	@ 0x40
 8013156:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013158:	2b03      	cmp	r3, #3
 801315a:	d9db      	bls.n	8013114 <find_volume+0x1a4>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801315c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013160:	2b04      	cmp	r3, #4
 8013162:	d101      	bne.n	8013168 <find_volume+0x1f8>
 8013164:	2301      	movs	r3, #1
 8013166:	e196      	b.n	8013496 <find_volume+0x526>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013168:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801316c:	2b01      	cmp	r3, #1
 801316e:	d901      	bls.n	8013174 <find_volume+0x204>
 8013170:	230d      	movs	r3, #13
 8013172:	e190      	b.n	8013496 <find_volume+0x526>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013176:	3338      	adds	r3, #56	@ 0x38
 8013178:	330b      	adds	r3, #11
 801317a:	4618      	mov	r0, r3
 801317c:	f7fe f87c 	bl	8011278 <ld_word>
 8013180:	4603      	mov	r3, r0
 8013182:	461a      	mov	r2, r3
 8013184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013186:	899b      	ldrh	r3, [r3, #12]
 8013188:	429a      	cmp	r2, r3
 801318a:	d001      	beq.n	8013190 <find_volume+0x220>
 801318c:	230d      	movs	r3, #13
 801318e:	e182      	b.n	8013496 <find_volume+0x526>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8013190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013192:	3338      	adds	r3, #56	@ 0x38
 8013194:	3316      	adds	r3, #22
 8013196:	4618      	mov	r0, r3
 8013198:	f7fe f86e 	bl	8011278 <ld_word>
 801319c:	4603      	mov	r3, r0
 801319e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80131a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d106      	bne.n	80131b4 <find_volume+0x244>
 80131a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131a8:	3338      	adds	r3, #56	@ 0x38
 80131aa:	3324      	adds	r3, #36	@ 0x24
 80131ac:	4618      	mov	r0, r3
 80131ae:	f7fe f87b 	bl	80112a8 <ld_dword>
 80131b2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80131b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80131b8:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80131ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131bc:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80131c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131c2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80131c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131c6:	789b      	ldrb	r3, [r3, #2]
 80131c8:	2b01      	cmp	r3, #1
 80131ca:	d005      	beq.n	80131d8 <find_volume+0x268>
 80131cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131ce:	789b      	ldrb	r3, [r3, #2]
 80131d0:	2b02      	cmp	r3, #2
 80131d2:	d001      	beq.n	80131d8 <find_volume+0x268>
 80131d4:	230d      	movs	r3, #13
 80131d6:	e15e      	b.n	8013496 <find_volume+0x526>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80131d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131da:	789b      	ldrb	r3, [r3, #2]
 80131dc:	461a      	mov	r2, r3
 80131de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131e0:	fb02 f303 	mul.w	r3, r2, r3
 80131e4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80131e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80131ec:	461a      	mov	r2, r3
 80131ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131f0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80131f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131f4:	895b      	ldrh	r3, [r3, #10]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d008      	beq.n	801320c <find_volume+0x29c>
 80131fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131fc:	895b      	ldrh	r3, [r3, #10]
 80131fe:	461a      	mov	r2, r3
 8013200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013202:	895b      	ldrh	r3, [r3, #10]
 8013204:	3b01      	subs	r3, #1
 8013206:	4013      	ands	r3, r2
 8013208:	2b00      	cmp	r3, #0
 801320a:	d005      	beq.n	8013218 <find_volume+0x2a8>
 801320c:	230d      	movs	r3, #13
 801320e:	e142      	b.n	8013496 <find_volume+0x526>
 8013210:	24001834 	.word	0x24001834
 8013214:	24001828 	.word	0x24001828

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8013218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801321a:	3338      	adds	r3, #56	@ 0x38
 801321c:	3311      	adds	r3, #17
 801321e:	4618      	mov	r0, r3
 8013220:	f7fe f82a 	bl	8011278 <ld_word>
 8013224:	4603      	mov	r3, r0
 8013226:	461a      	mov	r2, r3
 8013228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801322a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801322c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801322e:	891b      	ldrh	r3, [r3, #8]
 8013230:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013232:	8992      	ldrh	r2, [r2, #12]
 8013234:	0952      	lsrs	r2, r2, #5
 8013236:	b292      	uxth	r2, r2
 8013238:	fbb3 f1f2 	udiv	r1, r3, r2
 801323c:	fb01 f202 	mul.w	r2, r1, r2
 8013240:	1a9b      	subs	r3, r3, r2
 8013242:	b29b      	uxth	r3, r3
 8013244:	2b00      	cmp	r3, #0
 8013246:	d001      	beq.n	801324c <find_volume+0x2dc>
 8013248:	230d      	movs	r3, #13
 801324a:	e124      	b.n	8013496 <find_volume+0x526>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801324c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801324e:	3338      	adds	r3, #56	@ 0x38
 8013250:	3313      	adds	r3, #19
 8013252:	4618      	mov	r0, r3
 8013254:	f7fe f810 	bl	8011278 <ld_word>
 8013258:	4603      	mov	r3, r0
 801325a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801325c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801325e:	2b00      	cmp	r3, #0
 8013260:	d106      	bne.n	8013270 <find_volume+0x300>
 8013262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013264:	3338      	adds	r3, #56	@ 0x38
 8013266:	3320      	adds	r3, #32
 8013268:	4618      	mov	r0, r3
 801326a:	f7fe f81d 	bl	80112a8 <ld_dword>
 801326e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013272:	3338      	adds	r3, #56	@ 0x38
 8013274:	330e      	adds	r3, #14
 8013276:	4618      	mov	r0, r3
 8013278:	f7fd fffe 	bl	8011278 <ld_word>
 801327c:	4603      	mov	r3, r0
 801327e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013280:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013282:	2b00      	cmp	r3, #0
 8013284:	d101      	bne.n	801328a <find_volume+0x31a>
 8013286:	230d      	movs	r3, #13
 8013288:	e105      	b.n	8013496 <find_volume+0x526>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801328a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801328c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801328e:	4413      	add	r3, r2
 8013290:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013292:	8911      	ldrh	r1, [r2, #8]
 8013294:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013296:	8992      	ldrh	r2, [r2, #12]
 8013298:	0952      	lsrs	r2, r2, #5
 801329a:	b292      	uxth	r2, r2
 801329c:	fbb1 f2f2 	udiv	r2, r1, r2
 80132a0:	b292      	uxth	r2, r2
 80132a2:	4413      	add	r3, r2
 80132a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80132a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80132a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d201      	bcs.n	80132b2 <find_volume+0x342>
 80132ae:	230d      	movs	r3, #13
 80132b0:	e0f1      	b.n	8013496 <find_volume+0x526>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80132b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80132b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132b6:	1ad3      	subs	r3, r2, r3
 80132b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80132ba:	8952      	ldrh	r2, [r2, #10]
 80132bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80132c0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80132c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d101      	bne.n	80132cc <find_volume+0x35c>
 80132c8:	230d      	movs	r3, #13
 80132ca:	e0e4      	b.n	8013496 <find_volume+0x526>
		fmt = FS_FAT32;
 80132cc:	2303      	movs	r3, #3
 80132ce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80132d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132d4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80132d8:	4293      	cmp	r3, r2
 80132da:	d802      	bhi.n	80132e2 <find_volume+0x372>
 80132dc:	2302      	movs	r3, #2
 80132de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80132e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132e4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80132e8:	4293      	cmp	r3, r2
 80132ea:	d802      	bhi.n	80132f2 <find_volume+0x382>
 80132ec:	2301      	movs	r3, #1
 80132ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80132f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132f4:	1c9a      	adds	r2, r3, #2
 80132f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132f8:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80132fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80132fe:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8013300:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013302:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013304:	441a      	add	r2, r3
 8013306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013308:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801330a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801330c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801330e:	441a      	add	r2, r3
 8013310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013312:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8013314:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013318:	2b03      	cmp	r3, #3
 801331a:	d11e      	bne.n	801335a <find_volume+0x3ea>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801331c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801331e:	3338      	adds	r3, #56	@ 0x38
 8013320:	332a      	adds	r3, #42	@ 0x2a
 8013322:	4618      	mov	r0, r3
 8013324:	f7fd ffa8 	bl	8011278 <ld_word>
 8013328:	4603      	mov	r3, r0
 801332a:	2b00      	cmp	r3, #0
 801332c:	d001      	beq.n	8013332 <find_volume+0x3c2>
 801332e:	230d      	movs	r3, #13
 8013330:	e0b1      	b.n	8013496 <find_volume+0x526>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8013332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013334:	891b      	ldrh	r3, [r3, #8]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d001      	beq.n	801333e <find_volume+0x3ce>
 801333a:	230d      	movs	r3, #13
 801333c:	e0ab      	b.n	8013496 <find_volume+0x526>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801333e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013340:	3338      	adds	r3, #56	@ 0x38
 8013342:	332c      	adds	r3, #44	@ 0x2c
 8013344:	4618      	mov	r0, r3
 8013346:	f7fd ffaf 	bl	80112a8 <ld_dword>
 801334a:	4602      	mov	r2, r0
 801334c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801334e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013352:	69db      	ldr	r3, [r3, #28]
 8013354:	009b      	lsls	r3, r3, #2
 8013356:	647b      	str	r3, [r7, #68]	@ 0x44
 8013358:	e01f      	b.n	801339a <find_volume+0x42a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801335a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801335c:	891b      	ldrh	r3, [r3, #8]
 801335e:	2b00      	cmp	r3, #0
 8013360:	d101      	bne.n	8013366 <find_volume+0x3f6>
 8013362:	230d      	movs	r3, #13
 8013364:	e097      	b.n	8013496 <find_volume+0x526>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8013366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013368:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801336a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801336c:	441a      	add	r2, r3
 801336e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013370:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013372:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013376:	2b02      	cmp	r3, #2
 8013378:	d103      	bne.n	8013382 <find_volume+0x412>
 801337a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801337c:	69db      	ldr	r3, [r3, #28]
 801337e:	005b      	lsls	r3, r3, #1
 8013380:	e00a      	b.n	8013398 <find_volume+0x428>
 8013382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013384:	69da      	ldr	r2, [r3, #28]
 8013386:	4613      	mov	r3, r2
 8013388:	005b      	lsls	r3, r3, #1
 801338a:	4413      	add	r3, r2
 801338c:	085a      	lsrs	r2, r3, #1
 801338e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013390:	69db      	ldr	r3, [r3, #28]
 8013392:	f003 0301 	and.w	r3, r3, #1
 8013396:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8013398:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801339a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801339c:	6a1a      	ldr	r2, [r3, #32]
 801339e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133a0:	899b      	ldrh	r3, [r3, #12]
 80133a2:	4619      	mov	r1, r3
 80133a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80133a6:	440b      	add	r3, r1
 80133a8:	3b01      	subs	r3, #1
 80133aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80133ac:	8989      	ldrh	r1, [r1, #12]
 80133ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80133b2:	429a      	cmp	r2, r3
 80133b4:	d201      	bcs.n	80133ba <find_volume+0x44a>
 80133b6:	230d      	movs	r3, #13
 80133b8:	e06d      	b.n	8013496 <find_volume+0x526>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80133ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133bc:	f04f 32ff 	mov.w	r2, #4294967295
 80133c0:	619a      	str	r2, [r3, #24]
 80133c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133c4:	699a      	ldr	r2, [r3, #24]
 80133c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133c8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80133ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133cc:	2280      	movs	r2, #128	@ 0x80
 80133ce:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80133d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80133d4:	2b03      	cmp	r3, #3
 80133d6:	d149      	bne.n	801346c <find_volume+0x4fc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80133d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133da:	3338      	adds	r3, #56	@ 0x38
 80133dc:	3330      	adds	r3, #48	@ 0x30
 80133de:	4618      	mov	r0, r3
 80133e0:	f7fd ff4a 	bl	8011278 <ld_word>
 80133e4:	4603      	mov	r3, r0
 80133e6:	2b01      	cmp	r3, #1
 80133e8:	d140      	bne.n	801346c <find_volume+0x4fc>
			&& move_window(fs, bsect + 1) == FR_OK)
 80133ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80133ec:	3301      	adds	r3, #1
 80133ee:	4619      	mov	r1, r3
 80133f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80133f2:	f7fe f9f1 	bl	80117d8 <move_window>
 80133f6:	4603      	mov	r3, r0
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d137      	bne.n	801346c <find_volume+0x4fc>
		{
			fs->fsi_flag = 0;
 80133fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133fe:	2200      	movs	r2, #0
 8013400:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013404:	3338      	adds	r3, #56	@ 0x38
 8013406:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801340a:	4618      	mov	r0, r3
 801340c:	f7fd ff34 	bl	8011278 <ld_word>
 8013410:	4603      	mov	r3, r0
 8013412:	461a      	mov	r2, r3
 8013414:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013418:	429a      	cmp	r2, r3
 801341a:	d127      	bne.n	801346c <find_volume+0x4fc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801341c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801341e:	3338      	adds	r3, #56	@ 0x38
 8013420:	4618      	mov	r0, r3
 8013422:	f7fd ff41 	bl	80112a8 <ld_dword>
 8013426:	4603      	mov	r3, r0
 8013428:	4a1d      	ldr	r2, [pc, #116]	@ (80134a0 <find_volume+0x530>)
 801342a:	4293      	cmp	r3, r2
 801342c:	d11e      	bne.n	801346c <find_volume+0x4fc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801342e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013430:	3338      	adds	r3, #56	@ 0x38
 8013432:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8013436:	4618      	mov	r0, r3
 8013438:	f7fd ff36 	bl	80112a8 <ld_dword>
 801343c:	4603      	mov	r3, r0
 801343e:	4a19      	ldr	r2, [pc, #100]	@ (80134a4 <find_volume+0x534>)
 8013440:	4293      	cmp	r3, r2
 8013442:	d113      	bne.n	801346c <find_volume+0x4fc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8013444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013446:	3338      	adds	r3, #56	@ 0x38
 8013448:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801344c:	4618      	mov	r0, r3
 801344e:	f7fd ff2b 	bl	80112a8 <ld_dword>
 8013452:	4602      	mov	r2, r0
 8013454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013456:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801345a:	3338      	adds	r3, #56	@ 0x38
 801345c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8013460:	4618      	mov	r0, r3
 8013462:	f7fd ff21 	bl	80112a8 <ld_dword>
 8013466:	4602      	mov	r2, r0
 8013468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801346a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801346c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801346e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8013472:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8013474:	4b0c      	ldr	r3, [pc, #48]	@ (80134a8 <find_volume+0x538>)
 8013476:	881b      	ldrh	r3, [r3, #0]
 8013478:	3301      	adds	r3, #1
 801347a:	b29a      	uxth	r2, r3
 801347c:	4b0a      	ldr	r3, [pc, #40]	@ (80134a8 <find_volume+0x538>)
 801347e:	801a      	strh	r2, [r3, #0]
 8013480:	4b09      	ldr	r3, [pc, #36]	@ (80134a8 <find_volume+0x538>)
 8013482:	881a      	ldrh	r2, [r3, #0]
 8013484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013486:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8013488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801348a:	4a08      	ldr	r2, [pc, #32]	@ (80134ac <find_volume+0x53c>)
 801348c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801348e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013490:	f7fe f93a 	bl	8011708 <clear_lock>
#endif
	return FR_OK;
 8013494:	2300      	movs	r3, #0
}
 8013496:	4618      	mov	r0, r3
 8013498:	3758      	adds	r7, #88	@ 0x58
 801349a:	46bd      	mov	sp, r7
 801349c:	bd80      	pop	{r7, pc}
 801349e:	bf00      	nop
 80134a0:	41615252 	.word	0x41615252
 80134a4:	61417272 	.word	0x61417272
 80134a8:	24001838 	.word	0x24001838
 80134ac:	2400185c 	.word	0x2400185c

080134b0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80134b0:	b580      	push	{r7, lr}
 80134b2:	b084      	sub	sp, #16
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	6078      	str	r0, [r7, #4]
 80134b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80134ba:	2309      	movs	r3, #9
 80134bc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d01c      	beq.n	80134fe <validate+0x4e>
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d018      	beq.n	80134fe <validate+0x4e>
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	781b      	ldrb	r3, [r3, #0]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d013      	beq.n	80134fe <validate+0x4e>
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	889a      	ldrh	r2, [r3, #4]
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	88db      	ldrh	r3, [r3, #6]
 80134e0:	429a      	cmp	r2, r3
 80134e2:	d10c      	bne.n	80134fe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	785b      	ldrb	r3, [r3, #1]
 80134ea:	4618      	mov	r0, r3
 80134ec:	f7fd fe24 	bl	8011138 <disk_status>
 80134f0:	4603      	mov	r3, r0
 80134f2:	f003 0301 	and.w	r3, r3, #1
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d101      	bne.n	80134fe <validate+0x4e>
			res = FR_OK;
 80134fa:	2300      	movs	r3, #0
 80134fc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80134fe:	7bfb      	ldrb	r3, [r7, #15]
 8013500:	2b00      	cmp	r3, #0
 8013502:	d102      	bne.n	801350a <validate+0x5a>
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	e000      	b.n	801350c <validate+0x5c>
 801350a:	2300      	movs	r3, #0
 801350c:	683a      	ldr	r2, [r7, #0]
 801350e:	6013      	str	r3, [r2, #0]
	return res;
 8013510:	7bfb      	ldrb	r3, [r7, #15]
}
 8013512:	4618      	mov	r0, r3
 8013514:	3710      	adds	r7, #16
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}
	...

0801351c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b088      	sub	sp, #32
 8013520:	af00      	add	r7, sp, #0
 8013522:	60f8      	str	r0, [r7, #12]
 8013524:	60b9      	str	r1, [r7, #8]
 8013526:	4613      	mov	r3, r2
 8013528:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801352a:	68bb      	ldr	r3, [r7, #8]
 801352c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801352e:	f107 0310 	add.w	r3, r7, #16
 8013532:	4618      	mov	r0, r3
 8013534:	f7ff fc82 	bl	8012e3c <get_ldnumber>
 8013538:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801353a:	69fb      	ldr	r3, [r7, #28]
 801353c:	2b00      	cmp	r3, #0
 801353e:	da01      	bge.n	8013544 <f_mount+0x28>
 8013540:	230b      	movs	r3, #11
 8013542:	e02b      	b.n	801359c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013544:	4a17      	ldr	r2, [pc, #92]	@ (80135a4 <f_mount+0x88>)
 8013546:	69fb      	ldr	r3, [r7, #28]
 8013548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801354c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801354e:	69bb      	ldr	r3, [r7, #24]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d005      	beq.n	8013560 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8013554:	69b8      	ldr	r0, [r7, #24]
 8013556:	f7fe f8d7 	bl	8011708 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801355a:	69bb      	ldr	r3, [r7, #24]
 801355c:	2200      	movs	r2, #0
 801355e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013560:	68fb      	ldr	r3, [r7, #12]
 8013562:	2b00      	cmp	r3, #0
 8013564:	d002      	beq.n	801356c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	2200      	movs	r2, #0
 801356a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801356c:	68fa      	ldr	r2, [r7, #12]
 801356e:	490d      	ldr	r1, [pc, #52]	@ (80135a4 <f_mount+0x88>)
 8013570:	69fb      	ldr	r3, [r7, #28]
 8013572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	2b00      	cmp	r3, #0
 801357a:	d002      	beq.n	8013582 <f_mount+0x66>
 801357c:	79fb      	ldrb	r3, [r7, #7]
 801357e:	2b01      	cmp	r3, #1
 8013580:	d001      	beq.n	8013586 <f_mount+0x6a>
 8013582:	2300      	movs	r3, #0
 8013584:	e00a      	b.n	801359c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013586:	f107 010c 	add.w	r1, r7, #12
 801358a:	f107 0308 	add.w	r3, r7, #8
 801358e:	2200      	movs	r2, #0
 8013590:	4618      	mov	r0, r3
 8013592:	f7ff fced 	bl	8012f70 <find_volume>
 8013596:	4603      	mov	r3, r0
 8013598:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801359a:	7dfb      	ldrb	r3, [r7, #23]
}
 801359c:	4618      	mov	r0, r3
 801359e:	3720      	adds	r7, #32
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}
 80135a4:	24001834 	.word	0x24001834

080135a8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b09a      	sub	sp, #104	@ 0x68
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	60f8      	str	r0, [r7, #12]
 80135b0:	60b9      	str	r1, [r7, #8]
 80135b2:	4613      	mov	r3, r2
 80135b4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d101      	bne.n	80135c0 <f_open+0x18>
 80135bc:	2309      	movs	r3, #9
 80135be:	e1b7      	b.n	8013930 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80135c0:	79fb      	ldrb	r3, [r7, #7]
 80135c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80135c6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80135c8:	79fa      	ldrb	r2, [r7, #7]
 80135ca:	f107 0114 	add.w	r1, r7, #20
 80135ce:	f107 0308 	add.w	r3, r7, #8
 80135d2:	4618      	mov	r0, r3
 80135d4:	f7ff fccc 	bl	8012f70 <find_volume>
 80135d8:	4603      	mov	r3, r0
 80135da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80135de:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	f040 819b 	bne.w	801391e <f_open+0x376>
		dj.obj.fs = fs;
 80135e8:	697b      	ldr	r3, [r7, #20]
 80135ea:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80135ec:	68ba      	ldr	r2, [r7, #8]
 80135ee:	f107 0318 	add.w	r3, r7, #24
 80135f2:	4611      	mov	r1, r2
 80135f4:	4618      	mov	r0, r3
 80135f6:	f7ff fbab 	bl	8012d50 <follow_path>
 80135fa:	4603      	mov	r3, r0
 80135fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013600:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013604:	2b00      	cmp	r3, #0
 8013606:	d118      	bne.n	801363a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013608:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801360c:	b25b      	sxtb	r3, r3
 801360e:	2b00      	cmp	r3, #0
 8013610:	da03      	bge.n	801361a <f_open+0x72>
				res = FR_INVALID_NAME;
 8013612:	2306      	movs	r3, #6
 8013614:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8013618:	e00f      	b.n	801363a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801361a:	79fb      	ldrb	r3, [r7, #7]
 801361c:	2b01      	cmp	r3, #1
 801361e:	bf8c      	ite	hi
 8013620:	2301      	movhi	r3, #1
 8013622:	2300      	movls	r3, #0
 8013624:	b2db      	uxtb	r3, r3
 8013626:	461a      	mov	r2, r3
 8013628:	f107 0318 	add.w	r3, r7, #24
 801362c:	4611      	mov	r1, r2
 801362e:	4618      	mov	r0, r3
 8013630:	f7fd ff22 	bl	8011478 <chk_lock>
 8013634:	4603      	mov	r3, r0
 8013636:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801363a:	79fb      	ldrb	r3, [r7, #7]
 801363c:	f003 031c 	and.w	r3, r3, #28
 8013640:	2b00      	cmp	r3, #0
 8013642:	d07f      	beq.n	8013744 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8013644:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013648:	2b00      	cmp	r3, #0
 801364a:	d017      	beq.n	801367c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801364c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013650:	2b04      	cmp	r3, #4
 8013652:	d10e      	bne.n	8013672 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8013654:	f7fd ff6c 	bl	8011530 <enq_lock>
 8013658:	4603      	mov	r3, r0
 801365a:	2b00      	cmp	r3, #0
 801365c:	d006      	beq.n	801366c <f_open+0xc4>
 801365e:	f107 0318 	add.w	r3, r7, #24
 8013662:	4618      	mov	r0, r3
 8013664:	f7ff f8c4 	bl	80127f0 <dir_register>
 8013668:	4603      	mov	r3, r0
 801366a:	e000      	b.n	801366e <f_open+0xc6>
 801366c:	2312      	movs	r3, #18
 801366e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013672:	79fb      	ldrb	r3, [r7, #7]
 8013674:	f043 0308 	orr.w	r3, r3, #8
 8013678:	71fb      	strb	r3, [r7, #7]
 801367a:	e010      	b.n	801369e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801367c:	7fbb      	ldrb	r3, [r7, #30]
 801367e:	f003 0311 	and.w	r3, r3, #17
 8013682:	2b00      	cmp	r3, #0
 8013684:	d003      	beq.n	801368e <f_open+0xe6>
					res = FR_DENIED;
 8013686:	2307      	movs	r3, #7
 8013688:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801368c:	e007      	b.n	801369e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801368e:	79fb      	ldrb	r3, [r7, #7]
 8013690:	f003 0304 	and.w	r3, r3, #4
 8013694:	2b00      	cmp	r3, #0
 8013696:	d002      	beq.n	801369e <f_open+0xf6>
 8013698:	2308      	movs	r3, #8
 801369a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801369e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d168      	bne.n	8013778 <f_open+0x1d0>
 80136a6:	79fb      	ldrb	r3, [r7, #7]
 80136a8:	f003 0308 	and.w	r3, r3, #8
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d063      	beq.n	8013778 <f_open+0x1d0>
				dw = GET_FATTIME();
 80136b0:	f7fd fb04 	bl	8010cbc <get_fattime>
 80136b4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80136b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136b8:	330e      	adds	r3, #14
 80136ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80136bc:	4618      	mov	r0, r3
 80136be:	f7fd fe31 	bl	8011324 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80136c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136c4:	3316      	adds	r3, #22
 80136c6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80136c8:	4618      	mov	r0, r3
 80136ca:	f7fd fe2b 	bl	8011324 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80136ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136d0:	330b      	adds	r3, #11
 80136d2:	2220      	movs	r2, #32
 80136d4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80136d6:	697b      	ldr	r3, [r7, #20]
 80136d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80136da:	4611      	mov	r1, r2
 80136dc:	4618      	mov	r0, r3
 80136de:	f7fe fe00 	bl	80122e2 <ld_clust>
 80136e2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80136e4:	697b      	ldr	r3, [r7, #20]
 80136e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80136e8:	2200      	movs	r2, #0
 80136ea:	4618      	mov	r0, r3
 80136ec:	f7fe fe18 	bl	8012320 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80136f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136f2:	331c      	adds	r3, #28
 80136f4:	2100      	movs	r1, #0
 80136f6:	4618      	mov	r0, r3
 80136f8:	f7fd fe14 	bl	8011324 <st_dword>
					fs->wflag = 1;
 80136fc:	697b      	ldr	r3, [r7, #20]
 80136fe:	2201      	movs	r2, #1
 8013700:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013704:	2b00      	cmp	r3, #0
 8013706:	d037      	beq.n	8013778 <f_open+0x1d0>
						dw = fs->winsect;
 8013708:	697b      	ldr	r3, [r7, #20]
 801370a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801370c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801370e:	f107 0318 	add.w	r3, r7, #24
 8013712:	2200      	movs	r2, #0
 8013714:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013716:	4618      	mov	r0, r3
 8013718:	f7fe fb08 	bl	8011d2c <remove_chain>
 801371c:	4603      	mov	r3, r0
 801371e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8013722:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013726:	2b00      	cmp	r3, #0
 8013728:	d126      	bne.n	8013778 <f_open+0x1d0>
							res = move_window(fs, dw);
 801372a:	697b      	ldr	r3, [r7, #20]
 801372c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801372e:	4618      	mov	r0, r3
 8013730:	f7fe f852 	bl	80117d8 <move_window>
 8013734:	4603      	mov	r3, r0
 8013736:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801373a:	697b      	ldr	r3, [r7, #20]
 801373c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801373e:	3a01      	subs	r2, #1
 8013740:	615a      	str	r2, [r3, #20]
 8013742:	e019      	b.n	8013778 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013744:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013748:	2b00      	cmp	r3, #0
 801374a:	d115      	bne.n	8013778 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801374c:	7fbb      	ldrb	r3, [r7, #30]
 801374e:	f003 0310 	and.w	r3, r3, #16
 8013752:	2b00      	cmp	r3, #0
 8013754:	d003      	beq.n	801375e <f_open+0x1b6>
					res = FR_NO_FILE;
 8013756:	2304      	movs	r3, #4
 8013758:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801375c:	e00c      	b.n	8013778 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801375e:	79fb      	ldrb	r3, [r7, #7]
 8013760:	f003 0302 	and.w	r3, r3, #2
 8013764:	2b00      	cmp	r3, #0
 8013766:	d007      	beq.n	8013778 <f_open+0x1d0>
 8013768:	7fbb      	ldrb	r3, [r7, #30]
 801376a:	f003 0301 	and.w	r3, r3, #1
 801376e:	2b00      	cmp	r3, #0
 8013770:	d002      	beq.n	8013778 <f_open+0x1d0>
						res = FR_DENIED;
 8013772:	2307      	movs	r3, #7
 8013774:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8013778:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801377c:	2b00      	cmp	r3, #0
 801377e:	d126      	bne.n	80137ce <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013780:	79fb      	ldrb	r3, [r7, #7]
 8013782:	f003 0308 	and.w	r3, r3, #8
 8013786:	2b00      	cmp	r3, #0
 8013788:	d003      	beq.n	8013792 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801378a:	79fb      	ldrb	r3, [r7, #7]
 801378c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013790:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013792:	697b      	ldr	r3, [r7, #20]
 8013794:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801379a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80137a0:	79fb      	ldrb	r3, [r7, #7]
 80137a2:	2b01      	cmp	r3, #1
 80137a4:	bf8c      	ite	hi
 80137a6:	2301      	movhi	r3, #1
 80137a8:	2300      	movls	r3, #0
 80137aa:	b2db      	uxtb	r3, r3
 80137ac:	461a      	mov	r2, r3
 80137ae:	f107 0318 	add.w	r3, r7, #24
 80137b2:	4611      	mov	r1, r2
 80137b4:	4618      	mov	r0, r3
 80137b6:	f7fd fedd 	bl	8011574 <inc_lock>
 80137ba:	4602      	mov	r2, r0
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	691b      	ldr	r3, [r3, #16]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d102      	bne.n	80137ce <f_open+0x226>
 80137c8:	2302      	movs	r3, #2
 80137ca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80137ce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	f040 80a3 	bne.w	801391e <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80137d8:	697b      	ldr	r3, [r7, #20]
 80137da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80137dc:	4611      	mov	r1, r2
 80137de:	4618      	mov	r0, r3
 80137e0:	f7fe fd7f 	bl	80122e2 <ld_clust>
 80137e4:	4602      	mov	r2, r0
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80137ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137ec:	331c      	adds	r3, #28
 80137ee:	4618      	mov	r0, r3
 80137f0:	f7fd fd5a 	bl	80112a8 <ld_dword>
 80137f4:	4602      	mov	r2, r0
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	2200      	movs	r2, #0
 80137fe:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013800:	697a      	ldr	r2, [r7, #20]
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8013806:	697b      	ldr	r3, [r7, #20]
 8013808:	88da      	ldrh	r2, [r3, #6]
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	79fa      	ldrb	r2, [r7, #7]
 8013812:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	2200      	movs	r2, #0
 8013818:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801381a:	68fb      	ldr	r3, [r7, #12]
 801381c:	2200      	movs	r2, #0
 801381e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	2200      	movs	r2, #0
 8013824:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	3330      	adds	r3, #48	@ 0x30
 801382a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801382e:	2100      	movs	r1, #0
 8013830:	4618      	mov	r0, r3
 8013832:	f7fd fdc4 	bl	80113be <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013836:	79fb      	ldrb	r3, [r7, #7]
 8013838:	f003 0320 	and.w	r3, r3, #32
 801383c:	2b00      	cmp	r3, #0
 801383e:	d06e      	beq.n	801391e <f_open+0x376>
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	68db      	ldr	r3, [r3, #12]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d06a      	beq.n	801391e <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	68da      	ldr	r2, [r3, #12]
 801384c:	68fb      	ldr	r3, [r7, #12]
 801384e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013850:	697b      	ldr	r3, [r7, #20]
 8013852:	895b      	ldrh	r3, [r3, #10]
 8013854:	461a      	mov	r2, r3
 8013856:	697b      	ldr	r3, [r7, #20]
 8013858:	899b      	ldrh	r3, [r3, #12]
 801385a:	fb02 f303 	mul.w	r3, r2, r3
 801385e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	689b      	ldr	r3, [r3, #8]
 8013864:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	68db      	ldr	r3, [r3, #12]
 801386a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801386c:	e016      	b.n	801389c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801386e:	68fb      	ldr	r3, [r7, #12]
 8013870:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8013872:	4618      	mov	r0, r3
 8013874:	f7fe f86d 	bl	8011952 <get_fat>
 8013878:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801387a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801387c:	2b01      	cmp	r3, #1
 801387e:	d802      	bhi.n	8013886 <f_open+0x2de>
 8013880:	2302      	movs	r3, #2
 8013882:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013886:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013888:	f1b3 3fff 	cmp.w	r3, #4294967295
 801388c:	d102      	bne.n	8013894 <f_open+0x2ec>
 801388e:	2301      	movs	r3, #1
 8013890:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013894:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013898:	1ad3      	subs	r3, r2, r3
 801389a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801389c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d103      	bne.n	80138ac <f_open+0x304>
 80138a4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80138a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80138a8:	429a      	cmp	r2, r3
 80138aa:	d8e0      	bhi.n	801386e <f_open+0x2c6>
				}
				fp->clust = clst;
 80138ac:	68fb      	ldr	r3, [r7, #12]
 80138ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80138b0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80138b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d131      	bne.n	801391e <f_open+0x376>
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	899b      	ldrh	r3, [r3, #12]
 80138be:	461a      	mov	r2, r3
 80138c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80138c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80138c6:	fb01 f202 	mul.w	r2, r1, r2
 80138ca:	1a9b      	subs	r3, r3, r2
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d026      	beq.n	801391e <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80138d0:	697b      	ldr	r3, [r7, #20]
 80138d2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80138d4:	4618      	mov	r0, r3
 80138d6:	f7fe f81d 	bl	8011914 <clust2sect>
 80138da:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80138dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d103      	bne.n	80138ea <f_open+0x342>
						res = FR_INT_ERR;
 80138e2:	2302      	movs	r3, #2
 80138e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80138e8:	e019      	b.n	801391e <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80138ea:	697b      	ldr	r3, [r7, #20]
 80138ec:	899b      	ldrh	r3, [r3, #12]
 80138ee:	461a      	mov	r2, r3
 80138f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80138f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80138f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138f8:	441a      	add	r2, r3
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80138fe:	697b      	ldr	r3, [r7, #20]
 8013900:	7858      	ldrb	r0, [r3, #1]
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	6a1a      	ldr	r2, [r3, #32]
 801390c:	2301      	movs	r3, #1
 801390e:	f7fd fc55 	bl	80111bc <disk_read>
 8013912:	4603      	mov	r3, r0
 8013914:	2b00      	cmp	r3, #0
 8013916:	d002      	beq.n	801391e <f_open+0x376>
 8013918:	2301      	movs	r3, #1
 801391a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801391e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8013922:	2b00      	cmp	r3, #0
 8013924:	d002      	beq.n	801392c <f_open+0x384>
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	2200      	movs	r2, #0
 801392a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801392c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8013930:	4618      	mov	r0, r3
 8013932:	3768      	adds	r7, #104	@ 0x68
 8013934:	46bd      	mov	sp, r7
 8013936:	bd80      	pop	{r7, pc}

08013938 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013938:	b580      	push	{r7, lr}
 801393a:	b08c      	sub	sp, #48	@ 0x30
 801393c:	af00      	add	r7, sp, #0
 801393e:	60f8      	str	r0, [r7, #12]
 8013940:	60b9      	str	r1, [r7, #8]
 8013942:	607a      	str	r2, [r7, #4]
 8013944:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013946:	68bb      	ldr	r3, [r7, #8]
 8013948:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801394a:	683b      	ldr	r3, [r7, #0]
 801394c:	2200      	movs	r2, #0
 801394e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	f107 0210 	add.w	r2, r7, #16
 8013956:	4611      	mov	r1, r2
 8013958:	4618      	mov	r0, r3
 801395a:	f7ff fda9 	bl	80134b0 <validate>
 801395e:	4603      	mov	r3, r0
 8013960:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013964:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013968:	2b00      	cmp	r3, #0
 801396a:	d107      	bne.n	801397c <f_write+0x44>
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	7d5b      	ldrb	r3, [r3, #21]
 8013970:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013974:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013978:	2b00      	cmp	r3, #0
 801397a:	d002      	beq.n	8013982 <f_write+0x4a>
 801397c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013980:	e16a      	b.n	8013c58 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	7d1b      	ldrb	r3, [r3, #20]
 8013986:	f003 0302 	and.w	r3, r3, #2
 801398a:	2b00      	cmp	r3, #0
 801398c:	d101      	bne.n	8013992 <f_write+0x5a>
 801398e:	2307      	movs	r3, #7
 8013990:	e162      	b.n	8013c58 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	699a      	ldr	r2, [r3, #24]
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	441a      	add	r2, r3
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	699b      	ldr	r3, [r3, #24]
 801399e:	429a      	cmp	r2, r3
 80139a0:	f080 814c 	bcs.w	8013c3c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	699b      	ldr	r3, [r3, #24]
 80139a8:	43db      	mvns	r3, r3
 80139aa:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80139ac:	e146      	b.n	8013c3c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	699b      	ldr	r3, [r3, #24]
 80139b2:	693a      	ldr	r2, [r7, #16]
 80139b4:	8992      	ldrh	r2, [r2, #12]
 80139b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80139ba:	fb01 f202 	mul.w	r2, r1, r2
 80139be:	1a9b      	subs	r3, r3, r2
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	f040 80f1 	bne.w	8013ba8 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80139c6:	68fb      	ldr	r3, [r7, #12]
 80139c8:	699b      	ldr	r3, [r3, #24]
 80139ca:	693a      	ldr	r2, [r7, #16]
 80139cc:	8992      	ldrh	r2, [r2, #12]
 80139ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80139d2:	693a      	ldr	r2, [r7, #16]
 80139d4:	8952      	ldrh	r2, [r2, #10]
 80139d6:	3a01      	subs	r2, #1
 80139d8:	4013      	ands	r3, r2
 80139da:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80139dc:	69bb      	ldr	r3, [r7, #24]
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d143      	bne.n	8013a6a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	699b      	ldr	r3, [r3, #24]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d10c      	bne.n	8013a04 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	689b      	ldr	r3, [r3, #8]
 80139ee:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80139f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d11a      	bne.n	8013a2c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	2100      	movs	r1, #0
 80139fa:	4618      	mov	r0, r3
 80139fc:	f7fe f9fb 	bl	8011df6 <create_chain>
 8013a00:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013a02:	e013      	b.n	8013a2c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013a04:	68fb      	ldr	r3, [r7, #12]
 8013a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d007      	beq.n	8013a1c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	699b      	ldr	r3, [r3, #24]
 8013a10:	4619      	mov	r1, r3
 8013a12:	68f8      	ldr	r0, [r7, #12]
 8013a14:	f7fe fa87 	bl	8011f26 <clmt_clust>
 8013a18:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013a1a:	e007      	b.n	8013a2c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013a1c:	68fa      	ldr	r2, [r7, #12]
 8013a1e:	68fb      	ldr	r3, [r7, #12]
 8013a20:	69db      	ldr	r3, [r3, #28]
 8013a22:	4619      	mov	r1, r3
 8013a24:	4610      	mov	r0, r2
 8013a26:	f7fe f9e6 	bl	8011df6 <create_chain>
 8013a2a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	f000 8109 	beq.w	8013c46 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a36:	2b01      	cmp	r3, #1
 8013a38:	d104      	bne.n	8013a44 <f_write+0x10c>
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	2202      	movs	r2, #2
 8013a3e:	755a      	strb	r2, [r3, #21]
 8013a40:	2302      	movs	r3, #2
 8013a42:	e109      	b.n	8013c58 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a4a:	d104      	bne.n	8013a56 <f_write+0x11e>
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	2201      	movs	r2, #1
 8013a50:	755a      	strb	r2, [r3, #21]
 8013a52:	2301      	movs	r3, #1
 8013a54:	e100      	b.n	8013c58 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013a5a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	689b      	ldr	r3, [r3, #8]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d102      	bne.n	8013a6a <f_write+0x132>
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013a68:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	7d1b      	ldrb	r3, [r3, #20]
 8013a6e:	b25b      	sxtb	r3, r3
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	da18      	bge.n	8013aa6 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013a74:	693b      	ldr	r3, [r7, #16]
 8013a76:	7858      	ldrb	r0, [r3, #1]
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013a7e:	68fb      	ldr	r3, [r7, #12]
 8013a80:	6a1a      	ldr	r2, [r3, #32]
 8013a82:	2301      	movs	r3, #1
 8013a84:	f7fd fbba 	bl	80111fc <disk_write>
 8013a88:	4603      	mov	r3, r0
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d004      	beq.n	8013a98 <f_write+0x160>
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	2201      	movs	r2, #1
 8013a92:	755a      	strb	r2, [r3, #21]
 8013a94:	2301      	movs	r3, #1
 8013a96:	e0df      	b.n	8013c58 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	7d1b      	ldrb	r3, [r3, #20]
 8013a9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013aa0:	b2da      	uxtb	r2, r3
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013aa6:	693a      	ldr	r2, [r7, #16]
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	69db      	ldr	r3, [r3, #28]
 8013aac:	4619      	mov	r1, r3
 8013aae:	4610      	mov	r0, r2
 8013ab0:	f7fd ff30 	bl	8011914 <clust2sect>
 8013ab4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013ab6:	697b      	ldr	r3, [r7, #20]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d104      	bne.n	8013ac6 <f_write+0x18e>
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	2202      	movs	r2, #2
 8013ac0:	755a      	strb	r2, [r3, #21]
 8013ac2:	2302      	movs	r3, #2
 8013ac4:	e0c8      	b.n	8013c58 <f_write+0x320>
			sect += csect;
 8013ac6:	697a      	ldr	r2, [r7, #20]
 8013ac8:	69bb      	ldr	r3, [r7, #24]
 8013aca:	4413      	add	r3, r2
 8013acc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013ace:	693b      	ldr	r3, [r7, #16]
 8013ad0:	899b      	ldrh	r3, [r3, #12]
 8013ad2:	461a      	mov	r2, r3
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	fbb3 f3f2 	udiv	r3, r3, r2
 8013ada:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013adc:	6a3b      	ldr	r3, [r7, #32]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d043      	beq.n	8013b6a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013ae2:	69ba      	ldr	r2, [r7, #24]
 8013ae4:	6a3b      	ldr	r3, [r7, #32]
 8013ae6:	4413      	add	r3, r2
 8013ae8:	693a      	ldr	r2, [r7, #16]
 8013aea:	8952      	ldrh	r2, [r2, #10]
 8013aec:	4293      	cmp	r3, r2
 8013aee:	d905      	bls.n	8013afc <f_write+0x1c4>
					cc = fs->csize - csect;
 8013af0:	693b      	ldr	r3, [r7, #16]
 8013af2:	895b      	ldrh	r3, [r3, #10]
 8013af4:	461a      	mov	r2, r3
 8013af6:	69bb      	ldr	r3, [r7, #24]
 8013af8:	1ad3      	subs	r3, r2, r3
 8013afa:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013afc:	693b      	ldr	r3, [r7, #16]
 8013afe:	7858      	ldrb	r0, [r3, #1]
 8013b00:	6a3b      	ldr	r3, [r7, #32]
 8013b02:	697a      	ldr	r2, [r7, #20]
 8013b04:	69f9      	ldr	r1, [r7, #28]
 8013b06:	f7fd fb79 	bl	80111fc <disk_write>
 8013b0a:	4603      	mov	r3, r0
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d004      	beq.n	8013b1a <f_write+0x1e2>
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	2201      	movs	r2, #1
 8013b14:	755a      	strb	r2, [r3, #21]
 8013b16:	2301      	movs	r3, #1
 8013b18:	e09e      	b.n	8013c58 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	6a1a      	ldr	r2, [r3, #32]
 8013b1e:	697b      	ldr	r3, [r7, #20]
 8013b20:	1ad3      	subs	r3, r2, r3
 8013b22:	6a3a      	ldr	r2, [r7, #32]
 8013b24:	429a      	cmp	r2, r3
 8013b26:	d918      	bls.n	8013b5a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8013b2e:	68fb      	ldr	r3, [r7, #12]
 8013b30:	6a1a      	ldr	r2, [r3, #32]
 8013b32:	697b      	ldr	r3, [r7, #20]
 8013b34:	1ad3      	subs	r3, r2, r3
 8013b36:	693a      	ldr	r2, [r7, #16]
 8013b38:	8992      	ldrh	r2, [r2, #12]
 8013b3a:	fb02 f303 	mul.w	r3, r2, r3
 8013b3e:	69fa      	ldr	r2, [r7, #28]
 8013b40:	18d1      	adds	r1, r2, r3
 8013b42:	693b      	ldr	r3, [r7, #16]
 8013b44:	899b      	ldrh	r3, [r3, #12]
 8013b46:	461a      	mov	r2, r3
 8013b48:	f7fd fc18 	bl	801137c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	7d1b      	ldrb	r3, [r3, #20]
 8013b50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013b54:	b2da      	uxtb	r2, r3
 8013b56:	68fb      	ldr	r3, [r7, #12]
 8013b58:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013b5a:	693b      	ldr	r3, [r7, #16]
 8013b5c:	899b      	ldrh	r3, [r3, #12]
 8013b5e:	461a      	mov	r2, r3
 8013b60:	6a3b      	ldr	r3, [r7, #32]
 8013b62:	fb02 f303 	mul.w	r3, r2, r3
 8013b66:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8013b68:	e04b      	b.n	8013c02 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	6a1b      	ldr	r3, [r3, #32]
 8013b6e:	697a      	ldr	r2, [r7, #20]
 8013b70:	429a      	cmp	r2, r3
 8013b72:	d016      	beq.n	8013ba2 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	699a      	ldr	r2, [r3, #24]
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013b7c:	429a      	cmp	r2, r3
 8013b7e:	d210      	bcs.n	8013ba2 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013b80:	693b      	ldr	r3, [r7, #16]
 8013b82:	7858      	ldrb	r0, [r3, #1]
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013b8a:	2301      	movs	r3, #1
 8013b8c:	697a      	ldr	r2, [r7, #20]
 8013b8e:	f7fd fb15 	bl	80111bc <disk_read>
 8013b92:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d004      	beq.n	8013ba2 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	2201      	movs	r2, #1
 8013b9c:	755a      	strb	r2, [r3, #21]
 8013b9e:	2301      	movs	r3, #1
 8013ba0:	e05a      	b.n	8013c58 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	697a      	ldr	r2, [r7, #20]
 8013ba6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013ba8:	693b      	ldr	r3, [r7, #16]
 8013baa:	899b      	ldrh	r3, [r3, #12]
 8013bac:	4618      	mov	r0, r3
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	699b      	ldr	r3, [r3, #24]
 8013bb2:	693a      	ldr	r2, [r7, #16]
 8013bb4:	8992      	ldrh	r2, [r2, #12]
 8013bb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8013bba:	fb01 f202 	mul.w	r2, r1, r2
 8013bbe:	1a9b      	subs	r3, r3, r2
 8013bc0:	1ac3      	subs	r3, r0, r3
 8013bc2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	429a      	cmp	r2, r3
 8013bca:	d901      	bls.n	8013bd0 <f_write+0x298>
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	699b      	ldr	r3, [r3, #24]
 8013bda:	693a      	ldr	r2, [r7, #16]
 8013bdc:	8992      	ldrh	r2, [r2, #12]
 8013bde:	fbb3 f0f2 	udiv	r0, r3, r2
 8013be2:	fb00 f202 	mul.w	r2, r0, r2
 8013be6:	1a9b      	subs	r3, r3, r2
 8013be8:	440b      	add	r3, r1
 8013bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013bec:	69f9      	ldr	r1, [r7, #28]
 8013bee:	4618      	mov	r0, r3
 8013bf0:	f7fd fbc4 	bl	801137c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013bf4:	68fb      	ldr	r3, [r7, #12]
 8013bf6:	7d1b      	ldrb	r3, [r3, #20]
 8013bf8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013bfc:	b2da      	uxtb	r2, r3
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013c02:	69fa      	ldr	r2, [r7, #28]
 8013c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c06:	4413      	add	r3, r2
 8013c08:	61fb      	str	r3, [r7, #28]
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	699a      	ldr	r2, [r3, #24]
 8013c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c10:	441a      	add	r2, r3
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	619a      	str	r2, [r3, #24]
 8013c16:	68fb      	ldr	r3, [r7, #12]
 8013c18:	68da      	ldr	r2, [r3, #12]
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	699b      	ldr	r3, [r3, #24]
 8013c1e:	429a      	cmp	r2, r3
 8013c20:	bf38      	it	cc
 8013c22:	461a      	movcc	r2, r3
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	60da      	str	r2, [r3, #12]
 8013c28:	683b      	ldr	r3, [r7, #0]
 8013c2a:	681a      	ldr	r2, [r3, #0]
 8013c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c2e:	441a      	add	r2, r3
 8013c30:	683b      	ldr	r3, [r7, #0]
 8013c32:	601a      	str	r2, [r3, #0]
 8013c34:	687a      	ldr	r2, [r7, #4]
 8013c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c38:	1ad3      	subs	r3, r2, r3
 8013c3a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	f47f aeb5 	bne.w	80139ae <f_write+0x76>
 8013c44:	e000      	b.n	8013c48 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013c46:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	7d1b      	ldrb	r3, [r3, #20]
 8013c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013c50:	b2da      	uxtb	r2, r3
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013c56:	2300      	movs	r3, #0
}
 8013c58:	4618      	mov	r0, r3
 8013c5a:	3730      	adds	r7, #48	@ 0x30
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	bd80      	pop	{r7, pc}

08013c60 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013c60:	b580      	push	{r7, lr}
 8013c62:	b086      	sub	sp, #24
 8013c64:	af00      	add	r7, sp, #0
 8013c66:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	f107 0208 	add.w	r2, r7, #8
 8013c6e:	4611      	mov	r1, r2
 8013c70:	4618      	mov	r0, r3
 8013c72:	f7ff fc1d 	bl	80134b0 <validate>
 8013c76:	4603      	mov	r3, r0
 8013c78:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013c7a:	7dfb      	ldrb	r3, [r7, #23]
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d168      	bne.n	8013d52 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	7d1b      	ldrb	r3, [r3, #20]
 8013c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d062      	beq.n	8013d52 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	7d1b      	ldrb	r3, [r3, #20]
 8013c90:	b25b      	sxtb	r3, r3
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	da15      	bge.n	8013cc2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013c96:	68bb      	ldr	r3, [r7, #8]
 8013c98:	7858      	ldrb	r0, [r3, #1]
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	6a1a      	ldr	r2, [r3, #32]
 8013ca4:	2301      	movs	r3, #1
 8013ca6:	f7fd faa9 	bl	80111fc <disk_write>
 8013caa:	4603      	mov	r3, r0
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d001      	beq.n	8013cb4 <f_sync+0x54>
 8013cb0:	2301      	movs	r3, #1
 8013cb2:	e04f      	b.n	8013d54 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	7d1b      	ldrb	r3, [r3, #20]
 8013cb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013cbc:	b2da      	uxtb	r2, r3
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013cc2:	f7fc fffb 	bl	8010cbc <get_fattime>
 8013cc6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013cc8:	68ba      	ldr	r2, [r7, #8]
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cce:	4619      	mov	r1, r3
 8013cd0:	4610      	mov	r0, r2
 8013cd2:	f7fd fd81 	bl	80117d8 <move_window>
 8013cd6:	4603      	mov	r3, r0
 8013cd8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013cda:	7dfb      	ldrb	r3, [r7, #23]
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d138      	bne.n	8013d52 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013ce4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	330b      	adds	r3, #11
 8013cea:	781a      	ldrb	r2, [r3, #0]
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	330b      	adds	r3, #11
 8013cf0:	f042 0220 	orr.w	r2, r2, #32
 8013cf4:	b2d2      	uxtb	r2, r2
 8013cf6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	6818      	ldr	r0, [r3, #0]
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	689b      	ldr	r3, [r3, #8]
 8013d00:	461a      	mov	r2, r3
 8013d02:	68f9      	ldr	r1, [r7, #12]
 8013d04:	f7fe fb0c 	bl	8012320 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013d08:	68fb      	ldr	r3, [r7, #12]
 8013d0a:	f103 021c 	add.w	r2, r3, #28
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	68db      	ldr	r3, [r3, #12]
 8013d12:	4619      	mov	r1, r3
 8013d14:	4610      	mov	r0, r2
 8013d16:	f7fd fb05 	bl	8011324 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013d1a:	68fb      	ldr	r3, [r7, #12]
 8013d1c:	3316      	adds	r3, #22
 8013d1e:	6939      	ldr	r1, [r7, #16]
 8013d20:	4618      	mov	r0, r3
 8013d22:	f7fd faff 	bl	8011324 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	3312      	adds	r3, #18
 8013d2a:	2100      	movs	r1, #0
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	f7fd fade 	bl	80112ee <st_word>
					fs->wflag = 1;
 8013d32:	68bb      	ldr	r3, [r7, #8]
 8013d34:	2201      	movs	r2, #1
 8013d36:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	4618      	mov	r0, r3
 8013d3c:	f7fd fd7a 	bl	8011834 <sync_fs>
 8013d40:	4603      	mov	r3, r0
 8013d42:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	7d1b      	ldrb	r3, [r3, #20]
 8013d48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013d4c:	b2da      	uxtb	r2, r3
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d54:	4618      	mov	r0, r3
 8013d56:	3718      	adds	r7, #24
 8013d58:	46bd      	mov	sp, r7
 8013d5a:	bd80      	pop	{r7, pc}

08013d5c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013d5c:	b580      	push	{r7, lr}
 8013d5e:	b084      	sub	sp, #16
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013d64:	6878      	ldr	r0, [r7, #4]
 8013d66:	f7ff ff7b 	bl	8013c60 <f_sync>
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013d6e:	7bfb      	ldrb	r3, [r7, #15]
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d118      	bne.n	8013da6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	f107 0208 	add.w	r2, r7, #8
 8013d7a:	4611      	mov	r1, r2
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	f7ff fb97 	bl	80134b0 <validate>
 8013d82:	4603      	mov	r3, r0
 8013d84:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013d86:	7bfb      	ldrb	r3, [r7, #15]
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d10c      	bne.n	8013da6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	691b      	ldr	r3, [r3, #16]
 8013d90:	4618      	mov	r0, r3
 8013d92:	f7fd fc7d 	bl	8011690 <dec_lock>
 8013d96:	4603      	mov	r3, r0
 8013d98:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013d9a:	7bfb      	ldrb	r3, [r7, #15]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d102      	bne.n	8013da6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	2200      	movs	r2, #0
 8013da4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013da8:	4618      	mov	r0, r3
 8013daa:	3710      	adds	r7, #16
 8013dac:	46bd      	mov	sp, r7
 8013dae:	bd80      	pop	{r7, pc}

08013db0 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	b092      	sub	sp, #72	@ 0x48
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	60f8      	str	r0, [r7, #12]
 8013db8:	60b9      	str	r1, [r7, #8]
 8013dba:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013dbc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8013dc0:	f107 030c 	add.w	r3, r7, #12
 8013dc4:	2200      	movs	r2, #0
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	f7ff f8d2 	bl	8012f70 <find_volume>
 8013dcc:	4603      	mov	r3, r0
 8013dce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8013dd2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	f040 8099 	bne.w	8013f0e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8013ddc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8013de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013de4:	699a      	ldr	r2, [r3, #24]
 8013de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013de8:	69db      	ldr	r3, [r3, #28]
 8013dea:	3b02      	subs	r3, #2
 8013dec:	429a      	cmp	r2, r3
 8013dee:	d804      	bhi.n	8013dfa <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8013df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013df2:	699a      	ldr	r2, [r3, #24]
 8013df4:	68bb      	ldr	r3, [r7, #8]
 8013df6:	601a      	str	r2, [r3, #0]
 8013df8:	e089      	b.n	8013f0e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8013dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e00:	781b      	ldrb	r3, [r3, #0]
 8013e02:	2b01      	cmp	r3, #1
 8013e04:	d128      	bne.n	8013e58 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8013e06:	2302      	movs	r3, #2
 8013e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e0c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8013e0e:	f107 0314 	add.w	r3, r7, #20
 8013e12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013e14:	4618      	mov	r0, r3
 8013e16:	f7fd fd9c 	bl	8011952 <get_fat>
 8013e1a:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8013e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e22:	d103      	bne.n	8013e2c <f_getfree+0x7c>
 8013e24:	2301      	movs	r3, #1
 8013e26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8013e2a:	e063      	b.n	8013ef4 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8013e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e2e:	2b01      	cmp	r3, #1
 8013e30:	d103      	bne.n	8013e3a <f_getfree+0x8a>
 8013e32:	2302      	movs	r3, #2
 8013e34:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8013e38:	e05c      	b.n	8013ef4 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8013e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d102      	bne.n	8013e46 <f_getfree+0x96>
 8013e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013e42:	3301      	adds	r3, #1
 8013e44:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8013e46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e48:	3301      	adds	r3, #1
 8013e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e4e:	69db      	ldr	r3, [r3, #28]
 8013e50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d3db      	bcc.n	8013e0e <f_getfree+0x5e>
 8013e56:	e04d      	b.n	8013ef4 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8013e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e5a:	69db      	ldr	r3, [r3, #28]
 8013e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013e62:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8013e64:	2300      	movs	r3, #0
 8013e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8013e68:	2300      	movs	r3, #0
 8013e6a:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8013e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d113      	bne.n	8013e9a <f_getfree+0xea>
							res = move_window(fs, sect++);
 8013e72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e76:	1c5a      	adds	r2, r3, #1
 8013e78:	63ba      	str	r2, [r7, #56]	@ 0x38
 8013e7a:	4619      	mov	r1, r3
 8013e7c:	f7fd fcac 	bl	80117d8 <move_window>
 8013e80:	4603      	mov	r3, r0
 8013e82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8013e86:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d131      	bne.n	8013ef2 <f_getfree+0x142>
							p = fs->win;
 8013e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e90:	3338      	adds	r3, #56	@ 0x38
 8013e92:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8013e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e96:	899b      	ldrh	r3, [r3, #12]
 8013e98:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8013e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e9c:	781b      	ldrb	r3, [r3, #0]
 8013e9e:	2b02      	cmp	r3, #2
 8013ea0:	d10f      	bne.n	8013ec2 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8013ea2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013ea4:	f7fd f9e8 	bl	8011278 <ld_word>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d102      	bne.n	8013eb4 <f_getfree+0x104>
 8013eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013eb0:	3301      	adds	r3, #1
 8013eb2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8013eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013eb6:	3302      	adds	r3, #2
 8013eb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8013eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ebc:	3b02      	subs	r3, #2
 8013ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8013ec0:	e010      	b.n	8013ee4 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8013ec2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013ec4:	f7fd f9f0 	bl	80112a8 <ld_dword>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d102      	bne.n	8013ed8 <f_getfree+0x128>
 8013ed2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013ed4:	3301      	adds	r3, #1
 8013ed6:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8013ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013eda:	3304      	adds	r3, #4
 8013edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8013ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ee0:	3b04      	subs	r3, #4
 8013ee2:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8013ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ee6:	3b01      	subs	r3, #1
 8013ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d1bd      	bne.n	8013e6c <f_getfree+0xbc>
 8013ef0:	e000      	b.n	8013ef4 <f_getfree+0x144>
							if (res != FR_OK) break;
 8013ef2:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8013ef4:	68bb      	ldr	r3, [r7, #8]
 8013ef6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013ef8:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8013efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013efc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013efe:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8013f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f02:	791a      	ldrb	r2, [r3, #4]
 8013f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f06:	f042 0201 	orr.w	r2, r2, #1
 8013f0a:	b2d2      	uxtb	r2, r2
 8013f0c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8013f0e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8013f12:	4618      	mov	r0, r3
 8013f14:	3748      	adds	r7, #72	@ 0x48
 8013f16:	46bd      	mov	sp, r7
 8013f18:	bd80      	pop	{r7, pc}
	...

08013f1c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013f1c:	b480      	push	{r7}
 8013f1e:	b087      	sub	sp, #28
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	60f8      	str	r0, [r7, #12]
 8013f24:	60b9      	str	r1, [r7, #8]
 8013f26:	4613      	mov	r3, r2
 8013f28:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8013f2a:	2301      	movs	r3, #1
 8013f2c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8013f2e:	2300      	movs	r3, #0
 8013f30:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8013f32:	4b1f      	ldr	r3, [pc, #124]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f34:	7a5b      	ldrb	r3, [r3, #9]
 8013f36:	b2db      	uxtb	r3, r3
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d131      	bne.n	8013fa0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8013f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f3e:	7a5b      	ldrb	r3, [r3, #9]
 8013f40:	b2db      	uxtb	r3, r3
 8013f42:	461a      	mov	r2, r3
 8013f44:	4b1a      	ldr	r3, [pc, #104]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f46:	2100      	movs	r1, #0
 8013f48:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8013f4a:	4b19      	ldr	r3, [pc, #100]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f4c:	7a5b      	ldrb	r3, [r3, #9]
 8013f4e:	b2db      	uxtb	r3, r3
 8013f50:	4a17      	ldr	r2, [pc, #92]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f52:	009b      	lsls	r3, r3, #2
 8013f54:	4413      	add	r3, r2
 8013f56:	68fa      	ldr	r2, [r7, #12]
 8013f58:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8013f5a:	4b15      	ldr	r3, [pc, #84]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f5c:	7a5b      	ldrb	r3, [r3, #9]
 8013f5e:	b2db      	uxtb	r3, r3
 8013f60:	461a      	mov	r2, r3
 8013f62:	4b13      	ldr	r3, [pc, #76]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f64:	4413      	add	r3, r2
 8013f66:	79fa      	ldrb	r2, [r7, #7]
 8013f68:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8013f6a:	4b11      	ldr	r3, [pc, #68]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f6c:	7a5b      	ldrb	r3, [r3, #9]
 8013f6e:	b2db      	uxtb	r3, r3
 8013f70:	1c5a      	adds	r2, r3, #1
 8013f72:	b2d1      	uxtb	r1, r2
 8013f74:	4a0e      	ldr	r2, [pc, #56]	@ (8013fb0 <FATFS_LinkDriverEx+0x94>)
 8013f76:	7251      	strb	r1, [r2, #9]
 8013f78:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8013f7a:	7dbb      	ldrb	r3, [r7, #22]
 8013f7c:	3330      	adds	r3, #48	@ 0x30
 8013f7e:	b2da      	uxtb	r2, r3
 8013f80:	68bb      	ldr	r3, [r7, #8]
 8013f82:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8013f84:	68bb      	ldr	r3, [r7, #8]
 8013f86:	3301      	adds	r3, #1
 8013f88:	223a      	movs	r2, #58	@ 0x3a
 8013f8a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8013f8c:	68bb      	ldr	r3, [r7, #8]
 8013f8e:	3302      	adds	r3, #2
 8013f90:	222f      	movs	r2, #47	@ 0x2f
 8013f92:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8013f94:	68bb      	ldr	r3, [r7, #8]
 8013f96:	3303      	adds	r3, #3
 8013f98:	2200      	movs	r2, #0
 8013f9a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8013f9c:	2300      	movs	r3, #0
 8013f9e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8013fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	371c      	adds	r7, #28
 8013fa6:	46bd      	mov	sp, r7
 8013fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fac:	4770      	bx	lr
 8013fae:	bf00      	nop
 8013fb0:	24001a5c 	.word	0x24001a5c

08013fb4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8013fb4:	b580      	push	{r7, lr}
 8013fb6:	b082      	sub	sp, #8
 8013fb8:	af00      	add	r7, sp, #0
 8013fba:	6078      	str	r0, [r7, #4]
 8013fbc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8013fbe:	2200      	movs	r2, #0
 8013fc0:	6839      	ldr	r1, [r7, #0]
 8013fc2:	6878      	ldr	r0, [r7, #4]
 8013fc4:	f7ff ffaa 	bl	8013f1c <FATFS_LinkDriverEx>
 8013fc8:	4603      	mov	r3, r0
}
 8013fca:	4618      	mov	r0, r3
 8013fcc:	3708      	adds	r7, #8
 8013fce:	46bd      	mov	sp, r7
 8013fd0:	bd80      	pop	{r7, pc}
	...

08013fd4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8013fd4:	b480      	push	{r7}
 8013fd6:	b085      	sub	sp, #20
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	4603      	mov	r3, r0
 8013fdc:	6039      	str	r1, [r7, #0]
 8013fde:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8013fe0:	88fb      	ldrh	r3, [r7, #6]
 8013fe2:	2b7f      	cmp	r3, #127	@ 0x7f
 8013fe4:	d802      	bhi.n	8013fec <ff_convert+0x18>
		c = chr;
 8013fe6:	88fb      	ldrh	r3, [r7, #6]
 8013fe8:	81fb      	strh	r3, [r7, #14]
 8013fea:	e025      	b.n	8014038 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8013fec:	683b      	ldr	r3, [r7, #0]
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d00b      	beq.n	801400a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8013ff2:	88fb      	ldrh	r3, [r7, #6]
 8013ff4:	2bff      	cmp	r3, #255	@ 0xff
 8013ff6:	d805      	bhi.n	8014004 <ff_convert+0x30>
 8013ff8:	88fb      	ldrh	r3, [r7, #6]
 8013ffa:	3b80      	subs	r3, #128	@ 0x80
 8013ffc:	4a12      	ldr	r2, [pc, #72]	@ (8014048 <ff_convert+0x74>)
 8013ffe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014002:	e000      	b.n	8014006 <ff_convert+0x32>
 8014004:	2300      	movs	r3, #0
 8014006:	81fb      	strh	r3, [r7, #14]
 8014008:	e016      	b.n	8014038 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801400a:	2300      	movs	r3, #0
 801400c:	81fb      	strh	r3, [r7, #14]
 801400e:	e009      	b.n	8014024 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8014010:	89fb      	ldrh	r3, [r7, #14]
 8014012:	4a0d      	ldr	r2, [pc, #52]	@ (8014048 <ff_convert+0x74>)
 8014014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014018:	88fa      	ldrh	r2, [r7, #6]
 801401a:	429a      	cmp	r2, r3
 801401c:	d006      	beq.n	801402c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801401e:	89fb      	ldrh	r3, [r7, #14]
 8014020:	3301      	adds	r3, #1
 8014022:	81fb      	strh	r3, [r7, #14]
 8014024:	89fb      	ldrh	r3, [r7, #14]
 8014026:	2b7f      	cmp	r3, #127	@ 0x7f
 8014028:	d9f2      	bls.n	8014010 <ff_convert+0x3c>
 801402a:	e000      	b.n	801402e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801402c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801402e:	89fb      	ldrh	r3, [r7, #14]
 8014030:	3380      	adds	r3, #128	@ 0x80
 8014032:	b29b      	uxth	r3, r3
 8014034:	b2db      	uxtb	r3, r3
 8014036:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8014038:	89fb      	ldrh	r3, [r7, #14]
}
 801403a:	4618      	mov	r0, r3
 801403c:	3714      	adds	r7, #20
 801403e:	46bd      	mov	sp, r7
 8014040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014044:	4770      	bx	lr
 8014046:	bf00      	nop
 8014048:	0801502c 	.word	0x0801502c

0801404c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801404c:	b480      	push	{r7}
 801404e:	b087      	sub	sp, #28
 8014050:	af00      	add	r7, sp, #0
 8014052:	4603      	mov	r3, r0
 8014054:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8014056:	88fb      	ldrh	r3, [r7, #6]
 8014058:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801405c:	d201      	bcs.n	8014062 <ff_wtoupper+0x16>
 801405e:	4b3e      	ldr	r3, [pc, #248]	@ (8014158 <ff_wtoupper+0x10c>)
 8014060:	e000      	b.n	8014064 <ff_wtoupper+0x18>
 8014062:	4b3e      	ldr	r3, [pc, #248]	@ (801415c <ff_wtoupper+0x110>)
 8014064:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8014066:	697b      	ldr	r3, [r7, #20]
 8014068:	1c9a      	adds	r2, r3, #2
 801406a:	617a      	str	r2, [r7, #20]
 801406c:	881b      	ldrh	r3, [r3, #0]
 801406e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8014070:	8a7b      	ldrh	r3, [r7, #18]
 8014072:	2b00      	cmp	r3, #0
 8014074:	d068      	beq.n	8014148 <ff_wtoupper+0xfc>
 8014076:	88fa      	ldrh	r2, [r7, #6]
 8014078:	8a7b      	ldrh	r3, [r7, #18]
 801407a:	429a      	cmp	r2, r3
 801407c:	d364      	bcc.n	8014148 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	1c9a      	adds	r2, r3, #2
 8014082:	617a      	str	r2, [r7, #20]
 8014084:	881b      	ldrh	r3, [r3, #0]
 8014086:	823b      	strh	r3, [r7, #16]
 8014088:	8a3b      	ldrh	r3, [r7, #16]
 801408a:	0a1b      	lsrs	r3, r3, #8
 801408c:	81fb      	strh	r3, [r7, #14]
 801408e:	8a3b      	ldrh	r3, [r7, #16]
 8014090:	b2db      	uxtb	r3, r3
 8014092:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8014094:	88fa      	ldrh	r2, [r7, #6]
 8014096:	8a79      	ldrh	r1, [r7, #18]
 8014098:	8a3b      	ldrh	r3, [r7, #16]
 801409a:	440b      	add	r3, r1
 801409c:	429a      	cmp	r2, r3
 801409e:	da49      	bge.n	8014134 <ff_wtoupper+0xe8>
			switch (cmd) {
 80140a0:	89fb      	ldrh	r3, [r7, #14]
 80140a2:	2b08      	cmp	r3, #8
 80140a4:	d84f      	bhi.n	8014146 <ff_wtoupper+0xfa>
 80140a6:	a201      	add	r2, pc, #4	@ (adr r2, 80140ac <ff_wtoupper+0x60>)
 80140a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140ac:	080140d1 	.word	0x080140d1
 80140b0:	080140e3 	.word	0x080140e3
 80140b4:	080140f9 	.word	0x080140f9
 80140b8:	08014101 	.word	0x08014101
 80140bc:	08014109 	.word	0x08014109
 80140c0:	08014111 	.word	0x08014111
 80140c4:	08014119 	.word	0x08014119
 80140c8:	08014121 	.word	0x08014121
 80140cc:	08014129 	.word	0x08014129
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80140d0:	88fa      	ldrh	r2, [r7, #6]
 80140d2:	8a7b      	ldrh	r3, [r7, #18]
 80140d4:	1ad3      	subs	r3, r2, r3
 80140d6:	005b      	lsls	r3, r3, #1
 80140d8:	697a      	ldr	r2, [r7, #20]
 80140da:	4413      	add	r3, r2
 80140dc:	881b      	ldrh	r3, [r3, #0]
 80140de:	80fb      	strh	r3, [r7, #6]
 80140e0:	e027      	b.n	8014132 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80140e2:	88fa      	ldrh	r2, [r7, #6]
 80140e4:	8a7b      	ldrh	r3, [r7, #18]
 80140e6:	1ad3      	subs	r3, r2, r3
 80140e8:	b29b      	uxth	r3, r3
 80140ea:	f003 0301 	and.w	r3, r3, #1
 80140ee:	b29b      	uxth	r3, r3
 80140f0:	88fa      	ldrh	r2, [r7, #6]
 80140f2:	1ad3      	subs	r3, r2, r3
 80140f4:	80fb      	strh	r3, [r7, #6]
 80140f6:	e01c      	b.n	8014132 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80140f8:	88fb      	ldrh	r3, [r7, #6]
 80140fa:	3b10      	subs	r3, #16
 80140fc:	80fb      	strh	r3, [r7, #6]
 80140fe:	e018      	b.n	8014132 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8014100:	88fb      	ldrh	r3, [r7, #6]
 8014102:	3b20      	subs	r3, #32
 8014104:	80fb      	strh	r3, [r7, #6]
 8014106:	e014      	b.n	8014132 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8014108:	88fb      	ldrh	r3, [r7, #6]
 801410a:	3b30      	subs	r3, #48	@ 0x30
 801410c:	80fb      	strh	r3, [r7, #6]
 801410e:	e010      	b.n	8014132 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8014110:	88fb      	ldrh	r3, [r7, #6]
 8014112:	3b1a      	subs	r3, #26
 8014114:	80fb      	strh	r3, [r7, #6]
 8014116:	e00c      	b.n	8014132 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8014118:	88fb      	ldrh	r3, [r7, #6]
 801411a:	3308      	adds	r3, #8
 801411c:	80fb      	strh	r3, [r7, #6]
 801411e:	e008      	b.n	8014132 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8014120:	88fb      	ldrh	r3, [r7, #6]
 8014122:	3b50      	subs	r3, #80	@ 0x50
 8014124:	80fb      	strh	r3, [r7, #6]
 8014126:	e004      	b.n	8014132 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8014128:	88fb      	ldrh	r3, [r7, #6]
 801412a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 801412e:	80fb      	strh	r3, [r7, #6]
 8014130:	bf00      	nop
			}
			break;
 8014132:	e008      	b.n	8014146 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8014134:	89fb      	ldrh	r3, [r7, #14]
 8014136:	2b00      	cmp	r3, #0
 8014138:	d195      	bne.n	8014066 <ff_wtoupper+0x1a>
 801413a:	8a3b      	ldrh	r3, [r7, #16]
 801413c:	005b      	lsls	r3, r3, #1
 801413e:	697a      	ldr	r2, [r7, #20]
 8014140:	4413      	add	r3, r2
 8014142:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8014144:	e78f      	b.n	8014066 <ff_wtoupper+0x1a>
			break;
 8014146:	bf00      	nop
	}

	return chr;
 8014148:	88fb      	ldrh	r3, [r7, #6]
}
 801414a:	4618      	mov	r0, r3
 801414c:	371c      	adds	r7, #28
 801414e:	46bd      	mov	sp, r7
 8014150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014154:	4770      	bx	lr
 8014156:	bf00      	nop
 8014158:	0801512c 	.word	0x0801512c
 801415c:	08015320 	.word	0x08015320

08014160 <siprintf>:
 8014160:	b40e      	push	{r1, r2, r3}
 8014162:	b500      	push	{lr}
 8014164:	b09c      	sub	sp, #112	@ 0x70
 8014166:	ab1d      	add	r3, sp, #116	@ 0x74
 8014168:	9002      	str	r0, [sp, #8]
 801416a:	9006      	str	r0, [sp, #24]
 801416c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014170:	4809      	ldr	r0, [pc, #36]	@ (8014198 <siprintf+0x38>)
 8014172:	9107      	str	r1, [sp, #28]
 8014174:	9104      	str	r1, [sp, #16]
 8014176:	4909      	ldr	r1, [pc, #36]	@ (801419c <siprintf+0x3c>)
 8014178:	f853 2b04 	ldr.w	r2, [r3], #4
 801417c:	9105      	str	r1, [sp, #20]
 801417e:	6800      	ldr	r0, [r0, #0]
 8014180:	9301      	str	r3, [sp, #4]
 8014182:	a902      	add	r1, sp, #8
 8014184:	f000 f9a2 	bl	80144cc <_svfiprintf_r>
 8014188:	9b02      	ldr	r3, [sp, #8]
 801418a:	2200      	movs	r2, #0
 801418c:	701a      	strb	r2, [r3, #0]
 801418e:	b01c      	add	sp, #112	@ 0x70
 8014190:	f85d eb04 	ldr.w	lr, [sp], #4
 8014194:	b003      	add	sp, #12
 8014196:	4770      	bx	lr
 8014198:	2400001c 	.word	0x2400001c
 801419c:	ffff0208 	.word	0xffff0208

080141a0 <memset>:
 80141a0:	4402      	add	r2, r0
 80141a2:	4603      	mov	r3, r0
 80141a4:	4293      	cmp	r3, r2
 80141a6:	d100      	bne.n	80141aa <memset+0xa>
 80141a8:	4770      	bx	lr
 80141aa:	f803 1b01 	strb.w	r1, [r3], #1
 80141ae:	e7f9      	b.n	80141a4 <memset+0x4>

080141b0 <__errno>:
 80141b0:	4b01      	ldr	r3, [pc, #4]	@ (80141b8 <__errno+0x8>)
 80141b2:	6818      	ldr	r0, [r3, #0]
 80141b4:	4770      	bx	lr
 80141b6:	bf00      	nop
 80141b8:	2400001c 	.word	0x2400001c

080141bc <__libc_init_array>:
 80141bc:	b570      	push	{r4, r5, r6, lr}
 80141be:	4d0d      	ldr	r5, [pc, #52]	@ (80141f4 <__libc_init_array+0x38>)
 80141c0:	4c0d      	ldr	r4, [pc, #52]	@ (80141f8 <__libc_init_array+0x3c>)
 80141c2:	1b64      	subs	r4, r4, r5
 80141c4:	10a4      	asrs	r4, r4, #2
 80141c6:	2600      	movs	r6, #0
 80141c8:	42a6      	cmp	r6, r4
 80141ca:	d109      	bne.n	80141e0 <__libc_init_array+0x24>
 80141cc:	4d0b      	ldr	r5, [pc, #44]	@ (80141fc <__libc_init_array+0x40>)
 80141ce:	4c0c      	ldr	r4, [pc, #48]	@ (8014200 <__libc_init_array+0x44>)
 80141d0:	f000 fc66 	bl	8014aa0 <_init>
 80141d4:	1b64      	subs	r4, r4, r5
 80141d6:	10a4      	asrs	r4, r4, #2
 80141d8:	2600      	movs	r6, #0
 80141da:	42a6      	cmp	r6, r4
 80141dc:	d105      	bne.n	80141ea <__libc_init_array+0x2e>
 80141de:	bd70      	pop	{r4, r5, r6, pc}
 80141e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80141e4:	4798      	blx	r3
 80141e6:	3601      	adds	r6, #1
 80141e8:	e7ee      	b.n	80141c8 <__libc_init_array+0xc>
 80141ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80141ee:	4798      	blx	r3
 80141f0:	3601      	adds	r6, #1
 80141f2:	e7f2      	b.n	80141da <__libc_init_array+0x1e>
 80141f4:	08015418 	.word	0x08015418
 80141f8:	08015418 	.word	0x08015418
 80141fc:	08015418 	.word	0x08015418
 8014200:	0801541c 	.word	0x0801541c

08014204 <__retarget_lock_acquire_recursive>:
 8014204:	4770      	bx	lr

08014206 <__retarget_lock_release_recursive>:
 8014206:	4770      	bx	lr

08014208 <memcpy>:
 8014208:	440a      	add	r2, r1
 801420a:	4291      	cmp	r1, r2
 801420c:	f100 33ff 	add.w	r3, r0, #4294967295
 8014210:	d100      	bne.n	8014214 <memcpy+0xc>
 8014212:	4770      	bx	lr
 8014214:	b510      	push	{r4, lr}
 8014216:	f811 4b01 	ldrb.w	r4, [r1], #1
 801421a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801421e:	4291      	cmp	r1, r2
 8014220:	d1f9      	bne.n	8014216 <memcpy+0xe>
 8014222:	bd10      	pop	{r4, pc}

08014224 <_free_r>:
 8014224:	b538      	push	{r3, r4, r5, lr}
 8014226:	4605      	mov	r5, r0
 8014228:	2900      	cmp	r1, #0
 801422a:	d041      	beq.n	80142b0 <_free_r+0x8c>
 801422c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014230:	1f0c      	subs	r4, r1, #4
 8014232:	2b00      	cmp	r3, #0
 8014234:	bfb8      	it	lt
 8014236:	18e4      	addlt	r4, r4, r3
 8014238:	f000 f8e0 	bl	80143fc <__malloc_lock>
 801423c:	4a1d      	ldr	r2, [pc, #116]	@ (80142b4 <_free_r+0x90>)
 801423e:	6813      	ldr	r3, [r2, #0]
 8014240:	b933      	cbnz	r3, 8014250 <_free_r+0x2c>
 8014242:	6063      	str	r3, [r4, #4]
 8014244:	6014      	str	r4, [r2, #0]
 8014246:	4628      	mov	r0, r5
 8014248:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801424c:	f000 b8dc 	b.w	8014408 <__malloc_unlock>
 8014250:	42a3      	cmp	r3, r4
 8014252:	d908      	bls.n	8014266 <_free_r+0x42>
 8014254:	6820      	ldr	r0, [r4, #0]
 8014256:	1821      	adds	r1, r4, r0
 8014258:	428b      	cmp	r3, r1
 801425a:	bf01      	itttt	eq
 801425c:	6819      	ldreq	r1, [r3, #0]
 801425e:	685b      	ldreq	r3, [r3, #4]
 8014260:	1809      	addeq	r1, r1, r0
 8014262:	6021      	streq	r1, [r4, #0]
 8014264:	e7ed      	b.n	8014242 <_free_r+0x1e>
 8014266:	461a      	mov	r2, r3
 8014268:	685b      	ldr	r3, [r3, #4]
 801426a:	b10b      	cbz	r3, 8014270 <_free_r+0x4c>
 801426c:	42a3      	cmp	r3, r4
 801426e:	d9fa      	bls.n	8014266 <_free_r+0x42>
 8014270:	6811      	ldr	r1, [r2, #0]
 8014272:	1850      	adds	r0, r2, r1
 8014274:	42a0      	cmp	r0, r4
 8014276:	d10b      	bne.n	8014290 <_free_r+0x6c>
 8014278:	6820      	ldr	r0, [r4, #0]
 801427a:	4401      	add	r1, r0
 801427c:	1850      	adds	r0, r2, r1
 801427e:	4283      	cmp	r3, r0
 8014280:	6011      	str	r1, [r2, #0]
 8014282:	d1e0      	bne.n	8014246 <_free_r+0x22>
 8014284:	6818      	ldr	r0, [r3, #0]
 8014286:	685b      	ldr	r3, [r3, #4]
 8014288:	6053      	str	r3, [r2, #4]
 801428a:	4408      	add	r0, r1
 801428c:	6010      	str	r0, [r2, #0]
 801428e:	e7da      	b.n	8014246 <_free_r+0x22>
 8014290:	d902      	bls.n	8014298 <_free_r+0x74>
 8014292:	230c      	movs	r3, #12
 8014294:	602b      	str	r3, [r5, #0]
 8014296:	e7d6      	b.n	8014246 <_free_r+0x22>
 8014298:	6820      	ldr	r0, [r4, #0]
 801429a:	1821      	adds	r1, r4, r0
 801429c:	428b      	cmp	r3, r1
 801429e:	bf04      	itt	eq
 80142a0:	6819      	ldreq	r1, [r3, #0]
 80142a2:	685b      	ldreq	r3, [r3, #4]
 80142a4:	6063      	str	r3, [r4, #4]
 80142a6:	bf04      	itt	eq
 80142a8:	1809      	addeq	r1, r1, r0
 80142aa:	6021      	streq	r1, [r4, #0]
 80142ac:	6054      	str	r4, [r2, #4]
 80142ae:	e7ca      	b.n	8014246 <_free_r+0x22>
 80142b0:	bd38      	pop	{r3, r4, r5, pc}
 80142b2:	bf00      	nop
 80142b4:	24001bac 	.word	0x24001bac

080142b8 <sbrk_aligned>:
 80142b8:	b570      	push	{r4, r5, r6, lr}
 80142ba:	4e0f      	ldr	r6, [pc, #60]	@ (80142f8 <sbrk_aligned+0x40>)
 80142bc:	460c      	mov	r4, r1
 80142be:	6831      	ldr	r1, [r6, #0]
 80142c0:	4605      	mov	r5, r0
 80142c2:	b911      	cbnz	r1, 80142ca <sbrk_aligned+0x12>
 80142c4:	f000 fba6 	bl	8014a14 <_sbrk_r>
 80142c8:	6030      	str	r0, [r6, #0]
 80142ca:	4621      	mov	r1, r4
 80142cc:	4628      	mov	r0, r5
 80142ce:	f000 fba1 	bl	8014a14 <_sbrk_r>
 80142d2:	1c43      	adds	r3, r0, #1
 80142d4:	d103      	bne.n	80142de <sbrk_aligned+0x26>
 80142d6:	f04f 34ff 	mov.w	r4, #4294967295
 80142da:	4620      	mov	r0, r4
 80142dc:	bd70      	pop	{r4, r5, r6, pc}
 80142de:	1cc4      	adds	r4, r0, #3
 80142e0:	f024 0403 	bic.w	r4, r4, #3
 80142e4:	42a0      	cmp	r0, r4
 80142e6:	d0f8      	beq.n	80142da <sbrk_aligned+0x22>
 80142e8:	1a21      	subs	r1, r4, r0
 80142ea:	4628      	mov	r0, r5
 80142ec:	f000 fb92 	bl	8014a14 <_sbrk_r>
 80142f0:	3001      	adds	r0, #1
 80142f2:	d1f2      	bne.n	80142da <sbrk_aligned+0x22>
 80142f4:	e7ef      	b.n	80142d6 <sbrk_aligned+0x1e>
 80142f6:	bf00      	nop
 80142f8:	24001ba8 	.word	0x24001ba8

080142fc <_malloc_r>:
 80142fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014300:	1ccd      	adds	r5, r1, #3
 8014302:	f025 0503 	bic.w	r5, r5, #3
 8014306:	3508      	adds	r5, #8
 8014308:	2d0c      	cmp	r5, #12
 801430a:	bf38      	it	cc
 801430c:	250c      	movcc	r5, #12
 801430e:	2d00      	cmp	r5, #0
 8014310:	4606      	mov	r6, r0
 8014312:	db01      	blt.n	8014318 <_malloc_r+0x1c>
 8014314:	42a9      	cmp	r1, r5
 8014316:	d904      	bls.n	8014322 <_malloc_r+0x26>
 8014318:	230c      	movs	r3, #12
 801431a:	6033      	str	r3, [r6, #0]
 801431c:	2000      	movs	r0, #0
 801431e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014322:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80143f8 <_malloc_r+0xfc>
 8014326:	f000 f869 	bl	80143fc <__malloc_lock>
 801432a:	f8d8 3000 	ldr.w	r3, [r8]
 801432e:	461c      	mov	r4, r3
 8014330:	bb44      	cbnz	r4, 8014384 <_malloc_r+0x88>
 8014332:	4629      	mov	r1, r5
 8014334:	4630      	mov	r0, r6
 8014336:	f7ff ffbf 	bl	80142b8 <sbrk_aligned>
 801433a:	1c43      	adds	r3, r0, #1
 801433c:	4604      	mov	r4, r0
 801433e:	d158      	bne.n	80143f2 <_malloc_r+0xf6>
 8014340:	f8d8 4000 	ldr.w	r4, [r8]
 8014344:	4627      	mov	r7, r4
 8014346:	2f00      	cmp	r7, #0
 8014348:	d143      	bne.n	80143d2 <_malloc_r+0xd6>
 801434a:	2c00      	cmp	r4, #0
 801434c:	d04b      	beq.n	80143e6 <_malloc_r+0xea>
 801434e:	6823      	ldr	r3, [r4, #0]
 8014350:	4639      	mov	r1, r7
 8014352:	4630      	mov	r0, r6
 8014354:	eb04 0903 	add.w	r9, r4, r3
 8014358:	f000 fb5c 	bl	8014a14 <_sbrk_r>
 801435c:	4581      	cmp	r9, r0
 801435e:	d142      	bne.n	80143e6 <_malloc_r+0xea>
 8014360:	6821      	ldr	r1, [r4, #0]
 8014362:	1a6d      	subs	r5, r5, r1
 8014364:	4629      	mov	r1, r5
 8014366:	4630      	mov	r0, r6
 8014368:	f7ff ffa6 	bl	80142b8 <sbrk_aligned>
 801436c:	3001      	adds	r0, #1
 801436e:	d03a      	beq.n	80143e6 <_malloc_r+0xea>
 8014370:	6823      	ldr	r3, [r4, #0]
 8014372:	442b      	add	r3, r5
 8014374:	6023      	str	r3, [r4, #0]
 8014376:	f8d8 3000 	ldr.w	r3, [r8]
 801437a:	685a      	ldr	r2, [r3, #4]
 801437c:	bb62      	cbnz	r2, 80143d8 <_malloc_r+0xdc>
 801437e:	f8c8 7000 	str.w	r7, [r8]
 8014382:	e00f      	b.n	80143a4 <_malloc_r+0xa8>
 8014384:	6822      	ldr	r2, [r4, #0]
 8014386:	1b52      	subs	r2, r2, r5
 8014388:	d420      	bmi.n	80143cc <_malloc_r+0xd0>
 801438a:	2a0b      	cmp	r2, #11
 801438c:	d917      	bls.n	80143be <_malloc_r+0xc2>
 801438e:	1961      	adds	r1, r4, r5
 8014390:	42a3      	cmp	r3, r4
 8014392:	6025      	str	r5, [r4, #0]
 8014394:	bf18      	it	ne
 8014396:	6059      	strne	r1, [r3, #4]
 8014398:	6863      	ldr	r3, [r4, #4]
 801439a:	bf08      	it	eq
 801439c:	f8c8 1000 	streq.w	r1, [r8]
 80143a0:	5162      	str	r2, [r4, r5]
 80143a2:	604b      	str	r3, [r1, #4]
 80143a4:	4630      	mov	r0, r6
 80143a6:	f000 f82f 	bl	8014408 <__malloc_unlock>
 80143aa:	f104 000b 	add.w	r0, r4, #11
 80143ae:	1d23      	adds	r3, r4, #4
 80143b0:	f020 0007 	bic.w	r0, r0, #7
 80143b4:	1ac2      	subs	r2, r0, r3
 80143b6:	bf1c      	itt	ne
 80143b8:	1a1b      	subne	r3, r3, r0
 80143ba:	50a3      	strne	r3, [r4, r2]
 80143bc:	e7af      	b.n	801431e <_malloc_r+0x22>
 80143be:	6862      	ldr	r2, [r4, #4]
 80143c0:	42a3      	cmp	r3, r4
 80143c2:	bf0c      	ite	eq
 80143c4:	f8c8 2000 	streq.w	r2, [r8]
 80143c8:	605a      	strne	r2, [r3, #4]
 80143ca:	e7eb      	b.n	80143a4 <_malloc_r+0xa8>
 80143cc:	4623      	mov	r3, r4
 80143ce:	6864      	ldr	r4, [r4, #4]
 80143d0:	e7ae      	b.n	8014330 <_malloc_r+0x34>
 80143d2:	463c      	mov	r4, r7
 80143d4:	687f      	ldr	r7, [r7, #4]
 80143d6:	e7b6      	b.n	8014346 <_malloc_r+0x4a>
 80143d8:	461a      	mov	r2, r3
 80143da:	685b      	ldr	r3, [r3, #4]
 80143dc:	42a3      	cmp	r3, r4
 80143de:	d1fb      	bne.n	80143d8 <_malloc_r+0xdc>
 80143e0:	2300      	movs	r3, #0
 80143e2:	6053      	str	r3, [r2, #4]
 80143e4:	e7de      	b.n	80143a4 <_malloc_r+0xa8>
 80143e6:	230c      	movs	r3, #12
 80143e8:	6033      	str	r3, [r6, #0]
 80143ea:	4630      	mov	r0, r6
 80143ec:	f000 f80c 	bl	8014408 <__malloc_unlock>
 80143f0:	e794      	b.n	801431c <_malloc_r+0x20>
 80143f2:	6005      	str	r5, [r0, #0]
 80143f4:	e7d6      	b.n	80143a4 <_malloc_r+0xa8>
 80143f6:	bf00      	nop
 80143f8:	24001bac 	.word	0x24001bac

080143fc <__malloc_lock>:
 80143fc:	4801      	ldr	r0, [pc, #4]	@ (8014404 <__malloc_lock+0x8>)
 80143fe:	f7ff bf01 	b.w	8014204 <__retarget_lock_acquire_recursive>
 8014402:	bf00      	nop
 8014404:	24001ba4 	.word	0x24001ba4

08014408 <__malloc_unlock>:
 8014408:	4801      	ldr	r0, [pc, #4]	@ (8014410 <__malloc_unlock+0x8>)
 801440a:	f7ff befc 	b.w	8014206 <__retarget_lock_release_recursive>
 801440e:	bf00      	nop
 8014410:	24001ba4 	.word	0x24001ba4

08014414 <__ssputs_r>:
 8014414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014418:	688e      	ldr	r6, [r1, #8]
 801441a:	461f      	mov	r7, r3
 801441c:	42be      	cmp	r6, r7
 801441e:	680b      	ldr	r3, [r1, #0]
 8014420:	4682      	mov	sl, r0
 8014422:	460c      	mov	r4, r1
 8014424:	4690      	mov	r8, r2
 8014426:	d82d      	bhi.n	8014484 <__ssputs_r+0x70>
 8014428:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801442c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014430:	d026      	beq.n	8014480 <__ssputs_r+0x6c>
 8014432:	6965      	ldr	r5, [r4, #20]
 8014434:	6909      	ldr	r1, [r1, #16]
 8014436:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801443a:	eba3 0901 	sub.w	r9, r3, r1
 801443e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014442:	1c7b      	adds	r3, r7, #1
 8014444:	444b      	add	r3, r9
 8014446:	106d      	asrs	r5, r5, #1
 8014448:	429d      	cmp	r5, r3
 801444a:	bf38      	it	cc
 801444c:	461d      	movcc	r5, r3
 801444e:	0553      	lsls	r3, r2, #21
 8014450:	d527      	bpl.n	80144a2 <__ssputs_r+0x8e>
 8014452:	4629      	mov	r1, r5
 8014454:	f7ff ff52 	bl	80142fc <_malloc_r>
 8014458:	4606      	mov	r6, r0
 801445a:	b360      	cbz	r0, 80144b6 <__ssputs_r+0xa2>
 801445c:	6921      	ldr	r1, [r4, #16]
 801445e:	464a      	mov	r2, r9
 8014460:	f7ff fed2 	bl	8014208 <memcpy>
 8014464:	89a3      	ldrh	r3, [r4, #12]
 8014466:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801446a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801446e:	81a3      	strh	r3, [r4, #12]
 8014470:	6126      	str	r6, [r4, #16]
 8014472:	6165      	str	r5, [r4, #20]
 8014474:	444e      	add	r6, r9
 8014476:	eba5 0509 	sub.w	r5, r5, r9
 801447a:	6026      	str	r6, [r4, #0]
 801447c:	60a5      	str	r5, [r4, #8]
 801447e:	463e      	mov	r6, r7
 8014480:	42be      	cmp	r6, r7
 8014482:	d900      	bls.n	8014486 <__ssputs_r+0x72>
 8014484:	463e      	mov	r6, r7
 8014486:	6820      	ldr	r0, [r4, #0]
 8014488:	4632      	mov	r2, r6
 801448a:	4641      	mov	r1, r8
 801448c:	f000 faa8 	bl	80149e0 <memmove>
 8014490:	68a3      	ldr	r3, [r4, #8]
 8014492:	1b9b      	subs	r3, r3, r6
 8014494:	60a3      	str	r3, [r4, #8]
 8014496:	6823      	ldr	r3, [r4, #0]
 8014498:	4433      	add	r3, r6
 801449a:	6023      	str	r3, [r4, #0]
 801449c:	2000      	movs	r0, #0
 801449e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144a2:	462a      	mov	r2, r5
 80144a4:	f000 fac6 	bl	8014a34 <_realloc_r>
 80144a8:	4606      	mov	r6, r0
 80144aa:	2800      	cmp	r0, #0
 80144ac:	d1e0      	bne.n	8014470 <__ssputs_r+0x5c>
 80144ae:	6921      	ldr	r1, [r4, #16]
 80144b0:	4650      	mov	r0, sl
 80144b2:	f7ff feb7 	bl	8014224 <_free_r>
 80144b6:	230c      	movs	r3, #12
 80144b8:	f8ca 3000 	str.w	r3, [sl]
 80144bc:	89a3      	ldrh	r3, [r4, #12]
 80144be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80144c2:	81a3      	strh	r3, [r4, #12]
 80144c4:	f04f 30ff 	mov.w	r0, #4294967295
 80144c8:	e7e9      	b.n	801449e <__ssputs_r+0x8a>
	...

080144cc <_svfiprintf_r>:
 80144cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144d0:	4698      	mov	r8, r3
 80144d2:	898b      	ldrh	r3, [r1, #12]
 80144d4:	061b      	lsls	r3, r3, #24
 80144d6:	b09d      	sub	sp, #116	@ 0x74
 80144d8:	4607      	mov	r7, r0
 80144da:	460d      	mov	r5, r1
 80144dc:	4614      	mov	r4, r2
 80144de:	d510      	bpl.n	8014502 <_svfiprintf_r+0x36>
 80144e0:	690b      	ldr	r3, [r1, #16]
 80144e2:	b973      	cbnz	r3, 8014502 <_svfiprintf_r+0x36>
 80144e4:	2140      	movs	r1, #64	@ 0x40
 80144e6:	f7ff ff09 	bl	80142fc <_malloc_r>
 80144ea:	6028      	str	r0, [r5, #0]
 80144ec:	6128      	str	r0, [r5, #16]
 80144ee:	b930      	cbnz	r0, 80144fe <_svfiprintf_r+0x32>
 80144f0:	230c      	movs	r3, #12
 80144f2:	603b      	str	r3, [r7, #0]
 80144f4:	f04f 30ff 	mov.w	r0, #4294967295
 80144f8:	b01d      	add	sp, #116	@ 0x74
 80144fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144fe:	2340      	movs	r3, #64	@ 0x40
 8014500:	616b      	str	r3, [r5, #20]
 8014502:	2300      	movs	r3, #0
 8014504:	9309      	str	r3, [sp, #36]	@ 0x24
 8014506:	2320      	movs	r3, #32
 8014508:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801450c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014510:	2330      	movs	r3, #48	@ 0x30
 8014512:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80146b0 <_svfiprintf_r+0x1e4>
 8014516:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801451a:	f04f 0901 	mov.w	r9, #1
 801451e:	4623      	mov	r3, r4
 8014520:	469a      	mov	sl, r3
 8014522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014526:	b10a      	cbz	r2, 801452c <_svfiprintf_r+0x60>
 8014528:	2a25      	cmp	r2, #37	@ 0x25
 801452a:	d1f9      	bne.n	8014520 <_svfiprintf_r+0x54>
 801452c:	ebba 0b04 	subs.w	fp, sl, r4
 8014530:	d00b      	beq.n	801454a <_svfiprintf_r+0x7e>
 8014532:	465b      	mov	r3, fp
 8014534:	4622      	mov	r2, r4
 8014536:	4629      	mov	r1, r5
 8014538:	4638      	mov	r0, r7
 801453a:	f7ff ff6b 	bl	8014414 <__ssputs_r>
 801453e:	3001      	adds	r0, #1
 8014540:	f000 80a7 	beq.w	8014692 <_svfiprintf_r+0x1c6>
 8014544:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014546:	445a      	add	r2, fp
 8014548:	9209      	str	r2, [sp, #36]	@ 0x24
 801454a:	f89a 3000 	ldrb.w	r3, [sl]
 801454e:	2b00      	cmp	r3, #0
 8014550:	f000 809f 	beq.w	8014692 <_svfiprintf_r+0x1c6>
 8014554:	2300      	movs	r3, #0
 8014556:	f04f 32ff 	mov.w	r2, #4294967295
 801455a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801455e:	f10a 0a01 	add.w	sl, sl, #1
 8014562:	9304      	str	r3, [sp, #16]
 8014564:	9307      	str	r3, [sp, #28]
 8014566:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801456a:	931a      	str	r3, [sp, #104]	@ 0x68
 801456c:	4654      	mov	r4, sl
 801456e:	2205      	movs	r2, #5
 8014570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014574:	484e      	ldr	r0, [pc, #312]	@ (80146b0 <_svfiprintf_r+0x1e4>)
 8014576:	f7eb fed3 	bl	8000320 <memchr>
 801457a:	9a04      	ldr	r2, [sp, #16]
 801457c:	b9d8      	cbnz	r0, 80145b6 <_svfiprintf_r+0xea>
 801457e:	06d0      	lsls	r0, r2, #27
 8014580:	bf44      	itt	mi
 8014582:	2320      	movmi	r3, #32
 8014584:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014588:	0711      	lsls	r1, r2, #28
 801458a:	bf44      	itt	mi
 801458c:	232b      	movmi	r3, #43	@ 0x2b
 801458e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014592:	f89a 3000 	ldrb.w	r3, [sl]
 8014596:	2b2a      	cmp	r3, #42	@ 0x2a
 8014598:	d015      	beq.n	80145c6 <_svfiprintf_r+0xfa>
 801459a:	9a07      	ldr	r2, [sp, #28]
 801459c:	4654      	mov	r4, sl
 801459e:	2000      	movs	r0, #0
 80145a0:	f04f 0c0a 	mov.w	ip, #10
 80145a4:	4621      	mov	r1, r4
 80145a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80145aa:	3b30      	subs	r3, #48	@ 0x30
 80145ac:	2b09      	cmp	r3, #9
 80145ae:	d94b      	bls.n	8014648 <_svfiprintf_r+0x17c>
 80145b0:	b1b0      	cbz	r0, 80145e0 <_svfiprintf_r+0x114>
 80145b2:	9207      	str	r2, [sp, #28]
 80145b4:	e014      	b.n	80145e0 <_svfiprintf_r+0x114>
 80145b6:	eba0 0308 	sub.w	r3, r0, r8
 80145ba:	fa09 f303 	lsl.w	r3, r9, r3
 80145be:	4313      	orrs	r3, r2
 80145c0:	9304      	str	r3, [sp, #16]
 80145c2:	46a2      	mov	sl, r4
 80145c4:	e7d2      	b.n	801456c <_svfiprintf_r+0xa0>
 80145c6:	9b03      	ldr	r3, [sp, #12]
 80145c8:	1d19      	adds	r1, r3, #4
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	9103      	str	r1, [sp, #12]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	bfbb      	ittet	lt
 80145d2:	425b      	neglt	r3, r3
 80145d4:	f042 0202 	orrlt.w	r2, r2, #2
 80145d8:	9307      	strge	r3, [sp, #28]
 80145da:	9307      	strlt	r3, [sp, #28]
 80145dc:	bfb8      	it	lt
 80145de:	9204      	strlt	r2, [sp, #16]
 80145e0:	7823      	ldrb	r3, [r4, #0]
 80145e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80145e4:	d10a      	bne.n	80145fc <_svfiprintf_r+0x130>
 80145e6:	7863      	ldrb	r3, [r4, #1]
 80145e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80145ea:	d132      	bne.n	8014652 <_svfiprintf_r+0x186>
 80145ec:	9b03      	ldr	r3, [sp, #12]
 80145ee:	1d1a      	adds	r2, r3, #4
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	9203      	str	r2, [sp, #12]
 80145f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80145f8:	3402      	adds	r4, #2
 80145fa:	9305      	str	r3, [sp, #20]
 80145fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80146c0 <_svfiprintf_r+0x1f4>
 8014600:	7821      	ldrb	r1, [r4, #0]
 8014602:	2203      	movs	r2, #3
 8014604:	4650      	mov	r0, sl
 8014606:	f7eb fe8b 	bl	8000320 <memchr>
 801460a:	b138      	cbz	r0, 801461c <_svfiprintf_r+0x150>
 801460c:	9b04      	ldr	r3, [sp, #16]
 801460e:	eba0 000a 	sub.w	r0, r0, sl
 8014612:	2240      	movs	r2, #64	@ 0x40
 8014614:	4082      	lsls	r2, r0
 8014616:	4313      	orrs	r3, r2
 8014618:	3401      	adds	r4, #1
 801461a:	9304      	str	r3, [sp, #16]
 801461c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014620:	4824      	ldr	r0, [pc, #144]	@ (80146b4 <_svfiprintf_r+0x1e8>)
 8014622:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014626:	2206      	movs	r2, #6
 8014628:	f7eb fe7a 	bl	8000320 <memchr>
 801462c:	2800      	cmp	r0, #0
 801462e:	d036      	beq.n	801469e <_svfiprintf_r+0x1d2>
 8014630:	4b21      	ldr	r3, [pc, #132]	@ (80146b8 <_svfiprintf_r+0x1ec>)
 8014632:	bb1b      	cbnz	r3, 801467c <_svfiprintf_r+0x1b0>
 8014634:	9b03      	ldr	r3, [sp, #12]
 8014636:	3307      	adds	r3, #7
 8014638:	f023 0307 	bic.w	r3, r3, #7
 801463c:	3308      	adds	r3, #8
 801463e:	9303      	str	r3, [sp, #12]
 8014640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014642:	4433      	add	r3, r6
 8014644:	9309      	str	r3, [sp, #36]	@ 0x24
 8014646:	e76a      	b.n	801451e <_svfiprintf_r+0x52>
 8014648:	fb0c 3202 	mla	r2, ip, r2, r3
 801464c:	460c      	mov	r4, r1
 801464e:	2001      	movs	r0, #1
 8014650:	e7a8      	b.n	80145a4 <_svfiprintf_r+0xd8>
 8014652:	2300      	movs	r3, #0
 8014654:	3401      	adds	r4, #1
 8014656:	9305      	str	r3, [sp, #20]
 8014658:	4619      	mov	r1, r3
 801465a:	f04f 0c0a 	mov.w	ip, #10
 801465e:	4620      	mov	r0, r4
 8014660:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014664:	3a30      	subs	r2, #48	@ 0x30
 8014666:	2a09      	cmp	r2, #9
 8014668:	d903      	bls.n	8014672 <_svfiprintf_r+0x1a6>
 801466a:	2b00      	cmp	r3, #0
 801466c:	d0c6      	beq.n	80145fc <_svfiprintf_r+0x130>
 801466e:	9105      	str	r1, [sp, #20]
 8014670:	e7c4      	b.n	80145fc <_svfiprintf_r+0x130>
 8014672:	fb0c 2101 	mla	r1, ip, r1, r2
 8014676:	4604      	mov	r4, r0
 8014678:	2301      	movs	r3, #1
 801467a:	e7f0      	b.n	801465e <_svfiprintf_r+0x192>
 801467c:	ab03      	add	r3, sp, #12
 801467e:	9300      	str	r3, [sp, #0]
 8014680:	462a      	mov	r2, r5
 8014682:	4b0e      	ldr	r3, [pc, #56]	@ (80146bc <_svfiprintf_r+0x1f0>)
 8014684:	a904      	add	r1, sp, #16
 8014686:	4638      	mov	r0, r7
 8014688:	f3af 8000 	nop.w
 801468c:	1c42      	adds	r2, r0, #1
 801468e:	4606      	mov	r6, r0
 8014690:	d1d6      	bne.n	8014640 <_svfiprintf_r+0x174>
 8014692:	89ab      	ldrh	r3, [r5, #12]
 8014694:	065b      	lsls	r3, r3, #25
 8014696:	f53f af2d 	bmi.w	80144f4 <_svfiprintf_r+0x28>
 801469a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801469c:	e72c      	b.n	80144f8 <_svfiprintf_r+0x2c>
 801469e:	ab03      	add	r3, sp, #12
 80146a0:	9300      	str	r3, [sp, #0]
 80146a2:	462a      	mov	r2, r5
 80146a4:	4b05      	ldr	r3, [pc, #20]	@ (80146bc <_svfiprintf_r+0x1f0>)
 80146a6:	a904      	add	r1, sp, #16
 80146a8:	4638      	mov	r0, r7
 80146aa:	f000 f879 	bl	80147a0 <_printf_i>
 80146ae:	e7ed      	b.n	801468c <_svfiprintf_r+0x1c0>
 80146b0:	080153dc 	.word	0x080153dc
 80146b4:	080153e6 	.word	0x080153e6
 80146b8:	00000000 	.word	0x00000000
 80146bc:	08014415 	.word	0x08014415
 80146c0:	080153e2 	.word	0x080153e2

080146c4 <_printf_common>:
 80146c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146c8:	4616      	mov	r6, r2
 80146ca:	4698      	mov	r8, r3
 80146cc:	688a      	ldr	r2, [r1, #8]
 80146ce:	690b      	ldr	r3, [r1, #16]
 80146d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80146d4:	4293      	cmp	r3, r2
 80146d6:	bfb8      	it	lt
 80146d8:	4613      	movlt	r3, r2
 80146da:	6033      	str	r3, [r6, #0]
 80146dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80146e0:	4607      	mov	r7, r0
 80146e2:	460c      	mov	r4, r1
 80146e4:	b10a      	cbz	r2, 80146ea <_printf_common+0x26>
 80146e6:	3301      	adds	r3, #1
 80146e8:	6033      	str	r3, [r6, #0]
 80146ea:	6823      	ldr	r3, [r4, #0]
 80146ec:	0699      	lsls	r1, r3, #26
 80146ee:	bf42      	ittt	mi
 80146f0:	6833      	ldrmi	r3, [r6, #0]
 80146f2:	3302      	addmi	r3, #2
 80146f4:	6033      	strmi	r3, [r6, #0]
 80146f6:	6825      	ldr	r5, [r4, #0]
 80146f8:	f015 0506 	ands.w	r5, r5, #6
 80146fc:	d106      	bne.n	801470c <_printf_common+0x48>
 80146fe:	f104 0a19 	add.w	sl, r4, #25
 8014702:	68e3      	ldr	r3, [r4, #12]
 8014704:	6832      	ldr	r2, [r6, #0]
 8014706:	1a9b      	subs	r3, r3, r2
 8014708:	42ab      	cmp	r3, r5
 801470a:	dc26      	bgt.n	801475a <_printf_common+0x96>
 801470c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014710:	6822      	ldr	r2, [r4, #0]
 8014712:	3b00      	subs	r3, #0
 8014714:	bf18      	it	ne
 8014716:	2301      	movne	r3, #1
 8014718:	0692      	lsls	r2, r2, #26
 801471a:	d42b      	bmi.n	8014774 <_printf_common+0xb0>
 801471c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014720:	4641      	mov	r1, r8
 8014722:	4638      	mov	r0, r7
 8014724:	47c8      	blx	r9
 8014726:	3001      	adds	r0, #1
 8014728:	d01e      	beq.n	8014768 <_printf_common+0xa4>
 801472a:	6823      	ldr	r3, [r4, #0]
 801472c:	6922      	ldr	r2, [r4, #16]
 801472e:	f003 0306 	and.w	r3, r3, #6
 8014732:	2b04      	cmp	r3, #4
 8014734:	bf02      	ittt	eq
 8014736:	68e5      	ldreq	r5, [r4, #12]
 8014738:	6833      	ldreq	r3, [r6, #0]
 801473a:	1aed      	subeq	r5, r5, r3
 801473c:	68a3      	ldr	r3, [r4, #8]
 801473e:	bf0c      	ite	eq
 8014740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014744:	2500      	movne	r5, #0
 8014746:	4293      	cmp	r3, r2
 8014748:	bfc4      	itt	gt
 801474a:	1a9b      	subgt	r3, r3, r2
 801474c:	18ed      	addgt	r5, r5, r3
 801474e:	2600      	movs	r6, #0
 8014750:	341a      	adds	r4, #26
 8014752:	42b5      	cmp	r5, r6
 8014754:	d11a      	bne.n	801478c <_printf_common+0xc8>
 8014756:	2000      	movs	r0, #0
 8014758:	e008      	b.n	801476c <_printf_common+0xa8>
 801475a:	2301      	movs	r3, #1
 801475c:	4652      	mov	r2, sl
 801475e:	4641      	mov	r1, r8
 8014760:	4638      	mov	r0, r7
 8014762:	47c8      	blx	r9
 8014764:	3001      	adds	r0, #1
 8014766:	d103      	bne.n	8014770 <_printf_common+0xac>
 8014768:	f04f 30ff 	mov.w	r0, #4294967295
 801476c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014770:	3501      	adds	r5, #1
 8014772:	e7c6      	b.n	8014702 <_printf_common+0x3e>
 8014774:	18e1      	adds	r1, r4, r3
 8014776:	1c5a      	adds	r2, r3, #1
 8014778:	2030      	movs	r0, #48	@ 0x30
 801477a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801477e:	4422      	add	r2, r4
 8014780:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014784:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014788:	3302      	adds	r3, #2
 801478a:	e7c7      	b.n	801471c <_printf_common+0x58>
 801478c:	2301      	movs	r3, #1
 801478e:	4622      	mov	r2, r4
 8014790:	4641      	mov	r1, r8
 8014792:	4638      	mov	r0, r7
 8014794:	47c8      	blx	r9
 8014796:	3001      	adds	r0, #1
 8014798:	d0e6      	beq.n	8014768 <_printf_common+0xa4>
 801479a:	3601      	adds	r6, #1
 801479c:	e7d9      	b.n	8014752 <_printf_common+0x8e>
	...

080147a0 <_printf_i>:
 80147a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80147a4:	7e0f      	ldrb	r7, [r1, #24]
 80147a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80147a8:	2f78      	cmp	r7, #120	@ 0x78
 80147aa:	4691      	mov	r9, r2
 80147ac:	4680      	mov	r8, r0
 80147ae:	460c      	mov	r4, r1
 80147b0:	469a      	mov	sl, r3
 80147b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80147b6:	d807      	bhi.n	80147c8 <_printf_i+0x28>
 80147b8:	2f62      	cmp	r7, #98	@ 0x62
 80147ba:	d80a      	bhi.n	80147d2 <_printf_i+0x32>
 80147bc:	2f00      	cmp	r7, #0
 80147be:	f000 80d2 	beq.w	8014966 <_printf_i+0x1c6>
 80147c2:	2f58      	cmp	r7, #88	@ 0x58
 80147c4:	f000 80b9 	beq.w	801493a <_printf_i+0x19a>
 80147c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80147cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80147d0:	e03a      	b.n	8014848 <_printf_i+0xa8>
 80147d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80147d6:	2b15      	cmp	r3, #21
 80147d8:	d8f6      	bhi.n	80147c8 <_printf_i+0x28>
 80147da:	a101      	add	r1, pc, #4	@ (adr r1, 80147e0 <_printf_i+0x40>)
 80147dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80147e0:	08014839 	.word	0x08014839
 80147e4:	0801484d 	.word	0x0801484d
 80147e8:	080147c9 	.word	0x080147c9
 80147ec:	080147c9 	.word	0x080147c9
 80147f0:	080147c9 	.word	0x080147c9
 80147f4:	080147c9 	.word	0x080147c9
 80147f8:	0801484d 	.word	0x0801484d
 80147fc:	080147c9 	.word	0x080147c9
 8014800:	080147c9 	.word	0x080147c9
 8014804:	080147c9 	.word	0x080147c9
 8014808:	080147c9 	.word	0x080147c9
 801480c:	0801494d 	.word	0x0801494d
 8014810:	08014877 	.word	0x08014877
 8014814:	08014907 	.word	0x08014907
 8014818:	080147c9 	.word	0x080147c9
 801481c:	080147c9 	.word	0x080147c9
 8014820:	0801496f 	.word	0x0801496f
 8014824:	080147c9 	.word	0x080147c9
 8014828:	08014877 	.word	0x08014877
 801482c:	080147c9 	.word	0x080147c9
 8014830:	080147c9 	.word	0x080147c9
 8014834:	0801490f 	.word	0x0801490f
 8014838:	6833      	ldr	r3, [r6, #0]
 801483a:	1d1a      	adds	r2, r3, #4
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	6032      	str	r2, [r6, #0]
 8014840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014844:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014848:	2301      	movs	r3, #1
 801484a:	e09d      	b.n	8014988 <_printf_i+0x1e8>
 801484c:	6833      	ldr	r3, [r6, #0]
 801484e:	6820      	ldr	r0, [r4, #0]
 8014850:	1d19      	adds	r1, r3, #4
 8014852:	6031      	str	r1, [r6, #0]
 8014854:	0606      	lsls	r6, r0, #24
 8014856:	d501      	bpl.n	801485c <_printf_i+0xbc>
 8014858:	681d      	ldr	r5, [r3, #0]
 801485a:	e003      	b.n	8014864 <_printf_i+0xc4>
 801485c:	0645      	lsls	r5, r0, #25
 801485e:	d5fb      	bpl.n	8014858 <_printf_i+0xb8>
 8014860:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014864:	2d00      	cmp	r5, #0
 8014866:	da03      	bge.n	8014870 <_printf_i+0xd0>
 8014868:	232d      	movs	r3, #45	@ 0x2d
 801486a:	426d      	negs	r5, r5
 801486c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014870:	4859      	ldr	r0, [pc, #356]	@ (80149d8 <_printf_i+0x238>)
 8014872:	230a      	movs	r3, #10
 8014874:	e011      	b.n	801489a <_printf_i+0xfa>
 8014876:	6821      	ldr	r1, [r4, #0]
 8014878:	6833      	ldr	r3, [r6, #0]
 801487a:	0608      	lsls	r0, r1, #24
 801487c:	f853 5b04 	ldr.w	r5, [r3], #4
 8014880:	d402      	bmi.n	8014888 <_printf_i+0xe8>
 8014882:	0649      	lsls	r1, r1, #25
 8014884:	bf48      	it	mi
 8014886:	b2ad      	uxthmi	r5, r5
 8014888:	2f6f      	cmp	r7, #111	@ 0x6f
 801488a:	4853      	ldr	r0, [pc, #332]	@ (80149d8 <_printf_i+0x238>)
 801488c:	6033      	str	r3, [r6, #0]
 801488e:	bf14      	ite	ne
 8014890:	230a      	movne	r3, #10
 8014892:	2308      	moveq	r3, #8
 8014894:	2100      	movs	r1, #0
 8014896:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801489a:	6866      	ldr	r6, [r4, #4]
 801489c:	60a6      	str	r6, [r4, #8]
 801489e:	2e00      	cmp	r6, #0
 80148a0:	bfa2      	ittt	ge
 80148a2:	6821      	ldrge	r1, [r4, #0]
 80148a4:	f021 0104 	bicge.w	r1, r1, #4
 80148a8:	6021      	strge	r1, [r4, #0]
 80148aa:	b90d      	cbnz	r5, 80148b0 <_printf_i+0x110>
 80148ac:	2e00      	cmp	r6, #0
 80148ae:	d04b      	beq.n	8014948 <_printf_i+0x1a8>
 80148b0:	4616      	mov	r6, r2
 80148b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80148b6:	fb03 5711 	mls	r7, r3, r1, r5
 80148ba:	5dc7      	ldrb	r7, [r0, r7]
 80148bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80148c0:	462f      	mov	r7, r5
 80148c2:	42bb      	cmp	r3, r7
 80148c4:	460d      	mov	r5, r1
 80148c6:	d9f4      	bls.n	80148b2 <_printf_i+0x112>
 80148c8:	2b08      	cmp	r3, #8
 80148ca:	d10b      	bne.n	80148e4 <_printf_i+0x144>
 80148cc:	6823      	ldr	r3, [r4, #0]
 80148ce:	07df      	lsls	r7, r3, #31
 80148d0:	d508      	bpl.n	80148e4 <_printf_i+0x144>
 80148d2:	6923      	ldr	r3, [r4, #16]
 80148d4:	6861      	ldr	r1, [r4, #4]
 80148d6:	4299      	cmp	r1, r3
 80148d8:	bfde      	ittt	le
 80148da:	2330      	movle	r3, #48	@ 0x30
 80148dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80148e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80148e4:	1b92      	subs	r2, r2, r6
 80148e6:	6122      	str	r2, [r4, #16]
 80148e8:	f8cd a000 	str.w	sl, [sp]
 80148ec:	464b      	mov	r3, r9
 80148ee:	aa03      	add	r2, sp, #12
 80148f0:	4621      	mov	r1, r4
 80148f2:	4640      	mov	r0, r8
 80148f4:	f7ff fee6 	bl	80146c4 <_printf_common>
 80148f8:	3001      	adds	r0, #1
 80148fa:	d14a      	bne.n	8014992 <_printf_i+0x1f2>
 80148fc:	f04f 30ff 	mov.w	r0, #4294967295
 8014900:	b004      	add	sp, #16
 8014902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014906:	6823      	ldr	r3, [r4, #0]
 8014908:	f043 0320 	orr.w	r3, r3, #32
 801490c:	6023      	str	r3, [r4, #0]
 801490e:	4833      	ldr	r0, [pc, #204]	@ (80149dc <_printf_i+0x23c>)
 8014910:	2778      	movs	r7, #120	@ 0x78
 8014912:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014916:	6823      	ldr	r3, [r4, #0]
 8014918:	6831      	ldr	r1, [r6, #0]
 801491a:	061f      	lsls	r7, r3, #24
 801491c:	f851 5b04 	ldr.w	r5, [r1], #4
 8014920:	d402      	bmi.n	8014928 <_printf_i+0x188>
 8014922:	065f      	lsls	r7, r3, #25
 8014924:	bf48      	it	mi
 8014926:	b2ad      	uxthmi	r5, r5
 8014928:	6031      	str	r1, [r6, #0]
 801492a:	07d9      	lsls	r1, r3, #31
 801492c:	bf44      	itt	mi
 801492e:	f043 0320 	orrmi.w	r3, r3, #32
 8014932:	6023      	strmi	r3, [r4, #0]
 8014934:	b11d      	cbz	r5, 801493e <_printf_i+0x19e>
 8014936:	2310      	movs	r3, #16
 8014938:	e7ac      	b.n	8014894 <_printf_i+0xf4>
 801493a:	4827      	ldr	r0, [pc, #156]	@ (80149d8 <_printf_i+0x238>)
 801493c:	e7e9      	b.n	8014912 <_printf_i+0x172>
 801493e:	6823      	ldr	r3, [r4, #0]
 8014940:	f023 0320 	bic.w	r3, r3, #32
 8014944:	6023      	str	r3, [r4, #0]
 8014946:	e7f6      	b.n	8014936 <_printf_i+0x196>
 8014948:	4616      	mov	r6, r2
 801494a:	e7bd      	b.n	80148c8 <_printf_i+0x128>
 801494c:	6833      	ldr	r3, [r6, #0]
 801494e:	6825      	ldr	r5, [r4, #0]
 8014950:	6961      	ldr	r1, [r4, #20]
 8014952:	1d18      	adds	r0, r3, #4
 8014954:	6030      	str	r0, [r6, #0]
 8014956:	062e      	lsls	r6, r5, #24
 8014958:	681b      	ldr	r3, [r3, #0]
 801495a:	d501      	bpl.n	8014960 <_printf_i+0x1c0>
 801495c:	6019      	str	r1, [r3, #0]
 801495e:	e002      	b.n	8014966 <_printf_i+0x1c6>
 8014960:	0668      	lsls	r0, r5, #25
 8014962:	d5fb      	bpl.n	801495c <_printf_i+0x1bc>
 8014964:	8019      	strh	r1, [r3, #0]
 8014966:	2300      	movs	r3, #0
 8014968:	6123      	str	r3, [r4, #16]
 801496a:	4616      	mov	r6, r2
 801496c:	e7bc      	b.n	80148e8 <_printf_i+0x148>
 801496e:	6833      	ldr	r3, [r6, #0]
 8014970:	1d1a      	adds	r2, r3, #4
 8014972:	6032      	str	r2, [r6, #0]
 8014974:	681e      	ldr	r6, [r3, #0]
 8014976:	6862      	ldr	r2, [r4, #4]
 8014978:	2100      	movs	r1, #0
 801497a:	4630      	mov	r0, r6
 801497c:	f7eb fcd0 	bl	8000320 <memchr>
 8014980:	b108      	cbz	r0, 8014986 <_printf_i+0x1e6>
 8014982:	1b80      	subs	r0, r0, r6
 8014984:	6060      	str	r0, [r4, #4]
 8014986:	6863      	ldr	r3, [r4, #4]
 8014988:	6123      	str	r3, [r4, #16]
 801498a:	2300      	movs	r3, #0
 801498c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014990:	e7aa      	b.n	80148e8 <_printf_i+0x148>
 8014992:	6923      	ldr	r3, [r4, #16]
 8014994:	4632      	mov	r2, r6
 8014996:	4649      	mov	r1, r9
 8014998:	4640      	mov	r0, r8
 801499a:	47d0      	blx	sl
 801499c:	3001      	adds	r0, #1
 801499e:	d0ad      	beq.n	80148fc <_printf_i+0x15c>
 80149a0:	6823      	ldr	r3, [r4, #0]
 80149a2:	079b      	lsls	r3, r3, #30
 80149a4:	d413      	bmi.n	80149ce <_printf_i+0x22e>
 80149a6:	68e0      	ldr	r0, [r4, #12]
 80149a8:	9b03      	ldr	r3, [sp, #12]
 80149aa:	4298      	cmp	r0, r3
 80149ac:	bfb8      	it	lt
 80149ae:	4618      	movlt	r0, r3
 80149b0:	e7a6      	b.n	8014900 <_printf_i+0x160>
 80149b2:	2301      	movs	r3, #1
 80149b4:	4632      	mov	r2, r6
 80149b6:	4649      	mov	r1, r9
 80149b8:	4640      	mov	r0, r8
 80149ba:	47d0      	blx	sl
 80149bc:	3001      	adds	r0, #1
 80149be:	d09d      	beq.n	80148fc <_printf_i+0x15c>
 80149c0:	3501      	adds	r5, #1
 80149c2:	68e3      	ldr	r3, [r4, #12]
 80149c4:	9903      	ldr	r1, [sp, #12]
 80149c6:	1a5b      	subs	r3, r3, r1
 80149c8:	42ab      	cmp	r3, r5
 80149ca:	dcf2      	bgt.n	80149b2 <_printf_i+0x212>
 80149cc:	e7eb      	b.n	80149a6 <_printf_i+0x206>
 80149ce:	2500      	movs	r5, #0
 80149d0:	f104 0619 	add.w	r6, r4, #25
 80149d4:	e7f5      	b.n	80149c2 <_printf_i+0x222>
 80149d6:	bf00      	nop
 80149d8:	080153ed 	.word	0x080153ed
 80149dc:	080153fe 	.word	0x080153fe

080149e0 <memmove>:
 80149e0:	4288      	cmp	r0, r1
 80149e2:	b510      	push	{r4, lr}
 80149e4:	eb01 0402 	add.w	r4, r1, r2
 80149e8:	d902      	bls.n	80149f0 <memmove+0x10>
 80149ea:	4284      	cmp	r4, r0
 80149ec:	4623      	mov	r3, r4
 80149ee:	d807      	bhi.n	8014a00 <memmove+0x20>
 80149f0:	1e43      	subs	r3, r0, #1
 80149f2:	42a1      	cmp	r1, r4
 80149f4:	d008      	beq.n	8014a08 <memmove+0x28>
 80149f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80149fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80149fe:	e7f8      	b.n	80149f2 <memmove+0x12>
 8014a00:	4402      	add	r2, r0
 8014a02:	4601      	mov	r1, r0
 8014a04:	428a      	cmp	r2, r1
 8014a06:	d100      	bne.n	8014a0a <memmove+0x2a>
 8014a08:	bd10      	pop	{r4, pc}
 8014a0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014a0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014a12:	e7f7      	b.n	8014a04 <memmove+0x24>

08014a14 <_sbrk_r>:
 8014a14:	b538      	push	{r3, r4, r5, lr}
 8014a16:	4d06      	ldr	r5, [pc, #24]	@ (8014a30 <_sbrk_r+0x1c>)
 8014a18:	2300      	movs	r3, #0
 8014a1a:	4604      	mov	r4, r0
 8014a1c:	4608      	mov	r0, r1
 8014a1e:	602b      	str	r3, [r5, #0]
 8014a20:	f7ed ff3c 	bl	800289c <_sbrk>
 8014a24:	1c43      	adds	r3, r0, #1
 8014a26:	d102      	bne.n	8014a2e <_sbrk_r+0x1a>
 8014a28:	682b      	ldr	r3, [r5, #0]
 8014a2a:	b103      	cbz	r3, 8014a2e <_sbrk_r+0x1a>
 8014a2c:	6023      	str	r3, [r4, #0]
 8014a2e:	bd38      	pop	{r3, r4, r5, pc}
 8014a30:	24001ba0 	.word	0x24001ba0

08014a34 <_realloc_r>:
 8014a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a38:	4680      	mov	r8, r0
 8014a3a:	4615      	mov	r5, r2
 8014a3c:	460c      	mov	r4, r1
 8014a3e:	b921      	cbnz	r1, 8014a4a <_realloc_r+0x16>
 8014a40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014a44:	4611      	mov	r1, r2
 8014a46:	f7ff bc59 	b.w	80142fc <_malloc_r>
 8014a4a:	b92a      	cbnz	r2, 8014a58 <_realloc_r+0x24>
 8014a4c:	f7ff fbea 	bl	8014224 <_free_r>
 8014a50:	2400      	movs	r4, #0
 8014a52:	4620      	mov	r0, r4
 8014a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a58:	f000 f81a 	bl	8014a90 <_malloc_usable_size_r>
 8014a5c:	4285      	cmp	r5, r0
 8014a5e:	4606      	mov	r6, r0
 8014a60:	d802      	bhi.n	8014a68 <_realloc_r+0x34>
 8014a62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8014a66:	d8f4      	bhi.n	8014a52 <_realloc_r+0x1e>
 8014a68:	4629      	mov	r1, r5
 8014a6a:	4640      	mov	r0, r8
 8014a6c:	f7ff fc46 	bl	80142fc <_malloc_r>
 8014a70:	4607      	mov	r7, r0
 8014a72:	2800      	cmp	r0, #0
 8014a74:	d0ec      	beq.n	8014a50 <_realloc_r+0x1c>
 8014a76:	42b5      	cmp	r5, r6
 8014a78:	462a      	mov	r2, r5
 8014a7a:	4621      	mov	r1, r4
 8014a7c:	bf28      	it	cs
 8014a7e:	4632      	movcs	r2, r6
 8014a80:	f7ff fbc2 	bl	8014208 <memcpy>
 8014a84:	4621      	mov	r1, r4
 8014a86:	4640      	mov	r0, r8
 8014a88:	f7ff fbcc 	bl	8014224 <_free_r>
 8014a8c:	463c      	mov	r4, r7
 8014a8e:	e7e0      	b.n	8014a52 <_realloc_r+0x1e>

08014a90 <_malloc_usable_size_r>:
 8014a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014a94:	1f18      	subs	r0, r3, #4
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	bfbc      	itt	lt
 8014a9a:	580b      	ldrlt	r3, [r1, r0]
 8014a9c:	18c0      	addlt	r0, r0, r3
 8014a9e:	4770      	bx	lr

08014aa0 <_init>:
 8014aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014aa2:	bf00      	nop
 8014aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014aa6:	bc08      	pop	{r3}
 8014aa8:	469e      	mov	lr, r3
 8014aaa:	4770      	bx	lr

08014aac <_fini>:
 8014aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014aae:	bf00      	nop
 8014ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014ab2:	bc08      	pop	{r3}
 8014ab4:	469e      	mov	lr, r3
 8014ab6:	4770      	bx	lr
