Classic Timing Analyzer report for SHIF6R
Tue Jan 01 04:06:06 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.835 ns                                       ; din[0]   ; qtemp[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.820 ns                                       ; qtemp[0] ; dout     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.182 ns                                      ; din[1]   ; qtemp[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[2] ; qtemp[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[2] ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; qtemp[0] ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 1.472 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; temp[1]  ; clk        ; clk      ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[0] ; clk        ; clk      ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; temp[0]  ; clk        ; clk      ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; temp[2]  ; clk        ; clk      ; None                        ; None                      ; 1.288 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; temp[0]  ; clk        ; clk      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; temp[2]  ; clk        ; clk      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; temp[1]  ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[1] ; qtemp[0] ; clk        ; clk      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; temp[1]  ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; temp[2]  ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; temp[0]  ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[5] ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[0] ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[3] ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[4] ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 1.022 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[0] ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 1.022 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+--------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To       ; To Clock ;
+-------+--------------+------------+--------+----------+----------+
; N/A   ; None         ; 6.835 ns   ; din[0] ; qtemp[0] ; clk      ;
; N/A   ; None         ; 6.788 ns   ; din[3] ; qtemp[3] ; clk      ;
; N/A   ; None         ; 5.717 ns   ; din[2] ; qtemp[2] ; clk      ;
; N/A   ; None         ; 5.606 ns   ; din[5] ; qtemp[5] ; clk      ;
; N/A   ; None         ; 4.752 ns   ; din[4] ; qtemp[4] ; clk      ;
; N/A   ; None         ; 4.234 ns   ; din[1] ; qtemp[1] ; clk      ;
+-------+--------------+------------+--------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 9.820 ns   ; qtemp[0] ; dout ; clk        ;
+-------+--------------+------------+----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+--------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To       ; To Clock ;
+---------------+-------------+-----------+--------+----------+----------+
; N/A           ; None        ; -4.182 ns ; din[1] ; qtemp[1] ; clk      ;
; N/A           ; None        ; -4.700 ns ; din[4] ; qtemp[4] ; clk      ;
; N/A           ; None        ; -5.554 ns ; din[5] ; qtemp[5] ; clk      ;
; N/A           ; None        ; -5.665 ns ; din[2] ; qtemp[2] ; clk      ;
; N/A           ; None        ; -6.736 ns ; din[3] ; qtemp[3] ; clk      ;
; N/A           ; None        ; -6.783 ns ; din[0] ; qtemp[0] ; clk      ;
+---------------+-------------+-----------+--------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Jan 01 04:06:06 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SHIF6R -c SHIF6R --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "qtemp[2]" and destination register "qtemp[1]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.376 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y15_N9; Fanout = 1; REG Node = 'qtemp[2]'
            Info: 2: + IC(1.898 ns) + CELL(0.478 ns) = 2.376 ns; Loc. = LC_X33_Y15_N1; Fanout = 1; REG Node = 'qtemp[1]'
            Info: Total cell delay = 0.478 ns ( 20.12 % )
            Info: Total interconnect delay = 1.898 ns ( 79.88 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.962 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
                Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X33_Y15_N1; Fanout = 1; REG Node = 'qtemp[1]'
                Info: Total cell delay = 2.180 ns ( 73.60 % )
                Info: Total interconnect delay = 0.782 ns ( 26.40 % )
            Info: - Longest clock path from clock "clk" to source register is 2.962 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
                Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X33_Y15_N9; Fanout = 1; REG Node = 'qtemp[2]'
                Info: Total cell delay = 2.180 ns ( 73.60 % )
                Info: Total interconnect delay = 0.782 ns ( 26.40 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "qtemp[0]" (data pin = "din[0]", clock pin = "clk") is 6.835 ns
    Info: + Longest pin to register delay is 9.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'din[0]'
        Info: 2: + IC(7.813 ns) + CELL(0.478 ns) = 9.760 ns; Loc. = LC_X33_Y15_N4; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 1.947 ns ( 19.95 % )
        Info: Total interconnect delay = 7.813 ns ( 80.05 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X33_Y15_N4; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
Info: tco from clock "clk" to destination pin "dout" through register "qtemp[0]" is 9.820 ns
    Info: + Longest clock path from clock "clk" to source register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X33_Y15_N4; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y15_N4; Fanout = 2; REG Node = 'qtemp[0]'
        Info: 2: + IC(4.510 ns) + CELL(2.124 ns) = 6.634 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'dout'
        Info: Total cell delay = 2.124 ns ( 32.02 % )
        Info: Total interconnect delay = 4.510 ns ( 67.98 % )
Info: th for register "qtemp[1]" (data pin = "din[1]", clock pin = "clk") is -4.182 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X33_Y15_N1; Fanout = 1; REG Node = 'qtemp[1]'
        Info: Total cell delay = 2.180 ns ( 73.60 % )
        Info: Total interconnect delay = 0.782 ns ( 26.40 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.159 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_162; Fanout = 1; PIN Node = 'din[1]'
        Info: 2: + IC(4.952 ns) + CELL(0.738 ns) = 7.159 ns; Loc. = LC_X33_Y15_N1; Fanout = 1; REG Node = 'qtemp[1]'
        Info: Total cell delay = 2.207 ns ( 30.83 % )
        Info: Total interconnect delay = 4.952 ns ( 69.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Tue Jan 01 04:06:06 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


