0.6
2018.2
Jun 14 2018
20:41:02
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/SR_flipflop/SR_flipflop.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/SR_flipflop/SR_flipflop.srcs/sim_1/new/sr_flipflop_tb.v,1764530831,verilog,,,,sr_flipflop_tb,,,,,,,,
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/SR_flipflop/SR_flipflop.srcs/sources_1/new/sr_flipflop.v,1764530926,verilog,,E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/SR_flipflop/SR_flipflop.srcs/sim_1/new/sr_flipflop_tb.v,,sr_flipflop,,,,,,,,
