# Simulation files
*.vvp
*.vcd
*.wlf
*.vstf
*.log
sim_*.vvp
a.out
transcript
work/
vsim.wlf

# Python cache
__pycache__/
*.pyc
*.pyo
*.egg-info/
.pytest_cache/
*.png
*.jpg
*.jpeg
results/*.png
results/*.jpg

# FPGA synthesis/implementation temporaries
impl/temp/
impl/gwsynthesis/*.log
impl/pnr/*.log
impl/gwsynthesis/*.rpt
impl/pnr/*.rpt
impl/gwsynthesis/camera_hdmi.vg
impl/pnr/camera_hdmi.tr

# Editor/IDE
.vscode/
.idea/
*.swp
*.swo
*~
.DS_Store

# Latex temporaries
*.aux
*.bbl
*.blg
*.fdb_latexmk
*.fls
*.synctex.gz
*.toc
*.out
*.nav
*.snm
*.vrb

# Build artifacts
*.o
*.exe
*.dll
*.so
*.a

# Keep these important files
!*.v
!*.sv
!*.py
!*.do
!*.tcl
!*.md
!*.txt
!*.tex
!Makefile
!*.bat
!*.cst
!*.sdc
!*.gprj
