INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/mi_calculator/mi_calculator.srcs/sources_1/new/pipeline_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divfunc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/mi_calculator/mi_calculator.srcs/sim_1/new/pipeline_div_simple_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_div_simple_TB
