#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002413c32a5f0 .scope module, "tb_register" "tb_register" 2 3;
 .timescale -9 -12;
v000002413c388970_0 .net "Q", 0 0, L_000002413c332fd0;  1 drivers
v000002413c3880b0_0 .var "clock", 0 0;
v000002413c387bb0_0 .var "en", 0 0;
v000002413c387cf0_0 .var/i "i", 31 0;
v000002413c388fb0_0 .var/i "j", 31 0;
v000002413c387a70_0 .var "new_D", 0 0;
E_000002413c328720 .event anyedge, v000002413c326030_0;
S_000002413c33a480 .scope module, "dat" "register" 2 8, 3 4 0, S_000002413c32a5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "new_D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
L_000002413c3254d0 .functor NOT 1, v000002413c387bb0_0, C4<0>, C4<0>, C4<0>;
L_000002413c325b60 .functor AND 1, L_000002413c3254d0, L_000002413c332fd0, C4<1>, C4<1>;
L_000002413c325700 .functor AND 1, v000002413c387bb0_0, v000002413c387a70_0, C4<1>, C4<1>;
L_000002413c3255b0 .functor OR 1, L_000002413c325b60, L_000002413c325700, C4<0>, C4<0>;
v000002413c326d50_0 .net "D", 0 0, L_000002413c3255b0;  1 drivers
v000002413c326490_0 .net "Q", 0 0, L_000002413c332fd0;  alias, 1 drivers
v000002413c326710_0 .net "clock", 0 0, v000002413c3880b0_0;  1 drivers
v000002413c325ef0_0 .net "en", 0 0, v000002413c387bb0_0;  1 drivers
v000002413c325f90_0 .net "en_bar", 0 0, L_000002413c3254d0;  1 drivers
v000002413c326030_0 .net "new_D", 0 0, v000002413c387a70_0;  1 drivers
v000002413c3267b0_0 .net "w1", 0 0, L_000002413c325b60;  1 drivers
v000002413c388b50_0 .net "w2", 0 0, L_000002413c325700;  1 drivers
S_000002413c33a610 .scope module, "ff" "flipFlop" 3 13, 4 3 0, S_000002413c33a480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "q";
L_000002413c325770 .functor NOT 1, v000002413c3880b0_0, C4<0>, C4<0>, C4<0>;
L_000002413c325a10 .functor NOT 1, L_000002413c3257e0, C4<0>, C4<0>, C4<0>;
L_000002413c3257e0 .functor NOTIF1 1, L_000002413c3255b0, L_000002413c325770, C4<0>, C4<0>;
L_000002413c325620 .functor NAND 1, L_000002413c3257e0, L_000002413c325770, C4<1>, C4<1>;
L_000002413c325540 .functor NAND 1, L_000002413c325a10, L_000002413c325770, C4<1>, C4<1>;
L_000002413c325690 .functor NAND 1, L_000002413c325620, L_000002413c3258c0, C4<1>, C4<1>;
L_000002413c3258c0 .functor NAND 1, L_000002413c325540, L_000002413c325690, C4<1>, C4<1>;
L_000002413c332f60 .functor NOT 1, L_000002413c333120, C4<0>, C4<0>, C4<0>;
L_000002413c333120 .functor NOTIF1 1, L_000002413c325690, v000002413c3880b0_0, C4<0>, C4<0>;
L_000002413c333270 .functor NAND 1, L_000002413c333120, v000002413c3880b0_0, C4<1>, C4<1>;
L_000002413c333200 .functor NAND 1, L_000002413c332f60, v000002413c3880b0_0, C4<1>, C4<1>;
L_000002413c332cc0 .functor NAND 1, L_000002413c333270, L_000002413c3334a0, C4<1>, C4<1>;
L_000002413c3334a0 .functor NAND 1, L_000002413c333200, L_000002413c332cc0, C4<1>, C4<1>;
L_000002413c332fd0 .functor BUF 1, L_000002413c332cc0, C4<0>, C4<0>, C4<0>;
v000002413c326c10_0 .net "clock", 0 0, v000002413c3880b0_0;  alias, 1 drivers
v000002413c326850_0 .net "clock_bar", 0 0, L_000002413c325770;  1 drivers
v000002413c326530_0 .net "d", 0 0, L_000002413c3255b0;  alias, 1 drivers
v000002413c326350_0 .net "mBot", 0 0, L_000002413c325540;  1 drivers
v000002413c3268f0_0 .net "mD", 0 0, L_000002413c3257e0;  1 drivers
v000002413c3260d0_0 .net "mD_bar", 0 0, L_000002413c325a10;  1 drivers
v000002413c326a30_0 .net "mQ", 0 0, L_000002413c325690;  1 drivers
v000002413c326b70_0 .net "mQ_bar", 0 0, L_000002413c3258c0;  1 drivers
v000002413c326170_0 .net "mTop", 0 0, L_000002413c325620;  1 drivers
v000002413c326990_0 .net "q", 0 0, L_000002413c332fd0;  alias, 1 drivers
v000002413c326ad0_0 .net "sBot", 0 0, L_000002413c333200;  1 drivers
v000002413c326cb0_0 .net "sD", 0 0, L_000002413c333120;  1 drivers
v000002413c326670_0 .net "sD_bar", 0 0, L_000002413c332f60;  1 drivers
v000002413c326df0_0 .net "sQ", 0 0, L_000002413c332cc0;  1 drivers
v000002413c326210_0 .net "sQ_bar", 0 0, L_000002413c3334a0;  1 drivers
v000002413c3262b0_0 .net "sTop", 0 0, L_000002413c333270;  1 drivers
    .scope S_000002413c32a5f0;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "wave_register.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002413c32a5f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002413c3880b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002413c387cf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002413c387cf0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 10000, 0;
    %load/vec4 v000002413c3880b0_0;
    %inv;
    %store/vec4 v000002413c3880b0_0, 0, 1;
    %load/vec4 v000002413c387cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002413c387cf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000002413c32a5f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002413c387a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002413c387bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002413c388fb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002413c388fb0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 25000, 0;
    %load/vec4 v000002413c387a70_0;
    %inv;
    %store/vec4 v000002413c387a70_0, 0, 1;
    %load/vec4 v000002413c388fb0_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002413c388fb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %delay 5000, 0;
    %load/vec4 v000002413c387bb0_0;
    %inv;
    %store/vec4 v000002413c387bb0_0, 0, 1;
T_1.2 ;
    %load/vec4 v000002413c388fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002413c388fb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000002413c32a5f0;
T_2 ;
    %wait E_000002413c328720;
    %vpi_call 2 30 "$display", "D = %d, clock = %d", v000002413c387a70_0, v000002413c3880b0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\tb_part2a.v";
    ".\part2a.v";
    "./part1a.v";
