{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418190306803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418190306806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 13:45:06 2014 " "Processing started: Wed Dec 10 13:45:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418190306806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418190306806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instructionCycleOp -c instructionCycleOp " "Command: quartus_map --read_settings_files=on --write_settings_files=off instructionCycleOp -c instructionCycleOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418190306806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418190307175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux JMPMUX instructionCycleOp.v(6) " "Verilog HDL Declaration information at instructionCycleOp.v(6): object \"JMPmux\" differs only in case from object \"JMPMUX\" in the same scope" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418190307226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncycleop.v 1 1 " "Found 1 design units, including 1 entities, in source file instructioncycleop.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionCycleOp " "Found entity 1: instructionCycleOp" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418190307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418190307227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inputOFIR instructionCycleOp.v(12) " "Verilog HDL Implicit Net warning at instructionCycleOp.v(12): created implicit net for \"inputOFIR\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190307227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionCycleOp " "Elaborating entity \"instructionCycleOp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418190307267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_8bits.v 1 1 " "Using design file register_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bits " "Found entity 1: Register_8bits" {  } { { "register_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/register_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418190307306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418190307306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bits Register_8bits:IRRegister " "Elaborating entity \"Register_8bits\" for hierarchy \"Register_8bits:IRRegister\"" {  } { { "instructionCycleOp.v" "IRRegister" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1_5bits.v 1 1 " "Using design file mux2to1_5bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5bits " "Found entity 1: Mux2to1_5bits" {  } { { "mux2to1_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/mux2to1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418190307330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418190307330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5bits Mux2to1_5bits:JMPMUX " "Elaborating entity \"Mux2to1_5bits\" for hierarchy \"Mux2to1_5bits:JMPMUX\"" {  } { { "instructionCycleOp.v" "JMPMUX" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307332 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 mux2to1_5bits.v(10) " "Verilog HDL Always Construct warning at mux2to1_5bits.v(10): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux2to1_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/mux2to1_5bits.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418190307333 "|instructionCycleOp|Mux2to1_5bits:JMPMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 mux2to1_5bits.v(12) " "Verilog HDL Always Construct warning at mux2to1_5bits.v(12): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux2to1_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/mux2to1_5bits.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418190307333 "|instructionCycleOp|Mux2to1_5bits:JMPMUX"}
{ "Warning" "WSGN_SEARCH_FILE" "register_5bits.v 1 1 " "Using design file register_5bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_5bits " "Found entity 1: Register_5bits" {  } { { "register_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/register_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418190307345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418190307345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_5bits Register_5bits:registerPC " "Elaborating entity \"Register_5bits\" for hierarchy \"Register_5bits:registerPC\"" {  } { { "instructionCycleOp.v" "registerPC" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307346 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_8bits.v 1 1 " "Using design file ram_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_8bits " "Found entity 1: RAM_8bits" {  } { { "ram_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/ram_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418190307361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418190307361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_8bits RAM_8bits:RAM " "Elaborating entity \"RAM_8bits\" for hierarchy \"RAM_8bits:RAM\"" {  } { { "instructionCycleOp.v" "RAM" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307362 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_8bits:RAM\|RAM_rtl_0 " "Inferred dual-clock RAM node \"RAM_8bits:RAM\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1418190307511 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_8bits:RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_8bits:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418190307533 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418190307533 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418190307533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_8bits:RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"RAM_8bits:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_8bits:RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"RAM_8bits:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418190307594 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418190307594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418190307658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418190307658 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418190307851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[0\] GND " "Pin \"IR\[0\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|IR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[1\] GND " "Pin \"IR\[1\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|IR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[2\] GND " "Pin \"IR\[2\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|IR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lower5bits_IR\[0\] GND " "Pin \"lower5bits_IR\[0\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|lower5bits_IR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lower5bits_IR\[1\] GND " "Pin \"lower5bits_IR\[1\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|lower5bits_IR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lower5bits_IR\[2\] GND " "Pin \"lower5bits_IR\[2\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|lower5bits_IR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lower5bits_IR\[3\] GND " "Pin \"lower5bits_IR\[3\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|lower5bits_IR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lower5bits_IR\[4\] GND " "Pin \"lower5bits_IR\[4\]\" is stuck at GND" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418190307870 "|instructionCycleOp|lower5bits_IR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418190307870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/output_files/instructionCycleOp.map.smsg " "Generated suppressed messages file E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/output_files/instructionCycleOp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418190307957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418190308116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[0\] " "No output dependent on input pin \"inputOfIR\[0\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[1\] " "No output dependent on input pin \"inputOfIR\[1\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[2\] " "No output dependent on input pin \"inputOfIR\[2\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[3\] " "No output dependent on input pin \"inputOfIR\[3\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[4\] " "No output dependent on input pin \"inputOfIR\[4\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[5\] " "No output dependent on input pin \"inputOfIR\[5\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[6\] " "No output dependent on input pin \"inputOfIR\[6\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputOfIR\[7\] " "No output dependent on input pin \"inputOfIR\[7\]\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|inputOfIR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRload " "No output dependent on input pin \"IRload\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|IRload"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Meminst " "No output dependent on input pin \"Meminst\"" {  } { { "instructionCycleOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionCycleOp/instructionCycleOp.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418190308204 "|instructionCycleOp|Meminst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418190308204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418190308205 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418190308205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418190308205 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418190308205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418190308205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418190308252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 13:45:08 2014 " "Processing ended: Wed Dec 10 13:45:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418190308252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418190308252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418190308252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418190308252 ""}
