// Seed: 3988227283
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    input supply1 id_4,
    output wire id_5
);
  assign id_2 = -1 <= id_4;
endmodule
module module_1 #(
    parameter id_34 = 32'd25
) (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    output uwire id_4
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  _id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  wire id_40;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic [-1 : "" -  id_34] id_41;
  ;
endmodule
