
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012cf0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001af0  08012e80  08012e80  00013e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014970  08014970  00016094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014970  08014970  00015970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014978  08014978  00016094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014978  08014978  00015978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801497c  0801497c  0001597c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08014980  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000611c  20000094  08014a14  00016094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200061b0  08014a14  000161b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039af4  00000000  00000000  000160c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007237  00000000  00000000  0004fbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003058  00000000  00000000  00056df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000025bb  00000000  00000000  00059e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000091e2  00000000  00000000  0005c403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000381a0  00000000  00000000  000655e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119363  00000000  00000000  0009d785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b6ae8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000dbec  00000000  00000000  001b6b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001c4718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012e68 	.word	0x08012e68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	08012e68 	.word	0x08012e68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <program_alarm_RTC>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void program_alarm_RTC(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b092      	sub	sp, #72	@ 0x48
 8000600:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	222c      	movs	r2, #44	@ 0x2c
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f011 fbd8 	bl	8011dc0 <memset>
  RTC_TimeTypeDef sTime = {0};
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000624:	f107 0308 	add.w	r3, r7, #8
 8000628:	2200      	movs	r2, #0
 800062a:	4619      	mov	r1, r3
 800062c:	481f      	ldr	r0, [pc, #124]	@ (80006ac <program_alarm_RTC+0xb0>)
 800062e:	f006 ff78 	bl	8007522 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // Necesario para desbloquear registros
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2200      	movs	r2, #0
 8000636:	4619      	mov	r1, r3
 8000638:	481c      	ldr	r0, [pc, #112]	@ (80006ac <program_alarm_RTC+0xb0>)
 800063a:	f007 f855 	bl	80076e8 <HAL_RTC_GetDate>

  sAlarm.AlarmTime.Seconds = sTime.Seconds;
 800063e:	7abb      	ldrb	r3, [r7, #10]
 8000640:	77bb      	strb	r3, [r7, #30]
  sAlarm.AlarmTime.Minutes = sTime.Minutes + 1; // +1 Minutos
 8000642:	7a7b      	ldrb	r3, [r7, #9]
 8000644:	3301      	adds	r3, #1
 8000646:	b2db      	uxtb	r3, r3
 8000648:	777b      	strb	r3, [r7, #29]
  sAlarm.AlarmTime.Hours = sTime.Hours;
 800064a:	7a3b      	ldrb	r3, [r7, #8]
 800064c:	773b      	strb	r3, [r7, #28]

  if (sAlarm.AlarmTime.Minutes >= 60) {
 800064e:	7f7b      	ldrb	r3, [r7, #29]
 8000650:	2b3b      	cmp	r3, #59	@ 0x3b
 8000652:	d907      	bls.n	8000664 <program_alarm_RTC+0x68>
    sAlarm.AlarmTime.Minutes -= 60;
 8000654:	7f7b      	ldrb	r3, [r7, #29]
 8000656:	3b3c      	subs	r3, #60	@ 0x3c
 8000658:	b2db      	uxtb	r3, r3
 800065a:	777b      	strb	r3, [r7, #29]
    sAlarm.AlarmTime.Hours += 1;
 800065c:	7f3b      	ldrb	r3, [r7, #28]
 800065e:	3301      	adds	r3, #1
 8000660:	b2db      	uxtb	r3, r3
 8000662:	773b      	strb	r3, [r7, #28]
  }
  if (sAlarm.AlarmTime.Hours >= 24) {
 8000664:	7f3b      	ldrb	r3, [r7, #28]
 8000666:	2b17      	cmp	r3, #23
 8000668:	d903      	bls.n	8000672 <program_alarm_RTC+0x76>
    sAlarm.AlarmTime.Hours -= 24;
 800066a:	7f3b      	ldrb	r3, [r7, #28]
 800066c:	3b18      	subs	r3, #24
 800066e:	b2db      	uxtb	r3, r3
 8000670:	773b      	strb	r3, [r7, #28]
  }

  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY; 
 8000672:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000676:	633b      	str	r3, [r7, #48]	@ 0x30
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000678:	2300      	movs	r3, #0
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sAlarm.AlarmDateWeekDay = 1;
 8000680:	2301      	movs	r3, #1
 8000682:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
  sAlarm.Alarm = RTC_ALARM_A;
 8000686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	2200      	movs	r2, #0
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <program_alarm_RTC+0xb0>)
 8000696:	f007 f875 	bl	8007784 <HAL_RTC_SetAlarm_IT>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <program_alarm_RTC+0xa8>
    Error_Handler();
 80006a0:	f000 fed6 	bl	8001450 <Error_Handler>
  }
}
 80006a4:	bf00      	nop
 80006a6:	3748      	adds	r7, #72	@ 0x48
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	20000180 	.word	0x20000180

080006b0 <wifi_start>:

static int wifi_start(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 80006b6:	f003 fbef 	bl	8003e98 <WIFI_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d123      	bne.n	8000708 <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 80006c0:	4814      	ldr	r0, [pc, #80]	@ (8000714 <wifi_start+0x64>)
 80006c2:	f011 fa1b 	bl	8011afc <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	4618      	mov	r0, r3
 80006ca:	f003 fc33 	bl	8003f34 <WIFI_GetMAC_Address>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d113      	bne.n	80006fc <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80006d4:	783b      	ldrb	r3, [r7, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	787b      	ldrb	r3, [r7, #1]
 80006da:	461c      	mov	r4, r3
 80006dc:	78bb      	ldrb	r3, [r7, #2]
 80006de:	461d      	mov	r5, r3
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	793a      	ldrb	r2, [r7, #4]
 80006e4:	7979      	ldrb	r1, [r7, #5]
 80006e6:	9102      	str	r1, [sp, #8]
 80006e8:	9201      	str	r2, [sp, #4]
 80006ea:	9300      	str	r3, [sp, #0]
 80006ec:	462b      	mov	r3, r5
 80006ee:	4622      	mov	r2, r4
 80006f0:	4601      	mov	r1, r0
 80006f2:	4809      	ldr	r0, [pc, #36]	@ (8000718 <wifi_start+0x68>)
 80006f4:	f011 f99a 	bl	8011a2c <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	e007      	b.n	800070c <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 80006fc:	4807      	ldr	r0, [pc, #28]	@ (800071c <wifi_start+0x6c>)
 80006fe:	f011 f9fd 	bl	8011afc <puts>
      return -1;
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	e001      	b.n	800070c <wifi_start+0x5c>
    return -1;
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bdb0      	pop	{r4, r5, r7, pc}
 8000714:	08012eb8 	.word	0x08012eb8
 8000718:	08012ed0 	.word	0x08012ed0
 800071c:	08012f10 	.word	0x08012f10

08000720 <wifi_connect>:



int wifi_connect(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af02      	add	r7, sp, #8

  wifi_start();
 8000726:	f7ff ffc3 	bl	80006b0 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <wifi_connect+0x70>)
 800072c:	4919      	ldr	r1, [pc, #100]	@ (8000794 <wifi_connect+0x74>)
 800072e:	481a      	ldr	r0, [pc, #104]	@ (8000798 <wifi_connect+0x78>)
 8000730:	f011 f97c 	bl	8011a2c <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8000734:	2203      	movs	r2, #3
 8000736:	4916      	ldr	r1, [pc, #88]	@ (8000790 <wifi_connect+0x70>)
 8000738:	4816      	ldr	r0, [pc, #88]	@ (8000794 <wifi_connect+0x74>)
 800073a:	f003 fbd9 	bl	8003ef0 <WIFI_Connect>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d11d      	bne.n	8000780 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8000744:	4815      	ldr	r0, [pc, #84]	@ (800079c <wifi_connect+0x7c>)
 8000746:	f003 fc0b 	bl	8003f60 <WIFI_GetIP_Address>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d111      	bne.n	8000774 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 8000750:	4b12      	ldr	r3, [pc, #72]	@ (800079c <wifi_connect+0x7c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	4619      	mov	r1, r3
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <wifi_connect+0x7c>)
 8000758:	785b      	ldrb	r3, [r3, #1]
 800075a:	461a      	mov	r2, r3
 800075c:	4b0f      	ldr	r3, [pc, #60]	@ (800079c <wifi_connect+0x7c>)
 800075e:	789b      	ldrb	r3, [r3, #2]
 8000760:	4618      	mov	r0, r3
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <wifi_connect+0x7c>)
 8000764:	78db      	ldrb	r3, [r3, #3]
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	4603      	mov	r3, r0
 800076a:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <wifi_connect+0x80>)
 800076c:	f011 f95e 	bl	8011a2c <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 8000770:	2300      	movs	r3, #0
 8000772:	e00a      	b.n	800078a <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 8000774:	480b      	ldr	r0, [pc, #44]	@ (80007a4 <wifi_connect+0x84>)
 8000776:	f011 f9c1 	bl	8011afc <puts>
      return -1;
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	e004      	b.n	800078a <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 8000780:	4809      	ldr	r0, [pc, #36]	@ (80007a8 <wifi_connect+0x88>)
 8000782:	f011 f9bb 	bl	8011afc <puts>
     return -1;
 8000786:	f04f 33ff 	mov.w	r3, #4294967295
}
 800078a:	4618      	mov	r0, r3
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	08012f34 	.word	0x08012f34
 8000794:	08012f40 	.word	0x08012f40
 8000798:	08012f48 	.word	0x08012f48
 800079c:	20000814 	.word	0x20000814
 80007a0:	08012f60 	.word	0x08012f60
 80007a4:	08012f9c 	.word	0x08012f9c
 80007a8:	08012fcc 	.word	0x08012fcc

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b0:	f003 fc2c 	bl	800400c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b4:	f000 f87a 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b8:	f000 fad6 	bl	8000d68 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80007bc:	f000 f8da 	bl	8000974 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80007c0:	f000 f910 	bl	80009e4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80007c4:	f000 f94e 	bl	8000a64 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80007c8:	f000 fa02 	bl	8000bd0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80007cc:	f000 fa3e 	bl	8000c4c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80007d0:	f000 fa6c 	bl	8000cac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007d4:	f000 fa9a 	bl	8000d0c <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80007d8:	f000 f96a 	bl	8000ab0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 80007dc:	4823      	ldr	r0, [pc, #140]	@ (800086c <main+0xc0>)
 80007de:	f011 f98d 	bl	8011afc <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e8:	4821      	ldr	r0, [pc, #132]	@ (8000870 <main+0xc4>)
 80007ea:	f004 f983 	bl	8004af4 <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 80007ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007f2:	f003 fc43 	bl	800407c <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80007f6:	2201      	movs	r2, #1
 80007f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007fc:	481c      	ldr	r0, [pc, #112]	@ (8000870 <main+0xc4>)
 80007fe:	f004 f979 	bl	8004af4 <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 8000802:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000806:	f003 fc39 	bl	800407c <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 800080a:	481a      	ldr	r0, [pc, #104]	@ (8000874 <main+0xc8>)
 800080c:	f011 f976 	bl	8011afc <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000810:	f00d fda8 	bl	800e364 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (2, 160, &qMqttTx_attributes);
 8000814:	4a18      	ldr	r2, [pc, #96]	@ (8000878 <main+0xcc>)
 8000816:	21a0      	movs	r1, #160	@ 0xa0
 8000818:	2002      	movs	r0, #2
 800081a:	f00d ff69 	bl	800e6f0 <osMessageQueueNew>
 800081e:	4603      	mov	r3, r0
 8000820:	4a16      	ldr	r2, [pc, #88]	@ (800087c <main+0xd0>)
 8000822:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 8000824:	4a16      	ldr	r2, [pc, #88]	@ (8000880 <main+0xd4>)
 8000826:	2101      	movs	r1, #1
 8000828:	2005      	movs	r0, #5
 800082a:	f00d ff61 	bl	800e6f0 <osMessageQueueNew>
 800082e:	4603      	mov	r3, r0
 8000830:	4a14      	ldr	r2, [pc, #80]	@ (8000884 <main+0xd8>)
 8000832:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 8000834:	4a14      	ldr	r2, [pc, #80]	@ (8000888 <main+0xdc>)
 8000836:	2100      	movs	r1, #0
 8000838:	4814      	ldr	r0, [pc, #80]	@ (800088c <main+0xe0>)
 800083a:	f00d fddd 	bl	800e3f8 <osThreadNew>
 800083e:	4603      	mov	r3, r0
 8000840:	4a13      	ldr	r2, [pc, #76]	@ (8000890 <main+0xe4>)
 8000842:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 8000844:	4a13      	ldr	r2, [pc, #76]	@ (8000894 <main+0xe8>)
 8000846:	2100      	movs	r1, #0
 8000848:	4813      	ldr	r0, [pc, #76]	@ (8000898 <main+0xec>)
 800084a:	f00d fdd5 	bl	800e3f8 <osThreadNew>
 800084e:	4603      	mov	r3, r0
 8000850:	4a12      	ldr	r2, [pc, #72]	@ (800089c <main+0xf0>)
 8000852:	6013      	str	r3, [r2, #0]

  /* creation of task_envRead */
  task_envReadHandle = osThreadNew(task_envReadFunc, NULL, &task_envRead_attributes);
 8000854:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <main+0xf4>)
 8000856:	2100      	movs	r1, #0
 8000858:	4812      	ldr	r0, [pc, #72]	@ (80008a4 <main+0xf8>)
 800085a:	f00d fdcd 	bl	800e3f8 <osThreadNew>
 800085e:	4603      	mov	r3, r0
 8000860:	4a11      	ldr	r2, [pc, #68]	@ (80008a8 <main+0xfc>)
 8000862:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000864:	f00d fda2 	bl	800e3ac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <main+0xbc>
 800086c:	08012ff4 	.word	0x08012ff4
 8000870:	48001000 	.word	0x48001000
 8000874:	08013028 	.word	0x08013028
 8000878:	08014550 	.word	0x08014550
 800087c:	20000808 	.word	0x20000808
 8000880:	08014568 	.word	0x08014568
 8000884:	2000080c 	.word	0x2000080c
 8000888:	080144e4 	.word	0x080144e4
 800088c:	08001181 	.word	0x08001181
 8000890:	200007fc 	.word	0x200007fc
 8000894:	08014508 	.word	0x08014508
 8000898:	080011e9 	.word	0x080011e9
 800089c:	20000800 	.word	0x20000800
 80008a0:	0801452c 	.word	0x0801452c
 80008a4:	08001311 	.word	0x08001311
 80008a8:	20000804 	.word	0x20000804

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b096      	sub	sp, #88	@ 0x58
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 0314 	add.w	r3, r7, #20
 80008b6:	2244      	movs	r2, #68	@ 0x44
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f011 fa80 	bl	8011dc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	463b      	mov	r3, r7
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008d2:	f005 f8e1 	bl	8005a98 <HAL_PWREx_ControlVoltageScaling>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008dc:	f000 fdb8 	bl	8001450 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008e0:	f005 f8bc 	bl	8005a5c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008e4:	4b22      	ldr	r3, [pc, #136]	@ (8000970 <SystemClock_Config+0xc4>)
 80008e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80008ea:	4a21      	ldr	r2, [pc, #132]	@ (8000970 <SystemClock_Config+0xc4>)
 80008ec:	f023 0318 	bic.w	r3, r3, #24
 80008f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80008f4:	231c      	movs	r3, #28
 80008f6:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008fc:	2301      	movs	r3, #1
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000900:	2301      	movs	r3, #1
 8000902:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000908:	2360      	movs	r3, #96	@ 0x60
 800090a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090c:	2302      	movs	r3, #2
 800090e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000910:	2301      	movs	r3, #1
 8000912:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000914:	2301      	movs	r3, #1
 8000916:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000918:	2328      	movs	r3, #40	@ 0x28
 800091a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800091c:	2307      	movs	r3, #7
 800091e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000920:	2302      	movs	r3, #2
 8000922:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000924:	2302      	movs	r3, #2
 8000926:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4618      	mov	r0, r3
 800092e:	f005 f9d5 	bl	8005cdc <HAL_RCC_OscConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000938:	f000 fd8a 	bl	8001450 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093c:	230f      	movs	r3, #15
 800093e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000940:	2303      	movs	r3, #3
 8000942:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000950:	463b      	mov	r3, r7
 8000952:	2104      	movs	r1, #4
 8000954:	4618      	mov	r0, r3
 8000956:	f005 fd9d 	bl	8006494 <HAL_RCC_ClockConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000960:	f000 fd76 	bl	8001450 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000964:	f006 fad6 	bl	8006f14 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000968:	bf00      	nop
 800096a:	3758      	adds	r7, #88	@ 0x58
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000

08000974 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 800097a:	4a19      	ldr	r2, [pc, #100]	@ (80009e0 <MX_DFSDM1_Init+0x6c>)
 800097c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800097e:	4b17      	ldr	r3, [pc, #92]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000980:	2201      	movs	r2, #1
 8000982:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000984:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800098a:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 800098c:	2202      	movs	r2, #2
 800098e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000990:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000992:	2200      	movs	r2, #0
 8000994:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000996:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000998:	2200      	movs	r2, #0
 800099a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800099c:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 800099e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009a2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80009a4:	4b0d      	ldr	r3, [pc, #52]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80009aa:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009ac:	2204      	movs	r2, #4
 80009ae:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80009b0:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80009b6:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80009bc:	4b07      	ldr	r3, [pc, #28]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009be:	2200      	movs	r2, #0
 80009c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80009c8:	4804      	ldr	r0, [pc, #16]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009ca:	f003 fc8f 	bl	80042ec <HAL_DFSDM_ChannelInit>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80009d4:	f000 fd3c 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	200000b0 	.word	0x200000b0
 80009e0:	40016020 	.word	0x40016020

080009e4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009ea:	4a1c      	ldr	r2, [pc, #112]	@ (8000a5c <MX_I2C2_Init+0x78>)
 80009ec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000a60 <MX_I2C2_Init+0x7c>)
 80009f2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009f4:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a06:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a12:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a1e:	480e      	ldr	r0, [pc, #56]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a20:	f004 f898 	bl	8004b54 <HAL_I2C_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a2a:	f000 fd11 	bl	8001450 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4809      	ldr	r0, [pc, #36]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a32:	f004 fe49 	bl	80056c8 <HAL_I2CEx_ConfigAnalogFilter>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a3c:	f000 fd08 	bl	8001450 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a40:	2100      	movs	r1, #0
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a44:	f004 fe8b 	bl	800575e <HAL_I2CEx_ConfigDigitalFilter>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a4e:	f000 fcff 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	200000e8 	.word	0x200000e8
 8000a5c:	40005800 	.word	0x40005800
 8000a60:	10d19ce4 	.word	0x10d19ce4

08000a64 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000a68:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a6a:	4a10      	ldr	r2, [pc, #64]	@ (8000aac <MX_QUADSPI_Init+0x48>)
 8000a6c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a70:	2202      	movs	r2, #2
 8000a72:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a7c:	2210      	movs	r2, #16
 8000a7e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000a80:	4b09      	ldr	r3, [pc, #36]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a82:	2217      	movs	r2, #23
 8000a84:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000a86:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a92:	4805      	ldr	r0, [pc, #20]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a94:	f005 f866 	bl	8005b64 <HAL_QSPI_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000a9e:	f000 fcd7 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	2000013c 	.word	0x2000013c
 8000aac:	a0001000 	.word	0xa0001000

08000ab0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b092      	sub	sp, #72	@ 0x48
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000ab6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	222c      	movs	r2, #44	@ 0x2c
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f011 f975 	bl	8011dc0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ad6:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8000bcc <MX_RTC_Init+0x11c>)
 8000ada:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000adc:	4b3a      	ldr	r3, [pc, #232]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000ae2:	4b39      	ldr	r3, [pc, #228]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000ae4:	227f      	movs	r2, #127	@ 0x7f
 8000ae6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ae8:	4b37      	ldr	r3, [pc, #220]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000aea:	22ff      	movs	r2, #255	@ 0xff
 8000aec:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000aee:	4b36      	ldr	r3, [pc, #216]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000af4:	4b34      	ldr	r3, [pc, #208]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000afa:	4b33      	ldr	r3, [pc, #204]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b00:	4b31      	ldr	r3, [pc, #196]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b06:	4830      	ldr	r0, [pc, #192]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b08:	f006 fbe6 	bl	80072d8 <HAL_RTC_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000b12:	f000 fc9d 	bl	8001450 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b30:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b34:	2201      	movs	r2, #1
 8000b36:	4619      	mov	r1, r3
 8000b38:	4823      	ldr	r0, [pc, #140]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b3a:	f006 fc55 	bl	80073e8 <HAL_RTC_SetTime>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000b44:	f000 fc84 	bl	8001450 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000b54:	2301      	movs	r3, #1
 8000b56:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000b60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b64:	2201      	movs	r2, #1
 8000b66:	4619      	mov	r1, r3
 8000b68:	4817      	ldr	r0, [pc, #92]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b6a:	f006 fd36 	bl	80075da <HAL_RTC_SetDate>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000b74:	f000 fc6c 	bl	8001450 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000ba2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2201      	movs	r2, #1
 8000bac:	4619      	mov	r1, r3
 8000bae:	4806      	ldr	r0, [pc, #24]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000bb0:	f006 fde8 	bl	8007784 <HAL_RTC_SetAlarm_IT>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000bba:	f000 fc49 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	3748      	adds	r7, #72	@ 0x48
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20000180 	.word	0x20000180
 8000bcc:	40002800 	.word	0x40002800

08000bd0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8000c48 <MX_SPI3_Init+0x78>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000bda:	4b1a      	ldr	r3, [pc, #104]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bdc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000be0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000be2:	4b18      	ldr	r3, [pc, #96]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000be8:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bea:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000bee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bf0:	4b14      	ldr	r3, [pc, #80]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bf6:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c02:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c10:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c16:	4b0b      	ldr	r3, [pc, #44]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c1e:	2207      	movs	r2, #7
 8000c20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c22:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c2a:	2208      	movs	r2, #8
 8000c2c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c2e:	4805      	ldr	r0, [pc, #20]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c30:	f007 f804 	bl	8007c3c <HAL_SPI_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c3a:	f000 fc09 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200001a4 	.word	0x200001a4
 8000c48:	40003c00 	.word	0x40003c00

08000c4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c50:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c52:	4a15      	ldr	r2, [pc, #84]	@ (8000ca8 <MX_USART1_UART_Init+0x5c>)
 8000c54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c56:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c72:	220c      	movs	r2, #12
 8000c74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c82:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c8e:	4805      	ldr	r0, [pc, #20]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c90:	f008 fdc6 	bl	8009820 <HAL_UART_Init>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c9a:	f000 fbd9 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000208 	.word	0x20000208
 8000ca8:	40013800 	.word	0x40013800

08000cac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cb0:	4b14      	ldr	r3, [pc, #80]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cb2:	4a15      	ldr	r2, [pc, #84]	@ (8000d08 <MX_USART3_UART_Init+0x5c>)
 8000cb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cb6:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cee:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cf0:	f008 fd96 	bl	8009820 <HAL_UART_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cfa:	f000 fba9 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000290 	.word	0x20000290
 8000d08:	40004800 	.word	0x40004800

08000d0c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d10:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1a:	2206      	movs	r2, #6
 8000d1c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d1e:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d20:	2202      	movs	r2, #2
 8000d22:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d26:	2202      	movs	r2, #2
 8000d28:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d36:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000d3c:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d42:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000d48:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d4e:	4805      	ldr	r0, [pc, #20]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d50:	f004 fd51 	bl	80057f6 <HAL_PCD_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d5a:	f000 fb79 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000318 	.word	0x20000318

08000d68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d7e:	4bbd      	ldr	r3, [pc, #756]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d82:	4abc      	ldr	r2, [pc, #752]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d84:	f043 0310 	orr.w	r3, r3, #16
 8000d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d8a:	4bba      	ldr	r3, [pc, #744]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8e:	f003 0310 	and.w	r3, r3, #16
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d96:	4bb7      	ldr	r3, [pc, #732]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9a:	4ab6      	ldr	r2, [pc, #728]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d9c:	f043 0304 	orr.w	r3, r3, #4
 8000da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da2:	4bb4      	ldr	r3, [pc, #720]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da6:	f003 0304 	and.w	r3, r3, #4
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4bb1      	ldr	r3, [pc, #708]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db2:	4ab0      	ldr	r2, [pc, #704]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dba:	4bae      	ldr	r3, [pc, #696]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	4bab      	ldr	r3, [pc, #684]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dca:	4aaa      	ldr	r2, [pc, #680]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dcc:	f043 0302 	orr.w	r3, r3, #2
 8000dd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd2:	4ba8      	ldr	r3, [pc, #672]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dde:	4ba5      	ldr	r3, [pc, #660]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de2:	4aa4      	ldr	r2, [pc, #656]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000de4:	f043 0308 	orr.w	r3, r3, #8
 8000de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dea:	4ba2      	ldr	r3, [pc, #648]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dee:	f003 0308 	and.w	r3, r3, #8
 8000df2:	603b      	str	r3, [r7, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000dfc:	489e      	ldr	r0, [pc, #632]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000dfe:	f003 fe79 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e0c:	f003 fe72 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000e10:	2200      	movs	r2, #0
 8000e12:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000e16:	4899      	ldr	r0, [pc, #612]	@ (800107c <MX_GPIO_Init+0x314>)
 8000e18:	f003 fe6c 	bl	8004af4 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000e22:	4897      	ldr	r0, [pc, #604]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000e24:	f003 fe66 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e2e:	4894      	ldr	r0, [pc, #592]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000e30:	f003 fe60 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000e3a:	4892      	ldr	r0, [pc, #584]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8000e3c:	f003 fe5a 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2120      	movs	r1, #32
 8000e44:	488d      	ldr	r0, [pc, #564]	@ (800107c <MX_GPIO_Init+0x314>)
 8000e46:	f003 fe55 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	488a      	ldr	r0, [pc, #552]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000e50:	f003 fe50 	bl	8004af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e54:	f240 1315 	movw	r3, #277	@ 0x115
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4882      	ldr	r0, [pc, #520]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000e6e:	f003 fb8b 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000e72:	236a      	movs	r3, #106	@ 0x6a
 8000e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	4619      	mov	r1, r3
 8000e86:	487c      	ldr	r0, [pc, #496]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000e88:	f003 fb7e 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOTON_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin;
 8000e8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e92:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOTON_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4878      	ldr	r0, [pc, #480]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8000ea4:	f003 fb70 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000ea8:	233f      	movs	r3, #63	@ 0x3f
 8000eaa:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000eac:	230b      	movs	r3, #11
 8000eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4872      	ldr	r0, [pc, #456]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8000ebc:	f003 fb64 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ede:	f003 fb53 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000ee2:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000efe:	f003 fb43 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000f02:	2308      	movs	r3, #8
 8000f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f12:	2301      	movs	r3, #1
 8000f14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f20:	f003 fb32 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000f24:	2310      	movs	r3, #16
 8000f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f28:	230b      	movs	r3, #11
 8000f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f3a:	f003 fb25 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000f3e:	23e0      	movs	r3, #224	@ 0xe0
 8000f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f4e:	2305      	movs	r3, #5
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5c:	f003 fb14 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000f60:	2301      	movs	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f64:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4841      	ldr	r0, [pc, #260]	@ (800107c <MX_GPIO_Init+0x314>)
 8000f76:	f003 fb07 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f7e:	230b      	movs	r3, #11
 8000f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	483b      	ldr	r0, [pc, #236]	@ (800107c <MX_GPIO_Init+0x314>)
 8000f8e:	f003 fafb 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000f92:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000f96:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4834      	ldr	r0, [pc, #208]	@ (800107c <MX_GPIO_Init+0x314>)
 8000fac:	f003 faec 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000fb0:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000fb4:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	482e      	ldr	r0, [pc, #184]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000fc8:	f003 fade 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000fcc:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4826      	ldr	r0, [pc, #152]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000fe6:	f003 facf 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000fea:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	4820      	ldr	r0, [pc, #128]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8001004:	f003 fac0 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001008:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800100c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800100e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	4819      	ldr	r0, [pc, #100]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8001020:	f003 fab2 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001024:	2302      	movs	r3, #2
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001030:	2303      	movs	r3, #3
 8001032:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001034:	2305      	movs	r3, #5
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4619      	mov	r1, r3
 800103e:	4810      	ldr	r0, [pc, #64]	@ (8001080 <MX_GPIO_Init+0x318>)
 8001040:	f003 faa2 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001044:	2378      	movs	r3, #120	@ 0x78
 8001046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001048:	2302      	movs	r3, #2
 800104a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001050:	2303      	movs	r3, #3
 8001052:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001054:	2307      	movs	r3, #7
 8001056:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4619      	mov	r1, r3
 800105e:	4808      	ldr	r0, [pc, #32]	@ (8001080 <MX_GPIO_Init+0x318>)
 8001060:	f003 fa92 	bl	8004588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001064:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800106a:	2312      	movs	r3, #18
 800106c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	e00a      	b.n	8001088 <MX_GPIO_Init+0x320>
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000
 8001078:	48001000 	.word	0x48001000
 800107c:	48000400 	.word	0x48000400
 8001080:	48000c00 	.word	0x48000c00
 8001084:	48000800 	.word	0x48000800
 8001088:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108a:	2303      	movs	r3, #3
 800108c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800108e:	2304      	movs	r3, #4
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4619      	mov	r1, r3
 8001098:	480f      	ldr	r0, [pc, #60]	@ (80010d8 <MX_GPIO_Init+0x370>)
 800109a:	f003 fa75 	bl	8004588 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2105      	movs	r1, #5
 80010a2:	2007      	movs	r0, #7
 80010a4:	f003 f8ea 	bl	800427c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80010a8:	2007      	movs	r0, #7
 80010aa:	f003 f903 	bl	80042b4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2105      	movs	r1, #5
 80010b2:	2017      	movs	r0, #23
 80010b4:	f003 f8e2 	bl	800427c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010b8:	2017      	movs	r0, #23
 80010ba:	f003 f8fb 	bl	80042b4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2105      	movs	r1, #5
 80010c2:	2028      	movs	r0, #40	@ 0x28
 80010c4:	f003 f8da 	bl	800427c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010c8:	2028      	movs	r0, #40	@ 0x28
 80010ca:	f003 f8f3 	bl	80042b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010ce:	bf00      	nop
 80010d0:	3728      	adds	r7, #40	@ 0x28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	48000400 	.word	0x48000400

080010dc <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
 80010ec:	e009      	b.n	8001102 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	1c5a      	adds	r2, r3, #1
 80010f2:	60ba      	str	r2, [r7, #8]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fa58 	bl	80005ac <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	3301      	adds	r3, #1
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	429a      	cmp	r2, r3
 8001108:	dbf1      	blt.n	80010ee <_write+0x12>
	}
	return len;
 800110a:	687b      	ldr	r3, [r7, #4]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3718      	adds	r7, #24
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <SPI3_IRQHandler+0x10>)
 800111a:	f007 fb8d 	bl	8008838 <HAL_SPI_IRQHandler>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000c5c 	.word	0x20000c5c

08001128 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d003      	beq.n	8001140 <HAL_GPIO_EXTI_Callback+0x18>
 8001138:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_EXTI_Callback+0x1e>
      osThreadFlagsSet(task_envReadHandle, FLAG_BTN_EVENT);
      break;
    }
    default:
    {
      break;
 800113e:	e009      	b.n	8001154 <HAL_GPIO_EXTI_Callback+0x2c>
      SPI_WIFI_ISR();
 8001140:	f002 fb2c 	bl	800379c <SPI_WIFI_ISR>
      break;
 8001144:	e006      	b.n	8001154 <HAL_GPIO_EXTI_Callback+0x2c>
      osThreadFlagsSet(task_envReadHandle, FLAG_BTN_EVENT);
 8001146:	4b05      	ldr	r3, [pc, #20]	@ (800115c <HAL_GPIO_EXTI_Callback+0x34>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2102      	movs	r1, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f00d f9e5 	bl	800e51c <osThreadFlagsSet>
      break;
 8001152:	bf00      	nop
    }
  }
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000804 	.word	0x20000804

08001160 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
    // 1. Avisar a la tarea principal (Igual que con el botón)
    // Usamos la misma bandera o una distinta ("FLAG_RTC_WAKEUP")
    osThreadFlagsSet(task_envReadHandle, FLAG_DATA_READY); 
 8001168:	4b04      	ldr	r3, [pc, #16]	@ (800117c <HAL_RTC_AlarmAEventCallback+0x1c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2101      	movs	r1, #1
 800116e:	4618      	mov	r0, r3
 8001170:	f00d f9d4 	bl	800e51c <osThreadFlagsSet>
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000804 	.word	0x20000804

08001180 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8001188:	4812      	ldr	r0, [pc, #72]	@ (80011d4 <StartWifiTask+0x54>)
 800118a:	f010 fcb7 	bl	8011afc <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 800118e:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <StartWifiTask+0x58>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d117      	bne.n	80011c8 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8001198:	4810      	ldr	r0, [pc, #64]	@ (80011dc <StartWifiTask+0x5c>)
 800119a:	f010 fcaf 	bl	8011afc <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 800119e:	f7ff fabf 	bl	8000720 <wifi_connect>
 80011a2:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 80011aa:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <StartWifiTask+0x60>)
 80011ac:	f010 fca6 	bl	8011afc <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 80011b0:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <StartWifiTask+0x58>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	701a      	strb	r2, [r3, #0]
 80011b6:	e7ea      	b.n	800118e <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 80011b8:	480a      	ldr	r0, [pc, #40]	@ (80011e4 <StartWifiTask+0x64>)
 80011ba:	f010 fc9f 	bl	8011afc <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 80011be:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011c2:	f00d fa7a 	bl	800e6ba <osDelay>
 80011c6:	e7e2      	b.n	800118e <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 80011c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011cc:	f00d fa75 	bl	800e6ba <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 80011d0:	e7dd      	b.n	800118e <StartWifiTask+0xe>
 80011d2:	bf00      	nop
 80011d4:	08013060 	.word	0x08013060
 80011d8:	20000810 	.word	0x20000810
 80011dc:	08013080 	.word	0x08013080
 80011e0:	080130a8 	.word	0x080130a8
 80011e4:	080130c4 	.word	0x080130c4

080011e8 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b0c6      	sub	sp, #280	@ 0x118
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80011f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80011f6:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 80011f8:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 8001202:	4839      	ldr	r0, [pc, #228]	@ (80012e8 <MQTT_TaskFun+0x100>)
 8001204:	f010 fc7a 	bl	8011afc <puts>

  /* Infinite loop */
	for(;;)
	  {
		  // 1. ESPERAR A WIFI
		  while (WIFI_IS_CONNECTED == 0) {
 8001208:	e003      	b.n	8001212 <MQTT_TaskFun+0x2a>
			osDelay(pdMS_TO_TICKS(500));
 800120a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800120e:	f00d fa54 	bl	800e6ba <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 8001212:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <MQTT_TaskFun+0x104>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0f6      	beq.n	800120a <MQTT_TaskFun+0x22>
		  }

		  // 2. CONECTAR AL BROKER
		  LOG(("[MQTT] Conectando al Broker...\r\n"));
 800121c:	4834      	ldr	r0, [pc, #208]	@ (80012f0 <MQTT_TaskFun+0x108>)
 800121e:	f010 fc6d 	bl	8011afc <puts>

		  // Llamada original. Devuelve TransportStatus_t
		  xTransportStatus = prvConnectToServer(&xNetworkContext);
 8001222:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f918 	bl	800145c <prvConnectToServer>
 800122c:	4603      	mov	r3, r0
 800122e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

		  if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 8001232:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001236:	2b01      	cmp	r3, #1
 8001238:	d007      	beq.n	800124a <MQTT_TaskFun+0x62>
			// NOTA: Si prvConnectToServer falla, el codigo original tiene un osDelay de 10s dentro
			// así que tardará en volver aquí.
			LOG(("[MQTT] Error TCP. Reintentando...\r\n"));
 800123a:	482e      	ldr	r0, [pc, #184]	@ (80012f4 <MQTT_TaskFun+0x10c>)
 800123c:	f010 fc5e 	bl	8011afc <puts>
			osDelay(pdMS_TO_TICKS(2000));
 8001240:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001244:	f00d fa39 	bl	800e6ba <osDelay>
			continue;
 8001248:	e04c      	b.n	80012e4 <MQTT_TaskFun+0xfc>

		  // 3. CONECTAR CAPA MQTT
		  // ATENCION: Esta funcion devuelve VOID en la librería original.
		  // Si falla internamente, ejecuta configASSERT() y resetea la placa.
		  // Es el comportamiento esperado del codigo del profesor.
		  prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 800124a:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 800124e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f94d 	bl	80014f4 <prvCreateMQTTConnectionWithBroker>

		  // Si llegamos aquí, asumimos que estamos conectados
		  LOG(("[MQTT] Loop de transmision activo.\r\n"));
 800125a:	4827      	ldr	r0, [pc, #156]	@ (80012f8 <MQTT_TaskFun+0x110>)
 800125c:	f010 fc4e 	bl	8011afc <puts>
		  NET_MQTT_OK = 1;
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <MQTT_TaskFun+0x114>)
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]

		  // 4. BUCLE DE TRANSMISIÓN
		  while (WIFI_IS_CONNECTED == 1)
 8001266:	e02e      	b.n	80012c6 <MQTT_TaskFun+0xde>
		  {
			qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 8001268:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <MQTT_TaskFun+0x118>)
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	f107 0108 	add.w	r1, r7, #8
 8001270:	2364      	movs	r3, #100	@ 0x64
 8001272:	2200      	movs	r2, #0
 8001274:	f00d fb10 	bl	800e898 <osMessageQueueGet>
 8001278:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

			if (qStatus == osOK)
 800127c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001280:	2b00      	cmp	r3, #0
 8001282:	d110      	bne.n	80012a6 <MQTT_TaskFun+0xbe>
			{
			  LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 8001284:	f107 0308 	add.w	r3, r7, #8
 8001288:	4619      	mov	r1, r3
 800128a:	481e      	ldr	r0, [pc, #120]	@ (8001304 <MQTT_TaskFun+0x11c>)
 800128c:	f010 fbce 	bl	8011a2c <iprintf>
			  prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	f103 0220 	add.w	r2, r3, #32
 8001298:	f107 0108 	add.w	r1, r7, #8
 800129c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f9a7 	bl	80015f4 <prvMQTTPublishToTopic>
			}

			// KeepAlive
			MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 80012a6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80012aa:	4618      	mov	r0, r3
 80012ac:	f00b f886 	bl	800c3bc <MQTT_ProcessLoop>
 80012b0:	4603      	mov	r3, r0
 80012b2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

			if (xStat != MQTTSuccess)
 80012b6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <MQTT_TaskFun+0xde>
			{
				 LOG(("[MQTT] Error KeepAlive. Desconectando...\r\n"));
 80012be:	4812      	ldr	r0, [pc, #72]	@ (8001308 <MQTT_TaskFun+0x120>)
 80012c0:	f010 fc1c 	bl	8011afc <puts>
				 break;
 80012c4:	e004      	b.n	80012d0 <MQTT_TaskFun+0xe8>
		  while (WIFI_IS_CONNECTED == 1)
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <MQTT_TaskFun+0x104>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d0cb      	beq.n	8001268 <MQTT_TaskFun+0x80>
			}
		  }

		  // 5. LIMPIEZA
		  NET_MQTT_OK = 0;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <MQTT_TaskFun+0x114>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
		  LOG(("[MQTT] Reiniciando ciclo de conexion...\r\n"));
 80012d6:	480d      	ldr	r0, [pc, #52]	@ (800130c <MQTT_TaskFun+0x124>)
 80012d8:	f010 fc10 	bl	8011afc <puts>
		  osDelay(pdMS_TO_TICKS(1000));
 80012dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e0:	f00d f9eb 	bl	800e6ba <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 80012e4:	e795      	b.n	8001212 <MQTT_TaskFun+0x2a>
 80012e6:	bf00      	nop
 80012e8:	080130f8 	.word	0x080130f8
 80012ec:	20000810 	.word	0x20000810
 80012f0:	08013118 	.word	0x08013118
 80012f4:	08013138 	.word	0x08013138
 80012f8:	0801315c 	.word	0x0801315c
 80012fc:	20000811 	.word	0x20000811
 8001300:	20000808 	.word	0x20000808
 8001304:	08013180 	.word	0x08013180
 8001308:	080131a0 	.word	0x080131a0
 800130c:	080131cc 	.word	0x080131cc

08001310 <task_envReadFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_envReadFunc */
void task_envReadFunc(void *argument)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b0b4      	sub	sp, #208	@ 0xd0
 8001314:	af04      	add	r7, sp, #16
 8001316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_envReadFunc */

  uint32_t id_msg = 0;    //Id del mensaje
 8001318:	2300      	movs	r3, #0
 800131a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  int16_t temp_int;  //Temperatura en un entero
  uint8_t hum;         //Humedad
  uint32_t flag;      //Bandera activada
  MqttMsg_t msg;      //Mensaje MQTT

  if ( BSP_TSENSOR_Init() == TSENSOR_OK )
 800131e:	f002 fd91 	bl	8003e44 <BSP_TSENSOR_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d103      	bne.n	8001330 <task_envReadFunc+0x20>
  {
    printf("Sensor de temperatura inicializado correctamente.\r\n");
 8001328:	4839      	ldr	r0, [pc, #228]	@ (8001410 <task_envReadFunc+0x100>)
 800132a:	f010 fbe7 	bl	8011afc <puts>
 800132e:	e002      	b.n	8001336 <task_envReadFunc+0x26>
  }
  else
  {
    printf("Error en la inicialización del sensor de temperatura.\r\n");
 8001330:	4838      	ldr	r0, [pc, #224]	@ (8001414 <task_envReadFunc+0x104>)
 8001332:	f010 fbe3 	bl	8011afc <puts>
  }

  if ( BSP_HSENSOR_Init() == HSENSOR_OK )
 8001336:	f002 fd57 	bl	8003de8 <BSP_HSENSOR_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d103      	bne.n	8001348 <task_envReadFunc+0x38>
  {
    printf("Sensor de humedad inicializado correctamente.\r\n");
 8001340:	4835      	ldr	r0, [pc, #212]	@ (8001418 <task_envReadFunc+0x108>)
 8001342:	f010 fbdb 	bl	8011afc <puts>
 8001346:	e002      	b.n	800134e <task_envReadFunc+0x3e>
  }
  else
  {
    printf("Error en la inicialización del sensor de humedad.\r\n");
 8001348:	4834      	ldr	r0, [pc, #208]	@ (800141c <task_envReadFunc+0x10c>)
 800134a:	f010 fbd7 	bl	8011afc <puts>
  }

  program_alarm_RTC();
 800134e:	f7ff f955 	bl	80005fc <program_alarm_RTC>

  /* Infinite loop */
  for(;;)
  {
    
    flag = osThreadFlagsWait( FLAG_BTN_EVENT | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 8001352:	f04f 32ff 	mov.w	r2, #4294967295
 8001356:	2100      	movs	r1, #0
 8001358:	2003      	movs	r0, #3
 800135a:	f00d f92d 	bl	800e5b8 <osThreadFlagsWait>
 800135e:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4

    if ( flag == FLAG_DATA_READY )
 8001362:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001366:	2b01      	cmp	r3, #1
 8001368:	d105      	bne.n	8001376 <task_envReadFunc+0x66>
    {
      reason = 0;   //El mensaje se envía por timeout
 800136a:	2300      	movs	r3, #0
 800136c:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
      program_alarm_RTC(); //Reinicio del temporizador
 8001370:	f7ff f944 	bl	80005fc <program_alarm_RTC>
 8001374:	e00a      	b.n	800138c <task_envReadFunc+0x7c>
    }
    else if ( flag == FLAG_BTN_EVENT )
 8001376:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800137a:	2b02      	cmp	r3, #2
 800137c:	d103      	bne.n	8001386 <task_envReadFunc+0x76>
    {
      reason = 1;   //El mensaje se envía por solicitud directa (botón)
 800137e:	2301      	movs	r3, #1
 8001380:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8001384:	e002      	b.n	800138c <task_envReadFunc+0x7c>
    }
    else
    {
      reason = 2;   //El mensaje no debería haberse enviado. Aquí no se debería entrar nunca
 8001386:	2302      	movs	r3, #2
 8001388:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
    }

    temp = BSP_TSENSOR_ReadTemp();
 800138c:	f002 fd76 	bl	8003e7c <BSP_TSENSOR_ReadTemp>
 8001390:	ed87 0a2c 	vstr	s0, [r7, #176]	@ 0xb0
    temp_int = (int16_t) (temp*10);
 8001394:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8001398:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800139c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a4:	ee17 3a90 	vmov	r3, s15
 80013a8:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    hum = (uint8_t) BSP_HSENSOR_ReadHumidity();
 80013ac:	f002 fd3c 	bl	8003e28 <BSP_HSENSOR_ReadHumidity>
 80013b0:	eef0 7a40 	vmov.f32	s15, s0
 80013b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b8:	edc7 7a00 	vstr	s15, [r7]
 80013bc:	783b      	ldrb	r3, [r7, #0]
 80013be:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad

    snprintf(msg.topic, sizeof(msg.topic), pcTempTopic);
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4a16      	ldr	r2, [pc, #88]	@ (8001420 <task_envReadFunc+0x110>)
 80013c8:	2120      	movs	r1, #32
 80013ca:	4618      	mov	r0, r3
 80013cc:	f010 fb9e 	bl	8011b0c <sniprintf>
    snprintf(msg.payload, sizeof(msg.payload),
 80013d0:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80013d4:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 80013d8:	f897 10ad 	ldrb.w	r1, [r7, #173]	@ 0xad
 80013dc:	f107 000c 	add.w	r0, r7, #12
 80013e0:	3020      	adds	r0, #32
 80013e2:	9102      	str	r1, [sp, #8]
 80013e4:	9201      	str	r2, [sp, #4]
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001424 <task_envReadFunc+0x114>)
 80013ee:	2180      	movs	r1, #128	@ 0x80
 80013f0:	f010 fb8c 	bl	8011b0c <sniprintf>
                 id_msg,
                 reason,
                 temp_int,
                 hum);
    
    osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <task_envReadFunc+0x118>)
 80013f6:	6818      	ldr	r0, [r3, #0]
 80013f8:	f107 010c 	add.w	r1, r7, #12
 80013fc:	2364      	movs	r3, #100	@ 0x64
 80013fe:	2200      	movs	r2, #0
 8001400:	f00d f9ea 	bl	800e7d8 <osMessageQueuePut>
    id_msg++;
 8001404:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001408:	3301      	adds	r3, #1
 800140a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    flag = osThreadFlagsWait( FLAG_BTN_EVENT | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 800140e:	e7a0      	b.n	8001352 <task_envReadFunc+0x42>
 8001410:	080131f8 	.word	0x080131f8
 8001414:	0801322c 	.word	0x0801322c
 8001418:	08013264 	.word	0x08013264
 800141c:	08013294 	.word	0x08013294
 8001420:	080132c8 	.word	0x080132c8
 8001424:	080132cc 	.word	0x080132cc
 8001428:	20000808 	.word	0x20000808

0800142c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d101      	bne.n	8001442 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800143e:	f002 fdfd 	bl	800403c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40001000 	.word	0x40001000

08001450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001454:	b672      	cpsid	i
}
 8001456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <Error_Handler+0x8>

0800145c <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af02      	add	r7, sp, #8
 8001462:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8001464:	4b1e      	ldr	r3, [pc, #120]	@ (80014e0 <prvConnectToServer+0x84>)
 8001466:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8001468:	f240 725b 	movw	r2, #1883	@ 0x75b
 800146c:	491d      	ldr	r1, [pc, #116]	@ (80014e4 <prvConnectToServer+0x88>)
 800146e:	481e      	ldr	r0, [pc, #120]	@ (80014e8 <prvConnectToServer+0x8c>)
 8001470:	f010 fadc 	bl	8011a2c <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8001474:	f107 0308 	add.w	r3, r7, #8
 8001478:	2200      	movs	r2, #0
 800147a:	9201      	str	r2, [sp, #4]
 800147c:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001480:	9200      	str	r2, [sp, #0]
 8001482:	4a1a      	ldr	r2, [pc, #104]	@ (80014ec <prvConnectToServer+0x90>)
 8001484:	2100      	movs	r1, #0
 8001486:	2000      	movs	r0, #0
 8001488:	f002 fd86 	bl	8003f98 <WIFI_OpenClientConnection>
 800148c:	4603      	mov	r3, r0
 800148e:	73bb      	strb	r3, [r7, #14]
        if((ret != WIFI_STATUS_OK) && (ret != 1)) {
 8001490:	7bbb      	ldrb	r3, [r7, #14]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d00c      	beq.n	80014b0 <prvConnectToServer+0x54>
 8001496:	7bbb      	ldrb	r3, [r7, #14]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d009      	beq.n	80014b0 <prvConnectToServer+0x54>
            LOG(("Error in opening MQTT connection: %d\n",ret));
 800149c:	7bbb      	ldrb	r3, [r7, #14]
 800149e:	4619      	mov	r1, r3
 80014a0:	4813      	ldr	r0, [pc, #76]	@ (80014f0 <prvConnectToServer+0x94>)
 80014a2:	f010 fac3 	bl	8011a2c <iprintf>
            osDelay(pdMS_TO_TICKS(10000));
 80014a6:	f242 7010 	movw	r0, #10000	@ 0x2710
 80014aa:	f00d f906 	bl	800e6ba <osDelay>
 80014ae:	e00f      	b.n	80014d0 <prvConnectToServer+0x74>
		} else {
	        pxNetworkContext->socket = SOCKET;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3302      	adds	r3, #2
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f240 725b 	movw	r2, #1883	@ 0x75b
 80014ca:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 80014cc:	2301      	movs	r3, #1
 80014ce:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d1c8      	bne.n	8001468 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 80014d6:	2301      	movs	r3, #1
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	31b22436 	.word	0x31b22436
 80014e4:	08013308 	.word	0x08013308
 80014e8:	0801331c 	.word	0x0801331c
 80014ec:	08013340 	.word	0x08013340
 80014f0:	08013348 	.word	0x08013348

080014f4 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b094      	sub	sp, #80	@ 0x50
 80014f8:	af02      	add	r7, sp, #8
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult;
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;
    HAL_Delay(50);
 80014fe:	2032      	movs	r0, #50	@ 0x32
 8001500:	f002 fdbc 	bl	800407c <HAL_Delay>

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	7818      	ldrb	r0, [r3, #0]
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	683a      	ldr	r2, [r7, #0]
 800150e:	2101      	movs	r1, #1
 8001510:	f00c febe 	bl	800e290 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8001514:	f107 010c 	add.w	r1, r7, #12
 8001518:	4b30      	ldr	r3, [pc, #192]	@ (80015dc <prvCreateMQTTConnectionWithBroker+0xe8>)
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	4b30      	ldr	r3, [pc, #192]	@ (80015e0 <prvCreateMQTTConnectionWithBroker+0xec>)
 800151e:	4a31      	ldr	r2, [pc, #196]	@ (80015e4 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f00a fd2f 	bl	800bf84 <MQTT_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 800152c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00b      	beq.n	800154c <prvCreateMQTTConnectionWithBroker+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001538:	f383 8811 	msr	BASEPRI, r3
 800153c:	f3bf 8f6f 	isb	sy
 8001540:	f3bf 8f4f 	dsb	sy
 8001544:	643b      	str	r3, [r7, #64]	@ 0x40
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001546:	bf00      	nop
 8001548:	bf00      	nop
 800154a:	e7fd      	b.n	8001548 <prvCreateMQTTConnectionWithBroker+0x54>
    LOG(("MQTT initialized\n"));
 800154c:	4826      	ldr	r0, [pc, #152]	@ (80015e8 <prvCreateMQTTConnectionWithBroker+0xf4>)
 800154e:	f010 fad5 	bl	8011afc <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8001552:	f107 0320 	add.w	r3, r7, #32
 8001556:	221c      	movs	r2, #28
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f010 fc30 	bl	8011dc0 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001560:	2301      	movs	r3, #1
 8001562:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001566:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 800156a:	2317      	movs	r3, #23
 800156c:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 800156e:	2300      	movs	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8001572:	2000      	movs	r0, #0
 8001574:	f7fe fe2c 	bl	80001d0 <strlen>
 8001578:	4603      	mov	r3, r0
 800157a:	b29b      	uxth	r3, r3
 800157c:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 800157e:	2300      	movs	r3, #0
 8001580:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 8001582:	2000      	movs	r0, #0
 8001584:	f7fe fe24 	bl	80001d0 <strlen>
 8001588:	4603      	mov	r3, r0
 800158a:	b29b      	uxth	r3, r3
 800158c:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 800158e:	233c      	movs	r3, #60	@ 0x3c
 8001590:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 8001592:	f107 0120 	add.w	r1, r7, #32
 8001596:	f107 031f 	add.w	r3, r7, #31
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015a0:	2200      	movs	r2, #0
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f00a fd43 	bl	800c02e <MQTT_Connect>
 80015a8:	4603      	mov	r3, r0
 80015aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 80015ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d00b      	beq.n	80015ce <prvCreateMQTTConnectionWithBroker+0xda>
	__asm volatile
 80015b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015ba:	f383 8811 	msr	BASEPRI, r3
 80015be:	f3bf 8f6f 	isb	sy
 80015c2:	f3bf 8f4f 	dsb	sy
 80015c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 80015c8:	bf00      	nop
 80015ca:	bf00      	nop
 80015cc:	e7fd      	b.n	80015ca <prvCreateMQTTConnectionWithBroker+0xd6>
    LOG(("MQTT connected to broker\n"));
 80015ce:	4808      	ldr	r0, [pc, #32]	@ (80015f0 <prvCreateMQTTConnectionWithBroker+0xfc>)
 80015d0:	f010 fa94 	bl	8011afc <puts>

}
 80015d4:	bf00      	nop
 80015d6:	3748      	adds	r7, #72	@ 0x48
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000000 	.word	0x20000000
 80015e0:	08001781 	.word	0x08001781
 80015e4:	08001751 	.word	0x08001751
 80015e8:	08013370 	.word	0x08013370
 80015ec:	08013384 	.word	0x08013384
 80015f0:	0801339c 	.word	0x0801339c

080015f4 <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08a      	sub	sp, #40	@ 0x28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	2214      	movs	r2, #20
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f010 fbd9 	bl	8011dc0 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 800160e:	2300      	movs	r3, #0
 8001610:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 8001612:	2300      	movs	r3, #0
 8001614:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 800161a:	68b8      	ldr	r0, [r7, #8]
 800161c:	f7fe fdd8 	bl	80001d0 <strlen>
 8001620:	4603      	mov	r3, r0
 8001622:	b29b      	uxth	r3, r3
 8001624:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7fe fdd0 	bl	80001d0 <strlen>
 8001630:	4603      	mov	r3, r0
 8001632:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 8001634:	f107 0310 	add.w	r3, r7, #16
 8001638:	2200      	movs	r2, #0
 800163a:	4619      	mov	r1, r3
 800163c:	68f8      	ldr	r0, [r7, #12]
 800163e:	f00a fdae 	bl	800c19e <MQTT_Publish>
 8001642:	4603      	mov	r3, r0
 8001644:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8001648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800164c:	2b00      	cmp	r3, #0
 800164e:	d104      	bne.n	800165a <prvMQTTPublishToTopic+0x66>
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	68b9      	ldr	r1, [r7, #8]
 8001654:	4803      	ldr	r0, [pc, #12]	@ (8001664 <prvMQTTPublishToTopic+0x70>)
 8001656:	f010 f9e9 	bl	8011a2c <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 800165a:	bf00      	nop
 800165c:	3728      	adds	r7, #40	@ 0x28
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	080133b8 	.word	0x080133b8

08001668 <prvMQTTProcessIncomingPublish>:

    } while( xFailedSubscribeToTopic == true  );
}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b0c2      	sub	sp, #264	@ 0x108
 800166c:	af00      	add	r7, sp, #0
 800166e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001672:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001676:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8001678:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800167c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	68d9      	ldr	r1, [r3, #12]
 8001684:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001688:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	691b      	ldr	r3, [r3, #16]
 8001690:	2b7f      	cmp	r3, #127	@ 0x7f
 8001692:	bf28      	it	cs
 8001694:	237f      	movcs	r3, #127	@ 0x7f
 8001696:	461a      	mov	r2, r3
 8001698:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800169c:	4618      	mov	r0, r3
 800169e:	f010 fcee 	bl	801207e <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 80016a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80016a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80016b2:	4293      	cmp	r3, r2
 80016b4:	bf28      	it	cs
 80016b6:	4613      	movcs	r3, r2
 80016b8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80016bc:	443b      	add	r3, r7
 80016be:	2200      	movs	r2, #0
 80016c0:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 80016c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80016c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6859      	ldr	r1, [r3, #4]
 80016d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80016d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	891b      	ldrh	r3, [r3, #8]
 80016dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80016de:	bf28      	it	cs
 80016e0:	237f      	movcs	r3, #127	@ 0x7f
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	461a      	mov	r2, r3
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	4618      	mov	r0, r3
 80016ec:	f010 fcc7 	bl	801207e <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 80016f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80016f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	891b      	ldrh	r3, [r3, #8]
 80016fc:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001700:	4293      	cmp	r3, r2
 8001702:	bf28      	it	cs
 8001704:	4613      	movcs	r3, r2
 8001706:	b29b      	uxth	r3, r3
 8001708:	461a      	mov	r2, r3
 800170a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800170e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001712:	2100      	movs	r1, #0
 8001714:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 8001716:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	4619      	mov	r1, r3
 8001720:	480a      	ldr	r0, [pc, #40]	@ (800174c <prvMQTTProcessIncomingPublish+0xe4>)
 8001722:	f010 f983 	bl	8011a2c <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 8001726:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800172a:	2b31      	cmp	r3, #49	@ 0x31
 800172c:	d102      	bne.n	8001734 <prvMQTTProcessIncomingPublish+0xcc>
 800172e:	2000      	movs	r0, #0
 8001730:	f002 f9de 	bl	8003af0 <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 8001734:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001738:	2b30      	cmp	r3, #48	@ 0x30
 800173a:	d102      	bne.n	8001742 <prvMQTTProcessIncomingPublish+0xda>
 800173c:	2000      	movs	r0, #0
 800173e:	f002 f9ed 	bl	8003b1c <BSP_LED_Off>

}
 8001742:	bf00      	nop
 8001744:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	08013428 	.word	0x08013428

08001750 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 800175a:	2300      	movs	r3, #0
 800175c:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 800175e:	f00e faa9 	bl	800fcb4 <xTaskGetTickCount>
 8001762:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001768:	4b04      	ldr	r3, [pc, #16]	@ (800177c <prvGetTimeMs+0x2c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 8001772:	683b      	ldr	r3, [r7, #0]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000c00 	.word	0x20000c00

08001780 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001794:	2b30      	cmp	r3, #48	@ 0x30
 8001796:	d104      	bne.n	80017a2 <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff63 	bl	8001668 <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 80017a2:	bf00      	nop
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b2:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <HAL_MspInit+0x4c>)
 80017b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b6:	4a10      	ldr	r2, [pc, #64]	@ (80017f8 <HAL_MspInit+0x4c>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80017be:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <HAL_MspInit+0x4c>)
 80017c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ca:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <HAL_MspInit+0x4c>)
 80017cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ce:	4a0a      	ldr	r2, [pc, #40]	@ (80017f8 <HAL_MspInit+0x4c>)
 80017d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017d6:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <HAL_MspInit+0x4c>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	210f      	movs	r1, #15
 80017e6:	f06f 0001 	mvn.w	r0, #1
 80017ea:	f002 fd47 	bl	800427c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40021000 	.word	0x40021000

080017fc <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b0ac      	sub	sp, #176	@ 0xb0
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2288      	movs	r2, #136	@ 0x88
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f010 facf 	bl	8011dc0 <memset>
  if(DFSDM1_Init == 0)
 8001822:	4b25      	ldr	r3, [pc, #148]	@ (80018b8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d142      	bne.n	80018b0 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800182a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800182e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001830:	2300      	movs	r3, #0
 8001832:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4618      	mov	r0, r3
 800183c:	f005 f880 	bl	8006940 <HAL_RCCEx_PeriphCLKConfig>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001846:	f7ff fe03 	bl	8001450 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800184a:	4b1c      	ldr	r3, [pc, #112]	@ (80018bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 800184c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800184e:	4a1b      	ldr	r2, [pc, #108]	@ (80018bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001850:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001854:	6613      	str	r3, [r2, #96]	@ 0x60
 8001856:	4b19      	ldr	r3, [pc, #100]	@ (80018bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001862:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001866:	4a15      	ldr	r2, [pc, #84]	@ (80018bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001868:	f043 0310 	orr.w	r3, r3, #16
 800186c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186e:	4b13      	ldr	r3, [pc, #76]	@ (80018bc <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800187a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800187e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001894:	2306      	movs	r3, #6
 8001896:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800189a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800189e:	4619      	mov	r1, r3
 80018a0:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <HAL_DFSDM_ChannelMspInit+0xc4>)
 80018a2:	f002 fe71 	bl	8004588 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	3301      	adds	r3, #1
 80018ac:	4a02      	ldr	r2, [pc, #8]	@ (80018b8 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80018ae:	6013      	str	r3, [r2, #0]
  }

}
 80018b0:	bf00      	nop
 80018b2:	37b0      	adds	r7, #176	@ 0xb0
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000c04 	.word	0x20000c04
 80018bc:	40021000 	.word	0x40021000
 80018c0:	48001000 	.word	0x48001000

080018c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b0ac      	sub	sp, #176	@ 0xb0
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	2288      	movs	r2, #136	@ 0x88
 80018e2:	2100      	movs	r1, #0
 80018e4:	4618      	mov	r0, r3
 80018e6:	f010 fa6b 	bl	8011dc0 <memset>
  if(hi2c->Instance==I2C2)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a21      	ldr	r2, [pc, #132]	@ (8001974 <HAL_I2C_MspInit+0xb0>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d13b      	bne.n	800196c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80018f4:	2380      	movs	r3, #128	@ 0x80
 80018f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80018f8:	2300      	movs	r3, #0
 80018fa:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4618      	mov	r0, r3
 8001902:	f005 f81d 	bl	8006940 <HAL_RCCEx_PeriphCLKConfig>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800190c:	f7ff fda0 	bl	8001450 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <HAL_I2C_MspInit+0xb4>)
 8001912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001914:	4a18      	ldr	r2, [pc, #96]	@ (8001978 <HAL_I2C_MspInit+0xb4>)
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800191c:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <HAL_I2C_MspInit+0xb4>)
 800191e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001928:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800192c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001930:	2312      	movs	r3, #18
 8001932:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001936:	2301      	movs	r3, #1
 8001938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193c:	2303      	movs	r3, #3
 800193e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001942:	2304      	movs	r3, #4
 8001944:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001948:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800194c:	4619      	mov	r1, r3
 800194e:	480b      	ldr	r0, [pc, #44]	@ (800197c <HAL_I2C_MspInit+0xb8>)
 8001950:	f002 fe1a 	bl	8004588 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001954:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <HAL_I2C_MspInit+0xb4>)
 8001956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001958:	4a07      	ldr	r2, [pc, #28]	@ (8001978 <HAL_I2C_MspInit+0xb4>)
 800195a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800195e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001960:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <HAL_I2C_MspInit+0xb4>)
 8001962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001964:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800196c:	bf00      	nop
 800196e:	37b0      	adds	r7, #176	@ 0xb0
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40005800 	.word	0x40005800
 8001978:	40021000 	.word	0x40021000
 800197c:	48000400 	.word	0x48000400

08001980 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a0b      	ldr	r2, [pc, #44]	@ (80019bc <HAL_I2C_MspDeInit+0x3c>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d10f      	bne.n	80019b2 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001992:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <HAL_I2C_MspDeInit+0x40>)
 8001994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001996:	4a0a      	ldr	r2, [pc, #40]	@ (80019c0 <HAL_I2C_MspDeInit+0x40>)
 8001998:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800199c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 800199e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019a2:	4808      	ldr	r0, [pc, #32]	@ (80019c4 <HAL_I2C_MspDeInit+0x44>)
 80019a4:	f002 ff9a 	bl	80048dc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 80019a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019ac:	4805      	ldr	r0, [pc, #20]	@ (80019c4 <HAL_I2C_MspDeInit+0x44>)
 80019ae:	f002 ff95 	bl	80048dc <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40005800 	.word	0x40005800
 80019c0:	40021000 	.word	0x40021000
 80019c4:	48000400 	.word	0x48000400

080019c8 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	@ 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a17      	ldr	r2, [pc, #92]	@ (8001a44 <HAL_QSPI_MspInit+0x7c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d128      	bne.n	8001a3c <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80019ea:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <HAL_QSPI_MspInit+0x80>)
 80019ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019ee:	4a16      	ldr	r2, [pc, #88]	@ (8001a48 <HAL_QSPI_MspInit+0x80>)
 80019f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80019f6:	4b14      	ldr	r3, [pc, #80]	@ (8001a48 <HAL_QSPI_MspInit+0x80>)
 80019f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a02:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <HAL_QSPI_MspInit+0x80>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a06:	4a10      	ldr	r2, [pc, #64]	@ (8001a48 <HAL_QSPI_MspInit+0x80>)
 8001a08:	f043 0310 	orr.w	r3, r3, #16
 8001a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <HAL_QSPI_MspInit+0x80>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a12:	f003 0310 	and.w	r3, r3, #16
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001a1a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001a1e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001a2c:	230a      	movs	r3, #10
 8001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4619      	mov	r1, r3
 8001a36:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <HAL_QSPI_MspInit+0x84>)
 8001a38:	f002 fda6 	bl	8004588 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3728      	adds	r7, #40	@ 0x28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	a0001000 	.word	0xa0001000
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	48001000 	.word	0x48001000

08001a50 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0a4      	sub	sp, #144	@ 0x90
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a58:	f107 0308 	add.w	r3, r7, #8
 8001a5c:	2288      	movs	r2, #136	@ 0x88
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f010 f9ad 	bl	8011dc0 <memset>
  if(hrtc->Instance==RTC)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a14      	ldr	r2, [pc, #80]	@ (8001abc <HAL_RTC_MspInit+0x6c>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d120      	bne.n	8001ab2 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a74:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a7e:	f107 0308 	add.w	r3, r7, #8
 8001a82:	4618      	mov	r0, r3
 8001a84:	f004 ff5c 	bl	8006940 <HAL_RCCEx_PeriphCLKConfig>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001a8e:	f7ff fcdf 	bl	8001450 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac0 <HAL_RTC_MspInit+0x70>)
 8001a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a98:	4a09      	ldr	r2, [pc, #36]	@ (8001ac0 <HAL_RTC_MspInit+0x70>)
 8001a9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2105      	movs	r1, #5
 8001aa6:	2029      	movs	r0, #41	@ 0x29
 8001aa8:	f002 fbe8 	bl	800427c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001aac:	2029      	movs	r0, #41	@ 0x29
 8001aae:	f002 fc01 	bl	80042b4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001ab2:	bf00      	nop
 8001ab4:	3790      	adds	r7, #144	@ 0x90
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40002800 	.word	0x40002800
 8001ac0:	40021000 	.word	0x40021000

08001ac4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	@ 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b50 <HAL_SPI_MspInit+0x8c>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d130      	bne.n	8001b48 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b54 <HAL_SPI_MspInit+0x90>)
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aea:	4a1a      	ldr	r2, [pc, #104]	@ (8001b54 <HAL_SPI_MspInit+0x90>)
 8001aec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001af0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001af2:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <HAL_SPI_MspInit+0x90>)
 8001af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afe:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <HAL_SPI_MspInit+0x90>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	4a14      	ldr	r2, [pc, #80]	@ (8001b54 <HAL_SPI_MspInit+0x90>)
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0a:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_SPI_MspInit+0x90>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001b16:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b24:	2303      	movs	r3, #3
 8001b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b28:	2306      	movs	r3, #6
 8001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	4619      	mov	r1, r3
 8001b32:	4809      	ldr	r0, [pc, #36]	@ (8001b58 <HAL_SPI_MspInit+0x94>)
 8001b34:	f002 fd28 	bl	8004588 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2105      	movs	r1, #5
 8001b3c:	2033      	movs	r0, #51	@ 0x33
 8001b3e:	f002 fb9d 	bl	800427c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001b42:	2033      	movs	r0, #51	@ 0x33
 8001b44:	f002 fbb6 	bl	80042b4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001b48:	bf00      	nop
 8001b4a:	3728      	adds	r7, #40	@ 0x28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40003c00 	.word	0x40003c00
 8001b54:	40021000 	.word	0x40021000
 8001b58:	48000800 	.word	0x48000800

08001b5c <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <HAL_SPI_MspDeInit+0x38>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d10d      	bne.n	8001b8a <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <HAL_SPI_MspDeInit+0x3c>)
 8001b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b72:	4a09      	ldr	r2, [pc, #36]	@ (8001b98 <HAL_SPI_MspDeInit+0x3c>)
 8001b74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001b78:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001b7a:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001b7e:	4807      	ldr	r0, [pc, #28]	@ (8001b9c <HAL_SPI_MspDeInit+0x40>)
 8001b80:	f002 feac 	bl	80048dc <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001b84:	2033      	movs	r0, #51	@ 0x33
 8001b86:	f002 fba3 	bl	80042d0 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40003c00 	.word	0x40003c00
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	48000800 	.word	0x48000800

08001ba0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b0ae      	sub	sp, #184	@ 0xb8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	2288      	movs	r2, #136	@ 0x88
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f010 f8fd 	bl	8011dc0 <memset>
  if(huart->Instance==USART1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a42      	ldr	r2, [pc, #264]	@ (8001cd4 <HAL_UART_MspInit+0x134>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d13b      	bne.n	8001c48 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f004 feaf 	bl	8006940 <HAL_RCCEx_PeriphCLKConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001be8:	f7ff fc32 	bl	8001450 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bec:	4b3a      	ldr	r3, [pc, #232]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bf0:	4a39      	ldr	r2, [pc, #228]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001bf2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bf6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bf8:	4b37      	ldr	r3, [pc, #220]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c04:	4b34      	ldr	r3, [pc, #208]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c08:	4a33      	ldr	r2, [pc, #204]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c0a:	f043 0302 	orr.w	r3, r3, #2
 8001c0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c10:	4b31      	ldr	r3, [pc, #196]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001c1c:	23c0      	movs	r3, #192	@ 0xc0
 8001c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c34:	2307      	movs	r3, #7
 8001c36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4826      	ldr	r0, [pc, #152]	@ (8001cdc <HAL_UART_MspInit+0x13c>)
 8001c42:	f002 fca1 	bl	8004588 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c46:	e040      	b.n	8001cca <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a24      	ldr	r2, [pc, #144]	@ (8001ce0 <HAL_UART_MspInit+0x140>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d13b      	bne.n	8001cca <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c52:	2304      	movs	r3, #4
 8001c54:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001c56:	2300      	movs	r3, #0
 8001c58:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f004 fe6e 	bl	8006940 <HAL_RCCEx_PeriphCLKConfig>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001c6a:	f7ff fbf1 	bl	8001450 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c72:	4a19      	ldr	r2, [pc, #100]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c78:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c7a:	4b17      	ldr	r3, [pc, #92]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c86:	4b14      	ldr	r3, [pc, #80]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8a:	4a13      	ldr	r2, [pc, #76]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c8c:	f043 0308 	orr.w	r3, r3, #8
 8001c90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c92:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <HAL_UART_MspInit+0x138>)
 8001c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001c9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001cb8:	2307      	movs	r3, #7
 8001cba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cbe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <HAL_UART_MspInit+0x144>)
 8001cc6:	f002 fc5f 	bl	8004588 <HAL_GPIO_Init>
}
 8001cca:	bf00      	nop
 8001ccc:	37b8      	adds	r7, #184	@ 0xb8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40013800 	.word	0x40013800
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	48000400 	.word	0x48000400
 8001ce0:	40004800 	.word	0x40004800
 8001ce4:	48000c00 	.word	0x48000c00

08001ce8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b0ac      	sub	sp, #176	@ 0xb0
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2288      	movs	r2, #136	@ 0x88
 8001d06:	2100      	movs	r1, #0
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f010 f859 	bl	8011dc0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d16:	d17c      	bne.n	8001e12 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001d18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d1c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001d1e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001d22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001d26:	2301      	movs	r3, #1
 8001d28:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001d2e:	2318      	movs	r3, #24
 8001d30:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001d32:	2307      	movs	r3, #7
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001d36:	2302      	movs	r3, #2
 8001d38:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001d3e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001d42:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f004 fdf9 	bl	8006940 <HAL_RCCEx_PeriphCLKConfig>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001d54:	f7ff fb7c 	bl	8001450 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d58:	4b30      	ldr	r3, [pc, #192]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d64:	4b2d      	ldr	r3, [pc, #180]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001d70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001d84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d8e:	f002 fbfb 	bl	8004588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001d92:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001d96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001dac:	230a      	movs	r3, #10
 8001dae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001db6:	4619      	mov	r1, r3
 8001db8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dbc:	f002 fbe4 	bl	8004588 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001dc0:	4b16      	ldr	r3, [pc, #88]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc4:	4a15      	ldr	r2, [pc, #84]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001dc6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dcc:	4b13      	ldr	r3, [pc, #76]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd8:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d114      	bne.n	8001e0e <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de8:	4a0c      	ldr	r2, [pc, #48]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8001df0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001dfc:	f003 fea2 	bl	8005b44 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e04:	4a05      	ldr	r2, [pc, #20]	@ (8001e1c <HAL_PCD_MspInit+0x134>)
 8001e06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e0a:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001e0c:	e001      	b.n	8001e12 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001e0e:	f003 fe99 	bl	8005b44 <HAL_PWREx_EnableVddUSB>
}
 8001e12:	bf00      	nop
 8001e14:	37b0      	adds	r7, #176	@ 0xb0
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000

08001e20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08e      	sub	sp, #56	@ 0x38
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e2e:	4b34      	ldr	r3, [pc, #208]	@ (8001f00 <HAL_InitTick+0xe0>)
 8001e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e32:	4a33      	ldr	r2, [pc, #204]	@ (8001f00 <HAL_InitTick+0xe0>)
 8001e34:	f043 0310 	orr.w	r3, r3, #16
 8001e38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e3a:	4b31      	ldr	r3, [pc, #196]	@ (8001f00 <HAL_InitTick+0xe0>)
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3e:	f003 0310 	and.w	r3, r3, #16
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e46:	f107 0210 	add.w	r2, r7, #16
 8001e4a:	f107 0314 	add.w	r3, r7, #20
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f004 fce3 	bl	800681c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e56:	6a3b      	ldr	r3, [r7, #32]
 8001e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d103      	bne.n	8001e68 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e60:	f004 fcb0 	bl	80067c4 <HAL_RCC_GetPCLK1Freq>
 8001e64:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e66:	e004      	b.n	8001e72 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e68:	f004 fcac 	bl	80067c4 <HAL_RCC_GetPCLK1Freq>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e74:	4a23      	ldr	r2, [pc, #140]	@ (8001f04 <HAL_InitTick+0xe4>)
 8001e76:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7a:	0c9b      	lsrs	r3, r3, #18
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e80:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e82:	4a22      	ldr	r2, [pc, #136]	@ (8001f0c <HAL_InitTick+0xec>)
 8001e84:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e86:	4b20      	ldr	r3, [pc, #128]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e88:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e8c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e92:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e94:	4b1c      	ldr	r3, [pc, #112]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea0:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001ea6:	4818      	ldr	r0, [pc, #96]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001ea8:	f007 f9fb 	bl	80092a2 <HAL_TIM_Base_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001eb2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d11b      	bne.n	8001ef2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001eba:	4813      	ldr	r0, [pc, #76]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001ebc:	f007 fa52 	bl	8009364 <HAL_TIM_Base_Start_IT>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ec6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d111      	bne.n	8001ef2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ece:	2036      	movs	r0, #54	@ 0x36
 8001ed0:	f002 f9f0 	bl	80042b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b0f      	cmp	r3, #15
 8001ed8:	d808      	bhi.n	8001eec <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001eda:	2200      	movs	r2, #0
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	2036      	movs	r0, #54	@ 0x36
 8001ee0:	f002 f9cc 	bl	800427c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <HAL_InitTick+0xf0>)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	e002      	b.n	8001ef2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ef2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3738      	adds	r7, #56	@ 0x38
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40021000 	.word	0x40021000
 8001f04:	431bde83 	.word	0x431bde83
 8001f08:	20000c08 	.word	0x20000c08
 8001f0c:	40001000 	.word	0x40001000
 8001f10:	2000002c 	.word	0x2000002c

08001f14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <NMI_Handler+0x4>

08001f1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <HardFault_Handler+0x4>

08001f24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <MemManage_Handler+0x4>

08001f2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <BusFault_Handler+0x4>

08001f34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <UsageFault_Handler+0x4>

08001f3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8001f4e:	2002      	movs	r0, #2
 8001f50:	f002 fde8 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001f5c:	2020      	movs	r0, #32
 8001f5e:	f002 fde1 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001f62:	2040      	movs	r0, #64	@ 0x40
 8001f64:	f002 fdde 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001f68:	2080      	movs	r0, #128	@ 0x80
 8001f6a:	f002 fddb 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001f6e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001f72:	f002 fdd7 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001f7e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001f82:	f002 fdcf 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001f86:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001f8a:	f002 fdcb 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 8001f8e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f92:	f002 fdc7 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001f96:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001f9a:	f002 fdc3 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001f9e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001fa2:	f002 fdbf 	bl	8004b24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001fb0:	4802      	ldr	r0, [pc, #8]	@ (8001fbc <RTC_Alarm_IRQHandler+0x10>)
 8001fb2:	f005 fd23 	bl	80079fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000180 	.word	0x20000180

08001fc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fc4:	4802      	ldr	r0, [pc, #8]	@ (8001fd0 <TIM6_DAC_IRQHandler+0x10>)
 8001fc6:	f007 fa3d 	bl	8009444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000c08 	.word	0x20000c08

08001fd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return 1;
 8001fd8:	2301      	movs	r3, #1
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <_kill>:

int _kill(int pid, int sig)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fee:	f010 f819 	bl	8012024 <__errno>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2216      	movs	r2, #22
 8001ff6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ff8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <_exit>:

void _exit (int status)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800200c:	f04f 31ff 	mov.w	r1, #4294967295
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff ffe7 	bl	8001fe4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002016:	bf00      	nop
 8002018:	e7fd      	b.n	8002016 <_exit+0x12>

0800201a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b086      	sub	sp, #24
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	e00a      	b.n	8002042 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800202c:	f3af 8000 	nop.w
 8002030:	4601      	mov	r1, r0
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	60ba      	str	r2, [r7, #8]
 8002038:	b2ca      	uxtb	r2, r1
 800203a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	3301      	adds	r3, #1
 8002040:	617b      	str	r3, [r7, #20]
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	429a      	cmp	r2, r3
 8002048:	dbf0      	blt.n	800202c <_read+0x12>
  }

  return len;
 800204a:	687b      	ldr	r3, [r7, #4]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800205c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800207c:	605a      	str	r2, [r3, #4]
  return 0;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_isatty>:

int _isatty(int file)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002094:	2301      	movs	r3, #1
}
 8002096:	4618      	mov	r0, r3
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b085      	sub	sp, #20
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c4:	4a14      	ldr	r2, [pc, #80]	@ (8002118 <_sbrk+0x5c>)
 80020c6:	4b15      	ldr	r3, [pc, #84]	@ (800211c <_sbrk+0x60>)
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d0:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <_sbrk+0x64>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d8:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <_sbrk+0x64>)
 80020da:	4a12      	ldr	r2, [pc, #72]	@ (8002124 <_sbrk+0x68>)
 80020dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <_sbrk+0x64>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d207      	bcs.n	80020fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ec:	f00f ff9a 	bl	8012024 <__errno>
 80020f0:	4603      	mov	r3, r0
 80020f2:	220c      	movs	r2, #12
 80020f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295
 80020fa:	e009      	b.n	8002110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020fc:	4b08      	ldr	r3, [pc, #32]	@ (8002120 <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002102:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <_sbrk+0x64>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	4a05      	ldr	r2, [pc, #20]	@ (8002120 <_sbrk+0x64>)
 800210c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800210e:	68fb      	ldr	r3, [r7, #12]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20018000 	.word	0x20018000
 800211c:	00000400 	.word	0x00000400
 8002120:	20000c54 	.word	0x20000c54
 8002124:	200061b0 	.word	0x200061b0

08002128 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800212c:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <SystemInit+0x20>)
 800212e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002132:	4a05      	ldr	r2, [pc, #20]	@ (8002148 <SystemInit+0x20>)
 8002134:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002138:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	e000ed00 	.word	0xe000ed00

0800214c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800214c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002184 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002150:	f7ff ffea 	bl	8002128 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002154:	480c      	ldr	r0, [pc, #48]	@ (8002188 <LoopForever+0x6>)
  ldr r1, =_edata
 8002156:	490d      	ldr	r1, [pc, #52]	@ (800218c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002158:	4a0d      	ldr	r2, [pc, #52]	@ (8002190 <LoopForever+0xe>)
  movs r3, #0
 800215a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800215c:	e002      	b.n	8002164 <LoopCopyDataInit>

0800215e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800215e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002162:	3304      	adds	r3, #4

08002164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002168:	d3f9      	bcc.n	800215e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <LoopForever+0x12>)
  ldr r4, =_ebss
 800216c:	4c0a      	ldr	r4, [pc, #40]	@ (8002198 <LoopForever+0x16>)
  movs r3, #0
 800216e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002170:	e001      	b.n	8002176 <LoopFillZerobss>

08002172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002174:	3204      	adds	r2, #4

08002176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002178:	d3fb      	bcc.n	8002172 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800217a:	f00f ff59 	bl	8012030 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800217e:	f7fe fb15 	bl	80007ac <main>

08002182 <LoopForever>:

LoopForever:
    b LoopForever
 8002182:	e7fe      	b.n	8002182 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002184:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800218c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002190:	08014980 	.word	0x08014980
  ldr r2, =_sbss
 8002194:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002198:	200061b0 	.word	0x200061b0

0800219c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800219c:	e7fe      	b.n	800219c <ADC1_2_IRQHandler>

0800219e <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	4603      	mov	r3, r0
 80021a6:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80021ac:	d906      	bls.n	80021bc <Hex2Num+0x1e>
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2b39      	cmp	r3, #57	@ 0x39
 80021b2:	d803      	bhi.n	80021bc <Hex2Num+0x1e>
        return a - '0';
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	3b30      	subs	r3, #48	@ 0x30
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	e014      	b.n	80021e6 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	2b60      	cmp	r3, #96	@ 0x60
 80021c0:	d906      	bls.n	80021d0 <Hex2Num+0x32>
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	2b66      	cmp	r3, #102	@ 0x66
 80021c6:	d803      	bhi.n	80021d0 <Hex2Num+0x32>
        return (a - 'a') + 10;
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	3b57      	subs	r3, #87	@ 0x57
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	e00a      	b.n	80021e6 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	2b40      	cmp	r3, #64	@ 0x40
 80021d4:	d906      	bls.n	80021e4 <Hex2Num+0x46>
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	2b46      	cmp	r3, #70	@ 0x46
 80021da:	d803      	bhi.n	80021e4 <Hex2Num+0x46>
        return (a - 'A') + 10;
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	3b37      	subs	r3, #55	@ 0x37
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	e000      	b.n	80021e6 <Hex2Num+0x48>
    }

    return 0;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b084      	sub	sp, #16
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8002204:	e012      	b.n	800222c <ParseHexNumber+0x3a>
        sum <<= 4;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	011b      	lsls	r3, r3, #4
 800220a:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff ffc4 	bl	800219e <Hex2Num>
 8002216:	4603      	mov	r3, r0
 8002218:	461a      	mov	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4413      	add	r3, r2
 800221e:	60fb      	str	r3, [r7, #12]
        ptr++;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3301      	adds	r3, #1
 8002224:	607b      	str	r3, [r7, #4]
        i++;
 8002226:	7afb      	ldrb	r3, [r7, #11]
 8002228:	3301      	adds	r3, #1
 800222a:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2b2f      	cmp	r3, #47	@ 0x2f
 8002232:	d903      	bls.n	800223c <ParseHexNumber+0x4a>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	2b39      	cmp	r3, #57	@ 0x39
 800223a:	d9e4      	bls.n	8002206 <ParseHexNumber+0x14>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b60      	cmp	r3, #96	@ 0x60
 8002242:	d903      	bls.n	800224c <ParseHexNumber+0x5a>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b66      	cmp	r3, #102	@ 0x66
 800224a:	d9dc      	bls.n	8002206 <ParseHexNumber+0x14>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b40      	cmp	r3, #64	@ 0x40
 8002252:	d903      	bls.n	800225c <ParseHexNumber+0x6a>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b46      	cmp	r3, #70	@ 0x46
 800225a:	d9d4      	bls.n	8002206 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d002      	beq.n	8002268 <ParseHexNumber+0x76>
        *cnt = i;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	7afa      	ldrb	r2, [r7, #11]
 8002266:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8002268:	68fb      	ldr	r3, [r7, #12]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8002272:	b480      	push	{r7}
 8002274:	b085      	sub	sp, #20
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
 800227a:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 800227c:	2300      	movs	r3, #0
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	2300      	movs	r3, #0
 8002282:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b2d      	cmp	r3, #45	@ 0x2d
 800228e:	d119      	bne.n	80022c4 <ParseNumber+0x52>
        minus = 1;
 8002290:	2301      	movs	r3, #1
 8002292:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3301      	adds	r3, #1
 8002298:	607b      	str	r3, [r7, #4]
        i++;
 800229a:	7bbb      	ldrb	r3, [r7, #14]
 800229c:	3301      	adds	r3, #1
 800229e:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 80022a0:	e010      	b.n	80022c4 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 80022a2:	68ba      	ldr	r2, [r7, #8]
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	461a      	mov	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	3b30      	subs	r3, #48	@ 0x30
 80022b4:	4413      	add	r3, r2
 80022b6:	60bb      	str	r3, [r7, #8]
        ptr++;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3301      	adds	r3, #1
 80022bc:	607b      	str	r3, [r7, #4]
        i++;
 80022be:	7bbb      	ldrb	r3, [r7, #14]
 80022c0:	3301      	adds	r3, #1
 80022c2:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b2f      	cmp	r3, #47	@ 0x2f
 80022ca:	d903      	bls.n	80022d4 <ParseNumber+0x62>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b39      	cmp	r3, #57	@ 0x39
 80022d2:	d9e6      	bls.n	80022a2 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <ParseNumber+0x6e>
        *cnt = i;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	7bba      	ldrb	r2, [r7, #14]
 80022de:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d002      	beq.n	80022ec <ParseNumber+0x7a>
        return 0 - sum;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	425b      	negs	r3, r3
 80022ea:	e000      	b.n	80022ee <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 80022ec:	68bb      	ldr	r3, [r7, #8]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3714      	adds	r7, #20
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b084      	sub	sp, #16
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
 8002302:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002304:	2300      	movs	r3, #0
 8002306:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002308:	e019      	b.n	800233e <ParseMAC+0x44>
    hexcnt = 1;
 800230a:	2301      	movs	r3, #1
 800230c:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b3a      	cmp	r3, #58	@ 0x3a
 8002314:	d00e      	beq.n	8002334 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8002316:	f107 030e 	add.w	r3, r7, #14
 800231a:	4619      	mov	r1, r3
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f7ff ff68 	bl	80021f2 <ParseHexNumber>
 8002322:	4601      	mov	r1, r0
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	73fa      	strb	r2, [r7, #15]
 800232a:	461a      	mov	r2, r3
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	4413      	add	r3, r2
 8002330:	b2ca      	uxtb	r2, r1
 8002332:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002334:	7bbb      	ldrb	r3, [r7, #14]
 8002336:	461a      	mov	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4413      	add	r3, r2
 800233c:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1e1      	bne.n	800230a <ParseMAC+0x10>
  }
}
 8002346:	bf00      	nop
 8002348:	bf00      	nop
 800234a:	3710      	adds	r7, #16
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800235e:	e019      	b.n	8002394 <ParseIP+0x44>
    hexcnt = 1;
 8002360:	2301      	movs	r3, #1
 8002362:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b2e      	cmp	r3, #46	@ 0x2e
 800236a:	d00e      	beq.n	800238a <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 800236c:	f107 030e 	add.w	r3, r7, #14
 8002370:	4619      	mov	r1, r3
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff ff7d 	bl	8002272 <ParseNumber>
 8002378:	4601      	mov	r1, r0
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	1c5a      	adds	r2, r3, #1
 800237e:	73fa      	strb	r2, [r7, #15]
 8002380:	461a      	mov	r2, r3
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	4413      	add	r3, r2
 8002386:	b2ca      	uxtb	r2, r1
 8002388:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800238a:	7bbb      	ldrb	r3, [r7, #14]
 800238c:	461a      	mov	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4413      	add	r3, r2
 8002392:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1e1      	bne.n	8002360 <ParseIP+0x10>
  }
}
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 80023b2:	2300      	movs	r3, #0
 80023b4:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	3302      	adds	r3, #2
 80023ba:	4934      	ldr	r1, [pc, #208]	@ (800248c <AT_ParseInfo+0xe4>)
 80023bc:	4618      	mov	r0, r3
 80023be:	f00f fd1b 	bl	8011df8 <strtok>
 80023c2:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80023c4:	e05a      	b.n	800247c <AT_ParseInfo+0xd4>
    switch (num++) {
 80023c6:	7afb      	ldrb	r3, [r7, #11]
 80023c8:	1c5a      	adds	r2, r3, #1
 80023ca:	72fa      	strb	r2, [r7, #11]
 80023cc:	2b06      	cmp	r3, #6
 80023ce:	d84f      	bhi.n	8002470 <AT_ParseInfo+0xc8>
 80023d0:	a201      	add	r2, pc, #4	@ (adr r2, 80023d8 <AT_ParseInfo+0x30>)
 80023d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d6:	bf00      	nop
 80023d8:	080023f5 	.word	0x080023f5
 80023dc:	08002403 	.word	0x08002403
 80023e0:	08002413 	.word	0x08002413
 80023e4:	08002423 	.word	0x08002423
 80023e8:	08002433 	.word	0x08002433
 80023ec:	08002443 	.word	0x08002443
 80023f0:	08002457 	.word	0x08002457
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2220      	movs	r2, #32
 80023f8:	68f9      	ldr	r1, [r7, #12]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f00f fce8 	bl	8011dd0 <strncpy>
      break;
 8002400:	e037      	b.n	8002472 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3320      	adds	r3, #32
 8002406:	2218      	movs	r2, #24
 8002408:	68f9      	ldr	r1, [r7, #12]
 800240a:	4618      	mov	r0, r3
 800240c:	f00f fce0 	bl	8011dd0 <strncpy>
      break;
 8002410:	e02f      	b.n	8002472 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3338      	adds	r3, #56	@ 0x38
 8002416:	2210      	movs	r2, #16
 8002418:	68f9      	ldr	r1, [r7, #12]
 800241a:	4618      	mov	r0, r3
 800241c:	f00f fcd8 	bl	8011dd0 <strncpy>
      break;
 8002420:	e027      	b.n	8002472 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3348      	adds	r3, #72	@ 0x48
 8002426:	2210      	movs	r2, #16
 8002428:	68f9      	ldr	r1, [r7, #12]
 800242a:	4618      	mov	r0, r3
 800242c:	f00f fcd0 	bl	8011dd0 <strncpy>
      break;
 8002430:	e01f      	b.n	8002472 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3358      	adds	r3, #88	@ 0x58
 8002436:	2210      	movs	r2, #16
 8002438:	68f9      	ldr	r1, [r7, #12]
 800243a:	4618      	mov	r0, r3
 800243c:	f00f fcc8 	bl	8011dd0 <strncpy>
      break;
 8002440:	e017      	b.n	8002472 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8002442:	2100      	movs	r1, #0
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f7ff ff14 	bl	8002272 <ParseNumber>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002454:	e00d      	b.n	8002472 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8002456:	490e      	ldr	r1, [pc, #56]	@ (8002490 <AT_ParseInfo+0xe8>)
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f00f fccd 	bl	8011df8 <strtok>
 800245e:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3368      	adds	r3, #104	@ 0x68
 8002464:	2220      	movs	r2, #32
 8002466:	68f9      	ldr	r1, [r7, #12]
 8002468:	4618      	mov	r0, r3
 800246a:	f00f fcb1 	bl	8011dd0 <strncpy>
      break;
 800246e:	e000      	b.n	8002472 <AT_ParseInfo+0xca>

    default: break;
 8002470:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002472:	4906      	ldr	r1, [pc, #24]	@ (800248c <AT_ParseInfo+0xe4>)
 8002474:	2000      	movs	r0, #0
 8002476:	f00f fcbf 	bl	8011df8 <strtok>
 800247a:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1a1      	bne.n	80023c6 <AT_ParseInfo+0x1e>
  }
}
 8002482:	bf00      	nop
 8002484:	bf00      	nop
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	08013530 	.word	0x08013530
 8002490:	08013534 	.word	0x08013534

08002494 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3302      	adds	r3, #2
 80024a6:	4952      	ldr	r1, [pc, #328]	@ (80025f0 <AT_ParseConnSettings+0x15c>)
 80024a8:	4618      	mov	r0, r3
 80024aa:	f00f fca5 	bl	8011df8 <strtok>
 80024ae:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80024b0:	e095      	b.n	80025de <AT_ParseConnSettings+0x14a>
    switch (num++) {
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	1c5a      	adds	r2, r3, #1
 80024b6:	73fa      	strb	r2, [r7, #15]
 80024b8:	2b0b      	cmp	r3, #11
 80024ba:	d87f      	bhi.n	80025bc <AT_ParseConnSettings+0x128>
 80024bc:	a201      	add	r2, pc, #4	@ (adr r2, 80024c4 <AT_ParseConnSettings+0x30>)
 80024be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c2:	bf00      	nop
 80024c4:	080024f5 	.word	0x080024f5
 80024c8:	08002503 	.word	0x08002503
 80024cc:	08002513 	.word	0x08002513
 80024d0:	08002527 	.word	0x08002527
 80024d4:	0800253b 	.word	0x0800253b
 80024d8:	0800254f 	.word	0x0800254f
 80024dc:	0800255d 	.word	0x0800255d
 80024e0:	0800256b 	.word	0x0800256b
 80024e4:	08002579 	.word	0x08002579
 80024e8:	08002587 	.word	0x08002587
 80024ec:	08002595 	.word	0x08002595
 80024f0:	080025a9 	.word	0x080025a9
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	2221      	movs	r2, #33	@ 0x21
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f00f fc68 	bl	8011dd0 <strncpy>
      break;
 8002500:	e05d      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	3321      	adds	r3, #33	@ 0x21
 8002506:	2221      	movs	r2, #33	@ 0x21
 8002508:	68b9      	ldr	r1, [r7, #8]
 800250a:	4618      	mov	r0, r3
 800250c:	f00f fc60 	bl	8011dd0 <strncpy>
      break;
 8002510:	e055      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8002512:	2100      	movs	r1, #0
 8002514:	68b8      	ldr	r0, [r7, #8]
 8002516:	f7ff feac 	bl	8002272 <ParseNumber>
 800251a:	4603      	mov	r3, r0
 800251c:	b2da      	uxtb	r2, r3
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002524:	e04b      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8002526:	2100      	movs	r1, #0
 8002528:	68b8      	ldr	r0, [r7, #8]
 800252a:	f7ff fea2 	bl	8002272 <ParseNumber>
 800252e:	4603      	mov	r3, r0
 8002530:	b2da      	uxtb	r2, r3
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002538:	e041      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800253a:	2100      	movs	r1, #0
 800253c:	68b8      	ldr	r0, [r7, #8]
 800253e:	f7ff fe98 	bl	8002272 <ParseNumber>
 8002542:	4603      	mov	r3, r0
 8002544:	b2da      	uxtb	r2, r3
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 800254c:	e037      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	3348      	adds	r3, #72	@ 0x48
 8002552:	4619      	mov	r1, r3
 8002554:	68b8      	ldr	r0, [r7, #8]
 8002556:	f7ff fefb 	bl	8002350 <ParseIP>
      break;
 800255a:	e030      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	334c      	adds	r3, #76	@ 0x4c
 8002560:	4619      	mov	r1, r3
 8002562:	68b8      	ldr	r0, [r7, #8]
 8002564:	f7ff fef4 	bl	8002350 <ParseIP>
      break;
 8002568:	e029      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	3350      	adds	r3, #80	@ 0x50
 800256e:	4619      	mov	r1, r3
 8002570:	68b8      	ldr	r0, [r7, #8]
 8002572:	f7ff feed 	bl	8002350 <ParseIP>
      break;
 8002576:	e022      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	3354      	adds	r3, #84	@ 0x54
 800257c:	4619      	mov	r1, r3
 800257e:	68b8      	ldr	r0, [r7, #8]
 8002580:	f7ff fee6 	bl	8002350 <ParseIP>
      break;
 8002584:	e01b      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	3358      	adds	r3, #88	@ 0x58
 800258a:	4619      	mov	r1, r3
 800258c:	68b8      	ldr	r0, [r7, #8]
 800258e:	f7ff fedf 	bl	8002350 <ParseIP>
      break;
 8002592:	e014      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8002594:	2100      	movs	r1, #0
 8002596:	68b8      	ldr	r0, [r7, #8]
 8002598:	f7ff fe6b 	bl	8002272 <ParseNumber>
 800259c:	4603      	mov	r3, r0
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 80025a6:	e00a      	b.n	80025be <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 80025a8:	2100      	movs	r1, #0
 80025aa:	68b8      	ldr	r0, [r7, #8]
 80025ac:	f7ff fe61 	bl	8002272 <ParseNumber>
 80025b0:	4603      	mov	r3, r0
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 80025ba:	e000      	b.n	80025be <AT_ParseConnSettings+0x12a>

    default:
      break;
 80025bc:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80025be:	490c      	ldr	r1, [pc, #48]	@ (80025f0 <AT_ParseConnSettings+0x15c>)
 80025c0:	2000      	movs	r0, #0
 80025c2:	f00f fc19 	bl	8011df8 <strtok>
 80025c6:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d007      	beq.n	80025de <AT_ParseConnSettings+0x14a>
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	2b2c      	cmp	r3, #44	@ 0x2c
 80025d6:	d102      	bne.n	80025de <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	3301      	adds	r3, #1
 80025dc:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f47f af66 	bne.w	80024b2 <AT_ParseConnSettings+0x1e>
    }
  }
}
 80025e6:	bf00      	nop
 80025e8:	bf00      	nop
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	08013530 	.word	0x08013530

080025f4 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3302      	adds	r3, #2
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b31      	cmp	r3, #49	@ 0x31
 8002606:	bf0c      	ite	eq
 8002608:	2301      	moveq	r3, #1
 800260a:	2300      	movne	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	461a      	mov	r2, r3
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	701a      	strb	r2, [r3, #0]
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8002620:	b590      	push	{r4, r7, lr}
 8002622:	b087      	sub	sp, #28
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 800263a:	68b8      	ldr	r0, [r7, #8]
 800263c:	f7fd fdc8 	bl	80001d0 <strlen>
 8002640:	4603      	mov	r3, r0
 8002642:	b299      	uxth	r1, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 800264a:	461a      	mov	r2, r3
 800264c:	68b8      	ldr	r0, [r7, #8]
 800264e:	47a0      	blx	r4
 8002650:	4603      	mov	r3, r0
 8002652:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	2b00      	cmp	r3, #0
 8002658:	dd3e      	ble.n	80026d8 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002666:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	4798      	blx	r3
 800266e:	4603      	mov	r3, r0
 8002670:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8002672:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002676:	2b00      	cmp	r3, #0
 8002678:	dd27      	ble.n	80026ca <AT_ExecuteCommand+0xaa>
 800267a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800267e:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002682:	dc22      	bgt.n	80026ca <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8002684:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002688:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800268c:	d105      	bne.n	800269a <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 800268e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002692:	b29b      	uxth	r3, r3
 8002694:	3b01      	subs	r3, #1
 8002696:	b29b      	uxth	r3, r3
 8002698:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800269a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	4413      	add	r3, r2
 80026a2:	2200      	movs	r2, #0
 80026a4:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 80026a6:	490f      	ldr	r1, [pc, #60]	@ (80026e4 <AT_ExecuteCommand+0xc4>)
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f00f fc01 	bl	8011eb0 <strstr>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 80026b4:	2300      	movs	r3, #0
 80026b6:	e010      	b.n	80026da <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 80026b8:	490b      	ldr	r1, [pc, #44]	@ (80026e8 <AT_ExecuteCommand+0xc8>)
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f00f fbf8 	bl	8011eb0 <strstr>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80026c6:	2305      	movs	r3, #5
 80026c8:	e007      	b.n	80026da <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80026ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80026ce:	f113 0f04 	cmn.w	r3, #4
 80026d2:	d101      	bne.n	80026d8 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 80026d4:	2306      	movs	r3, #6
 80026d6:	e000      	b.n	80026da <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80026d8:	2304      	movs	r3, #4
}
 80026da:	4618      	mov	r0, r3
 80026dc:	371c      	adds	r7, #28
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd90      	pop	{r4, r7, pc}
 80026e2:	bf00      	nop
 80026e4:	08013544 	.word	0x08013544
 80026e8:	08013550 	.word	0x08013550

080026ec <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8002702:	2300      	movs	r3, #0
 8002704:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8002706:	68b8      	ldr	r0, [r7, #8]
 8002708:	f7fd fd62 	bl	80001d0 <strlen>
 800270c:	4603      	mov	r3, r0
 800270e:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8002710:	8a7b      	ldrh	r3, [r7, #18]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <AT_RequestSendData+0x32>
 800271a:	2302      	movs	r3, #2
 800271c:	e053      	b.n	80027c6 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800272a:	8a79      	ldrh	r1, [r7, #18]
 800272c:	68b8      	ldr	r0, [r7, #8]
 800272e:	4798      	blx	r3
 8002730:	4603      	mov	r3, r0
 8002732:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002734:	8a3a      	ldrh	r2, [r7, #16]
 8002736:	8a7b      	ldrh	r3, [r7, #18]
 8002738:	429a      	cmp	r2, r3
 800273a:	d143      	bne.n	80027c4 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002748:	8879      	ldrh	r1, [r7, #2]
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	4798      	blx	r3
 800274e:	4603      	mov	r3, r0
 8002750:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8002752:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002756:	887b      	ldrh	r3, [r7, #2]
 8002758:	429a      	cmp	r2, r3
 800275a:	d131      	bne.n	80027c0 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002768:	2100      	movs	r1, #0
 800276a:	6a38      	ldr	r0, [r7, #32]
 800276c:	4798      	blx	r3
 800276e:	4603      	mov	r3, r0
 8002770:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8002772:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002776:	2b00      	cmp	r3, #0
 8002778:	dd19      	ble.n	80027ae <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 800277a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800277e:	6a3a      	ldr	r2, [r7, #32]
 8002780:	4413      	add	r3, r2
 8002782:	2200      	movs	r2, #0
 8002784:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8002786:	4912      	ldr	r1, [pc, #72]	@ (80027d0 <AT_RequestSendData+0xe4>)
 8002788:	6a38      	ldr	r0, [r7, #32]
 800278a:	f00f fb91 	bl	8011eb0 <strstr>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	e016      	b.n	80027c6 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002798:	490e      	ldr	r1, [pc, #56]	@ (80027d4 <AT_RequestSendData+0xe8>)
 800279a:	6a38      	ldr	r0, [r7, #32]
 800279c:	f00f fb88 	bl	8011eb0 <strstr>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80027a6:	2305      	movs	r3, #5
 80027a8:	e00d      	b.n	80027c6 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80027aa:	2302      	movs	r3, #2
 80027ac:	e00b      	b.n	80027c6 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80027ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027b2:	f113 0f04 	cmn.w	r3, #4
 80027b6:	d101      	bne.n	80027bc <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 80027b8:	2306      	movs	r3, #6
 80027ba:	e004      	b.n	80027c6 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 80027bc:	2302      	movs	r3, #2
 80027be:	e002      	b.n	80027c6 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 80027c0:	2302      	movs	r3, #2
 80027c2:	e000      	b.n	80027c6 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 80027c4:	2304      	movs	r3, #4
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3718      	adds	r7, #24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	08013544 	.word	0x08013544
 80027d4:	08013550 	.word	0x08013550

080027d8 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b087      	sub	sp, #28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
 80027e4:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027ec:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80027f4:	68b8      	ldr	r0, [r7, #8]
 80027f6:	f7fd fceb 	bl	80001d0 <strlen>
 80027fa:	4603      	mov	r3, r0
 80027fc:	b299      	uxth	r1, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002804:	461a      	mov	r2, r3
 8002806:	68b8      	ldr	r0, [r7, #8]
 8002808:	47a0      	blx	r4
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	dd6f      	ble.n	80028f0 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800281c:	2100      	movs	r1, #0
 800281e:	6938      	ldr	r0, [r7, #16]
 8002820:	4798      	blx	r3
 8002822:	4603      	mov	r3, r0
 8002824:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b0d      	cmp	r3, #13
 800282c:	d104      	bne.n	8002838 <AT_RequestReceiveData+0x60>
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	3301      	adds	r3, #1
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b0a      	cmp	r3, #10
 8002836:	d001      	beq.n	800283c <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8002838:	2304      	movs	r3, #4
 800283a:	e05a      	b.n	80028f2 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	3b02      	subs	r3, #2
 8002840:	617b      	str	r3, [r7, #20]
    p+=2;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	3302      	adds	r3, #2
 8002846:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	2b07      	cmp	r3, #7
 800284c:	d94a      	bls.n	80028e4 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 800284e:	e002      	b.n	8002856 <AT_RequestReceiveData+0x7e>
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	3b01      	subs	r3, #1
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d006      	beq.n	800286a <AT_RequestReceiveData+0x92>
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	3b01      	subs	r3, #1
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4413      	add	r3, r2
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b15      	cmp	r3, #21
 8002868:	d0f2      	beq.n	8002850 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4413      	add	r3, r2
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	3b08      	subs	r3, #8
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4413      	add	r3, r2
 800287c:	491f      	ldr	r1, [pc, #124]	@ (80028fc <AT_RequestReceiveData+0x124>)
 800287e:	4618      	mov	r0, r3
 8002880:	f00f fb16 	bl	8011eb0 <strstr>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d016      	beq.n	80028b8 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	b29b      	uxth	r3, r3
 800288e:	3b08      	subs	r3, #8
 8002890:	b29a      	uxth	r2, r3
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 8002896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	887a      	ldrh	r2, [r7, #2]
 800289c:	429a      	cmp	r2, r3
 800289e:	d202      	bcs.n	80028a6 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 80028a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a2:	887a      	ldrh	r2, [r7, #2]
 80028a4:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 80028a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	461a      	mov	r2, r3
 80028ac:	6939      	ldr	r1, [r7, #16]
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f00f fbe5 	bl	801207e <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	e01c      	b.n	80028f2 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	3b04      	subs	r3, #4
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	4413      	add	r3, r2
 80028c0:	2204      	movs	r2, #4
 80028c2:	490f      	ldr	r1, [pc, #60]	@ (8002900 <AT_RequestReceiveData+0x128>)
 80028c4:	4618      	mov	r0, r3
 80028c6:	f00f fa51 	bl	8011d6c <memcmp>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d104      	bne.n	80028da <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 80028d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d2:	2200      	movs	r2, #0
 80028d4:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80028d6:	2305      	movs	r3, #5
 80028d8:	e00b      	b.n	80028f2 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 80028da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028dc:	2200      	movs	r2, #0
 80028de:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80028e0:	2305      	movs	r3, #5
 80028e2:	e006      	b.n	80028f2 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	f113 0f04 	cmn.w	r3, #4
 80028ea:	d101      	bne.n	80028f0 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 80028ec:	2306      	movs	r3, #6
 80028ee:	e000      	b.n	80028f2 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80028f0:	2304      	movs	r3, #4
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	371c      	adds	r7, #28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd90      	pop	{r4, r7, pc}
 80028fa:	bf00      	nop
 80028fc:	08013544 	.word	0x08013544
 8002900:	08013558 	.word	0x08013558

08002904 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800290c:	2302      	movs	r3, #2
 800290e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002916:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002920:	2000      	movs	r0, #0
 8002922:	4798      	blx	r3
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d113      	bne.n	8002952 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002930:	461a      	mov	r2, r3
 8002932:	490a      	ldr	r1, [pc, #40]	@ (800295c <ES_WIFI_Init+0x58>)
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f7ff fe73 	bl	8002620 <AT_ExecuteCommand>
 800293a:	4603      	mov	r3, r0
 800293c:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d106      	bne.n	8002952 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800294a:	4619      	mov	r1, r3
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7ff fd2b 	bl	80023a8 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002952:	7bfb      	ldrb	r3, [r7, #15]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	08013560 	.word	0x08013560

08002960 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
 800296c:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00b      	beq.n	800298c <ES_WIFI_RegisterBusIO+0x2c>
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d008      	beq.n	800298c <ES_WIFI_RegisterBusIO+0x2c>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <ES_WIFI_RegisterBusIO+0x2c>
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d002      	beq.n	800298c <ES_WIFI_RegisterBusIO+0x2c>
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 800298c:	2302      	movs	r3, #2
 800298e:	e014      	b.n	80029ba <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
	...

080029c8 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029dc:	68ba      	ldr	r2, [r7, #8]
 80029de:	4932      	ldr	r1, [pc, #200]	@ (8002aa8 <ES_WIFI_Connect+0xe0>)
 80029e0:	4618      	mov	r0, r3
 80029e2:	f00f f8c9 	bl	8011b78 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029f2:	461a      	mov	r2, r3
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f7ff fe13 	bl	8002620 <AT_ExecuteCommand>
 80029fa:	4603      	mov	r3, r0
 80029fc:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80029fe:	7dfb      	ldrb	r3, [r7, #23]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d14b      	bne.n	8002a9c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	4927      	ldr	r1, [pc, #156]	@ (8002aac <ES_WIFI_Connect+0xe4>)
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f00f f8b2 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a20:	461a      	mov	r2, r3
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f7ff fdfc 	bl	8002620 <AT_ExecuteCommand>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002a2c:	7dfb      	ldrb	r3, [r7, #23]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d134      	bne.n	8002a9c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a40:	78fa      	ldrb	r2, [r7, #3]
 8002a42:	491b      	ldr	r1, [pc, #108]	@ (8002ab0 <ES_WIFI_Connect+0xe8>)
 8002a44:	4618      	mov	r0, r3
 8002a46:	f00f f897 	bl	8011b78 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a56:	461a      	mov	r2, r3
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f7ff fde1 	bl	8002620 <AT_ExecuteCommand>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002a62:	7dfb      	ldrb	r3, [r7, #23]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d119      	bne.n	8002a9c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a6e:	4911      	ldr	r1, [pc, #68]	@ (8002ab4 <ES_WIFI_Connect+0xec>)
 8002a70:	4618      	mov	r0, r3
 8002a72:	f00f f881 	bl	8011b78 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a82:	461a      	mov	r2, r3
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f7ff fdcb 	bl	8002620 <AT_ExecuteCommand>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002a8e:	7dfb      	ldrb	r3, [r7, #23]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d103      	bne.n	8002a9c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3718      	adds	r7, #24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	08013578 	.word	0x08013578
 8002aac:	08013580 	.word	0x08013580
 8002ab0:	08013588 	.word	0x08013588
 8002ab4:	08013590 	.word	0x08013590

08002ab8 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ac6:	4911      	ldr	r1, [pc, #68]	@ (8002b0c <ES_WIFI_IsConnected+0x54>)
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f00f f855 	bl	8011b78 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ada:	461a      	mov	r2, r3
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff fd9f 	bl	8002620 <AT_ExecuteCommand>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d108      	bne.n	8002afe <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	33d2      	adds	r3, #210	@ 0xd2
 8002af6:	4619      	mov	r1, r3
 8002af8:	4610      	mov	r0, r2
 8002afa:	f7ff fd7b 	bl	80025f4 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	08013594 	.word	0x08013594

08002b10 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b1e:	4910      	ldr	r1, [pc, #64]	@ (8002b60 <ES_WIFI_GetNetworkSettings+0x50>)
 8002b20:	4618      	mov	r0, r3
 8002b22:	f00f f829 	bl	8011b78 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b32:	461a      	mov	r2, r3
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff fd73 	bl	8002620 <AT_ExecuteCommand>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002b3e:	7bfb      	ldrb	r3, [r7, #15]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d108      	bne.n	8002b56 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	338d      	adds	r3, #141	@ 0x8d
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4610      	mov	r0, r2
 8002b52:	f7ff fc9f 	bl	8002494 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	0801359c 	.word	0x0801359c

08002b64 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b74:	4912      	ldr	r1, [pc, #72]	@ (8002bc0 <ES_WIFI_GetMACAddress+0x5c>)
 8002b76:	4618      	mov	r0, r3
 8002b78:	f00e fffe 	bl	8011b78 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b88:	461a      	mov	r2, r3
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff fd48 	bl	8002620 <AT_ExecuteCommand>
 8002b90:	4603      	mov	r3, r0
 8002b92:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002b94:	7bfb      	ldrb	r3, [r7, #15]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10c      	bne.n	8002bb4 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	4908      	ldr	r1, [pc, #32]	@ (8002bc4 <ES_WIFI_GetMACAddress+0x60>)
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f00f f927 	bl	8011df8 <strtok>
 8002baa:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8002bac:	6839      	ldr	r1, [r7, #0]
 8002bae:	68b8      	ldr	r0, [r7, #8]
 8002bb0:	f7ff fba3 	bl	80022fa <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	080135ec 	.word	0x080135ec
 8002bc4:	080135f0 	.word	0x080135f0

08002bc8 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002bc8:	b590      	push	{r4, r7, lr}
 8002bca:	b087      	sub	sp, #28
 8002bcc:	af02      	add	r7, sp, #8
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <ES_WIFI_StartClientConnection+0x1e>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b03      	cmp	r3, #3
 8002be4:	d105      	bne.n	8002bf2 <ES_WIFI_StartClientConnection+0x2a>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	885b      	ldrh	r3, [r3, #2]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <ES_WIFI_StartClientConnection+0x2a>
 8002bee:	2302      	movs	r3, #2
 8002bf0:	e0c1      	b.n	8002d76 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	785b      	ldrb	r3, [r3, #1]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4960      	ldr	r1, [pc, #384]	@ (8002d80 <ES_WIFI_StartClientConnection+0x1b8>)
 8002c00:	f00e ffba 	bl	8011b78 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c10:	461a      	mov	r2, r3
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff fd04 	bl	8002620 <AT_ExecuteCommand>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d114      	bne.n	8002c4c <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4955      	ldr	r1, [pc, #340]	@ (8002d84 <ES_WIFI_StartClientConnection+0x1bc>)
 8002c30:	f00e ffa2 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c40:	461a      	mov	r2, r3
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7ff fcec 	bl	8002620 <AT_ExecuteCommand>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002c4c:	7bfb      	ldrb	r3, [r7, #15]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d114      	bne.n	8002c7c <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	889b      	ldrh	r3, [r3, #4]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	494a      	ldr	r1, [pc, #296]	@ (8002d88 <ES_WIFI_StartClientConnection+0x1c0>)
 8002c60:	f00e ff8a 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c70:	461a      	mov	r2, r3
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff fcd4 	bl	8002620 <AT_ExecuteCommand>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d11c      	bne.n	8002cbc <ES_WIFI_StartClientConnection+0xf4>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <ES_WIFI_StartClientConnection+0xca>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d114      	bne.n	8002cbc <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	885b      	ldrh	r3, [r3, #2]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	493b      	ldr	r1, [pc, #236]	@ (8002d8c <ES_WIFI_StartClientConnection+0x1c4>)
 8002ca0:	f00e ff6a 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff fcb4 	bl	8002620 <AT_ExecuteCommand>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002cbc:	7bfb      	ldrb	r3, [r7, #15]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d128      	bne.n	8002d14 <ES_WIFI_StartClientConnection+0x14c>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <ES_WIFI_StartClientConnection+0x10a>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d120      	bne.n	8002d14 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	799b      	ldrb	r3, [r3, #6]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	79db      	ldrb	r3, [r3, #7]
 8002ce2:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002ce8:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002cee:	9301      	str	r3, [sp, #4]
 8002cf0:	9200      	str	r2, [sp, #0]
 8002cf2:	4623      	mov	r3, r4
 8002cf4:	460a      	mov	r2, r1
 8002cf6:	4926      	ldr	r1, [pc, #152]	@ (8002d90 <ES_WIFI_StartClientConnection+0x1c8>)
 8002cf8:	f00e ff3e 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d08:	461a      	mov	r2, r3
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7ff fc88 	bl	8002620 <AT_ExecuteCommand>
 8002d10:	4603      	mov	r3, r0
 8002d12:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d116      	bne.n	8002d48 <ES_WIFI_StartClientConnection+0x180>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d112      	bne.n	8002d48 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d28:	491a      	ldr	r1, [pc, #104]	@ (8002d94 <ES_WIFI_StartClientConnection+0x1cc>)
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f00e ff24 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f7ff fc6e 	bl	8002620 <AT_ExecuteCommand>
 8002d44:	4603      	mov	r3, r0
 8002d46:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d112      	bne.n	8002d74 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d54:	4910      	ldr	r1, [pc, #64]	@ (8002d98 <ES_WIFI_StartClientConnection+0x1d0>)
 8002d56:	4618      	mov	r0, r3
 8002d58:	f00e ff0e 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d68:	461a      	mov	r2, r3
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7ff fc58 	bl	8002620 <AT_ExecuteCommand>
 8002d70:	4603      	mov	r3, r0
 8002d72:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd90      	pop	{r4, r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	08013654 	.word	0x08013654
 8002d84:	0801365c 	.word	0x0801365c
 8002d88:	08013664 	.word	0x08013664
 8002d8c:	0801366c 	.word	0x0801366c
 8002d90:	08013674 	.word	0x08013674
 8002d94:	08013684 	.word	0x08013684
 8002d98:	0801368c 	.word	0x0801368c

08002d9c <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b088      	sub	sp, #32
 8002da0:	af02      	add	r7, sp, #8
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	607a      	str	r2, [r7, #4]
 8002da6:	461a      	mov	r2, r3
 8002da8:	460b      	mov	r3, r1
 8002daa:	72fb      	strb	r3, [r7, #11]
 8002dac:	4613      	mov	r3, r2
 8002dae:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002db0:	2302      	movs	r3, #2
 8002db2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d102      	bne.n	8002dc0 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	617b      	str	r3, [r7, #20]
 8002dbe:	e001      	b.n	8002dc4 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8002dc4:	893b      	ldrh	r3, [r7, #8]
 8002dc6:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002dca:	d302      	bcc.n	8002dd2 <ES_WIFI_SendData+0x36>
 8002dcc:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002dd0:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	893a      	ldrh	r2, [r7, #8]
 8002dd6:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dde:	7afa      	ldrb	r2, [r7, #11]
 8002de0:	4942      	ldr	r1, [pc, #264]	@ (8002eec <ES_WIFI_SendData+0x150>)
 8002de2:	4618      	mov	r0, r3
 8002de4:	f00e fec8 	bl	8011b78 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002df4:	461a      	mov	r2, r3
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f7ff fc12 	bl	8002620 <AT_ExecuteCommand>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8002e00:	7cfb      	ldrb	r3, [r7, #19]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d15e      	bne.n	8002ec4 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	4938      	ldr	r1, [pc, #224]	@ (8002ef0 <ES_WIFI_SendData+0x154>)
 8002e10:	4618      	mov	r0, r3
 8002e12:	f00e feb1 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e22:	461a      	mov	r2, r3
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f7ff fbfb 	bl	8002620 <AT_ExecuteCommand>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002e2e:	7cfb      	ldrb	r3, [r7, #19]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d13d      	bne.n	8002eb0 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e3a:	893a      	ldrh	r2, [r7, #8]
 8002e3c:	492d      	ldr	r1, [pc, #180]	@ (8002ef4 <ES_WIFI_SendData+0x158>)
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f00e fe9a 	bl	8011b78 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e50:	893a      	ldrh	r2, [r7, #8]
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	4613      	mov	r3, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f7ff fc47 	bl	80026ec <AT_RequestSendData>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8002e62:	7cfb      	ldrb	r3, [r7, #19]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d119      	bne.n	8002e9c <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e6e:	4922      	ldr	r1, [pc, #136]	@ (8002ef8 <ES_WIFI_SendData+0x15c>)
 8002e70:	4618      	mov	r0, r3
 8002e72:	f00f f81d 	bl	8011eb0 <strstr>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d02c      	beq.n	8002ed6 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8002e7c:	f640 024c 	movw	r2, #2124	@ 0x84c
 8002e80:	491e      	ldr	r1, [pc, #120]	@ (8002efc <ES_WIFI_SendData+0x160>)
 8002e82:	481f      	ldr	r0, [pc, #124]	@ (8002f00 <ES_WIFI_SendData+0x164>)
 8002e84:	f00e fdd2 	bl	8011a2c <iprintf>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e8e:	4619      	mov	r1, r3
 8002e90:	481c      	ldr	r0, [pc, #112]	@ (8002f04 <ES_WIFI_SendData+0x168>)
 8002e92:	f00e fdcb 	bl	8011a2c <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8002e96:	2302      	movs	r3, #2
 8002e98:	74fb      	strb	r3, [r7, #19]
 8002e9a:	e01c      	b.n	8002ed6 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8002e9c:	f640 0252 	movw	r2, #2130	@ 0x852
 8002ea0:	4916      	ldr	r1, [pc, #88]	@ (8002efc <ES_WIFI_SendData+0x160>)
 8002ea2:	4817      	ldr	r0, [pc, #92]	@ (8002f00 <ES_WIFI_SendData+0x164>)
 8002ea4:	f00e fdc2 	bl	8011a2c <iprintf>
 8002ea8:	4817      	ldr	r0, [pc, #92]	@ (8002f08 <ES_WIFI_SendData+0x16c>)
 8002eaa:	f00e fe27 	bl	8011afc <puts>
 8002eae:	e012      	b.n	8002ed6 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002eb0:	f640 0257 	movw	r2, #2135	@ 0x857
 8002eb4:	4911      	ldr	r1, [pc, #68]	@ (8002efc <ES_WIFI_SendData+0x160>)
 8002eb6:	4812      	ldr	r0, [pc, #72]	@ (8002f00 <ES_WIFI_SendData+0x164>)
 8002eb8:	f00e fdb8 	bl	8011a2c <iprintf>
 8002ebc:	4813      	ldr	r0, [pc, #76]	@ (8002f0c <ES_WIFI_SendData+0x170>)
 8002ebe:	f00e fe1d 	bl	8011afc <puts>
 8002ec2:	e008      	b.n	8002ed6 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002ec4:	f640 025c 	movw	r2, #2140	@ 0x85c
 8002ec8:	490c      	ldr	r1, [pc, #48]	@ (8002efc <ES_WIFI_SendData+0x160>)
 8002eca:	480d      	ldr	r0, [pc, #52]	@ (8002f00 <ES_WIFI_SendData+0x164>)
 8002ecc:	f00e fdae 	bl	8011a2c <iprintf>
 8002ed0:	480f      	ldr	r0, [pc, #60]	@ (8002f10 <ES_WIFI_SendData+0x174>)
 8002ed2:	f00e fe13 	bl	8011afc <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8002ed6:	7cfb      	ldrb	r3, [r7, #19]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d102      	bne.n	8002ee2 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8002ee2:	7cfb      	ldrb	r3, [r7, #19]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	08013654 	.word	0x08013654
 8002ef0:	08013810 	.word	0x08013810
 8002ef4:	08013818 	.word	0x08013818
 8002ef8:	08013824 	.word	0x08013824
 8002efc:	080136e4 	.word	0x080136e4
 8002f00:	08013704 	.word	0x08013704
 8002f04:	0801382c 	.word	0x0801382c
 8002f08:	08013848 	.word	0x08013848
 8002f0c:	08013864 	.word	0x08013864
 8002f10:	08013878 	.word	0x08013878

08002f14 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b088      	sub	sp, #32
 8002f18:	af02      	add	r7, sp, #8
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	607a      	str	r2, [r7, #4]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	460b      	mov	r3, r1
 8002f22:	72fb      	strb	r3, [r7, #11]
 8002f24:	4613      	mov	r3, r2
 8002f26:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d102      	bne.n	8002f38 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8002f32:	2301      	movs	r3, #1
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e001      	b.n	8002f3c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8002f3c:	893b      	ldrh	r3, [r7, #8]
 8002f3e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002f42:	f200 808b 	bhi.w	800305c <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f4c:	7afa      	ldrb	r2, [r7, #11]
 8002f4e:	4946      	ldr	r1, [pc, #280]	@ (8003068 <ES_WIFI_ReceiveData+0x154>)
 8002f50:	4618      	mov	r0, r3
 8002f52:	f00e fe11 	bl	8011b78 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f62:	461a      	mov	r2, r3
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f7ff fb5b 	bl	8002620 <AT_ExecuteCommand>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002f6e:	7cfb      	ldrb	r3, [r7, #19]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d165      	bne.n	8003040 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f7a:	893a      	ldrh	r2, [r7, #8]
 8002f7c:	493b      	ldr	r1, [pc, #236]	@ (800306c <ES_WIFI_ReceiveData+0x158>)
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f00e fdfa 	bl	8011b78 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f90:	461a      	mov	r2, r3
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f7ff fb44 	bl	8002620 <AT_ExecuteCommand>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8002f9c:	7cfb      	ldrb	r3, [r7, #19]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d141      	bne.n	8003026 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4931      	ldr	r1, [pc, #196]	@ (8003070 <ES_WIFI_ReceiveData+0x15c>)
 8002fac:	4618      	mov	r0, r3
 8002fae:	f00e fde3 	bl	8011b78 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f7ff fb2d 	bl	8002620 <AT_ExecuteCommand>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8002fca:	7cfb      	ldrb	r3, [r7, #19]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d120      	bne.n	8003012 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fd6:	4927      	ldr	r1, [pc, #156]	@ (8003074 <ES_WIFI_ReceiveData+0x160>)
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f00e fdcd 	bl	8011b78 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002fe4:	893a      	ldrh	r2, [r7, #8]
 8002fe6:	6a3b      	ldr	r3, [r7, #32]
 8002fe8:	9300      	str	r3, [sp, #0]
 8002fea:	4613      	mov	r3, r2
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f7ff fbf2 	bl	80027d8 <AT_RequestReceiveData>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8002ff8:	7cfb      	ldrb	r3, [r7, #19]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d02e      	beq.n	800305c <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8002ffe:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 8003002:	491d      	ldr	r1, [pc, #116]	@ (8003078 <ES_WIFI_ReceiveData+0x164>)
 8003004:	481d      	ldr	r0, [pc, #116]	@ (800307c <ES_WIFI_ReceiveData+0x168>)
 8003006:	f00e fd11 	bl	8011a2c <iprintf>
 800300a:	481d      	ldr	r0, [pc, #116]	@ (8003080 <ES_WIFI_ReceiveData+0x16c>)
 800300c:	f00e fd76 	bl	8011afc <puts>
 8003010:	e024      	b.n	800305c <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 8003012:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 8003016:	4918      	ldr	r1, [pc, #96]	@ (8003078 <ES_WIFI_ReceiveData+0x164>)
 8003018:	4818      	ldr	r0, [pc, #96]	@ (800307c <ES_WIFI_ReceiveData+0x168>)
 800301a:	f00e fd07 	bl	8011a2c <iprintf>
 800301e:	4819      	ldr	r0, [pc, #100]	@ (8003084 <ES_WIFI_ReceiveData+0x170>)
 8003020:	f00e fd6c 	bl	8011afc <puts>
 8003024:	e01a      	b.n	800305c <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8003026:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 800302a:	4913      	ldr	r1, [pc, #76]	@ (8003078 <ES_WIFI_ReceiveData+0x164>)
 800302c:	4813      	ldr	r0, [pc, #76]	@ (800307c <ES_WIFI_ReceiveData+0x168>)
 800302e:	f00e fcfd 	bl	8011a2c <iprintf>
 8003032:	4815      	ldr	r0, [pc, #84]	@ (8003088 <ES_WIFI_ReceiveData+0x174>)
 8003034:	f00e fd62 	bl	8011afc <puts>
        *Receivedlen = 0;
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	2200      	movs	r2, #0
 800303c:	801a      	strh	r2, [r3, #0]
 800303e:	e00d      	b.n	800305c <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8003040:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8003044:	490c      	ldr	r1, [pc, #48]	@ (8003078 <ES_WIFI_ReceiveData+0x164>)
 8003046:	480d      	ldr	r0, [pc, #52]	@ (800307c <ES_WIFI_ReceiveData+0x168>)
 8003048:	f00e fcf0 	bl	8011a2c <iprintf>
 800304c:	480f      	ldr	r0, [pc, #60]	@ (800308c <ES_WIFI_ReceiveData+0x178>)
 800304e:	f00e fd55 	bl	8011afc <puts>
      issue15++;
 8003052:	4b0f      	ldr	r3, [pc, #60]	@ (8003090 <ES_WIFI_ReceiveData+0x17c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3301      	adds	r3, #1
 8003058:	4a0d      	ldr	r2, [pc, #52]	@ (8003090 <ES_WIFI_ReceiveData+0x17c>)
 800305a:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 800305c:	7cfb      	ldrb	r3, [r7, #19]
}
 800305e:	4618      	mov	r0, r3
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	08013654 	.word	0x08013654
 800306c:	0801389c 	.word	0x0801389c
 8003070:	080138a4 	.word	0x080138a4
 8003074:	080138ac 	.word	0x080138ac
 8003078:	080136e4 	.word	0x080136e4
 800307c:	08013704 	.word	0x08013704
 8003080:	080138b0 	.word	0x080138b0
 8003084:	080138d0 	.word	0x080138d0
 8003088:	080138e8 	.word	0x080138e8
 800308c:	08013908 	.word	0x08013908
 8003090:	20000c58 	.word	0x20000c58

08003094 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b08c      	sub	sp, #48	@ 0x30
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 800309c:	4b57      	ldr	r3, [pc, #348]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 800309e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a0:	4a56      	ldr	r2, [pc, #344]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80030a8:	4b54      	ldr	r3, [pc, #336]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030b0:	61bb      	str	r3, [r7, #24]
 80030b2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030b4:	4b51      	ldr	r3, [pc, #324]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030b8:	4a50      	ldr	r2, [pc, #320]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030ba:	f043 0302 	orr.w	r3, r3, #2
 80030be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030c0:	4b4e      	ldr	r3, [pc, #312]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030cc:	4b4b      	ldr	r3, [pc, #300]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d0:	4a4a      	ldr	r2, [pc, #296]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030d2:	f043 0304 	orr.w	r3, r3, #4
 80030d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030d8:	4b48      	ldr	r3, [pc, #288]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80030e4:	4b45      	ldr	r3, [pc, #276]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030e8:	4a44      	ldr	r2, [pc, #272]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030ea:	f043 0310 	orr.w	r3, r3, #16
 80030ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030f0:	4b42      	ldr	r3, [pc, #264]	@ (80031fc <SPI_WIFI_MspInit+0x168>)
 80030f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f4:	f003 0310 	and.w	r3, r3, #16
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 80030fc:	2200      	movs	r2, #0
 80030fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003102:	483f      	ldr	r0, [pc, #252]	@ (8003200 <SPI_WIFI_MspInit+0x16c>)
 8003104:	f001 fcf6 	bl	8004af4 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8003108:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800310c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800310e:	2301      	movs	r3, #1
 8003110:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003112:	2300      	movs	r3, #0
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003116:	2300      	movs	r3, #0
 8003118:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800311a:	f107 031c 	add.w	r3, r7, #28
 800311e:	4619      	mov	r1, r3
 8003120:	4837      	ldr	r0, [pc, #220]	@ (8003200 <SPI_WIFI_MspInit+0x16c>)
 8003122:	f001 fa31 	bl	8004588 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8003126:	2302      	movs	r3, #2
 8003128:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800312a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800312e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003130:	2300      	movs	r3, #0
 8003132:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003134:	2300      	movs	r3, #0
 8003136:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003138:	f107 031c 	add.w	r3, r7, #28
 800313c:	4619      	mov	r1, r3
 800313e:	4831      	ldr	r0, [pc, #196]	@ (8003204 <SPI_WIFI_MspInit+0x170>)
 8003140:	f001 fa22 	bl	8004588 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003144:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003148:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800314a:	2301      	movs	r3, #1
 800314c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003152:	2300      	movs	r3, #0
 8003154:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8003156:	2300      	movs	r3, #0
 8003158:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800315a:	f107 031c 	add.w	r3, r7, #28
 800315e:	4619      	mov	r1, r3
 8003160:	4828      	ldr	r0, [pc, #160]	@ (8003204 <SPI_WIFI_MspInit+0x170>)
 8003162:	f001 fa11 	bl	8004588 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003166:	2201      	movs	r2, #1
 8003168:	2101      	movs	r1, #1
 800316a:	4826      	ldr	r0, [pc, #152]	@ (8003204 <SPI_WIFI_MspInit+0x170>)
 800316c:	f001 fcc2 	bl	8004af4 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003170:	2301      	movs	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003174:	2301      	movs	r3, #1
 8003176:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003178:	2300      	movs	r3, #0
 800317a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800317c:	2301      	movs	r3, #1
 800317e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003180:	f107 031c 	add.w	r3, r7, #28
 8003184:	4619      	mov	r1, r3
 8003186:	481f      	ldr	r0, [pc, #124]	@ (8003204 <SPI_WIFI_MspInit+0x170>)
 8003188:	f001 f9fe 	bl	8004588 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 800318c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003190:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003192:	2302      	movs	r3, #2
 8003194:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800319a:	2301      	movs	r3, #1
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800319e:	2306      	movs	r3, #6
 80031a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 80031a2:	f107 031c 	add.w	r3, r7, #28
 80031a6:	4619      	mov	r1, r3
 80031a8:	4817      	ldr	r0, [pc, #92]	@ (8003208 <SPI_WIFI_MspInit+0x174>)
 80031aa:	f001 f9ed 	bl	8004588 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 80031ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031b2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80031b4:	2302      	movs	r3, #2
 80031b6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80031bc:	2301      	movs	r3, #1
 80031be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80031c0:	2306      	movs	r3, #6
 80031c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80031c4:	f107 031c 	add.w	r3, r7, #28
 80031c8:	4619      	mov	r1, r3
 80031ca:	480f      	ldr	r0, [pc, #60]	@ (8003208 <SPI_WIFI_MspInit+0x174>)
 80031cc:	f001 f9dc 	bl	8004588 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80031d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80031d4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80031d6:	2302      	movs	r3, #2
 80031d8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 80031da:	2301      	movs	r3, #1
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80031de:	2301      	movs	r3, #1
 80031e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80031e2:	2306      	movs	r3, #6
 80031e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 80031e6:	f107 031c 	add.w	r3, r7, #28
 80031ea:	4619      	mov	r1, r3
 80031ec:	4806      	ldr	r0, [pc, #24]	@ (8003208 <SPI_WIFI_MspInit+0x174>)
 80031ee:	f001 f9cb 	bl	8004588 <HAL_GPIO_Init>
}
 80031f2:	bf00      	nop
 80031f4:	3730      	adds	r7, #48	@ 0x30
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000
 8003200:	48000400 	.word	0x48000400
 8003204:	48001000 	.word	0x48001000
 8003208:	48000800 	.word	0x48000800

0800320c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d145      	bne.n	80032ac <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8003220:	4b27      	ldr	r3, [pc, #156]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003222:	4a28      	ldr	r2, [pc, #160]	@ (80032c4 <SPI_WIFI_Init+0xb8>)
 8003224:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8003226:	4826      	ldr	r0, [pc, #152]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003228:	f7ff ff34 	bl	8003094 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 800322c:	4b24      	ldr	r3, [pc, #144]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 800322e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003232:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003234:	4b22      	ldr	r3, [pc, #136]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800323a:	4b21      	ldr	r3, [pc, #132]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 800323c:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8003240:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003242:	4b1f      	ldr	r3, [pc, #124]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003244:	2200      	movs	r2, #0
 8003246:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003248:	4b1d      	ldr	r3, [pc, #116]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 800324a:	2200      	movs	r2, #0
 800324c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800324e:	4b1c      	ldr	r3, [pc, #112]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003254:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003256:	4b1a      	ldr	r3, [pc, #104]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003258:	2210      	movs	r2, #16
 800325a:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800325c:	4b18      	ldr	r3, [pc, #96]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 800325e:	2200      	movs	r2, #0
 8003260:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003262:	4b17      	ldr	r3, [pc, #92]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003264:	2200      	movs	r2, #0
 8003266:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003268:	4b15      	ldr	r3, [pc, #84]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 800326a:	2200      	movs	r2, #0
 800326c:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 800326e:	4b14      	ldr	r3, [pc, #80]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003270:	2200      	movs	r2, #0
 8003272:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003274:	4812      	ldr	r0, [pc, #72]	@ (80032c0 <SPI_WIFI_Init+0xb4>)
 8003276:	f004 fce1 	bl	8007c3c <HAL_SPI_Init>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003280:	f04f 33ff 	mov.w	r3, #4294967295
 8003284:	e018      	b.n	80032b8 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 8003286:	2200      	movs	r2, #0
 8003288:	2105      	movs	r1, #5
 800328a:	2007      	movs	r0, #7
 800328c:	f000 fff6 	bl	800427c <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003290:	2007      	movs	r0, #7
 8003292:	f001 f80f 	bl	80042b4 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 8003296:	2200      	movs	r2, #0
 8003298:	2105      	movs	r1, #5
 800329a:	2033      	movs	r0, #51	@ 0x33
 800329c:	f000 ffee 	bl	800427c <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 80032a0:	2033      	movs	r0, #51	@ 0x33
 80032a2:	f001 f807 	bl	80042b4 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 80032a6:	200a      	movs	r0, #10
 80032a8:	f000 f9fe 	bl	80036a8 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 80032ac:	f000 f80c 	bl	80032c8 <SPI_WIFI_ResetModule>
 80032b0:	4603      	mov	r3, r0
 80032b2:	73fb      	strb	r3, [r7, #15]

  return rc;
 80032b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20000c5c 	.word	0x20000c5c
 80032c4:	40003c00 	.word	0x40003c00

080032c8 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 80032ce:	f000 fec9 	bl	8004064 <HAL_GetTick>
 80032d2:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 80032d4:	2300      	movs	r3, #0
 80032d6:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 80032d8:	2200      	movs	r2, #0
 80032da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032de:	4830      	ldr	r0, [pc, #192]	@ (80033a0 <SPI_WIFI_ResetModule+0xd8>)
 80032e0:	f001 fc08 	bl	8004af4 <HAL_GPIO_WritePin>
 80032e4:	200a      	movs	r0, #10
 80032e6:	f000 fec9 	bl	800407c <HAL_Delay>
 80032ea:	2201      	movs	r2, #1
 80032ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80032f0:	482b      	ldr	r0, [pc, #172]	@ (80033a0 <SPI_WIFI_ResetModule+0xd8>)
 80032f2:	f001 fbff 	bl	8004af4 <HAL_GPIO_WritePin>
 80032f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80032fa:	f000 febf 	bl	800407c <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 80032fe:	2200      	movs	r2, #0
 8003300:	2101      	movs	r1, #1
 8003302:	4827      	ldr	r0, [pc, #156]	@ (80033a0 <SPI_WIFI_ResetModule+0xd8>)
 8003304:	f001 fbf6 	bl	8004af4 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003308:	200f      	movs	r0, #15
 800330a:	f000 f9cd 	bl	80036a8 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800330e:	e020      	b.n	8003352 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	463a      	mov	r2, r7
 8003314:	18d1      	adds	r1, r2, r3
 8003316:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800331a:	2201      	movs	r2, #1
 800331c:	4821      	ldr	r0, [pc, #132]	@ (80033a4 <SPI_WIFI_ResetModule+0xdc>)
 800331e:	f004 fd58 	bl	8007dd2 <HAL_SPI_Receive>
 8003322:	4603      	mov	r3, r0
 8003324:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	3302      	adds	r3, #2
 800332a:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 800332c:	f000 fe9a 	bl	8004064 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800333a:	d202      	bcs.n	8003342 <SPI_WIFI_ResetModule+0x7a>
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d007      	beq.n	8003352 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8003342:	2201      	movs	r2, #1
 8003344:	2101      	movs	r1, #1
 8003346:	4816      	ldr	r0, [pc, #88]	@ (80033a0 <SPI_WIFI_ResetModule+0xd8>)
 8003348:	f001 fbd4 	bl	8004af4 <HAL_GPIO_WritePin>
      return -1;
 800334c:	f04f 33ff 	mov.w	r3, #4294967295
 8003350:	e021      	b.n	8003396 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8003352:	2102      	movs	r1, #2
 8003354:	4812      	ldr	r0, [pc, #72]	@ (80033a0 <SPI_WIFI_ResetModule+0xd8>)
 8003356:	f001 fbb5 	bl	8004ac4 <HAL_GPIO_ReadPin>
 800335a:	4603      	mov	r3, r0
 800335c:	2b01      	cmp	r3, #1
 800335e:	d0d7      	beq.n	8003310 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8003360:	2201      	movs	r2, #1
 8003362:	2101      	movs	r1, #1
 8003364:	480e      	ldr	r0, [pc, #56]	@ (80033a0 <SPI_WIFI_ResetModule+0xd8>)
 8003366:	f001 fbc5 	bl	8004af4 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800336a:	783b      	ldrb	r3, [r7, #0]
 800336c:	2b15      	cmp	r3, #21
 800336e:	d10e      	bne.n	800338e <SPI_WIFI_ResetModule+0xc6>
 8003370:	787b      	ldrb	r3, [r7, #1]
 8003372:	2b15      	cmp	r3, #21
 8003374:	d10b      	bne.n	800338e <SPI_WIFI_ResetModule+0xc6>
 8003376:	78bb      	ldrb	r3, [r7, #2]
 8003378:	2b0d      	cmp	r3, #13
 800337a:	d108      	bne.n	800338e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800337c:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800337e:	2b0a      	cmp	r3, #10
 8003380:	d105      	bne.n	800338e <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003382:	793b      	ldrb	r3, [r7, #4]
 8003384:	2b3e      	cmp	r3, #62	@ 0x3e
 8003386:	d102      	bne.n	800338e <SPI_WIFI_ResetModule+0xc6>
 8003388:	797b      	ldrb	r3, [r7, #5]
 800338a:	2b20      	cmp	r3, #32
 800338c:	d002      	beq.n	8003394 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 800338e:	f04f 33ff 	mov.w	r3, #4294967295
 8003392:	e000      	b.n	8003396 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	48001000 	.word	0x48001000
 80033a4:	20000c5c 	.word	0x20000c5c

080033a8 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80033ac:	4802      	ldr	r0, [pc, #8]	@ (80033b8 <SPI_WIFI_DeInit+0x10>)
 80033ae:	f004 fce8 	bl	8007d82 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000c5c 	.word	0x20000c5c

080033bc <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80033c4:	f000 fe4e 	bl	8004064 <HAL_GetTick>
 80033c8:	4603      	mov	r3, r0
 80033ca:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 80033cc:	e00a      	b.n	80033e4 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80033ce:	f000 fe49 	bl	8004064 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	1ad2      	subs	r2, r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d902      	bls.n	80033e4 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 80033de:	f04f 33ff 	mov.w	r3, #4294967295
 80033e2:	e007      	b.n	80033f4 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 80033e4:	2102      	movs	r1, #2
 80033e6:	4805      	ldr	r0, [pc, #20]	@ (80033fc <wait_cmddata_rdy_high+0x40>)
 80033e8:	f001 fb6c 	bl	8004ac4 <HAL_GPIO_ReadPin>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d1ed      	bne.n	80033ce <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	48001000 	.word	0x48001000

08003400 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003408:	f000 fe2c 	bl	8004064 <HAL_GetTick>
 800340c:	4603      	mov	r3, r0
 800340e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8003410:	e00a      	b.n	8003428 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003412:	f000 fe27 	bl	8004064 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	1ad2      	subs	r2, r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	429a      	cmp	r2, r3
 8003420:	d902      	bls.n	8003428 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003422:	f04f 33ff 	mov.w	r3, #4294967295
 8003426:	e004      	b.n	8003432 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8003428:	4b04      	ldr	r3, [pc, #16]	@ (800343c <wait_cmddata_rdy_rising_event+0x3c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d0f0      	beq.n	8003412 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003430:	2300      	movs	r3, #0
#endif
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000cc8 	.word	0x20000cc8

08003440 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003448:	f000 fe0c 	bl	8004064 <HAL_GetTick>
 800344c:	4603      	mov	r3, r0
 800344e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8003450:	e00a      	b.n	8003468 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003452:	f000 fe07 	bl	8004064 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	1ad2      	subs	r2, r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	429a      	cmp	r2, r3
 8003460:	d902      	bls.n	8003468 <wait_spi_rx_event+0x28>
    {
      return -1;
 8003462:	f04f 33ff 	mov.w	r3, #4294967295
 8003466:	e004      	b.n	8003472 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8003468:	4b04      	ldr	r3, [pc, #16]	@ (800347c <wait_spi_rx_event+0x3c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d0f0      	beq.n	8003452 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003470:	2300      	movs	r3, #0
#endif
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	20000cc0 	.word	0x20000cc0

08003480 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003488:	f000 fdec 	bl	8004064 <HAL_GetTick>
 800348c:	4603      	mov	r3, r0
 800348e:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003490:	e00a      	b.n	80034a8 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003492:	f000 fde7 	bl	8004064 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1ad2      	subs	r2, r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d902      	bls.n	80034a8 <wait_spi_tx_event+0x28>
    {
      return -1;
 80034a2:	f04f 33ff 	mov.w	r3, #4294967295
 80034a6:	e004      	b.n	80034b2 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 80034a8:	4b04      	ldr	r3, [pc, #16]	@ (80034bc <wait_spi_tx_event+0x3c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d0f0      	beq.n	8003492 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 80034b0:	2300      	movs	r3, #0
#endif
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000cc4 	.word	0x20000cc4

080034c0 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	460b      	mov	r3, r1
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 80034ce:	2300      	movs	r3, #0
 80034d0:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 80034d2:	2201      	movs	r2, #1
 80034d4:	2101      	movs	r1, #1
 80034d6:	4834      	ldr	r0, [pc, #208]	@ (80035a8 <SPI_WIFI_ReceiveData+0xe8>)
 80034d8:	f001 fb0c 	bl	8004af4 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 80034dc:	2003      	movs	r0, #3
 80034de:	f000 f8e3 	bl	80036a8 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff ff8b 	bl	8003400 <wait_cmddata_rdy_rising_event>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	da02      	bge.n	80034f6 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 80034f0:	f06f 0302 	mvn.w	r3, #2
 80034f4:	e054      	b.n	80035a0 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80034f6:	2200      	movs	r2, #0
 80034f8:	2101      	movs	r1, #1
 80034fa:	482b      	ldr	r0, [pc, #172]	@ (80035a8 <SPI_WIFI_ReceiveData+0xe8>)
 80034fc:	f001 fafa 	bl	8004af4 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003500:	200f      	movs	r0, #15
 8003502:	f000 f8d1 	bl	80036a8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8003506:	e03d      	b.n	8003584 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8003508:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800350c:	897b      	ldrh	r3, [r7, #10]
 800350e:	429a      	cmp	r2, r3
 8003510:	db02      	blt.n	8003518 <SPI_WIFI_ReceiveData+0x58>
 8003512:	897b      	ldrh	r3, [r7, #10]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d13c      	bne.n	8003592 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8003518:	4b24      	ldr	r3, [pc, #144]	@ (80035ac <SPI_WIFI_ReceiveData+0xec>)
 800351a:	2201      	movs	r2, #1
 800351c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800351e:	f107 0314 	add.w	r3, r7, #20
 8003522:	2201      	movs	r2, #1
 8003524:	4619      	mov	r1, r3
 8003526:	4822      	ldr	r0, [pc, #136]	@ (80035b0 <SPI_WIFI_ReceiveData+0xf0>)
 8003528:	f005 f832 	bl	8008590 <HAL_SPI_Receive_IT>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d007      	beq.n	8003542 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8003532:	2201      	movs	r2, #1
 8003534:	2101      	movs	r1, #1
 8003536:	481c      	ldr	r0, [pc, #112]	@ (80035a8 <SPI_WIFI_ReceiveData+0xe8>)
 8003538:	f001 fadc 	bl	8004af4 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 800353c:	f04f 33ff 	mov.w	r3, #4294967295
 8003540:	e02e      	b.n	80035a0 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff7b 	bl	8003440 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800354a:	7d3a      	ldrb	r2, [r7, #20]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	3301      	adds	r3, #1
 8003554:	7d7a      	ldrb	r2, [r7, #21]
 8003556:	701a      	strb	r2, [r3, #0]
      length += 2;
 8003558:	8afb      	ldrh	r3, [r7, #22]
 800355a:	3302      	adds	r3, #2
 800355c:	b29b      	uxth	r3, r3
 800355e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3302      	adds	r3, #2
 8003564:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8003566:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800356a:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800356e:	db09      	blt.n	8003584 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003570:	2201      	movs	r2, #1
 8003572:	2101      	movs	r1, #1
 8003574:	480c      	ldr	r0, [pc, #48]	@ (80035a8 <SPI_WIFI_ReceiveData+0xe8>)
 8003576:	f001 fabd 	bl	8004af4 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 800357a:	f7ff fea5 	bl	80032c8 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800357e:	f06f 0303 	mvn.w	r3, #3
 8003582:	e00d      	b.n	80035a0 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8003584:	2102      	movs	r1, #2
 8003586:	4808      	ldr	r0, [pc, #32]	@ (80035a8 <SPI_WIFI_ReceiveData+0xe8>)
 8003588:	f001 fa9c 	bl	8004ac4 <HAL_GPIO_ReadPin>
 800358c:	4603      	mov	r3, r0
 800358e:	2b01      	cmp	r3, #1
 8003590:	d0ba      	beq.n	8003508 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8003592:	2201      	movs	r2, #1
 8003594:	2101      	movs	r1, #1
 8003596:	4804      	ldr	r0, [pc, #16]	@ (80035a8 <SPI_WIFI_ReceiveData+0xe8>)
 8003598:	f001 faac 	bl	8004af4 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 800359c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	48001000 	.word	0x48001000
 80035ac:	20000cc0 	.word	0x20000cc0
 80035b0:	20000c5c 	.word	0x20000c5c

080035b4 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	460b      	mov	r3, r1
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff fef9 	bl	80033bc <wait_cmddata_rdy_high>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	da02      	bge.n	80035d6 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80035d0:	f04f 33ff 	mov.w	r3, #4294967295
 80035d4:	e04f      	b.n	8003676 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 80035d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003680 <SPI_WIFI_SendData+0xcc>)
 80035d8:	2201      	movs	r2, #1
 80035da:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80035dc:	2200      	movs	r2, #0
 80035de:	2101      	movs	r1, #1
 80035e0:	4828      	ldr	r0, [pc, #160]	@ (8003684 <SPI_WIFI_SendData+0xd0>)
 80035e2:	f001 fa87 	bl	8004af4 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80035e6:	200f      	movs	r0, #15
 80035e8:	f000 f85e 	bl	80036a8 <SPI_WIFI_DelayUs>
  if (len > 1)
 80035ec:	897b      	ldrh	r3, [r7, #10]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d919      	bls.n	8003626 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 80035f2:	4b25      	ldr	r3, [pc, #148]	@ (8003688 <SPI_WIFI_SendData+0xd4>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 80035f8:	897b      	ldrh	r3, [r7, #10]
 80035fa:	085b      	lsrs	r3, r3, #1
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	68f9      	ldr	r1, [r7, #12]
 8003602:	4822      	ldr	r0, [pc, #136]	@ (800368c <SPI_WIFI_SendData+0xd8>)
 8003604:	f004 ff3c 	bl	8008480 <HAL_SPI_Transmit_IT>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d007      	beq.n	800361e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800360e:	2201      	movs	r2, #1
 8003610:	2101      	movs	r1, #1
 8003612:	481c      	ldr	r0, [pc, #112]	@ (8003684 <SPI_WIFI_SendData+0xd0>)
 8003614:	f001 fa6e 	bl	8004af4 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003618:	f04f 33ff 	mov.w	r3, #4294967295
 800361c:	e02b      	b.n	8003676 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff ff2d 	bl	8003480 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8003626:	897b      	ldrh	r3, [r7, #10]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d020      	beq.n	8003672 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8003630:	897b      	ldrh	r3, [r7, #10]
 8003632:	3b01      	subs	r3, #1
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	4413      	add	r3, r2
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800363c:	230a      	movs	r3, #10
 800363e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8003640:	4b11      	ldr	r3, [pc, #68]	@ (8003688 <SPI_WIFI_SendData+0xd4>)
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8003646:	f107 0314 	add.w	r3, r7, #20
 800364a:	2201      	movs	r2, #1
 800364c:	4619      	mov	r1, r3
 800364e:	480f      	ldr	r0, [pc, #60]	@ (800368c <SPI_WIFI_SendData+0xd8>)
 8003650:	f004 ff16 	bl	8008480 <HAL_SPI_Transmit_IT>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d007      	beq.n	800366a <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800365a:	2201      	movs	r2, #1
 800365c:	2101      	movs	r1, #1
 800365e:	4809      	ldr	r0, [pc, #36]	@ (8003684 <SPI_WIFI_SendData+0xd0>)
 8003660:	f001 fa48 	bl	8004af4 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003664:	f04f 33ff 	mov.w	r3, #4294967295
 8003668:	e005      	b.n	8003676 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff ff07 	bl	8003480 <wait_spi_tx_event>
    
  }
  return len;
 8003672:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	20000cc8 	.word	0x20000cc8
 8003684:	48001000 	.word	0x48001000
 8003688:	20000cc4 	.word	0x20000cc4
 800368c:	20000c5c 	.word	0x20000c5c

08003690 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 fcef 	bl	800407c <HAL_Delay>
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80036b0:	2300      	movs	r3, #0
 80036b2:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 80036b8:	4b20      	ldr	r3, [pc, #128]	@ (800373c <SPI_WIFI_DelayUs+0x94>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d122      	bne.n	8003706 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 80036c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003740 <SPI_WIFI_DelayUs+0x98>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003744 <SPI_WIFI_DelayUs+0x9c>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	099b      	lsrs	r3, r3, #6
 80036cc:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 80036d6:	f000 fcc5 	bl	8004064 <HAL_GetTick>
 80036da:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80036dc:	e002      	b.n	80036e4 <SPI_WIFI_DelayUs+0x3c>
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	3b01      	subs	r3, #1
 80036e2:	60bb      	str	r3, [r7, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1f9      	bne.n	80036de <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 80036ea:	f000 fcbb 	bl	8004064 <HAL_GetTick>
 80036ee:	4602      	mov	r2, r0
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	4a11      	ldr	r2, [pc, #68]	@ (800373c <SPI_WIFI_DelayUs+0x94>)
 80036f6:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 80036f8:	4b10      	ldr	r3, [pc, #64]	@ (800373c <SPI_WIFI_DelayUs+0x94>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d102      	bne.n	8003706 <SPI_WIFI_DelayUs+0x5e>
 8003700:	4b0e      	ldr	r3, [pc, #56]	@ (800373c <SPI_WIFI_DelayUs+0x94>)
 8003702:	2201      	movs	r2, #1
 8003704:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8003706:	4b0e      	ldr	r3, [pc, #56]	@ (8003740 <SPI_WIFI_DelayUs+0x98>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a0f      	ldr	r2, [pc, #60]	@ (8003748 <SPI_WIFI_DelayUs+0xa0>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	0c9a      	lsrs	r2, r3, #18
 8003712:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <SPI_WIFI_DelayUs+0x94>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	fbb2 f3f3 	udiv	r3, r2, r3
 800371a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	fb02 f303 	mul.w	r3, r2, r3
 8003724:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8003726:	e002      	b.n	800372e <SPI_WIFI_DelayUs+0x86>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	3b01      	subs	r3, #1
 800372c:	60bb      	str	r3, [r7, #8]
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1f9      	bne.n	8003728 <SPI_WIFI_DelayUs+0x80>
  return;
 8003734:	bf00      	nop
}
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	20000ccc 	.word	0x20000ccc
 8003740:	20000008 	.word	0x20000008
 8003744:	10624dd3 	.word	0x10624dd3
 8003748:	431bde83 	.word	0x431bde83

0800374c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8003754:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <HAL_SPI_RxCpltCallback+0x24>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 800375c:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <HAL_SPI_RxCpltCallback+0x24>)
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
  }
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000cc0 	.word	0x20000cc0

08003774 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 800377c:	4b06      	ldr	r3, [pc, #24]	@ (8003798 <HAL_SPI_TxCpltCallback+0x24>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8003784:	4b04      	ldr	r3, [pc, #16]	@ (8003798 <HAL_SPI_TxCpltCallback+0x24>)
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
  }
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	20000cc4 	.word	0x20000cc4

0800379c <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <SPI_WIFI_ISR+0x1c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d102      	bne.n	80037ae <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80037a8:	4b03      	ldr	r3, [pc, #12]	@ (80037b8 <SPI_WIFI_ISR+0x1c>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
   }
}
 80037ae:	bf00      	nop
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	20000cc8 	.word	0x20000cc8

080037bc <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2120      	movs	r1, #32
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 facf 	bl	8003d70 <SENSOR_IO_Read>
 80037d2:	4603      	mov	r3, r0
 80037d4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	f023 0304 	bic.w	r3, r3, #4
 80037dc:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80037de:	7bfb      	ldrb	r3, [r7, #15]
 80037e0:	f043 0304 	orr.w	r3, r3, #4
 80037e4:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
 80037e8:	f023 0303 	bic.w	r3, r3, #3
 80037ec:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
 80037f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80037fc:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80037fe:	88fb      	ldrh	r3, [r7, #6]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	7bfa      	ldrb	r2, [r7, #15]
 8003804:	2120      	movs	r1, #32
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fa98 	bl	8003d3c <SENSOR_IO_Write>
}
 800380c:	bf00      	nop
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	4603      	mov	r3, r0
 800381c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800381e:	2300      	movs	r3, #0
 8003820:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8003822:	f000 fa81 	bl	8003d28 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8003826:	88fb      	ldrh	r3, [r7, #6]
 8003828:	b2db      	uxtb	r3, r3
 800382a:	210f      	movs	r1, #15
 800382c:	4618      	mov	r0, r3
 800382e:	f000 fa9f 	bl	8003d70 <SENSOR_IO_Read>
 8003832:	4603      	mov	r3, r0
 8003834:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8003836:	7bfb      	ldrb	r3, [r7, #15]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	b2d8      	uxtb	r0, r3
 800384e:	f107 020c 	add.w	r2, r7, #12
 8003852:	2302      	movs	r3, #2
 8003854:	21b0      	movs	r1, #176	@ 0xb0
 8003856:	f000 faa9 	bl	8003dac <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800385a:	7b3b      	ldrb	r3, [r7, #12]
 800385c:	085b      	lsrs	r3, r3, #1
 800385e:	b2db      	uxtb	r3, r3
 8003860:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8003862:	7b7b      	ldrb	r3, [r7, #13]
 8003864:	085b      	lsrs	r3, r3, #1
 8003866:	b2db      	uxtb	r3, r3
 8003868:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800386a:	88fb      	ldrh	r3, [r7, #6]
 800386c:	b2d8      	uxtb	r0, r3
 800386e:	f107 020c 	add.w	r2, r7, #12
 8003872:	2302      	movs	r3, #2
 8003874:	21b6      	movs	r1, #182	@ 0xb6
 8003876:	f000 fa99 	bl	8003dac <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800387a:	7b7b      	ldrb	r3, [r7, #13]
 800387c:	b21b      	sxth	r3, r3
 800387e:	021b      	lsls	r3, r3, #8
 8003880:	b21a      	sxth	r2, r3
 8003882:	7b3b      	ldrb	r3, [r7, #12]
 8003884:	b21b      	sxth	r3, r3
 8003886:	4313      	orrs	r3, r2
 8003888:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 800388a:	88fb      	ldrh	r3, [r7, #6]
 800388c:	b2d8      	uxtb	r0, r3
 800388e:	f107 020c 	add.w	r2, r7, #12
 8003892:	2302      	movs	r3, #2
 8003894:	21ba      	movs	r1, #186	@ 0xba
 8003896:	f000 fa89 	bl	8003dac <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800389a:	7b7b      	ldrb	r3, [r7, #13]
 800389c:	b21b      	sxth	r3, r3
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	b21a      	sxth	r2, r3
 80038a2:	7b3b      	ldrb	r3, [r7, #12]
 80038a4:	b21b      	sxth	r3, r3
 80038a6:	4313      	orrs	r3, r2
 80038a8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80038aa:	88fb      	ldrh	r3, [r7, #6]
 80038ac:	b2d8      	uxtb	r0, r3
 80038ae:	f107 020c 	add.w	r2, r7, #12
 80038b2:	2302      	movs	r3, #2
 80038b4:	21a8      	movs	r1, #168	@ 0xa8
 80038b6:	f000 fa79 	bl	8003dac <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80038ba:	7b7b      	ldrb	r3, [r7, #13]
 80038bc:	b21b      	sxth	r3, r3
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	b21a      	sxth	r2, r3
 80038c2:	7b3b      	ldrb	r3, [r7, #12]
 80038c4:	b21b      	sxth	r3, r3
 80038c6:	4313      	orrs	r3, r2
 80038c8:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80038ca:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80038ce:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	ee07 3a90 	vmov	s15, r3
 80038d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038dc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80038e0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	ee07 3a90 	vmov	s15, r3
 80038ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038ee:	ee67 6a27 	vmul.f32	s13, s14, s15
 80038f2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80038f6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	ee07 3a90 	vmov	s15, r3
 8003900:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003904:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003908:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800390c:	ee07 3a90 	vmov	s15, r3
 8003910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003918:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800391c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003920:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003928:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800392c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003930:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003974 <HTS221_H_ReadHumidity+0x134>
 8003934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393c:	dd01      	ble.n	8003942 <HTS221_H_ReadHumidity+0x102>
 800393e:	4b0e      	ldr	r3, [pc, #56]	@ (8003978 <HTS221_H_ReadHumidity+0x138>)
 8003940:	e00a      	b.n	8003958 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8003942:	edd7 7a04 	vldr	s15, [r7, #16]
 8003946:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800394a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800394e:	d502      	bpl.n	8003956 <HTS221_H_ReadHumidity+0x116>
 8003950:	f04f 0300 	mov.w	r3, #0
 8003954:	e000      	b.n	8003958 <HTS221_H_ReadHumidity+0x118>
 8003956:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8003958:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800395a:	edd7 7a04 	vldr	s15, [r7, #16]
 800395e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003962:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003966:	eef0 7a66 	vmov.f32	s15, s13
}
 800396a:	eeb0 0a67 	vmov.f32	s0, s15
 800396e:	3720      	adds	r7, #32
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	447a0000 	.word	0x447a0000
 8003978:	447a0000 	.word	0x447a0000

0800397c <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8003988:	88fb      	ldrh	r3, [r7, #6]
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2120      	movs	r1, #32
 800398e:	4618      	mov	r0, r3
 8003990:	f000 f9ee 	bl	8003d70 <SENSOR_IO_Read>
 8003994:	4603      	mov	r3, r0
 8003996:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	f023 0304 	bic.w	r3, r3, #4
 800399e:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80039a0:	7bfb      	ldrb	r3, [r7, #15]
 80039a2:	f043 0304 	orr.w	r3, r3, #4
 80039a6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
 80039aa:	f023 0303 	bic.w	r3, r3, #3
 80039ae:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	f043 0301 	orr.w	r3, r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80039be:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80039c0:	88fb      	ldrh	r3, [r7, #6]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	7bfa      	ldrb	r2, [r7, #15]
 80039c6:	2120      	movs	r1, #32
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 f9b7 	bl	8003d3c <SENSOR_IO_Write>
}
 80039ce:	bf00      	nop
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b088      	sub	sp, #32
 80039da:	af00      	add	r7, sp, #0
 80039dc:	4603      	mov	r3, r0
 80039de:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80039e0:	88fb      	ldrh	r3, [r7, #6]
 80039e2:	b2d8      	uxtb	r0, r3
 80039e4:	f107 0208 	add.w	r2, r7, #8
 80039e8:	2302      	movs	r3, #2
 80039ea:	21b2      	movs	r1, #178	@ 0xb2
 80039ec:	f000 f9de 	bl	8003dac <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80039f0:	88fb      	ldrh	r3, [r7, #6]
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2135      	movs	r1, #53	@ 0x35
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 f9ba 	bl	8003d70 <SENSOR_IO_Read>
 80039fc:	4603      	mov	r3, r0
 80039fe:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8003a00:	7ffb      	ldrb	r3, [r7, #31]
 8003a02:	b21b      	sxth	r3, r3
 8003a04:	021b      	lsls	r3, r3, #8
 8003a06:	b21b      	sxth	r3, r3
 8003a08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a0c:	b21a      	sxth	r2, r3
 8003a0e:	7a3b      	ldrb	r3, [r7, #8]
 8003a10:	b21b      	sxth	r3, r3
 8003a12:	4313      	orrs	r3, r2
 8003a14:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003a16:	7ffb      	ldrb	r3, [r7, #31]
 8003a18:	b21b      	sxth	r3, r3
 8003a1a:	019b      	lsls	r3, r3, #6
 8003a1c:	b21b      	sxth	r3, r3
 8003a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a22:	b21a      	sxth	r2, r3
 8003a24:	7a7b      	ldrb	r3, [r7, #9]
 8003a26:	b21b      	sxth	r3, r3
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8003a2c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003a30:	10db      	asrs	r3, r3, #3
 8003a32:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8003a34:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003a38:	10db      	asrs	r3, r3, #3
 8003a3a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8003a3c:	88fb      	ldrh	r3, [r7, #6]
 8003a3e:	b2d8      	uxtb	r0, r3
 8003a40:	f107 0208 	add.w	r2, r7, #8
 8003a44:	2304      	movs	r3, #4
 8003a46:	21bc      	movs	r1, #188	@ 0xbc
 8003a48:	f000 f9b0 	bl	8003dac <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003a4c:	7a7b      	ldrb	r3, [r7, #9]
 8003a4e:	b21b      	sxth	r3, r3
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	b21a      	sxth	r2, r3
 8003a54:	7a3b      	ldrb	r3, [r7, #8]
 8003a56:	b21b      	sxth	r3, r3
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8003a5c:	7afb      	ldrb	r3, [r7, #11]
 8003a5e:	b21b      	sxth	r3, r3
 8003a60:	021b      	lsls	r3, r3, #8
 8003a62:	b21a      	sxth	r2, r3
 8003a64:	7abb      	ldrb	r3, [r7, #10]
 8003a66:	b21b      	sxth	r3, r3
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003a6c:	88fb      	ldrh	r3, [r7, #6]
 8003a6e:	b2d8      	uxtb	r0, r3
 8003a70:	f107 0208 	add.w	r2, r7, #8
 8003a74:	2302      	movs	r3, #2
 8003a76:	21aa      	movs	r1, #170	@ 0xaa
 8003a78:	f000 f998 	bl	8003dac <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003a7c:	7a7b      	ldrb	r3, [r7, #9]
 8003a7e:	b21b      	sxth	r3, r3
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	b21a      	sxth	r2, r3
 8003a84:	7a3b      	ldrb	r3, [r7, #8]
 8003a86:	b21b      	sxth	r3, r3
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8003a8c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003a90:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	ee07 3a90 	vmov	s15, r3
 8003a9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a9e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003aa2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	ee07 3a90 	vmov	s15, r3
 8003aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ab0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003ab4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003ab8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	ee07 3a90 	vmov	s15, r3
 8003ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ac6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003aca:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003ace:	ee07 3a90 	vmov	s15, r3
 8003ad2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ada:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	ee07 3a90 	vmov	s15, r3
}
 8003ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae8:	3720      	adds	r7, #32
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
	...

08003af0 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8003afa:	79fb      	ldrb	r3, [r7, #7]
 8003afc:	4a06      	ldr	r2, [pc, #24]	@ (8003b18 <BSP_LED_On+0x28>)
 8003afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b06:	b291      	uxth	r1, r2
 8003b08:	2201      	movs	r2, #1
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 fff2 	bl	8004af4 <HAL_GPIO_WritePin>
}
 8003b10:	bf00      	nop
 8003b12:	3708      	adds	r7, #8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	20000028 	.word	0x20000028

08003b1c <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8003b26:	79fb      	ldrb	r3, [r7, #7]
 8003b28:	4a06      	ldr	r2, [pc, #24]	@ (8003b44 <BSP_LED_Off+0x28>)
 8003b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b32:	b291      	uxth	r1, r2
 8003b34:	2200      	movs	r2, #0
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 ffdc 	bl	8004af4 <HAL_GPIO_WritePin>
}
 8003b3c:	bf00      	nop
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	20000028 	.word	0x20000028

08003b48 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b08a      	sub	sp, #40	@ 0x28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003b50:	4b27      	ldr	r3, [pc, #156]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b54:	4a26      	ldr	r2, [pc, #152]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003b56:	f043 0302 	orr.w	r3, r3, #2
 8003b5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b5c:	4b24      	ldr	r3, [pc, #144]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8003b68:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003b6c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003b6e:	2312      	movs	r3, #18
 8003b70:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003b72:	2301      	movs	r3, #1
 8003b74:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b76:	2303      	movs	r3, #3
 8003b78:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8003b7a:	2304      	movs	r3, #4
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003b7e:	f107 0314 	add.w	r3, r7, #20
 8003b82:	4619      	mov	r1, r3
 8003b84:	481b      	ldr	r0, [pc, #108]	@ (8003bf4 <I2Cx_MspInit+0xac>)
 8003b86:	f000 fcff 	bl	8004588 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003b8a:	f107 0314 	add.w	r3, r7, #20
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4818      	ldr	r0, [pc, #96]	@ (8003bf4 <I2Cx_MspInit+0xac>)
 8003b92:	f000 fcf9 	bl	8004588 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8003b96:	4b16      	ldr	r3, [pc, #88]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9a:	4a15      	ldr	r2, [pc, #84]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003b9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003ba0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ba2:	4b13      	ldr	r3, [pc, #76]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8003bae:	4b10      	ldr	r3, [pc, #64]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb2:	4a0f      	ldr	r2, [pc, #60]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003bb4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003bb8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8003bba:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbe:	4a0c      	ldr	r2, [pc, #48]	@ (8003bf0 <I2Cx_MspInit+0xa8>)
 8003bc0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003bc4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	210f      	movs	r1, #15
 8003bca:	2021      	movs	r0, #33	@ 0x21
 8003bcc:	f000 fb56 	bl	800427c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003bd0:	2021      	movs	r0, #33	@ 0x21
 8003bd2:	f000 fb6f 	bl	80042b4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	210f      	movs	r1, #15
 8003bda:	2022      	movs	r0, #34	@ 0x22
 8003bdc:	f000 fb4e 	bl	800427c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8003be0:	2022      	movs	r0, #34	@ 0x22
 8003be2:	f000 fb67 	bl	80042b4 <HAL_NVIC_EnableIRQ>
}
 8003be6:	bf00      	nop
 8003be8:	3728      	adds	r7, #40	@ 0x28
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	48000400 	.word	0x48000400

08003bf8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a12      	ldr	r2, [pc, #72]	@ (8003c4c <I2Cx_Init+0x54>)
 8003c04:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a11      	ldr	r2, [pc, #68]	@ (8003c50 <I2Cx_Init+0x58>)
 8003c0a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff ff89 	bl	8003b48 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 ff8c 	bl	8004b54 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f001 fd42 	bl	80056c8 <HAL_I2CEx_ConfigAnalogFilter>
}
 8003c44:	bf00      	nop
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40005800 	.word	0x40005800
 8003c50:	00702681 	.word	0x00702681

08003c54 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08a      	sub	sp, #40	@ 0x28
 8003c58:	af04      	add	r7, sp, #16
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	4608      	mov	r0, r1
 8003c5e:	4611      	mov	r1, r2
 8003c60:	461a      	mov	r2, r3
 8003c62:	4603      	mov	r3, r0
 8003c64:	72fb      	strb	r3, [r7, #11]
 8003c66:	460b      	mov	r3, r1
 8003c68:	813b      	strh	r3, [r7, #8]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003c72:	7afb      	ldrb	r3, [r7, #11]
 8003c74:	b299      	uxth	r1, r3
 8003c76:	88f8      	ldrh	r0, [r7, #6]
 8003c78:	893a      	ldrh	r2, [r7, #8]
 8003c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c7e:	9302      	str	r3, [sp, #8]
 8003c80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c82:	9301      	str	r3, [sp, #4]
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	4603      	mov	r3, r0
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f001 f940 	bl	8004f10 <HAL_I2C_Mem_Read>
 8003c90:	4603      	mov	r3, r0
 8003c92:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d004      	beq.n	8003ca4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003c9a:	7afb      	ldrb	r3, [r7, #11]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 f832 	bl	8003d08 <I2Cx_Error>
  }
  return status;
 8003ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b08a      	sub	sp, #40	@ 0x28
 8003cb2:	af04      	add	r7, sp, #16
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	4608      	mov	r0, r1
 8003cb8:	4611      	mov	r1, r2
 8003cba:	461a      	mov	r2, r3
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	72fb      	strb	r3, [r7, #11]
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	813b      	strh	r3, [r7, #8]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003ccc:	7afb      	ldrb	r3, [r7, #11]
 8003cce:	b299      	uxth	r1, r3
 8003cd0:	88f8      	ldrh	r0, [r7, #6]
 8003cd2:	893a      	ldrh	r2, [r7, #8]
 8003cd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cd8:	9302      	str	r3, [sp, #8]
 8003cda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003cdc:	9301      	str	r3, [sp, #4]
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	f000 ffff 	bl	8004ce8 <HAL_I2C_Mem_Write>
 8003cea:	4603      	mov	r3, r0
 8003cec:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003cee:	7dfb      	ldrb	r3, [r7, #23]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d004      	beq.n	8003cfe <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003cf4:	7afb      	ldrb	r3, [r7, #11]
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f000 f805 	bl	8003d08 <I2Cx_Error>
  }
  return status;
 8003cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 ffb8 	bl	8004c8a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7ff ff6c 	bl	8003bf8 <I2Cx_Init>
}
 8003d20:	bf00      	nop
 8003d22:	3708      	adds	r7, #8
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8003d2c:	4802      	ldr	r0, [pc, #8]	@ (8003d38 <SENSOR_IO_Init+0x10>)
 8003d2e:	f7ff ff63 	bl	8003bf8 <I2Cx_Init>
}
 8003d32:	bf00      	nop
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000cd0 	.word	0x20000cd0

08003d3c <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	4603      	mov	r3, r0
 8003d44:	71fb      	strb	r3, [r7, #7]
 8003d46:	460b      	mov	r3, r1
 8003d48:	71bb      	strb	r3, [r7, #6]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8003d4e:	79bb      	ldrb	r3, [r7, #6]
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	79f9      	ldrb	r1, [r7, #7]
 8003d54:	2301      	movs	r3, #1
 8003d56:	9301      	str	r3, [sp, #4]
 8003d58:	1d7b      	adds	r3, r7, #5
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	4803      	ldr	r0, [pc, #12]	@ (8003d6c <SENSOR_IO_Write+0x30>)
 8003d60:	f7ff ffa5 	bl	8003cae <I2Cx_WriteMultiple>
}
 8003d64:	bf00      	nop
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	20000cd0 	.word	0x20000cd0

08003d70 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	4603      	mov	r3, r0
 8003d78:	460a      	mov	r2, r1
 8003d7a:	71fb      	strb	r3, [r7, #7]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8003d80:	2300      	movs	r3, #0
 8003d82:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8003d84:	79bb      	ldrb	r3, [r7, #6]
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	79f9      	ldrb	r1, [r7, #7]
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	f107 030f 	add.w	r3, r7, #15
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	2301      	movs	r3, #1
 8003d96:	4804      	ldr	r0, [pc, #16]	@ (8003da8 <SENSOR_IO_Read+0x38>)
 8003d98:	f7ff ff5c 	bl	8003c54 <I2Cx_ReadMultiple>

  return read_value;
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000cd0 	.word	0x20000cd0

08003dac <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af02      	add	r7, sp, #8
 8003db2:	603a      	str	r2, [r7, #0]
 8003db4:	461a      	mov	r2, r3
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	71bb      	strb	r3, [r7, #6]
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8003dc2:	79bb      	ldrb	r3, [r7, #6]
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	79f9      	ldrb	r1, [r7, #7]
 8003dc8:	88bb      	ldrh	r3, [r7, #4]
 8003dca:	9301      	str	r3, [sp, #4]
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	4804      	ldr	r0, [pc, #16]	@ (8003de4 <SENSOR_IO_ReadMultiple+0x38>)
 8003dd4:	f7ff ff3e 	bl	8003c54 <I2Cx_ReadMultiple>
 8003dd8:	4603      	mov	r3, r0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	20000cd0 	.word	0x20000cd0

08003de8 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8003dee:	4b0c      	ldr	r3, [pc, #48]	@ (8003e20 <BSP_HSENSOR_Init+0x38>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	20be      	movs	r0, #190	@ 0xbe
 8003df4:	4798      	blx	r3
 8003df6:	4603      	mov	r3, r0
 8003df8:	2bbc      	cmp	r3, #188	@ 0xbc
 8003dfa:	d002      	beq.n	8003e02 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	607b      	str	r3, [r7, #4]
 8003e00:	e009      	b.n	8003e16 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8003e02:	4b08      	ldr	r3, [pc, #32]	@ (8003e24 <BSP_HSENSOR_Init+0x3c>)
 8003e04:	4a06      	ldr	r2, [pc, #24]	@ (8003e20 <BSP_HSENSOR_Init+0x38>)
 8003e06:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8003e08:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <BSP_HSENSOR_Init+0x3c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	20be      	movs	r0, #190	@ 0xbe
 8003e10:	4798      	blx	r3
    ret = HSENSOR_OK;
 8003e12:	2300      	movs	r3, #0
 8003e14:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8003e16:	687b      	ldr	r3, [r7, #4]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	2000000c 	.word	0x2000000c
 8003e24:	20000d24 	.word	0x20000d24

08003e28 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8003e2c:	4b04      	ldr	r3, [pc, #16]	@ (8003e40 <BSP_HSENSOR_ReadHumidity+0x18>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	20be      	movs	r0, #190	@ 0xbe
 8003e34:	4798      	blx	r3
 8003e36:	eef0 7a40 	vmov.f32	s15, s0
}
 8003e3a:	eeb0 0a67 	vmov.f32	s0, s15
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	20000d24 	.word	0x20000d24

08003e44 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8003e4e:	4b09      	ldr	r3, [pc, #36]	@ (8003e74 <BSP_TSENSOR_Init+0x30>)
 8003e50:	4a09      	ldr	r2, [pc, #36]	@ (8003e78 <BSP_TSENSOR_Init+0x34>)
 8003e52:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8003e54:	f7ff ff68 	bl	8003d28 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8003e58:	4b06      	ldr	r3, [pc, #24]	@ (8003e74 <BSP_TSENSOR_Init+0x30>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2100      	movs	r1, #0
 8003e60:	20be      	movs	r0, #190	@ 0xbe
 8003e62:	4798      	blx	r3

  ret = TSENSOR_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003e68:	79fb      	ldrb	r3, [r7, #7]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20000d28 	.word	0x20000d28
 8003e78:	20000018 	.word	0x20000018

08003e7c <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8003e80:	4b04      	ldr	r3, [pc, #16]	@ (8003e94 <BSP_TSENSOR_ReadTemp+0x18>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	20be      	movs	r0, #190	@ 0xbe
 8003e88:	4798      	blx	r3
 8003e8a:	eef0 7a40 	vmov.f32	s15, s0
}
 8003e8e:	eeb0 0a67 	vmov.f32	s0, s15
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	20000d28 	.word	0x20000d28

08003e98 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8003ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed8 <WIFI_Init+0x40>)
 8003ea4:	9301      	str	r3, [sp, #4]
 8003ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8003edc <WIFI_Init+0x44>)
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee0 <WIFI_Init+0x48>)
 8003eac:	4a0d      	ldr	r2, [pc, #52]	@ (8003ee4 <WIFI_Init+0x4c>)
 8003eae:	490e      	ldr	r1, [pc, #56]	@ (8003ee8 <WIFI_Init+0x50>)
 8003eb0:	480e      	ldr	r0, [pc, #56]	@ (8003eec <WIFI_Init+0x54>)
 8003eb2:	f7fe fd55 	bl	8002960 <ES_WIFI_RegisterBusIO>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d107      	bne.n	8003ecc <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003ebc:	480b      	ldr	r0, [pc, #44]	@ (8003eec <WIFI_Init+0x54>)
 8003ebe:	f7fe fd21 	bl	8002904 <ES_WIFI_Init>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	080034c1 	.word	0x080034c1
 8003edc:	080035b5 	.word	0x080035b5
 8003ee0:	08003691 	.word	0x08003691
 8003ee4:	080033a9 	.word	0x080033a9
 8003ee8:	0800320d 	.word	0x0800320d
 8003eec:	20000d2c 	.word	0x20000d2c

08003ef0 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	4613      	mov	r3, r2
 8003efc:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	68f9      	ldr	r1, [r7, #12]
 8003f08:	4809      	ldr	r0, [pc, #36]	@ (8003f30 <WIFI_Connect+0x40>)
 8003f0a:	f7fe fd5d 	bl	80029c8 <ES_WIFI_Connect>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d107      	bne.n	8003f24 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003f14:	4806      	ldr	r0, [pc, #24]	@ (8003f30 <WIFI_Connect+0x40>)
 8003f16:	f7fe fdfb 	bl	8002b10 <ES_WIFI_GetNetworkSettings>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8003f24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3718      	adds	r7, #24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	20000d2c 	.word	0x20000d2c

08003f34 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4806      	ldr	r0, [pc, #24]	@ (8003f5c <WIFI_GetMAC_Address+0x28>)
 8003f44:	f7fe fe0e 	bl	8002b64 <ES_WIFI_GetMACAddress>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	20000d2c 	.word	0x20000d2c

08003f60 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8003f6c:	4809      	ldr	r0, [pc, #36]	@ (8003f94 <WIFI_GetIP_Address+0x34>)
 8003f6e:	f7fe fda3 	bl	8002ab8 <ES_WIFI_IsConnected>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d107      	bne.n	8003f88 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8003f78:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <WIFI_GetIP_Address+0x34>)
 8003f7a:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8003f7e:	461a      	mov	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000d2c 	.word	0x20000d2c

08003f98 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08a      	sub	sp, #40	@ 0x28
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	607a      	str	r2, [r7, #4]
 8003fa2:	603b      	str	r3, [r7, #0]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 8003fb4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003fb6:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8003fb8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003fba:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8003fbc:	7afb      	ldrb	r3, [r7, #11]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	bf14      	ite	ne
 8003fc2:	2301      	movne	r3, #1
 8003fc4:	2300      	moveq	r3, #0
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	785b      	ldrb	r3, [r3, #1]
 8003fd4:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	789b      	ldrb	r3, [r3, #2]
 8003fda:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	78db      	ldrb	r3, [r3, #3]
 8003fe0:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8003fe2:	f107 0310 	add.w	r3, r7, #16
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4807      	ldr	r0, [pc, #28]	@ (8004008 <WIFI_OpenClientConnection+0x70>)
 8003fea:	f7fe fded 	bl	8002bc8 <ES_WIFI_StartClientConnection>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d102      	bne.n	8003ffa <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8003ffa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3728      	adds	r7, #40	@ 0x28
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	20000d2c 	.word	0x20000d2c

0800400c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004016:	2003      	movs	r0, #3
 8004018:	f000 f925 	bl	8004266 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800401c:	200f      	movs	r0, #15
 800401e:	f7fd feff 	bl	8001e20 <HAL_InitTick>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	71fb      	strb	r3, [r7, #7]
 800402c:	e001      	b.n	8004032 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800402e:	f7fd fbbd 	bl	80017ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004032:	79fb      	ldrb	r3, [r7, #7]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004040:	4b06      	ldr	r3, [pc, #24]	@ (800405c <HAL_IncTick+0x20>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <HAL_IncTick+0x24>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4413      	add	r3, r2
 800404c:	4a04      	ldr	r2, [pc, #16]	@ (8004060 <HAL_IncTick+0x24>)
 800404e:	6013      	str	r3, [r2, #0]
}
 8004050:	bf00      	nop
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000030 	.word	0x20000030
 8004060:	200013d4 	.word	0x200013d4

08004064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  return uwTick;
 8004068:	4b03      	ldr	r3, [pc, #12]	@ (8004078 <HAL_GetTick+0x14>)
 800406a:	681b      	ldr	r3, [r3, #0]
}
 800406c:	4618      	mov	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	200013d4 	.word	0x200013d4

0800407c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004084:	f7ff ffee 	bl	8004064 <HAL_GetTick>
 8004088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004094:	d005      	beq.n	80040a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <HAL_Delay+0x44>)
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	461a      	mov	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4413      	add	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040a2:	bf00      	nop
 80040a4:	f7ff ffde 	bl	8004064 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d8f7      	bhi.n	80040a4 <HAL_Delay+0x28>
  {
  }
}
 80040b4:	bf00      	nop
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000030 	.word	0x20000030

080040c4 <__NVIC_SetPriorityGrouping>:
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004108 <__NVIC_SetPriorityGrouping+0x44>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040da:	68ba      	ldr	r2, [r7, #8]
 80040dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040e0:	4013      	ands	r3, r2
 80040e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040f6:	4a04      	ldr	r2, [pc, #16]	@ (8004108 <__NVIC_SetPriorityGrouping+0x44>)
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	60d3      	str	r3, [r2, #12]
}
 80040fc:	bf00      	nop
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr
 8004108:	e000ed00 	.word	0xe000ed00

0800410c <__NVIC_GetPriorityGrouping>:
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004110:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <__NVIC_GetPriorityGrouping+0x18>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	0a1b      	lsrs	r3, r3, #8
 8004116:	f003 0307 	and.w	r3, r3, #7
}
 800411a:	4618      	mov	r0, r3
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <__NVIC_EnableIRQ>:
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	4603      	mov	r3, r0
 8004130:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004136:	2b00      	cmp	r3, #0
 8004138:	db0b      	blt.n	8004152 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800413a:	79fb      	ldrb	r3, [r7, #7]
 800413c:	f003 021f 	and.w	r2, r3, #31
 8004140:	4907      	ldr	r1, [pc, #28]	@ (8004160 <__NVIC_EnableIRQ+0x38>)
 8004142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	2001      	movs	r0, #1
 800414a:	fa00 f202 	lsl.w	r2, r0, r2
 800414e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	e000e100 	.word	0xe000e100

08004164 <__NVIC_DisableIRQ>:
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	4603      	mov	r3, r0
 800416c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800416e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004172:	2b00      	cmp	r3, #0
 8004174:	db12      	blt.n	800419c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	f003 021f 	and.w	r2, r3, #31
 800417c:	490a      	ldr	r1, [pc, #40]	@ (80041a8 <__NVIC_DisableIRQ+0x44>)
 800417e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004182:	095b      	lsrs	r3, r3, #5
 8004184:	2001      	movs	r0, #1
 8004186:	fa00 f202 	lsl.w	r2, r0, r2
 800418a:	3320      	adds	r3, #32
 800418c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004190:	f3bf 8f4f 	dsb	sy
}
 8004194:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004196:	f3bf 8f6f 	isb	sy
}
 800419a:	bf00      	nop
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	e000e100 	.word	0xe000e100

080041ac <__NVIC_SetPriority>:
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	6039      	str	r1, [r7, #0]
 80041b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	db0a      	blt.n	80041d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	490c      	ldr	r1, [pc, #48]	@ (80041f8 <__NVIC_SetPriority+0x4c>)
 80041c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ca:	0112      	lsls	r2, r2, #4
 80041cc:	b2d2      	uxtb	r2, r2
 80041ce:	440b      	add	r3, r1
 80041d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80041d4:	e00a      	b.n	80041ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	4908      	ldr	r1, [pc, #32]	@ (80041fc <__NVIC_SetPriority+0x50>)
 80041dc:	79fb      	ldrb	r3, [r7, #7]
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	3b04      	subs	r3, #4
 80041e4:	0112      	lsls	r2, r2, #4
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	440b      	add	r3, r1
 80041ea:	761a      	strb	r2, [r3, #24]
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr
 80041f8:	e000e100 	.word	0xe000e100
 80041fc:	e000ed00 	.word	0xe000ed00

08004200 <NVIC_EncodePriority>:
{
 8004200:	b480      	push	{r7}
 8004202:	b089      	sub	sp, #36	@ 0x24
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	f1c3 0307 	rsb	r3, r3, #7
 800421a:	2b04      	cmp	r3, #4
 800421c:	bf28      	it	cs
 800421e:	2304      	movcs	r3, #4
 8004220:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	3304      	adds	r3, #4
 8004226:	2b06      	cmp	r3, #6
 8004228:	d902      	bls.n	8004230 <NVIC_EncodePriority+0x30>
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	3b03      	subs	r3, #3
 800422e:	e000      	b.n	8004232 <NVIC_EncodePriority+0x32>
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004234:	f04f 32ff 	mov.w	r2, #4294967295
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	43da      	mvns	r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	401a      	ands	r2, r3
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004248:	f04f 31ff 	mov.w	r1, #4294967295
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	fa01 f303 	lsl.w	r3, r1, r3
 8004252:	43d9      	mvns	r1, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004258:	4313      	orrs	r3, r2
}
 800425a:	4618      	mov	r0, r3
 800425c:	3724      	adds	r7, #36	@ 0x24
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b082      	sub	sp, #8
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f7ff ff28 	bl	80040c4 <__NVIC_SetPriorityGrouping>
}
 8004274:	bf00      	nop
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800428a:	2300      	movs	r3, #0
 800428c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800428e:	f7ff ff3d 	bl	800410c <__NVIC_GetPriorityGrouping>
 8004292:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	68b9      	ldr	r1, [r7, #8]
 8004298:	6978      	ldr	r0, [r7, #20]
 800429a:	f7ff ffb1 	bl	8004200 <NVIC_EncodePriority>
 800429e:	4602      	mov	r2, r0
 80042a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042a4:	4611      	mov	r1, r2
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7ff ff80 	bl	80041ac <__NVIC_SetPriority>
}
 80042ac:	bf00      	nop
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff ff30 	bl	8004128 <__NVIC_EnableIRQ>
}
 80042c8:	bf00      	nop
 80042ca:	3708      	adds	r7, #8
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80042da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff ff40 	bl	8004164 <__NVIC_DisableIRQ>
}
 80042e4:	bf00      	nop
 80042e6:	3708      	adds	r7, #8
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e0ac      	b.n	8004458 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f000 f8b2 	bl	800446c <DFSDM_GetChannelFromInstance>
 8004308:	4603      	mov	r3, r0
 800430a:	4a55      	ldr	r2, [pc, #340]	@ (8004460 <HAL_DFSDM_ChannelInit+0x174>)
 800430c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e09f      	b.n	8004458 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7fd fa6f 	bl	80017fc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800431e:	4b51      	ldr	r3, [pc, #324]	@ (8004464 <HAL_DFSDM_ChannelInit+0x178>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	3301      	adds	r3, #1
 8004324:	4a4f      	ldr	r2, [pc, #316]	@ (8004464 <HAL_DFSDM_ChannelInit+0x178>)
 8004326:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004328:	4b4e      	ldr	r3, [pc, #312]	@ (8004464 <HAL_DFSDM_ChannelInit+0x178>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d125      	bne.n	800437c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004330:	4b4d      	ldr	r3, [pc, #308]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a4c      	ldr	r2, [pc, #304]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004336:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800433a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800433c:	4b4a      	ldr	r3, [pc, #296]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	4948      	ldr	r1, [pc, #288]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004346:	4313      	orrs	r3, r2
 8004348:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800434a:	4b47      	ldr	r3, [pc, #284]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a46      	ldr	r2, [pc, #280]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004350:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8004354:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	791b      	ldrb	r3, [r3, #4]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d108      	bne.n	8004370 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800435e:	4b42      	ldr	r3, [pc, #264]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	3b01      	subs	r3, #1
 8004368:	041b      	lsls	r3, r3, #16
 800436a:	493f      	ldr	r1, [pc, #252]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 800436c:	4313      	orrs	r3, r2
 800436e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004370:	4b3d      	ldr	r3, [pc, #244]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a3c      	ldr	r2, [pc, #240]	@ (8004468 <HAL_DFSDM_ChannelInit+0x17c>)
 8004376:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800437a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800438a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800439a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80043a0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 020f 	bic.w	r2, r2, #15
 80043b8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	6819      	ldr	r1, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80043c8:	431a      	orrs	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80043e0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6899      	ldr	r1, [r3, #8]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f0:	3b01      	subs	r3, #1
 80043f2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80043f4:	431a      	orrs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f002 0207 	and.w	r2, r2, #7
 800440c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6859      	ldr	r1, [r3, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004418:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004420:	431a      	orrs	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004438:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4618      	mov	r0, r3
 8004448:	f000 f810 	bl	800446c <DFSDM_GetChannelFromInstance>
 800444c:	4602      	mov	r2, r0
 800444e:	4904      	ldr	r1, [pc, #16]	@ (8004460 <HAL_DFSDM_ChannelInit+0x174>)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	200013dc 	.word	0x200013dc
 8004464:	200013d8 	.word	0x200013d8
 8004468:	40016000 	.word	0x40016000

0800446c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a1c      	ldr	r2, [pc, #112]	@ (80044e8 <DFSDM_GetChannelFromInstance+0x7c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d102      	bne.n	8004482 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	e02b      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a19      	ldr	r2, [pc, #100]	@ (80044ec <DFSDM_GetChannelFromInstance+0x80>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d102      	bne.n	8004490 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800448a:	2301      	movs	r3, #1
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	e024      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a17      	ldr	r2, [pc, #92]	@ (80044f0 <DFSDM_GetChannelFromInstance+0x84>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d102      	bne.n	800449e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004498:	2302      	movs	r3, #2
 800449a:	60fb      	str	r3, [r7, #12]
 800449c:	e01d      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a14      	ldr	r2, [pc, #80]	@ (80044f4 <DFSDM_GetChannelFromInstance+0x88>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d102      	bne.n	80044ac <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80044a6:	2304      	movs	r3, #4
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	e016      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a12      	ldr	r2, [pc, #72]	@ (80044f8 <DFSDM_GetChannelFromInstance+0x8c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d102      	bne.n	80044ba <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80044b4:	2305      	movs	r3, #5
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	e00f      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a0f      	ldr	r2, [pc, #60]	@ (80044fc <DFSDM_GetChannelFromInstance+0x90>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d102      	bne.n	80044c8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80044c2:	2306      	movs	r3, #6
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	e008      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004500 <DFSDM_GetChannelFromInstance+0x94>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d102      	bne.n	80044d6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80044d0:	2307      	movs	r3, #7
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	e001      	b.n	80044da <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80044d6:	2303      	movs	r3, #3
 80044d8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80044da:	68fb      	ldr	r3, [r7, #12]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3714      	adds	r7, #20
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	40016000 	.word	0x40016000
 80044ec:	40016020 	.word	0x40016020
 80044f0:	40016040 	.word	0x40016040
 80044f4:	40016080 	.word	0x40016080
 80044f8:	400160a0 	.word	0x400160a0
 80044fc:	400160c0 	.word	0x400160c0
 8004500:	400160e0 	.word	0x400160e0

08004504 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b02      	cmp	r3, #2
 800451a:	d005      	beq.n	8004528 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2204      	movs	r2, #4
 8004520:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	73fb      	strb	r3, [r7, #15]
 8004526:	e029      	b.n	800457c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 020e 	bic.w	r2, r2, #14
 8004546:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800454c:	f003 021c 	and.w	r2, r3, #28
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	2101      	movs	r1, #1
 8004556:	fa01 f202 	lsl.w	r2, r1, r2
 800455a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	4798      	blx	r3
    }
  }
  return status;
 800457c:	7bfb      	ldrb	r3, [r7, #15]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
	...

08004588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004596:	e17f      	b.n	8004898 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	2101      	movs	r1, #1
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	fa01 f303 	lsl.w	r3, r1, r3
 80045a4:	4013      	ands	r3, r2
 80045a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 8171 	beq.w	8004892 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f003 0303 	and.w	r3, r3, #3
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d005      	beq.n	80045c8 <HAL_GPIO_Init+0x40>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 0303 	and.w	r3, r3, #3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d130      	bne.n	800462a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	2203      	movs	r2, #3
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4013      	ands	r3, r2
 80045de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045fe:	2201      	movs	r2, #1
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	43db      	mvns	r3, r3
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	4013      	ands	r3, r2
 800460c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	091b      	lsrs	r3, r3, #4
 8004614:	f003 0201 	and.w	r2, r3, #1
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	4313      	orrs	r3, r2
 8004622:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	2b03      	cmp	r3, #3
 8004634:	d118      	bne.n	8004668 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800463c:	2201      	movs	r2, #1
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	43db      	mvns	r3, r3
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	4013      	ands	r3, r2
 800464a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	08db      	lsrs	r3, r3, #3
 8004652:	f003 0201 	and.w	r2, r3, #1
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f003 0303 	and.w	r3, r3, #3
 8004670:	2b03      	cmp	r3, #3
 8004672:	d017      	beq.n	80046a4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	2203      	movs	r2, #3
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	43db      	mvns	r3, r3
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	4013      	ands	r3, r2
 800468a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4313      	orrs	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f003 0303 	and.w	r3, r3, #3
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d123      	bne.n	80046f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	08da      	lsrs	r2, r3, #3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3208      	adds	r2, #8
 80046b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	220f      	movs	r2, #15
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4013      	ands	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	691a      	ldr	r2, [r3, #16]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f003 0307 	and.w	r3, r3, #7
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	08da      	lsrs	r2, r3, #3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	3208      	adds	r2, #8
 80046f2:	6939      	ldr	r1, [r7, #16]
 80046f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	2203      	movs	r2, #3
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	43db      	mvns	r3, r3
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	4013      	ands	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f003 0203 	and.w	r2, r3, #3
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	fa02 f303 	lsl.w	r3, r2, r3
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4313      	orrs	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 80ac 	beq.w	8004892 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800473a:	4b5f      	ldr	r3, [pc, #380]	@ (80048b8 <HAL_GPIO_Init+0x330>)
 800473c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800473e:	4a5e      	ldr	r2, [pc, #376]	@ (80048b8 <HAL_GPIO_Init+0x330>)
 8004740:	f043 0301 	orr.w	r3, r3, #1
 8004744:	6613      	str	r3, [r2, #96]	@ 0x60
 8004746:	4b5c      	ldr	r3, [pc, #368]	@ (80048b8 <HAL_GPIO_Init+0x330>)
 8004748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	60bb      	str	r3, [r7, #8]
 8004750:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004752:	4a5a      	ldr	r2, [pc, #360]	@ (80048bc <HAL_GPIO_Init+0x334>)
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	089b      	lsrs	r3, r3, #2
 8004758:	3302      	adds	r3, #2
 800475a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800475e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	220f      	movs	r2, #15
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	43db      	mvns	r3, r3
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4013      	ands	r3, r2
 8004774:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800477c:	d025      	beq.n	80047ca <HAL_GPIO_Init+0x242>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a4f      	ldr	r2, [pc, #316]	@ (80048c0 <HAL_GPIO_Init+0x338>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d01f      	beq.n	80047c6 <HAL_GPIO_Init+0x23e>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a4e      	ldr	r2, [pc, #312]	@ (80048c4 <HAL_GPIO_Init+0x33c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d019      	beq.n	80047c2 <HAL_GPIO_Init+0x23a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a4d      	ldr	r2, [pc, #308]	@ (80048c8 <HAL_GPIO_Init+0x340>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d013      	beq.n	80047be <HAL_GPIO_Init+0x236>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a4c      	ldr	r2, [pc, #304]	@ (80048cc <HAL_GPIO_Init+0x344>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00d      	beq.n	80047ba <HAL_GPIO_Init+0x232>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a4b      	ldr	r2, [pc, #300]	@ (80048d0 <HAL_GPIO_Init+0x348>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d007      	beq.n	80047b6 <HAL_GPIO_Init+0x22e>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a4a      	ldr	r2, [pc, #296]	@ (80048d4 <HAL_GPIO_Init+0x34c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d101      	bne.n	80047b2 <HAL_GPIO_Init+0x22a>
 80047ae:	2306      	movs	r3, #6
 80047b0:	e00c      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047b2:	2307      	movs	r3, #7
 80047b4:	e00a      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047b6:	2305      	movs	r3, #5
 80047b8:	e008      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047ba:	2304      	movs	r3, #4
 80047bc:	e006      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047be:	2303      	movs	r3, #3
 80047c0:	e004      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047c2:	2302      	movs	r3, #2
 80047c4:	e002      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e000      	b.n	80047cc <HAL_GPIO_Init+0x244>
 80047ca:	2300      	movs	r3, #0
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	f002 0203 	and.w	r2, r2, #3
 80047d2:	0092      	lsls	r2, r2, #2
 80047d4:	4093      	lsls	r3, r2
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047dc:	4937      	ldr	r1, [pc, #220]	@ (80048bc <HAL_GPIO_Init+0x334>)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	089b      	lsrs	r3, r3, #2
 80047e2:	3302      	adds	r3, #2
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047ea:	4b3b      	ldr	r3, [pc, #236]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	43db      	mvns	r3, r3
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4013      	ands	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4313      	orrs	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800480e:	4a32      	ldr	r2, [pc, #200]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004814:	4b30      	ldr	r3, [pc, #192]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	43db      	mvns	r3, r3
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4013      	ands	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	4313      	orrs	r3, r2
 8004836:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004838:	4a27      	ldr	r2, [pc, #156]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800483e:	4b26      	ldr	r3, [pc, #152]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	43db      	mvns	r3, r3
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	4013      	ands	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004862:	4a1d      	ldr	r2, [pc, #116]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004868:	4b1b      	ldr	r3, [pc, #108]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	43db      	mvns	r3, r3
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	4013      	ands	r3, r2
 8004876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800488c:	4a12      	ldr	r2, [pc, #72]	@ (80048d8 <HAL_GPIO_Init+0x350>)
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	3301      	adds	r3, #1
 8004896:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	fa22 f303 	lsr.w	r3, r2, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f47f ae78 	bne.w	8004598 <HAL_GPIO_Init+0x10>
  }
}
 80048a8:	bf00      	nop
 80048aa:	bf00      	nop
 80048ac:	371c      	adds	r7, #28
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	40021000 	.word	0x40021000
 80048bc:	40010000 	.word	0x40010000
 80048c0:	48000400 	.word	0x48000400
 80048c4:	48000800 	.word	0x48000800
 80048c8:	48000c00 	.word	0x48000c00
 80048cc:	48001000 	.word	0x48001000
 80048d0:	48001400 	.word	0x48001400
 80048d4:	48001800 	.word	0x48001800
 80048d8:	40010400 	.word	0x40010400

080048dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80048ea:	e0cd      	b.n	8004a88 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80048ec:	2201      	movs	r2, #1
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	4013      	ands	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f000 80c0 	beq.w	8004a82 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004902:	4a68      	ldr	r2, [pc, #416]	@ (8004aa4 <HAL_GPIO_DeInit+0x1c8>)
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	089b      	lsrs	r3, r3, #2
 8004908:	3302      	adds	r3, #2
 800490a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800490e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	220f      	movs	r2, #15
 800491a:	fa02 f303 	lsl.w	r3, r2, r3
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4013      	ands	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800492a:	d025      	beq.n	8004978 <HAL_GPIO_DeInit+0x9c>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a5e      	ldr	r2, [pc, #376]	@ (8004aa8 <HAL_GPIO_DeInit+0x1cc>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d01f      	beq.n	8004974 <HAL_GPIO_DeInit+0x98>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a5d      	ldr	r2, [pc, #372]	@ (8004aac <HAL_GPIO_DeInit+0x1d0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d019      	beq.n	8004970 <HAL_GPIO_DeInit+0x94>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a5c      	ldr	r2, [pc, #368]	@ (8004ab0 <HAL_GPIO_DeInit+0x1d4>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d013      	beq.n	800496c <HAL_GPIO_DeInit+0x90>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a5b      	ldr	r2, [pc, #364]	@ (8004ab4 <HAL_GPIO_DeInit+0x1d8>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d00d      	beq.n	8004968 <HAL_GPIO_DeInit+0x8c>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a5a      	ldr	r2, [pc, #360]	@ (8004ab8 <HAL_GPIO_DeInit+0x1dc>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d007      	beq.n	8004964 <HAL_GPIO_DeInit+0x88>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a59      	ldr	r2, [pc, #356]	@ (8004abc <HAL_GPIO_DeInit+0x1e0>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d101      	bne.n	8004960 <HAL_GPIO_DeInit+0x84>
 800495c:	2306      	movs	r3, #6
 800495e:	e00c      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 8004960:	2307      	movs	r3, #7
 8004962:	e00a      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 8004964:	2305      	movs	r3, #5
 8004966:	e008      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 8004968:	2304      	movs	r3, #4
 800496a:	e006      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 800496c:	2303      	movs	r3, #3
 800496e:	e004      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 8004970:	2302      	movs	r3, #2
 8004972:	e002      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 8004974:	2301      	movs	r3, #1
 8004976:	e000      	b.n	800497a <HAL_GPIO_DeInit+0x9e>
 8004978:	2300      	movs	r3, #0
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	f002 0203 	and.w	r2, r2, #3
 8004980:	0092      	lsls	r2, r2, #2
 8004982:	4093      	lsls	r3, r2
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	429a      	cmp	r2, r3
 8004988:	d132      	bne.n	80049f0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800498a:	4b4d      	ldr	r3, [pc, #308]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	43db      	mvns	r3, r3
 8004992:	494b      	ldr	r1, [pc, #300]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 8004994:	4013      	ands	r3, r2
 8004996:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004998:	4b49      	ldr	r3, [pc, #292]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	43db      	mvns	r3, r3
 80049a0:	4947      	ldr	r1, [pc, #284]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80049a6:	4b46      	ldr	r3, [pc, #280]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	43db      	mvns	r3, r3
 80049ae:	4944      	ldr	r1, [pc, #272]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80049b4:	4b42      	ldr	r3, [pc, #264]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 80049b6:	689a      	ldr	r2, [r3, #8]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	43db      	mvns	r3, r3
 80049bc:	4940      	ldr	r1, [pc, #256]	@ (8004ac0 <HAL_GPIO_DeInit+0x1e4>)
 80049be:	4013      	ands	r3, r2
 80049c0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f003 0303 	and.w	r3, r3, #3
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	220f      	movs	r2, #15
 80049cc:	fa02 f303 	lsl.w	r3, r2, r3
 80049d0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80049d2:	4a34      	ldr	r2, [pc, #208]	@ (8004aa4 <HAL_GPIO_DeInit+0x1c8>)
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	089b      	lsrs	r3, r3, #2
 80049d8:	3302      	adds	r3, #2
 80049da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	43da      	mvns	r2, r3
 80049e2:	4830      	ldr	r0, [pc, #192]	@ (8004aa4 <HAL_GPIO_DeInit+0x1c8>)
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	089b      	lsrs	r3, r3, #2
 80049e8:	400a      	ands	r2, r1
 80049ea:	3302      	adds	r3, #2
 80049ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	005b      	lsls	r3, r3, #1
 80049f8:	2103      	movs	r1, #3
 80049fa:	fa01 f303 	lsl.w	r3, r1, r3
 80049fe:	431a      	orrs	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	08da      	lsrs	r2, r3, #3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3208      	adds	r2, #8
 8004a0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	220f      	movs	r2, #15
 8004a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1e:	43db      	mvns	r3, r3
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	08d2      	lsrs	r2, r2, #3
 8004a24:	4019      	ands	r1, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	3208      	adds	r2, #8
 8004a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	2103      	movs	r1, #3
 8004a38:	fa01 f303 	lsl.w	r3, r1, r3
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	401a      	ands	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	2101      	movs	r1, #1
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	401a      	ands	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68da      	ldr	r2, [r3, #12]
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	2103      	movs	r1, #3
 8004a62:	fa01 f303 	lsl.w	r3, r1, r3
 8004a66:	43db      	mvns	r3, r3
 8004a68:	401a      	ands	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a72:	2101      	movs	r1, #1
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	fa01 f303 	lsl.w	r3, r1, r3
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	401a      	ands	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	3301      	adds	r3, #1
 8004a86:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f47f af2b 	bne.w	80048ec <HAL_GPIO_DeInit+0x10>
  }
}
 8004a96:	bf00      	nop
 8004a98:	bf00      	nop
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40010000 	.word	0x40010000
 8004aa8:	48000400 	.word	0x48000400
 8004aac:	48000800 	.word	0x48000800
 8004ab0:	48000c00 	.word	0x48000c00
 8004ab4:	48001000 	.word	0x48001000
 8004ab8:	48001400 	.word	0x48001400
 8004abc:	48001800 	.word	0x48001800
 8004ac0:	40010400 	.word	0x40010400

08004ac4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	460b      	mov	r3, r1
 8004ace:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	887b      	ldrh	r3, [r7, #2]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d002      	beq.n	8004ae2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004adc:	2301      	movs	r3, #1
 8004ade:	73fb      	strb	r3, [r7, #15]
 8004ae0:	e001      	b.n	8004ae6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3714      	adds	r7, #20
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	807b      	strh	r3, [r7, #2]
 8004b00:	4613      	mov	r3, r2
 8004b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b04:	787b      	ldrb	r3, [r7, #1]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b0a:	887a      	ldrh	r2, [r7, #2]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b10:	e002      	b.n	8004b18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b12:	887a      	ldrh	r2, [r7, #2]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b30:	695a      	ldr	r2, [r3, #20]
 8004b32:	88fb      	ldrh	r3, [r7, #6]
 8004b34:	4013      	ands	r3, r2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d006      	beq.n	8004b48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b3a:	4a05      	ldr	r2, [pc, #20]	@ (8004b50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b3c:	88fb      	ldrh	r3, [r7, #6]
 8004b3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b40:	88fb      	ldrh	r3, [r7, #6]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fc faf0 	bl	8001128 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b48:	bf00      	nop
 8004b4a:	3708      	adds	r7, #8
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40010400 	.word	0x40010400

08004b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e08d      	b.n	8004c82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fc fea2 	bl	80018c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2224      	movs	r2, #36	@ 0x24
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ba4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689a      	ldr	r2, [r3, #8]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d107      	bne.n	8004bce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bca:	609a      	str	r2, [r3, #8]
 8004bcc:	e006      	b.n	8004bdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689a      	ldr	r2, [r3, #8]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004bda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d108      	bne.n	8004bf6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bf2:	605a      	str	r2, [r3, #4]
 8004bf4:	e007      	b.n	8004c06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6812      	ldr	r2, [r2, #0]
 8004c10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004c14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	69d9      	ldr	r1, [r3, #28]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1a      	ldr	r2, [r3, #32]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b082      	sub	sp, #8
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e021      	b.n	8004ce0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2224      	movs	r2, #36	@ 0x24
 8004ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0201 	bic.w	r2, r2, #1
 8004cb2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7fc fe63 	bl	8001980 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b088      	sub	sp, #32
 8004cec:	af02      	add	r7, sp, #8
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	4608      	mov	r0, r1
 8004cf2:	4611      	mov	r1, r2
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	817b      	strh	r3, [r7, #10]
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	813b      	strh	r3, [r7, #8]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b20      	cmp	r3, #32
 8004d0c:	f040 80f9 	bne.w	8004f02 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_I2C_Mem_Write+0x34>
 8004d16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d105      	bne.n	8004d28 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0ed      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_I2C_Mem_Write+0x4e>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e0e6      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d3e:	f7ff f991 	bl	8004064 <HAL_GetTick>
 8004d42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	2319      	movs	r3, #25
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 fac3 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e0d1      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2221      	movs	r2, #33	@ 0x21
 8004d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2240      	movs	r2, #64	@ 0x40
 8004d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6a3a      	ldr	r2, [r7, #32]
 8004d7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004d80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d88:	88f8      	ldrh	r0, [r7, #6]
 8004d8a:	893a      	ldrh	r2, [r7, #8]
 8004d8c:	8979      	ldrh	r1, [r7, #10]
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	9301      	str	r3, [sp, #4]
 8004d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	4603      	mov	r3, r0
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 f9d3 	bl	8005144 <I2C_RequestMemoryWrite>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d005      	beq.n	8004db0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e0a9      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2bff      	cmp	r3, #255	@ 0xff
 8004db8:	d90e      	bls.n	8004dd8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	22ff      	movs	r2, #255	@ 0xff
 8004dbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	8979      	ldrh	r1, [r7, #10]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f000 fc47 	bl	8005664 <I2C_TransferConfig>
 8004dd6:	e00f      	b.n	8004df8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	8979      	ldrh	r1, [r7, #10]
 8004dea:	2300      	movs	r3, #0
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 fc36 	bl	8005664 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 fac6 	bl	800538e <I2C_WaitOnTXISFlagUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e07b      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e10:	781a      	ldrb	r2, [r3, #0]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e34:	3b01      	subs	r3, #1
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d034      	beq.n	8004eb0 <HAL_I2C_Mem_Write+0x1c8>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d130      	bne.n	8004eb0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	9300      	str	r3, [sp, #0]
 8004e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e54:	2200      	movs	r2, #0
 8004e56:	2180      	movs	r1, #128	@ 0x80
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 fa3f 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e04d      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	2bff      	cmp	r3, #255	@ 0xff
 8004e70:	d90e      	bls.n	8004e90 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	22ff      	movs	r2, #255	@ 0xff
 8004e76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	8979      	ldrh	r1, [r7, #10]
 8004e80:	2300      	movs	r3, #0
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 fbeb 	bl	8005664 <I2C_TransferConfig>
 8004e8e:	e00f      	b.n	8004eb0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	8979      	ldrh	r1, [r7, #10]
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 fbda 	bl	8005664 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d19e      	bne.n	8004df8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 faac 	bl	800541c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e01a      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6859      	ldr	r1, [r3, #4]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8004f0c <HAL_I2C_Mem_Write+0x224>)
 8004ee2:	400b      	ands	r3, r1
 8004ee4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2220      	movs	r2, #32
 8004eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004efe:	2300      	movs	r3, #0
 8004f00:	e000      	b.n	8004f04 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004f02:	2302      	movs	r3, #2
  }
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	fe00e800 	.word	0xfe00e800

08004f10 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af02      	add	r7, sp, #8
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4603      	mov	r3, r0
 8004f20:	817b      	strh	r3, [r7, #10]
 8004f22:	460b      	mov	r3, r1
 8004f24:	813b      	strh	r3, [r7, #8]
 8004f26:	4613      	mov	r3, r2
 8004f28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b20      	cmp	r3, #32
 8004f34:	f040 80fd 	bne.w	8005132 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <HAL_I2C_Mem_Read+0x34>
 8004f3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d105      	bne.n	8004f50 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f4a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e0f1      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d101      	bne.n	8004f5e <HAL_I2C_Mem_Read+0x4e>
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	e0ea      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f66:	f7ff f87d 	bl	8004064 <HAL_GetTick>
 8004f6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	2319      	movs	r3, #25
 8004f72:	2201      	movs	r2, #1
 8004f74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 f9af 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e0d5      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2222      	movs	r2, #34	@ 0x22
 8004f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2240      	movs	r2, #64	@ 0x40
 8004f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a3a      	ldr	r2, [r7, #32]
 8004fa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fb0:	88f8      	ldrh	r0, [r7, #6]
 8004fb2:	893a      	ldrh	r2, [r7, #8]
 8004fb4:	8979      	ldrh	r1, [r7, #10]
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f913 	bl	80051ec <I2C_RequestMemoryRead>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d005      	beq.n	8004fd8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e0ad      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	2bff      	cmp	r3, #255	@ 0xff
 8004fe0:	d90e      	bls.n	8005000 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	8979      	ldrh	r1, [r7, #10]
 8004ff0:	4b52      	ldr	r3, [pc, #328]	@ (800513c <HAL_I2C_Mem_Read+0x22c>)
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 fb33 	bl	8005664 <I2C_TransferConfig>
 8004ffe:	e00f      	b.n	8005020 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005004:	b29a      	uxth	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500e:	b2da      	uxtb	r2, r3
 8005010:	8979      	ldrh	r1, [r7, #10]
 8005012:	4b4a      	ldr	r3, [pc, #296]	@ (800513c <HAL_I2C_Mem_Read+0x22c>)
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 fb22 	bl	8005664 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005026:	2200      	movs	r2, #0
 8005028:	2104      	movs	r1, #4
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 f956 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e07c      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d034      	beq.n	80050e0 <HAL_I2C_Mem_Read+0x1d0>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507a:	2b00      	cmp	r3, #0
 800507c:	d130      	bne.n	80050e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005084:	2200      	movs	r2, #0
 8005086:	2180      	movs	r1, #128	@ 0x80
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f000 f927 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e04d      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800509c:	b29b      	uxth	r3, r3
 800509e:	2bff      	cmp	r3, #255	@ 0xff
 80050a0:	d90e      	bls.n	80050c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2201      	movs	r2, #1
 80050a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	8979      	ldrh	r1, [r7, #10]
 80050b0:	2300      	movs	r3, #0
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 fad3 	bl	8005664 <I2C_TransferConfig>
 80050be:	e00f      	b.n	80050e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	8979      	ldrh	r1, [r7, #10]
 80050d2:	2300      	movs	r3, #0
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f000 fac2 	bl	8005664 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d19a      	bne.n	8005020 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f994 	bl	800541c <I2C_WaitOnSTOPFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e01a      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2220      	movs	r2, #32
 8005104:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6859      	ldr	r1, [r3, #4]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	4b0b      	ldr	r3, [pc, #44]	@ (8005140 <HAL_I2C_Mem_Read+0x230>)
 8005112:	400b      	ands	r3, r1
 8005114:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005132:	2302      	movs	r3, #2
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	80002400 	.word	0x80002400
 8005140:	fe00e800 	.word	0xfe00e800

08005144 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af02      	add	r7, sp, #8
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	4608      	mov	r0, r1
 800514e:	4611      	mov	r1, r2
 8005150:	461a      	mov	r2, r3
 8005152:	4603      	mov	r3, r0
 8005154:	817b      	strh	r3, [r7, #10]
 8005156:	460b      	mov	r3, r1
 8005158:	813b      	strh	r3, [r7, #8]
 800515a:	4613      	mov	r3, r2
 800515c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800515e:	88fb      	ldrh	r3, [r7, #6]
 8005160:	b2da      	uxtb	r2, r3
 8005162:	8979      	ldrh	r1, [r7, #10]
 8005164:	4b20      	ldr	r3, [pc, #128]	@ (80051e8 <I2C_RequestMemoryWrite+0xa4>)
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 fa79 	bl	8005664 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005172:	69fa      	ldr	r2, [r7, #28]
 8005174:	69b9      	ldr	r1, [r7, #24]
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 f909 	bl	800538e <I2C_WaitOnTXISFlagUntilTimeout>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e02c      	b.n	80051e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005186:	88fb      	ldrh	r3, [r7, #6]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d105      	bne.n	8005198 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800518c:	893b      	ldrh	r3, [r7, #8]
 800518e:	b2da      	uxtb	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	629a      	str	r2, [r3, #40]	@ 0x28
 8005196:	e015      	b.n	80051c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005198:	893b      	ldrh	r3, [r7, #8]
 800519a:	0a1b      	lsrs	r3, r3, #8
 800519c:	b29b      	uxth	r3, r3
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	69b9      	ldr	r1, [r7, #24]
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f8ef 	bl	800538e <I2C_WaitOnTXISFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e012      	b.n	80051e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80051ba:	893b      	ldrh	r3, [r7, #8]
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	9300      	str	r3, [sp, #0]
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2200      	movs	r2, #0
 80051cc:	2180      	movs	r1, #128	@ 0x80
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f884 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e000      	b.n	80051e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	80002000 	.word	0x80002000

080051ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b086      	sub	sp, #24
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	4608      	mov	r0, r1
 80051f6:	4611      	mov	r1, r2
 80051f8:	461a      	mov	r2, r3
 80051fa:	4603      	mov	r3, r0
 80051fc:	817b      	strh	r3, [r7, #10]
 80051fe:	460b      	mov	r3, r1
 8005200:	813b      	strh	r3, [r7, #8]
 8005202:	4613      	mov	r3, r2
 8005204:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005206:	88fb      	ldrh	r3, [r7, #6]
 8005208:	b2da      	uxtb	r2, r3
 800520a:	8979      	ldrh	r1, [r7, #10]
 800520c:	4b20      	ldr	r3, [pc, #128]	@ (8005290 <I2C_RequestMemoryRead+0xa4>)
 800520e:	9300      	str	r3, [sp, #0]
 8005210:	2300      	movs	r3, #0
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 fa26 	bl	8005664 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005218:	69fa      	ldr	r2, [r7, #28]
 800521a:	69b9      	ldr	r1, [r7, #24]
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 f8b6 	bl	800538e <I2C_WaitOnTXISFlagUntilTimeout>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e02c      	b.n	8005286 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800522c:	88fb      	ldrh	r3, [r7, #6]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d105      	bne.n	800523e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005232:	893b      	ldrh	r3, [r7, #8]
 8005234:	b2da      	uxtb	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	629a      	str	r2, [r3, #40]	@ 0x28
 800523c:	e015      	b.n	800526a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800523e:	893b      	ldrh	r3, [r7, #8]
 8005240:	0a1b      	lsrs	r3, r3, #8
 8005242:	b29b      	uxth	r3, r3
 8005244:	b2da      	uxtb	r2, r3
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800524c:	69fa      	ldr	r2, [r7, #28]
 800524e:	69b9      	ldr	r1, [r7, #24]
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f000 f89c 	bl	800538e <I2C_WaitOnTXISFlagUntilTimeout>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e012      	b.n	8005286 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005260:	893b      	ldrh	r3, [r7, #8]
 8005262:	b2da      	uxtb	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	2200      	movs	r2, #0
 8005272:	2140      	movs	r1, #64	@ 0x40
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 f831 	bl	80052dc <I2C_WaitOnFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e000      	b.n	8005286 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	80002000 	.word	0x80002000

08005294 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d103      	bne.n	80052b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2200      	movs	r2, #0
 80052b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	f003 0301 	and.w	r3, r3, #1
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d007      	beq.n	80052d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	699a      	ldr	r2, [r3, #24]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0201 	orr.w	r2, r2, #1
 80052ce:	619a      	str	r2, [r3, #24]
  }
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	603b      	str	r3, [r7, #0]
 80052e8:	4613      	mov	r3, r2
 80052ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052ec:	e03b      	b.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	6839      	ldr	r1, [r7, #0]
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f000 f8d6 	bl	80054a4 <I2C_IsErrorOccurred>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e041      	b.n	8005386 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	d02d      	beq.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530a:	f7fe feab 	bl	8004064 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	429a      	cmp	r2, r3
 8005318:	d302      	bcc.n	8005320 <I2C_WaitOnFlagUntilTimeout+0x44>
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d122      	bne.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	699a      	ldr	r2, [r3, #24]
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	4013      	ands	r3, r2
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	429a      	cmp	r2, r3
 800532e:	bf0c      	ite	eq
 8005330:	2301      	moveq	r3, #1
 8005332:	2300      	movne	r3, #0
 8005334:	b2db      	uxtb	r3, r3
 8005336:	461a      	mov	r2, r3
 8005338:	79fb      	ldrb	r3, [r7, #7]
 800533a:	429a      	cmp	r2, r3
 800533c:	d113      	bne.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005342:	f043 0220 	orr.w	r2, r3, #32
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e00f      	b.n	8005386 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	699a      	ldr	r2, [r3, #24]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	4013      	ands	r3, r2
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	429a      	cmp	r2, r3
 8005374:	bf0c      	ite	eq
 8005376:	2301      	moveq	r3, #1
 8005378:	2300      	movne	r3, #0
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461a      	mov	r2, r3
 800537e:	79fb      	ldrb	r3, [r7, #7]
 8005380:	429a      	cmp	r2, r3
 8005382:	d0b4      	beq.n	80052ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b084      	sub	sp, #16
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800539a:	e033      	b.n	8005404 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	68b9      	ldr	r1, [r7, #8]
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f87f 	bl	80054a4 <I2C_IsErrorOccurred>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e031      	b.n	8005414 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b6:	d025      	beq.n	8005404 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053b8:	f7fe fe54 	bl	8004064 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d302      	bcc.n	80053ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d11a      	bne.n	8005404 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d013      	beq.n	8005404 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e0:	f043 0220 	orr.w	r2, r3, #32
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2220      	movs	r2, #32
 80053ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e007      	b.n	8005414 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b02      	cmp	r3, #2
 8005410:	d1c4      	bne.n	800539c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3710      	adds	r7, #16
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005428:	e02f      	b.n	800548a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	68b9      	ldr	r1, [r7, #8]
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f000 f838 	bl	80054a4 <I2C_IsErrorOccurred>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e02d      	b.n	800549a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800543e:	f7fe fe11 	bl	8004064 <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	429a      	cmp	r2, r3
 800544c:	d302      	bcc.n	8005454 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d11a      	bne.n	800548a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	f003 0320 	and.w	r3, r3, #32
 800545e:	2b20      	cmp	r3, #32
 8005460:	d013      	beq.n	800548a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005466:	f043 0220 	orr.w	r2, r3, #32
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e007      	b.n	800549a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b20      	cmp	r3, #32
 8005496:	d1c8      	bne.n	800542a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
	...

080054a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b08a      	sub	sp, #40	@ 0x28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054b0:	2300      	movs	r3, #0
 80054b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80054be:	2300      	movs	r3, #0
 80054c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	f003 0310 	and.w	r3, r3, #16
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d068      	beq.n	80055a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2210      	movs	r2, #16
 80054d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054d8:	e049      	b.n	800556e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e0:	d045      	beq.n	800556e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054e2:	f7fe fdbf 	bl	8004064 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d302      	bcc.n	80054f8 <I2C_IsErrorOccurred+0x54>
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d13a      	bne.n	800556e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005502:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800550a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005516:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800551a:	d121      	bne.n	8005560 <I2C_IsErrorOccurred+0xbc>
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005522:	d01d      	beq.n	8005560 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005524:	7cfb      	ldrb	r3, [r7, #19]
 8005526:	2b20      	cmp	r3, #32
 8005528:	d01a      	beq.n	8005560 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005538:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800553a:	f7fe fd93 	bl	8004064 <HAL_GetTick>
 800553e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005540:	e00e      	b.n	8005560 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005542:	f7fe fd8f 	bl	8004064 <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	2b19      	cmp	r3, #25
 800554e:	d907      	bls.n	8005560 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	f043 0320 	orr.w	r3, r3, #32
 8005556:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800555e:	e006      	b.n	800556e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b20      	cmp	r3, #32
 800556c:	d1e9      	bne.n	8005542 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f003 0320 	and.w	r3, r3, #32
 8005578:	2b20      	cmp	r3, #32
 800557a:	d003      	beq.n	8005584 <I2C_IsErrorOccurred+0xe0>
 800557c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0aa      	beq.n	80054da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005584:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005588:	2b00      	cmp	r3, #0
 800558a:	d103      	bne.n	8005594 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2220      	movs	r2, #32
 8005592:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005594:	6a3b      	ldr	r3, [r7, #32]
 8005596:	f043 0304 	orr.w	r3, r3, #4
 800559a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d00b      	beq.n	80055cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80055b4:	6a3b      	ldr	r3, [r7, #32]
 80055b6:	f043 0301 	orr.w	r3, r3, #1
 80055ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00b      	beq.n	80055ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	f043 0308 	orr.w	r3, r3, #8
 80055dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00b      	beq.n	8005610 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	f043 0302 	orr.w	r3, r3, #2
 80055fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005608:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005610:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005614:	2b00      	cmp	r3, #0
 8005616:	d01c      	beq.n	8005652 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f7ff fe3b 	bl	8005294 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6859      	ldr	r1, [r3, #4]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	4b0d      	ldr	r3, [pc, #52]	@ (8005660 <I2C_IsErrorOccurred+0x1bc>)
 800562a:	400b      	ands	r3, r1
 800562c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005632:	6a3b      	ldr	r3, [r7, #32]
 8005634:	431a      	orrs	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2220      	movs	r2, #32
 800563e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005652:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005656:	4618      	mov	r0, r3
 8005658:	3728      	adds	r7, #40	@ 0x28
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	fe00e800 	.word	0xfe00e800

08005664 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	607b      	str	r3, [r7, #4]
 800566e:	460b      	mov	r3, r1
 8005670:	817b      	strh	r3, [r7, #10]
 8005672:	4613      	mov	r3, r2
 8005674:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005676:	897b      	ldrh	r3, [r7, #10]
 8005678:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800567c:	7a7b      	ldrb	r3, [r7, #9]
 800567e:	041b      	lsls	r3, r3, #16
 8005680:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005684:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	4313      	orrs	r3, r2
 800568e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005692:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	0d5b      	lsrs	r3, r3, #21
 800569e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80056a2:	4b08      	ldr	r3, [pc, #32]	@ (80056c4 <I2C_TransferConfig+0x60>)
 80056a4:	430b      	orrs	r3, r1
 80056a6:	43db      	mvns	r3, r3
 80056a8:	ea02 0103 	and.w	r1, r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80056b6:	bf00      	nop
 80056b8:	371c      	adds	r7, #28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	03ff63ff 	.word	0x03ff63ff

080056c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b20      	cmp	r3, #32
 80056dc:	d138      	bne.n	8005750 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e032      	b.n	8005752 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2224      	movs	r2, #36	@ 0x24
 80056f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0201 	bic.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800571a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6819      	ldr	r1, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f042 0201 	orr.w	r2, r2, #1
 800573a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2220      	movs	r2, #32
 8005740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	e000      	b.n	8005752 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005750:	2302      	movs	r3, #2
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b20      	cmp	r3, #32
 8005772:	d139      	bne.n	80057e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800577a:	2b01      	cmp	r3, #1
 800577c:	d101      	bne.n	8005782 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800577e:	2302      	movs	r3, #2
 8005780:	e033      	b.n	80057ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2224      	movs	r2, #36	@ 0x24
 800578e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 0201 	bic.w	r2, r2, #1
 80057a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80057b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	021b      	lsls	r3, r3, #8
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057e4:	2300      	movs	r3, #0
 80057e6:	e000      	b.n	80057ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80057e8:	2302      	movs	r3, #2
  }
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3714      	adds	r7, #20
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b086      	sub	sp, #24
 80057fa:	af02      	add	r7, sp, #8
 80057fc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e101      	b.n	8005a0c <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b00      	cmp	r3, #0
 8005812:	d106      	bne.n	8005822 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7fc fa63 	bl	8001ce8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2203      	movs	r2, #3
 8005826:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4618      	mov	r0, r3
 8005836:	f004 fd41 	bl	800a2bc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6818      	ldr	r0, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	7c1a      	ldrb	r2, [r3, #16]
 8005842:	f88d 2000 	strb.w	r2, [sp]
 8005846:	3304      	adds	r3, #4
 8005848:	cb0e      	ldmia	r3, {r1, r2, r3}
 800584a:	f004 fd0a 	bl	800a262 <USB_CoreInit>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d005      	beq.n	8005860 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e0d5      	b.n	8005a0c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2100      	movs	r1, #0
 8005866:	4618      	mov	r0, r3
 8005868:	f004 fd39 	bl	800a2de <USB_SetCurrentMode>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d005      	beq.n	800587e <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2202      	movs	r2, #2
 8005876:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e0c6      	b.n	8005a0c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800587e:	2300      	movs	r3, #0
 8005880:	73fb      	strb	r3, [r7, #15]
 8005882:	e04a      	b.n	800591a <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005884:	7bfa      	ldrb	r2, [r7, #15]
 8005886:	6879      	ldr	r1, [r7, #4]
 8005888:	4613      	mov	r3, r2
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	4413      	add	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	440b      	add	r3, r1
 8005892:	3315      	adds	r3, #21
 8005894:	2201      	movs	r2, #1
 8005896:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005898:	7bfa      	ldrb	r2, [r7, #15]
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	4613      	mov	r3, r2
 800589e:	00db      	lsls	r3, r3, #3
 80058a0:	4413      	add	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	3314      	adds	r3, #20
 80058a8:	7bfa      	ldrb	r2, [r7, #15]
 80058aa:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80058ac:	7bfa      	ldrb	r2, [r7, #15]
 80058ae:	7bfb      	ldrb	r3, [r7, #15]
 80058b0:	b298      	uxth	r0, r3
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	440b      	add	r3, r1
 80058be:	332e      	adds	r3, #46	@ 0x2e
 80058c0:	4602      	mov	r2, r0
 80058c2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80058c4:	7bfa      	ldrb	r2, [r7, #15]
 80058c6:	6879      	ldr	r1, [r7, #4]
 80058c8:	4613      	mov	r3, r2
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	4413      	add	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	3318      	adds	r3, #24
 80058d4:	2200      	movs	r2, #0
 80058d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058d8:	7bfa      	ldrb	r2, [r7, #15]
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	4613      	mov	r3, r2
 80058de:	00db      	lsls	r3, r3, #3
 80058e0:	4413      	add	r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	331c      	adds	r3, #28
 80058e8:	2200      	movs	r2, #0
 80058ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80058ec:	7bfa      	ldrb	r2, [r7, #15]
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	4613      	mov	r3, r2
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	4413      	add	r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	440b      	add	r3, r1
 80058fa:	3320      	adds	r3, #32
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005900:	7bfa      	ldrb	r2, [r7, #15]
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	4613      	mov	r3, r2
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	4413      	add	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	440b      	add	r3, r1
 800590e:	3324      	adds	r3, #36	@ 0x24
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005914:	7bfb      	ldrb	r3, [r7, #15]
 8005916:	3301      	adds	r3, #1
 8005918:	73fb      	strb	r3, [r7, #15]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	791b      	ldrb	r3, [r3, #4]
 800591e:	7bfa      	ldrb	r2, [r7, #15]
 8005920:	429a      	cmp	r2, r3
 8005922:	d3af      	bcc.n	8005884 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005924:	2300      	movs	r3, #0
 8005926:	73fb      	strb	r3, [r7, #15]
 8005928:	e044      	b.n	80059b4 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800592a:	7bfa      	ldrb	r2, [r7, #15]
 800592c:	6879      	ldr	r1, [r7, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	00db      	lsls	r3, r3, #3
 8005932:	4413      	add	r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	440b      	add	r3, r1
 8005938:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800593c:	2200      	movs	r2, #0
 800593e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005940:	7bfa      	ldrb	r2, [r7, #15]
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	4613      	mov	r3, r2
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	4413      	add	r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	440b      	add	r3, r1
 800594e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005952:	7bfa      	ldrb	r2, [r7, #15]
 8005954:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005956:	7bfa      	ldrb	r2, [r7, #15]
 8005958:	6879      	ldr	r1, [r7, #4]
 800595a:	4613      	mov	r3, r2
 800595c:	00db      	lsls	r3, r3, #3
 800595e:	4413      	add	r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	440b      	add	r3, r1
 8005964:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005968:	2200      	movs	r2, #0
 800596a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800596c:	7bfa      	ldrb	r2, [r7, #15]
 800596e:	6879      	ldr	r1, [r7, #4]
 8005970:	4613      	mov	r3, r2
 8005972:	00db      	lsls	r3, r3, #3
 8005974:	4413      	add	r3, r2
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	440b      	add	r3, r1
 800597a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005982:	7bfa      	ldrb	r2, [r7, #15]
 8005984:	6879      	ldr	r1, [r7, #4]
 8005986:	4613      	mov	r3, r2
 8005988:	00db      	lsls	r3, r3, #3
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	440b      	add	r3, r1
 8005990:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005994:	2200      	movs	r2, #0
 8005996:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005998:	7bfa      	ldrb	r2, [r7, #15]
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	4613      	mov	r3, r2
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4413      	add	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80059aa:	2200      	movs	r2, #0
 80059ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	3301      	adds	r3, #1
 80059b2:	73fb      	strb	r3, [r7, #15]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	791b      	ldrb	r3, [r3, #4]
 80059b8:	7bfa      	ldrb	r2, [r7, #15]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d3b5      	bcc.n	800592a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6818      	ldr	r0, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	7c1a      	ldrb	r2, [r3, #16]
 80059c6:	f88d 2000 	strb.w	r2, [sp]
 80059ca:	3304      	adds	r3, #4
 80059cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059ce:	f004 fcd3 	bl	800a378 <USB_DevInit>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d005      	beq.n	80059e4 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e013      	b.n	8005a0c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	7b1b      	ldrb	r3, [r3, #12]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d102      	bne.n	8005a00 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f80a 	bl	8005a14 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4618      	mov	r0, r3
 8005a06:	f004 fe78 	bl	800a6fa <USB_DevDisconnect>

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a46:	f043 0303 	orr.w	r3, r3, #3
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a60:	4b05      	ldr	r3, [pc, #20]	@ (8005a78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a04      	ldr	r2, [pc, #16]	@ (8005a78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a6a:	6013      	str	r3, [r2, #0]
}
 8005a6c:	bf00      	nop
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	40007000 	.word	0x40007000

08005a7c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005a80:	4b04      	ldr	r3, [pc, #16]	@ (8005a94 <HAL_PWREx_GetVoltageRange+0x18>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	40007000 	.word	0x40007000

08005a98 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa6:	d130      	bne.n	8005b0a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005aa8:	4b23      	ldr	r3, [pc, #140]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ab4:	d038      	beq.n	8005b28 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ab6:	4b20      	ldr	r3, [pc, #128]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005abe:	4a1e      	ldr	r2, [pc, #120]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ac0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ac4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b3c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2232      	movs	r2, #50	@ 0x32
 8005acc:	fb02 f303 	mul.w	r3, r2, r3
 8005ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8005b40 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad6:	0c9b      	lsrs	r3, r3, #18
 8005ad8:	3301      	adds	r3, #1
 8005ada:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005adc:	e002      	b.n	8005ae4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ae4:	4b14      	ldr	r3, [pc, #80]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005af0:	d102      	bne.n	8005af8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f2      	bne.n	8005ade <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005af8:	4b0f      	ldr	r3, [pc, #60]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b04:	d110      	bne.n	8005b28 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e00f      	b.n	8005b2a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b16:	d007      	beq.n	8005b28 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005b18:	4b07      	ldr	r3, [pc, #28]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b20:	4a05      	ldr	r2, [pc, #20]	@ (8005b38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b26:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	40007000 	.word	0x40007000
 8005b3c:	20000008 	.word	0x20000008
 8005b40:	431bde83 	.word	0x431bde83

08005b44 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005b44:	b480      	push	{r7}
 8005b46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005b48:	4b05      	ldr	r3, [pc, #20]	@ (8005b60 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	4a04      	ldr	r2, [pc, #16]	@ (8005b60 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b52:	6053      	str	r3, [r2, #4]
}
 8005b54:	bf00      	nop
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	40007000 	.word	0x40007000

08005b64 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af02      	add	r7, sp, #8
 8005b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005b6c:	f7fe fa7a 	bl	8004064 <HAL_GetTick>
 8005b70:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e063      	b.n	8005c44 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10b      	bne.n	8005ba0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7fb ff19 	bl	80019c8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005b96:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f858 	bl	8005c50 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	021a      	lsls	r2, r3, #8
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2120      	movs	r1, #32
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f850 	bl	8005c6c <QSPI_WaitFlagStateUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005bd0:	7afb      	ldrb	r3, [r7, #11]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d131      	bne.n	8005c3a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005be0:	f023 0310 	bic.w	r3, r3, #16
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	6852      	ldr	r2, [r2, #4]
 8005be8:	0611      	lsls	r1, r2, #24
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	68d2      	ldr	r2, [r2, #12]
 8005bee:	4311      	orrs	r1, r2
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	6812      	ldr	r2, [r2, #0]
 8005bf4:	430b      	orrs	r3, r1
 8005bf6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	4b13      	ldr	r3, [pc, #76]	@ (8005c4c <HAL_QSPI_Init+0xe8>)
 8005c00:	4013      	ands	r3, r2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6912      	ldr	r2, [r2, #16]
 8005c06:	0411      	lsls	r1, r2, #16
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	6952      	ldr	r2, [r2, #20]
 8005c0c:	4311      	orrs	r1, r2
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	6992      	ldr	r2, [r2, #24]
 8005c12:	4311      	orrs	r1, r2
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6812      	ldr	r2, [r2, #0]
 8005c18:	430b      	orrs	r3, r1
 8005c1a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 0201 	orr.w	r2, r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8005c42:	7afb      	ldrb	r3, [r7, #11]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	ffe0f8fe 	.word	0xffe0f8fe

08005c50 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	603b      	str	r3, [r7, #0]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005c7c:	e01a      	b.n	8005cb4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c84:	d016      	beq.n	8005cb4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c86:	f7fe f9ed 	bl	8004064 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	69ba      	ldr	r2, [r7, #24]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d302      	bcc.n	8005c9c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d10b      	bne.n	8005cb4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2204      	movs	r2, #4
 8005ca0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca8:	f043 0201 	orr.w	r2, r3, #1
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e00e      	b.n	8005cd2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689a      	ldr	r2, [r3, #8]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	bf14      	ite	ne
 8005cc2:	2301      	movne	r3, #1
 8005cc4:	2300      	moveq	r3, #0
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	461a      	mov	r2, r3
 8005cca:	79fb      	ldrb	r3, [r7, #7]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d1d6      	bne.n	8005c7e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
	...

08005cdc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e3ca      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cee:	4b97      	ldr	r3, [pc, #604]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f003 030c 	and.w	r3, r3, #12
 8005cf6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cf8:	4b94      	ldr	r3, [pc, #592]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0310 	and.w	r3, r3, #16
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 80e4 	beq.w	8005ed8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d007      	beq.n	8005d26 <HAL_RCC_OscConfig+0x4a>
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	2b0c      	cmp	r3, #12
 8005d1a:	f040 808b 	bne.w	8005e34 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	f040 8087 	bne.w	8005e34 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d26:	4b89      	ldr	r3, [pc, #548]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d005      	beq.n	8005d3e <HAL_RCC_OscConfig+0x62>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e3a2      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a1a      	ldr	r2, [r3, #32]
 8005d42:	4b82      	ldr	r3, [pc, #520]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0308 	and.w	r3, r3, #8
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d004      	beq.n	8005d58 <HAL_RCC_OscConfig+0x7c>
 8005d4e:	4b7f      	ldr	r3, [pc, #508]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d56:	e005      	b.n	8005d64 <HAL_RCC_OscConfig+0x88>
 8005d58:	4b7c      	ldr	r3, [pc, #496]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d5e:	091b      	lsrs	r3, r3, #4
 8005d60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d223      	bcs.n	8005db0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 fd87 	bl	8006880 <RCC_SetFlashLatencyFromMSIRange>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e383      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d7c:	4b73      	ldr	r3, [pc, #460]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a72      	ldr	r2, [pc, #456]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d82:	f043 0308 	orr.w	r3, r3, #8
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	4b70      	ldr	r3, [pc, #448]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	496d      	ldr	r1, [pc, #436]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d9a:	4b6c      	ldr	r3, [pc, #432]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	021b      	lsls	r3, r3, #8
 8005da8:	4968      	ldr	r1, [pc, #416]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	604b      	str	r3, [r1, #4]
 8005dae:	e025      	b.n	8005dfc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005db0:	4b66      	ldr	r3, [pc, #408]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a65      	ldr	r2, [pc, #404]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005db6:	f043 0308 	orr.w	r3, r3, #8
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	4b63      	ldr	r3, [pc, #396]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	4960      	ldr	r1, [pc, #384]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dce:	4b5f      	ldr	r3, [pc, #380]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	021b      	lsls	r3, r3, #8
 8005ddc:	495b      	ldr	r1, [pc, #364]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d109      	bne.n	8005dfc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	4618      	mov	r0, r3
 8005dee:	f000 fd47 	bl	8006880 <RCC_SetFlashLatencyFromMSIRange>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e343      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005dfc:	f000 fc4a 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 8005e00:	4602      	mov	r2, r0
 8005e02:	4b52      	ldr	r3, [pc, #328]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	091b      	lsrs	r3, r3, #4
 8005e08:	f003 030f 	and.w	r3, r3, #15
 8005e0c:	4950      	ldr	r1, [pc, #320]	@ (8005f50 <HAL_RCC_OscConfig+0x274>)
 8005e0e:	5ccb      	ldrb	r3, [r1, r3]
 8005e10:	f003 031f 	and.w	r3, r3, #31
 8005e14:	fa22 f303 	lsr.w	r3, r2, r3
 8005e18:	4a4e      	ldr	r2, [pc, #312]	@ (8005f54 <HAL_RCC_OscConfig+0x278>)
 8005e1a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005e1c:	4b4e      	ldr	r3, [pc, #312]	@ (8005f58 <HAL_RCC_OscConfig+0x27c>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7fb fffd 	bl	8001e20 <HAL_InitTick>
 8005e26:	4603      	mov	r3, r0
 8005e28:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d052      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
 8005e32:	e327      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d032      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e3c:	4b43      	ldr	r3, [pc, #268]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a42      	ldr	r2, [pc, #264]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e42:	f043 0301 	orr.w	r3, r3, #1
 8005e46:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e48:	f7fe f90c 	bl	8004064 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e50:	f7fe f908 	bl	8004064 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e310      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e62:	4b3a      	ldr	r3, [pc, #232]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e6e:	4b37      	ldr	r3, [pc, #220]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a36      	ldr	r2, [pc, #216]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e74:	f043 0308 	orr.w	r3, r3, #8
 8005e78:	6013      	str	r3, [r2, #0]
 8005e7a:	4b34      	ldr	r3, [pc, #208]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	4931      	ldr	r1, [pc, #196]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	492c      	ldr	r1, [pc, #176]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	604b      	str	r3, [r1, #4]
 8005ea0:	e01a      	b.n	8005ed8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ea2:	4b2a      	ldr	r3, [pc, #168]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a29      	ldr	r2, [pc, #164]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005ea8:	f023 0301 	bic.w	r3, r3, #1
 8005eac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005eae:	f7fe f8d9 	bl	8004064 <HAL_GetTick>
 8005eb2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005eb4:	e008      	b.n	8005ec8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005eb6:	f7fe f8d5 	bl	8004064 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d901      	bls.n	8005ec8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e2dd      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ec8:	4b20      	ldr	r3, [pc, #128]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1f0      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x1da>
 8005ed4:	e000      	b.n	8005ed8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ed6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d074      	beq.n	8005fce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	2b08      	cmp	r3, #8
 8005ee8:	d005      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x21a>
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	2b0c      	cmp	r3, #12
 8005eee:	d10e      	bne.n	8005f0e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d10b      	bne.n	8005f0e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ef6:	4b15      	ldr	r3, [pc, #84]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d064      	beq.n	8005fcc <HAL_RCC_OscConfig+0x2f0>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d160      	bne.n	8005fcc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e2ba      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f16:	d106      	bne.n	8005f26 <HAL_RCC_OscConfig+0x24a>
 8005f18:	4b0c      	ldr	r3, [pc, #48]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a0b      	ldr	r2, [pc, #44]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005f1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f22:	6013      	str	r3, [r2, #0]
 8005f24:	e026      	b.n	8005f74 <HAL_RCC_OscConfig+0x298>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f2e:	d115      	bne.n	8005f5c <HAL_RCC_OscConfig+0x280>
 8005f30:	4b06      	ldr	r3, [pc, #24]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a05      	ldr	r2, [pc, #20]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005f36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	4b03      	ldr	r3, [pc, #12]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a02      	ldr	r2, [pc, #8]	@ (8005f4c <HAL_RCC_OscConfig+0x270>)
 8005f42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	e014      	b.n	8005f74 <HAL_RCC_OscConfig+0x298>
 8005f4a:	bf00      	nop
 8005f4c:	40021000 	.word	0x40021000
 8005f50:	08014580 	.word	0x08014580
 8005f54:	20000008 	.word	0x20000008
 8005f58:	2000002c 	.word	0x2000002c
 8005f5c:	4ba0      	ldr	r3, [pc, #640]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a9f      	ldr	r2, [pc, #636]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	4b9d      	ldr	r3, [pc, #628]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a9c      	ldr	r2, [pc, #624]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d013      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f7c:	f7fe f872 	bl	8004064 <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f82:	e008      	b.n	8005f96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f84:	f7fe f86e 	bl	8004064 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	2b64      	cmp	r3, #100	@ 0x64
 8005f90:	d901      	bls.n	8005f96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e276      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f96:	4b92      	ldr	r3, [pc, #584]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d0f0      	beq.n	8005f84 <HAL_RCC_OscConfig+0x2a8>
 8005fa2:	e014      	b.n	8005fce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa4:	f7fe f85e 	bl	8004064 <HAL_GetTick>
 8005fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005faa:	e008      	b.n	8005fbe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fac:	f7fe f85a 	bl	8004064 <HAL_GetTick>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	2b64      	cmp	r3, #100	@ 0x64
 8005fb8:	d901      	bls.n	8005fbe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	e262      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fbe:	4b88      	ldr	r3, [pc, #544]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1f0      	bne.n	8005fac <HAL_RCC_OscConfig+0x2d0>
 8005fca:	e000      	b.n	8005fce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d060      	beq.n	800609c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d005      	beq.n	8005fec <HAL_RCC_OscConfig+0x310>
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	2b0c      	cmp	r3, #12
 8005fe4:	d119      	bne.n	800601a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d116      	bne.n	800601a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fec:	4b7c      	ldr	r3, [pc, #496]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <HAL_RCC_OscConfig+0x328>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d101      	bne.n	8006004 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e23f      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006004:	4b76      	ldr	r3, [pc, #472]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	061b      	lsls	r3, r3, #24
 8006012:	4973      	ldr	r1, [pc, #460]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006014:	4313      	orrs	r3, r2
 8006016:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006018:	e040      	b.n	800609c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d023      	beq.n	800606a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006022:	4b6f      	ldr	r3, [pc, #444]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a6e      	ldr	r2, [pc, #440]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800602c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800602e:	f7fe f819 	bl	8004064 <HAL_GetTick>
 8006032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006034:	e008      	b.n	8006048 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006036:	f7fe f815 	bl	8004064 <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	2b02      	cmp	r3, #2
 8006042:	d901      	bls.n	8006048 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e21d      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006048:	4b65      	ldr	r3, [pc, #404]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006050:	2b00      	cmp	r3, #0
 8006052:	d0f0      	beq.n	8006036 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006054:	4b62      	ldr	r3, [pc, #392]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	061b      	lsls	r3, r3, #24
 8006062:	495f      	ldr	r1, [pc, #380]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006064:	4313      	orrs	r3, r2
 8006066:	604b      	str	r3, [r1, #4]
 8006068:	e018      	b.n	800609c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800606a:	4b5d      	ldr	r3, [pc, #372]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a5c      	ldr	r2, [pc, #368]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006074:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006076:	f7fd fff5 	bl	8004064 <HAL_GetTick>
 800607a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800607c:	e008      	b.n	8006090 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800607e:	f7fd fff1 	bl	8004064 <HAL_GetTick>
 8006082:	4602      	mov	r2, r0
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	1ad3      	subs	r3, r2, r3
 8006088:	2b02      	cmp	r3, #2
 800608a:	d901      	bls.n	8006090 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e1f9      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006090:	4b53      	ldr	r3, [pc, #332]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1f0      	bne.n	800607e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d03c      	beq.n	8006122 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	695b      	ldr	r3, [r3, #20]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01c      	beq.n	80060ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060b0:	4b4b      	ldr	r3, [pc, #300]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80060b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060b6:	4a4a      	ldr	r2, [pc, #296]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80060b8:	f043 0301 	orr.w	r3, r3, #1
 80060bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c0:	f7fd ffd0 	bl	8004064 <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060c6:	e008      	b.n	80060da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060c8:	f7fd ffcc 	bl	8004064 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e1d4      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060da:	4b41      	ldr	r3, [pc, #260]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80060dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060e0:	f003 0302 	and.w	r3, r3, #2
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d0ef      	beq.n	80060c8 <HAL_RCC_OscConfig+0x3ec>
 80060e8:	e01b      	b.n	8006122 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060ea:	4b3d      	ldr	r3, [pc, #244]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80060ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060f0:	4a3b      	ldr	r2, [pc, #236]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80060f2:	f023 0301 	bic.w	r3, r3, #1
 80060f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060fa:	f7fd ffb3 	bl	8004064 <HAL_GetTick>
 80060fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006100:	e008      	b.n	8006114 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006102:	f7fd ffaf 	bl	8004064 <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	2b02      	cmp	r3, #2
 800610e:	d901      	bls.n	8006114 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e1b7      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006114:	4b32      	ldr	r3, [pc, #200]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006116:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1ef      	bne.n	8006102 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0304 	and.w	r3, r3, #4
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 80a6 	beq.w	800627c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006130:	2300      	movs	r3, #0
 8006132:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006134:	4b2a      	ldr	r3, [pc, #168]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10d      	bne.n	800615c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006140:	4b27      	ldr	r3, [pc, #156]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006144:	4a26      	ldr	r2, [pc, #152]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 8006146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800614a:	6593      	str	r3, [r2, #88]	@ 0x58
 800614c:	4b24      	ldr	r3, [pc, #144]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 800614e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006150:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006154:	60bb      	str	r3, [r7, #8]
 8006156:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006158:	2301      	movs	r3, #1
 800615a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800615c:	4b21      	ldr	r3, [pc, #132]	@ (80061e4 <HAL_RCC_OscConfig+0x508>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006164:	2b00      	cmp	r3, #0
 8006166:	d118      	bne.n	800619a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006168:	4b1e      	ldr	r3, [pc, #120]	@ (80061e4 <HAL_RCC_OscConfig+0x508>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a1d      	ldr	r2, [pc, #116]	@ (80061e4 <HAL_RCC_OscConfig+0x508>)
 800616e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006172:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006174:	f7fd ff76 	bl	8004064 <HAL_GetTick>
 8006178:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800617a:	e008      	b.n	800618e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800617c:	f7fd ff72 	bl	8004064 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	2b02      	cmp	r3, #2
 8006188:	d901      	bls.n	800618e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e17a      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800618e:	4b15      	ldr	r3, [pc, #84]	@ (80061e4 <HAL_RCC_OscConfig+0x508>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006196:	2b00      	cmp	r3, #0
 8006198:	d0f0      	beq.n	800617c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d108      	bne.n	80061b4 <HAL_RCC_OscConfig+0x4d8>
 80061a2:	4b0f      	ldr	r3, [pc, #60]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80061a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061a8:	4a0d      	ldr	r2, [pc, #52]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80061aa:	f043 0301 	orr.w	r3, r3, #1
 80061ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061b2:	e029      	b.n	8006208 <HAL_RCC_OscConfig+0x52c>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	2b05      	cmp	r3, #5
 80061ba:	d115      	bne.n	80061e8 <HAL_RCC_OscConfig+0x50c>
 80061bc:	4b08      	ldr	r3, [pc, #32]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80061be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c2:	4a07      	ldr	r2, [pc, #28]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80061c4:	f043 0304 	orr.w	r3, r3, #4
 80061c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061cc:	4b04      	ldr	r3, [pc, #16]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80061ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061d2:	4a03      	ldr	r2, [pc, #12]	@ (80061e0 <HAL_RCC_OscConfig+0x504>)
 80061d4:	f043 0301 	orr.w	r3, r3, #1
 80061d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061dc:	e014      	b.n	8006208 <HAL_RCC_OscConfig+0x52c>
 80061de:	bf00      	nop
 80061e0:	40021000 	.word	0x40021000
 80061e4:	40007000 	.word	0x40007000
 80061e8:	4b9c      	ldr	r3, [pc, #624]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80061ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ee:	4a9b      	ldr	r2, [pc, #620]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80061f0:	f023 0301 	bic.w	r3, r3, #1
 80061f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061f8:	4b98      	ldr	r3, [pc, #608]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80061fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061fe:	4a97      	ldr	r2, [pc, #604]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006200:	f023 0304 	bic.w	r3, r3, #4
 8006204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d016      	beq.n	800623e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006210:	f7fd ff28 	bl	8004064 <HAL_GetTick>
 8006214:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006216:	e00a      	b.n	800622e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006218:	f7fd ff24 	bl	8004064 <HAL_GetTick>
 800621c:	4602      	mov	r2, r0
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006226:	4293      	cmp	r3, r2
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e12a      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800622e:	4b8b      	ldr	r3, [pc, #556]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	2b00      	cmp	r3, #0
 800623a:	d0ed      	beq.n	8006218 <HAL_RCC_OscConfig+0x53c>
 800623c:	e015      	b.n	800626a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800623e:	f7fd ff11 	bl	8004064 <HAL_GetTick>
 8006242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006244:	e00a      	b.n	800625c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006246:	f7fd ff0d 	bl	8004064 <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006254:	4293      	cmp	r3, r2
 8006256:	d901      	bls.n	800625c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e113      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800625c:	4b7f      	ldr	r3, [pc, #508]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800625e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006262:	f003 0302 	and.w	r3, r3, #2
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1ed      	bne.n	8006246 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800626a:	7ffb      	ldrb	r3, [r7, #31]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d105      	bne.n	800627c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006270:	4b7a      	ldr	r3, [pc, #488]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006274:	4a79      	ldr	r2, [pc, #484]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006276:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800627a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 80fe 	beq.w	8006482 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628a:	2b02      	cmp	r3, #2
 800628c:	f040 80d0 	bne.w	8006430 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006290:	4b72      	ldr	r3, [pc, #456]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	f003 0203 	and.w	r2, r3, #3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d130      	bne.n	8006306 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ae:	3b01      	subs	r3, #1
 80062b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d127      	bne.n	8006306 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d11f      	bne.n	8006306 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80062d0:	2a07      	cmp	r2, #7
 80062d2:	bf14      	ite	ne
 80062d4:	2201      	movne	r2, #1
 80062d6:	2200      	moveq	r2, #0
 80062d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80062da:	4293      	cmp	r3, r2
 80062dc:	d113      	bne.n	8006306 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	3b01      	subs	r3, #1
 80062ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d109      	bne.n	8006306 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	085b      	lsrs	r3, r3, #1
 80062fe:	3b01      	subs	r3, #1
 8006300:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006302:	429a      	cmp	r2, r3
 8006304:	d06e      	beq.n	80063e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	2b0c      	cmp	r3, #12
 800630a:	d069      	beq.n	80063e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800630c:	4b53      	ldr	r3, [pc, #332]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d105      	bne.n	8006324 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006318:	4b50      	ldr	r3, [pc, #320]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e0ad      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006328:	4b4c      	ldr	r3, [pc, #304]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a4b      	ldr	r2, [pc, #300]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800632e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006332:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006334:	f7fd fe96 	bl	8004064 <HAL_GetTick>
 8006338:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800633a:	e008      	b.n	800634e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800633c:	f7fd fe92 	bl	8004064 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b02      	cmp	r3, #2
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e09a      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800634e:	4b43      	ldr	r3, [pc, #268]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1f0      	bne.n	800633c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800635a:	4b40      	ldr	r3, [pc, #256]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800635c:	68da      	ldr	r2, [r3, #12]
 800635e:	4b40      	ldr	r3, [pc, #256]	@ (8006460 <HAL_RCC_OscConfig+0x784>)
 8006360:	4013      	ands	r3, r2
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800636a:	3a01      	subs	r2, #1
 800636c:	0112      	lsls	r2, r2, #4
 800636e:	4311      	orrs	r1, r2
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006374:	0212      	lsls	r2, r2, #8
 8006376:	4311      	orrs	r1, r2
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800637c:	0852      	lsrs	r2, r2, #1
 800637e:	3a01      	subs	r2, #1
 8006380:	0552      	lsls	r2, r2, #21
 8006382:	4311      	orrs	r1, r2
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006388:	0852      	lsrs	r2, r2, #1
 800638a:	3a01      	subs	r2, #1
 800638c:	0652      	lsls	r2, r2, #25
 800638e:	4311      	orrs	r1, r2
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006394:	0912      	lsrs	r2, r2, #4
 8006396:	0452      	lsls	r2, r2, #17
 8006398:	430a      	orrs	r2, r1
 800639a:	4930      	ldr	r1, [pc, #192]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800639c:	4313      	orrs	r3, r2
 800639e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80063a0:	4b2e      	ldr	r3, [pc, #184]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a2d      	ldr	r2, [pc, #180]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063ac:	4b2b      	ldr	r3, [pc, #172]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	4a2a      	ldr	r2, [pc, #168]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80063b8:	f7fd fe54 	bl	8004064 <HAL_GetTick>
 80063bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063be:	e008      	b.n	80063d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063c0:	f7fd fe50 	bl	8004064 <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d901      	bls.n	80063d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e058      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063d2:	4b22      	ldr	r3, [pc, #136]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d0f0      	beq.n	80063c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80063de:	e050      	b.n	8006482 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e04f      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063e4:	4b1d      	ldr	r3, [pc, #116]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d148      	bne.n	8006482 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80063f0:	4b1a      	ldr	r3, [pc, #104]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a19      	ldr	r2, [pc, #100]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063fc:	4b17      	ldr	r3, [pc, #92]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	4a16      	ldr	r2, [pc, #88]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006406:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006408:	f7fd fe2c 	bl	8004064 <HAL_GetTick>
 800640c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800640e:	e008      	b.n	8006422 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006410:	f7fd fe28 	bl	8004064 <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	2b02      	cmp	r3, #2
 800641c:	d901      	bls.n	8006422 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e030      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006422:	4b0e      	ldr	r3, [pc, #56]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d0f0      	beq.n	8006410 <HAL_RCC_OscConfig+0x734>
 800642e:	e028      	b.n	8006482 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	2b0c      	cmp	r3, #12
 8006434:	d023      	beq.n	800647e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006436:	4b09      	ldr	r3, [pc, #36]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a08      	ldr	r2, [pc, #32]	@ (800645c <HAL_RCC_OscConfig+0x780>)
 800643c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006440:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006442:	f7fd fe0f 	bl	8004064 <HAL_GetTick>
 8006446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006448:	e00c      	b.n	8006464 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800644a:	f7fd fe0b 	bl	8004064 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	2b02      	cmp	r3, #2
 8006456:	d905      	bls.n	8006464 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e013      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
 800645c:	40021000 	.word	0x40021000
 8006460:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006464:	4b09      	ldr	r3, [pc, #36]	@ (800648c <HAL_RCC_OscConfig+0x7b0>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1ec      	bne.n	800644a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006470:	4b06      	ldr	r3, [pc, #24]	@ (800648c <HAL_RCC_OscConfig+0x7b0>)
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	4905      	ldr	r1, [pc, #20]	@ (800648c <HAL_RCC_OscConfig+0x7b0>)
 8006476:	4b06      	ldr	r3, [pc, #24]	@ (8006490 <HAL_RCC_OscConfig+0x7b4>)
 8006478:	4013      	ands	r3, r2
 800647a:	60cb      	str	r3, [r1, #12]
 800647c:	e001      	b.n	8006482 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e000      	b.n	8006484 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3720      	adds	r7, #32
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	40021000 	.word	0x40021000
 8006490:	feeefffc 	.word	0xfeeefffc

08006494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d101      	bne.n	80064a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e0e7      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80064a8:	4b75      	ldr	r3, [pc, #468]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0307 	and.w	r3, r3, #7
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d910      	bls.n	80064d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064b6:	4b72      	ldr	r3, [pc, #456]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f023 0207 	bic.w	r2, r3, #7
 80064be:	4970      	ldr	r1, [pc, #448]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c6:	4b6e      	ldr	r3, [pc, #440]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0307 	and.w	r3, r3, #7
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d001      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e0cf      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d010      	beq.n	8006506 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689a      	ldr	r2, [r3, #8]
 80064e8:	4b66      	ldr	r3, [pc, #408]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d908      	bls.n	8006506 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064f4:	4b63      	ldr	r3, [pc, #396]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	4960      	ldr	r1, [pc, #384]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006502:	4313      	orrs	r3, r2
 8006504:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	2b00      	cmp	r3, #0
 8006510:	d04c      	beq.n	80065ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b03      	cmp	r3, #3
 8006518:	d107      	bne.n	800652a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800651a:	4b5a      	ldr	r3, [pc, #360]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d121      	bne.n	800656a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e0a6      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	2b02      	cmp	r3, #2
 8006530:	d107      	bne.n	8006542 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006532:	4b54      	ldr	r3, [pc, #336]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d115      	bne.n	800656a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e09a      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d107      	bne.n	800655a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800654a:	4b4e      	ldr	r3, [pc, #312]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d109      	bne.n	800656a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e08e      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800655a:	4b4a      	ldr	r3, [pc, #296]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e086      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800656a:	4b46      	ldr	r3, [pc, #280]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f023 0203 	bic.w	r2, r3, #3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	4943      	ldr	r1, [pc, #268]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006578:	4313      	orrs	r3, r2
 800657a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800657c:	f7fd fd72 	bl	8004064 <HAL_GetTick>
 8006580:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006582:	e00a      	b.n	800659a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006584:	f7fd fd6e 	bl	8004064 <HAL_GetTick>
 8006588:	4602      	mov	r2, r0
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	1ad3      	subs	r3, r2, r3
 800658e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006592:	4293      	cmp	r3, r2
 8006594:	d901      	bls.n	800659a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e06e      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800659a:	4b3a      	ldr	r3, [pc, #232]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 020c 	and.w	r2, r3, #12
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d1eb      	bne.n	8006584 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0302 	and.w	r3, r3, #2
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d010      	beq.n	80065da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	689a      	ldr	r2, [r3, #8]
 80065bc:	4b31      	ldr	r3, [pc, #196]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d208      	bcs.n	80065da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065c8:	4b2e      	ldr	r3, [pc, #184]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	492b      	ldr	r1, [pc, #172]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065da:	4b29      	ldr	r3, [pc, #164]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 0307 	and.w	r3, r3, #7
 80065e2:	683a      	ldr	r2, [r7, #0]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d210      	bcs.n	800660a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065e8:	4b25      	ldr	r3, [pc, #148]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f023 0207 	bic.w	r2, r3, #7
 80065f0:	4923      	ldr	r1, [pc, #140]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065f8:	4b21      	ldr	r3, [pc, #132]	@ (8006680 <HAL_RCC_ClockConfig+0x1ec>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 0307 	and.w	r3, r3, #7
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	429a      	cmp	r2, r3
 8006604:	d001      	beq.n	800660a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e036      	b.n	8006678 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f003 0304 	and.w	r3, r3, #4
 8006612:	2b00      	cmp	r3, #0
 8006614:	d008      	beq.n	8006628 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006616:	4b1b      	ldr	r3, [pc, #108]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	4918      	ldr	r1, [pc, #96]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006624:	4313      	orrs	r3, r2
 8006626:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0308 	and.w	r3, r3, #8
 8006630:	2b00      	cmp	r3, #0
 8006632:	d009      	beq.n	8006648 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006634:	4b13      	ldr	r3, [pc, #76]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	00db      	lsls	r3, r3, #3
 8006642:	4910      	ldr	r1, [pc, #64]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006644:	4313      	orrs	r3, r2
 8006646:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006648:	f000 f824 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 800664c:	4602      	mov	r2, r0
 800664e:	4b0d      	ldr	r3, [pc, #52]	@ (8006684 <HAL_RCC_ClockConfig+0x1f0>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	091b      	lsrs	r3, r3, #4
 8006654:	f003 030f 	and.w	r3, r3, #15
 8006658:	490b      	ldr	r1, [pc, #44]	@ (8006688 <HAL_RCC_ClockConfig+0x1f4>)
 800665a:	5ccb      	ldrb	r3, [r1, r3]
 800665c:	f003 031f 	and.w	r3, r3, #31
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
 8006664:	4a09      	ldr	r2, [pc, #36]	@ (800668c <HAL_RCC_ClockConfig+0x1f8>)
 8006666:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006668:	4b09      	ldr	r3, [pc, #36]	@ (8006690 <HAL_RCC_ClockConfig+0x1fc>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4618      	mov	r0, r3
 800666e:	f7fb fbd7 	bl	8001e20 <HAL_InitTick>
 8006672:	4603      	mov	r3, r0
 8006674:	72fb      	strb	r3, [r7, #11]

  return status;
 8006676:	7afb      	ldrb	r3, [r7, #11]
}
 8006678:	4618      	mov	r0, r3
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	40022000 	.word	0x40022000
 8006684:	40021000 	.word	0x40021000
 8006688:	08014580 	.word	0x08014580
 800668c:	20000008 	.word	0x20000008
 8006690:	2000002c 	.word	0x2000002c

08006694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006694:	b480      	push	{r7}
 8006696:	b089      	sub	sp, #36	@ 0x24
 8006698:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800669a:	2300      	movs	r3, #0
 800669c:	61fb      	str	r3, [r7, #28]
 800669e:	2300      	movs	r3, #0
 80066a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066a2:	4b3e      	ldr	r3, [pc, #248]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 030c 	and.w	r3, r3, #12
 80066aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066ac:	4b3b      	ldr	r3, [pc, #236]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	f003 0303 	and.w	r3, r3, #3
 80066b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d005      	beq.n	80066c8 <HAL_RCC_GetSysClockFreq+0x34>
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	2b0c      	cmp	r3, #12
 80066c0:	d121      	bne.n	8006706 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d11e      	bne.n	8006706 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80066c8:	4b34      	ldr	r3, [pc, #208]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0308 	and.w	r3, r3, #8
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d107      	bne.n	80066e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80066d4:	4b31      	ldr	r3, [pc, #196]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 80066d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066da:	0a1b      	lsrs	r3, r3, #8
 80066dc:	f003 030f 	and.w	r3, r3, #15
 80066e0:	61fb      	str	r3, [r7, #28]
 80066e2:	e005      	b.n	80066f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80066e4:	4b2d      	ldr	r3, [pc, #180]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	091b      	lsrs	r3, r3, #4
 80066ea:	f003 030f 	and.w	r3, r3, #15
 80066ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80066f0:	4a2b      	ldr	r2, [pc, #172]	@ (80067a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10d      	bne.n	800671c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006704:	e00a      	b.n	800671c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2b04      	cmp	r3, #4
 800670a:	d102      	bne.n	8006712 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800670c:	4b25      	ldr	r3, [pc, #148]	@ (80067a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800670e:	61bb      	str	r3, [r7, #24]
 8006710:	e004      	b.n	800671c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	2b08      	cmp	r3, #8
 8006716:	d101      	bne.n	800671c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006718:	4b23      	ldr	r3, [pc, #140]	@ (80067a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800671a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	2b0c      	cmp	r3, #12
 8006720:	d134      	bne.n	800678c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006722:	4b1e      	ldr	r3, [pc, #120]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b02      	cmp	r3, #2
 8006730:	d003      	beq.n	800673a <HAL_RCC_GetSysClockFreq+0xa6>
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	2b03      	cmp	r3, #3
 8006736:	d003      	beq.n	8006740 <HAL_RCC_GetSysClockFreq+0xac>
 8006738:	e005      	b.n	8006746 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800673a:	4b1a      	ldr	r3, [pc, #104]	@ (80067a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800673c:	617b      	str	r3, [r7, #20]
      break;
 800673e:	e005      	b.n	800674c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006740:	4b19      	ldr	r3, [pc, #100]	@ (80067a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006742:	617b      	str	r3, [r7, #20]
      break;
 8006744:	e002      	b.n	800674c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	617b      	str	r3, [r7, #20]
      break;
 800674a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800674c:	4b13      	ldr	r3, [pc, #76]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	091b      	lsrs	r3, r3, #4
 8006752:	f003 0307 	and.w	r3, r3, #7
 8006756:	3301      	adds	r3, #1
 8006758:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800675a:	4b10      	ldr	r3, [pc, #64]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	0a1b      	lsrs	r3, r3, #8
 8006760:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	fb03 f202 	mul.w	r2, r3, r2
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006770:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006772:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <HAL_RCC_GetSysClockFreq+0x108>)
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	0e5b      	lsrs	r3, r3, #25
 8006778:	f003 0303 	and.w	r3, r3, #3
 800677c:	3301      	adds	r3, #1
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	fbb2 f3f3 	udiv	r3, r2, r3
 800678a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800678c:	69bb      	ldr	r3, [r7, #24]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3724      	adds	r7, #36	@ 0x24
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40021000 	.word	0x40021000
 80067a0:	08014598 	.word	0x08014598
 80067a4:	00f42400 	.word	0x00f42400
 80067a8:	007a1200 	.word	0x007a1200

080067ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067b0:	4b03      	ldr	r3, [pc, #12]	@ (80067c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80067b2:	681b      	ldr	r3, [r3, #0]
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	20000008 	.word	0x20000008

080067c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80067c8:	f7ff fff0 	bl	80067ac <HAL_RCC_GetHCLKFreq>
 80067cc:	4602      	mov	r2, r0
 80067ce:	4b06      	ldr	r3, [pc, #24]	@ (80067e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	0a1b      	lsrs	r3, r3, #8
 80067d4:	f003 0307 	and.w	r3, r3, #7
 80067d8:	4904      	ldr	r1, [pc, #16]	@ (80067ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80067da:	5ccb      	ldrb	r3, [r1, r3]
 80067dc:	f003 031f 	and.w	r3, r3, #31
 80067e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	40021000 	.word	0x40021000
 80067ec:	08014590 	.word	0x08014590

080067f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80067f4:	f7ff ffda 	bl	80067ac <HAL_RCC_GetHCLKFreq>
 80067f8:	4602      	mov	r2, r0
 80067fa:	4b06      	ldr	r3, [pc, #24]	@ (8006814 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	0adb      	lsrs	r3, r3, #11
 8006800:	f003 0307 	and.w	r3, r3, #7
 8006804:	4904      	ldr	r1, [pc, #16]	@ (8006818 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006806:	5ccb      	ldrb	r3, [r1, r3]
 8006808:	f003 031f 	and.w	r3, r3, #31
 800680c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006810:	4618      	mov	r0, r3
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40021000 	.word	0x40021000
 8006818:	08014590 	.word	0x08014590

0800681c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	220f      	movs	r2, #15
 800682a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800682c:	4b12      	ldr	r3, [pc, #72]	@ (8006878 <HAL_RCC_GetClockConfig+0x5c>)
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	f003 0203 	and.w	r2, r3, #3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006838:	4b0f      	ldr	r3, [pc, #60]	@ (8006878 <HAL_RCC_GetClockConfig+0x5c>)
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006844:	4b0c      	ldr	r3, [pc, #48]	@ (8006878 <HAL_RCC_GetClockConfig+0x5c>)
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006850:	4b09      	ldr	r3, [pc, #36]	@ (8006878 <HAL_RCC_GetClockConfig+0x5c>)
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	08db      	lsrs	r3, r3, #3
 8006856:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800685e:	4b07      	ldr	r3, [pc, #28]	@ (800687c <HAL_RCC_GetClockConfig+0x60>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0207 	and.w	r2, r3, #7
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	601a      	str	r2, [r3, #0]
}
 800686a:	bf00      	nop
 800686c:	370c      	adds	r7, #12
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40021000 	.word	0x40021000
 800687c:	40022000 	.word	0x40022000

08006880 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b086      	sub	sp, #24
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006888:	2300      	movs	r3, #0
 800688a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800688c:	4b2a      	ldr	r3, [pc, #168]	@ (8006938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800688e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006894:	2b00      	cmp	r3, #0
 8006896:	d003      	beq.n	80068a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006898:	f7ff f8f0 	bl	8005a7c <HAL_PWREx_GetVoltageRange>
 800689c:	6178      	str	r0, [r7, #20]
 800689e:	e014      	b.n	80068ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80068a0:	4b25      	ldr	r3, [pc, #148]	@ (8006938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80068a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068a4:	4a24      	ldr	r2, [pc, #144]	@ (8006938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80068a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80068ac:	4b22      	ldr	r3, [pc, #136]	@ (8006938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80068ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068b4:	60fb      	str	r3, [r7, #12]
 80068b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80068b8:	f7ff f8e0 	bl	8005a7c <HAL_PWREx_GetVoltageRange>
 80068bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80068be:	4b1e      	ldr	r3, [pc, #120]	@ (8006938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80068c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068c2:	4a1d      	ldr	r2, [pc, #116]	@ (8006938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80068c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068d0:	d10b      	bne.n	80068ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2b80      	cmp	r3, #128	@ 0x80
 80068d6:	d919      	bls.n	800690c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2ba0      	cmp	r3, #160	@ 0xa0
 80068dc:	d902      	bls.n	80068e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80068de:	2302      	movs	r3, #2
 80068e0:	613b      	str	r3, [r7, #16]
 80068e2:	e013      	b.n	800690c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80068e4:	2301      	movs	r3, #1
 80068e6:	613b      	str	r3, [r7, #16]
 80068e8:	e010      	b.n	800690c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2b80      	cmp	r3, #128	@ 0x80
 80068ee:	d902      	bls.n	80068f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80068f0:	2303      	movs	r3, #3
 80068f2:	613b      	str	r3, [r7, #16]
 80068f4:	e00a      	b.n	800690c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b80      	cmp	r3, #128	@ 0x80
 80068fa:	d102      	bne.n	8006902 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80068fc:	2302      	movs	r3, #2
 80068fe:	613b      	str	r3, [r7, #16]
 8006900:	e004      	b.n	800690c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2b70      	cmp	r3, #112	@ 0x70
 8006906:	d101      	bne.n	800690c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006908:	2301      	movs	r3, #1
 800690a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800690c:	4b0b      	ldr	r3, [pc, #44]	@ (800693c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f023 0207 	bic.w	r2, r3, #7
 8006914:	4909      	ldr	r1, [pc, #36]	@ (800693c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	4313      	orrs	r3, r2
 800691a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800691c:	4b07      	ldr	r3, [pc, #28]	@ (800693c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0307 	and.w	r3, r3, #7
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	429a      	cmp	r2, r3
 8006928:	d001      	beq.n	800692e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e000      	b.n	8006930 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	40021000 	.word	0x40021000
 800693c:	40022000 	.word	0x40022000

08006940 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b086      	sub	sp, #24
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006948:	2300      	movs	r3, #0
 800694a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800694c:	2300      	movs	r3, #0
 800694e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006958:	2b00      	cmp	r3, #0
 800695a:	d041      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006960:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006964:	d02a      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006966:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800696a:	d824      	bhi.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800696c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006970:	d008      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006972:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006976:	d81e      	bhi.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00a      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800697c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006980:	d010      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006982:	e018      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006984:	4b86      	ldr	r3, [pc, #536]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	4a85      	ldr	r2, [pc, #532]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800698a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800698e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006990:	e015      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	3304      	adds	r3, #4
 8006996:	2100      	movs	r1, #0
 8006998:	4618      	mov	r0, r3
 800699a:	f000 facb 	bl	8006f34 <RCCEx_PLLSAI1_Config>
 800699e:	4603      	mov	r3, r0
 80069a0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069a2:	e00c      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3320      	adds	r3, #32
 80069a8:	2100      	movs	r1, #0
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 fbb6 	bl	800711c <RCCEx_PLLSAI2_Config>
 80069b0:	4603      	mov	r3, r0
 80069b2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069b4:	e003      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	74fb      	strb	r3, [r7, #19]
      break;
 80069ba:	e000      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80069bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069be:	7cfb      	ldrb	r3, [r7, #19]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10b      	bne.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80069c4:	4b76      	ldr	r3, [pc, #472]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069d2:	4973      	ldr	r1, [pc, #460]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80069da:	e001      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069dc:	7cfb      	ldrb	r3, [r7, #19]
 80069de:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d041      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80069f4:	d02a      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80069f6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80069fa:	d824      	bhi.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80069fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a00:	d008      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006a02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a06:	d81e      	bhi.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00a      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a10:	d010      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006a12:	e018      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a14:	4b62      	ldr	r3, [pc, #392]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	4a61      	ldr	r2, [pc, #388]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a1e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a20:	e015      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	3304      	adds	r3, #4
 8006a26:	2100      	movs	r1, #0
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f000 fa83 	bl	8006f34 <RCCEx_PLLSAI1_Config>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a32:	e00c      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3320      	adds	r3, #32
 8006a38:	2100      	movs	r1, #0
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f000 fb6e 	bl	800711c <RCCEx_PLLSAI2_Config>
 8006a40:	4603      	mov	r3, r0
 8006a42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a44:	e003      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	74fb      	strb	r3, [r7, #19]
      break;
 8006a4a:	e000      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a4e:	7cfb      	ldrb	r3, [r7, #19]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d10b      	bne.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006a54:	4b52      	ldr	r3, [pc, #328]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a62:	494f      	ldr	r1, [pc, #316]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006a6a:	e001      	b.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a6c:	7cfb      	ldrb	r3, [r7, #19]
 8006a6e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 80a0 	beq.w	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006a82:	4b47      	ldr	r3, [pc, #284]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e000      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006a92:	2300      	movs	r3, #0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00d      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a98:	4b41      	ldr	r3, [pc, #260]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a9c:	4a40      	ldr	r2, [pc, #256]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006aa4:	4b3e      	ldr	r3, [pc, #248]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ab4:	4b3b      	ldr	r3, [pc, #236]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a3a      	ldr	r2, [pc, #232]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006abe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ac0:	f7fd fad0 	bl	8004064 <HAL_GetTick>
 8006ac4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006ac6:	e009      	b.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac8:	f7fd facc 	bl	8004064 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d902      	bls.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	74fb      	strb	r3, [r7, #19]
        break;
 8006ada:	e005      	b.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006adc:	4b31      	ldr	r3, [pc, #196]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d0ef      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006ae8:	7cfb      	ldrb	r3, [r7, #19]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d15c      	bne.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006aee:	4b2c      	ldr	r3, [pc, #176]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006af4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006af8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d01f      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d019      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b0c:	4b24      	ldr	r3, [pc, #144]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b18:	4b21      	ldr	r3, [pc, #132]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b1e:	4a20      	ldr	r2, [pc, #128]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b28:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b38:	4a19      	ldr	r2, [pc, #100]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d016      	beq.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4a:	f7fd fa8b 	bl	8004064 <HAL_GetTick>
 8006b4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b50:	e00b      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b52:	f7fd fa87 	bl	8004064 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d902      	bls.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	74fb      	strb	r3, [r7, #19]
            break;
 8006b68:	e006      	b.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d0ec      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006b78:	7cfb      	ldrb	r3, [r7, #19]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10c      	bne.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b7e:	4b08      	ldr	r3, [pc, #32]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b8e:	4904      	ldr	r1, [pc, #16]	@ (8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b90:	4313      	orrs	r3, r2
 8006b92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006b96:	e009      	b.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006b98:	7cfb      	ldrb	r3, [r7, #19]
 8006b9a:	74bb      	strb	r3, [r7, #18]
 8006b9c:	e006      	b.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006b9e:	bf00      	nop
 8006ba0:	40021000 	.word	0x40021000
 8006ba4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba8:	7cfb      	ldrb	r3, [r7, #19]
 8006baa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006bac:	7c7b      	ldrb	r3, [r7, #17]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d105      	bne.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bb2:	4b9e      	ldr	r3, [pc, #632]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb6:	4a9d      	ldr	r2, [pc, #628]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00a      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006bca:	4b98      	ldr	r3, [pc, #608]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bd0:	f023 0203 	bic.w	r2, r3, #3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd8:	4994      	ldr	r1, [pc, #592]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00a      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006bec:	4b8f      	ldr	r3, [pc, #572]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bf2:	f023 020c 	bic.w	r2, r3, #12
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bfa:	498c      	ldr	r1, [pc, #560]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c0e:	4b87      	ldr	r3, [pc, #540]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c14:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1c:	4983      	ldr	r1, [pc, #524]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 0308 	and.w	r3, r3, #8
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00a      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006c30:	4b7e      	ldr	r3, [pc, #504]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3e:	497b      	ldr	r1, [pc, #492]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c40:	4313      	orrs	r3, r2
 8006c42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0310 	and.w	r3, r3, #16
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006c52:	4b76      	ldr	r3, [pc, #472]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c60:	4972      	ldr	r1, [pc, #456]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0320 	and.w	r3, r3, #32
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00a      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006c74:	4b6d      	ldr	r3, [pc, #436]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c82:	496a      	ldr	r1, [pc, #424]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c96:	4b65      	ldr	r3, [pc, #404]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ca4:	4961      	ldr	r1, [pc, #388]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00a      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006cb8:	4b5c      	ldr	r3, [pc, #368]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cc6:	4959      	ldr	r1, [pc, #356]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00a      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006cda:	4b54      	ldr	r3, [pc, #336]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ce0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce8:	4950      	ldr	r1, [pc, #320]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00a      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006cfc:	4b4b      	ldr	r3, [pc, #300]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d02:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d0a:	4948      	ldr	r1, [pc, #288]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d1e:	4b43      	ldr	r3, [pc, #268]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d2c:	493f      	ldr	r1, [pc, #252]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d028      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006d40:	4b3a      	ldr	r3, [pc, #232]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d4e:	4937      	ldr	r1, [pc, #220]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d5e:	d106      	bne.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d60:	4b32      	ldr	r3, [pc, #200]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	4a31      	ldr	r2, [pc, #196]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d6a:	60d3      	str	r3, [r2, #12]
 8006d6c:	e011      	b.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d76:	d10c      	bne.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 f8d8 	bl	8006f34 <RCCEx_PLLSAI1_Config>
 8006d84:	4603      	mov	r3, r0
 8006d86:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006d88:	7cfb      	ldrb	r3, [r7, #19]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006d8e:	7cfb      	ldrb	r3, [r7, #19]
 8006d90:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d028      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006d9e:	4b23      	ldr	r3, [pc, #140]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dac:	491f      	ldr	r1, [pc, #124]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006db8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dbc:	d106      	bne.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	4a1a      	ldr	r2, [pc, #104]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dc8:	60d3      	str	r3, [r2, #12]
 8006dca:	e011      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dd4:	d10c      	bne.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	3304      	adds	r3, #4
 8006dda:	2101      	movs	r1, #1
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f000 f8a9 	bl	8006f34 <RCCEx_PLLSAI1_Config>
 8006de2:	4603      	mov	r3, r0
 8006de4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006de6:	7cfb      	ldrb	r3, [r7, #19]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d001      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006dec:	7cfb      	ldrb	r3, [r7, #19]
 8006dee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d02b      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e0a:	4908      	ldr	r1, [pc, #32]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e1a:	d109      	bne.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e1c:	4b03      	ldr	r3, [pc, #12]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	4a02      	ldr	r2, [pc, #8]	@ (8006e2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e26:	60d3      	str	r3, [r2, #12]
 8006e28:	e014      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006e2a:	bf00      	nop
 8006e2c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e38:	d10c      	bne.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	2101      	movs	r1, #1
 8006e40:	4618      	mov	r0, r3
 8006e42:	f000 f877 	bl	8006f34 <RCCEx_PLLSAI1_Config>
 8006e46:	4603      	mov	r3, r0
 8006e48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e4a:	7cfb      	ldrb	r3, [r7, #19]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d001      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006e50:	7cfb      	ldrb	r3, [r7, #19]
 8006e52:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d02f      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e60:	4b2b      	ldr	r3, [pc, #172]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e66:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e6e:	4928      	ldr	r1, [pc, #160]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006e70:	4313      	orrs	r3, r2
 8006e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e7e:	d10d      	bne.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3304      	adds	r3, #4
 8006e84:	2102      	movs	r1, #2
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 f854 	bl	8006f34 <RCCEx_PLLSAI1_Config>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e90:	7cfb      	ldrb	r3, [r7, #19]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d014      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006e96:	7cfb      	ldrb	r3, [r7, #19]
 8006e98:	74bb      	strb	r3, [r7, #18]
 8006e9a:	e011      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ea0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea4:	d10c      	bne.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	3320      	adds	r3, #32
 8006eaa:	2102      	movs	r1, #2
 8006eac:	4618      	mov	r0, r3
 8006eae:	f000 f935 	bl	800711c <RCCEx_PLLSAI2_Config>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006eb6:	7cfb      	ldrb	r3, [r7, #19]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d001      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006ebc:	7cfb      	ldrb	r3, [r7, #19]
 8006ebe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d00a      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006ecc:	4b10      	ldr	r3, [pc, #64]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006eda:	490d      	ldr	r1, [pc, #52]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006edc:	4313      	orrs	r3, r2
 8006ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00b      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006eee:	4b08      	ldr	r3, [pc, #32]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ef4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006efe:	4904      	ldr	r1, [pc, #16]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006f06:	7cbb      	ldrb	r3, [r7, #18]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3718      	adds	r7, #24
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	40021000 	.word	0x40021000

08006f14 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006f14:	b480      	push	{r7}
 8006f16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006f18:	4b05      	ldr	r3, [pc, #20]	@ (8006f30 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a04      	ldr	r2, [pc, #16]	@ (8006f30 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006f1e:	f043 0304 	orr.w	r3, r3, #4
 8006f22:	6013      	str	r3, [r2, #0]
}
 8006f24:	bf00      	nop
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	40021000 	.word	0x40021000

08006f34 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f42:	4b75      	ldr	r3, [pc, #468]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	f003 0303 	and.w	r3, r3, #3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d018      	beq.n	8006f80 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006f4e:	4b72      	ldr	r3, [pc, #456]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	f003 0203 	and.w	r2, r3, #3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d10d      	bne.n	8006f7a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
       ||
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d009      	beq.n	8006f7a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006f66:	4b6c      	ldr	r3, [pc, #432]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	091b      	lsrs	r3, r3, #4
 8006f6c:	f003 0307 	and.w	r3, r3, #7
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
       ||
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d047      	beq.n	800700a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	73fb      	strb	r3, [r7, #15]
 8006f7e:	e044      	b.n	800700a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b03      	cmp	r3, #3
 8006f86:	d018      	beq.n	8006fba <RCCEx_PLLSAI1_Config+0x86>
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	d825      	bhi.n	8006fd8 <RCCEx_PLLSAI1_Config+0xa4>
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d002      	beq.n	8006f96 <RCCEx_PLLSAI1_Config+0x62>
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d009      	beq.n	8006fa8 <RCCEx_PLLSAI1_Config+0x74>
 8006f94:	e020      	b.n	8006fd8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006f96:	4b60      	ldr	r3, [pc, #384]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0302 	and.w	r3, r3, #2
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d11d      	bne.n	8006fde <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fa6:	e01a      	b.n	8006fde <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006fa8:	4b5b      	ldr	r3, [pc, #364]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d116      	bne.n	8006fe2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fb8:	e013      	b.n	8006fe2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006fba:	4b57      	ldr	r3, [pc, #348]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10f      	bne.n	8006fe6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006fc6:	4b54      	ldr	r3, [pc, #336]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d109      	bne.n	8006fe6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006fd6:	e006      	b.n	8006fe6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	73fb      	strb	r3, [r7, #15]
      break;
 8006fdc:	e004      	b.n	8006fe8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006fde:	bf00      	nop
 8006fe0:	e002      	b.n	8006fe8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006fe2:	bf00      	nop
 8006fe4:	e000      	b.n	8006fe8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006fe6:	bf00      	nop
    }

    if(status == HAL_OK)
 8006fe8:	7bfb      	ldrb	r3, [r7, #15]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10d      	bne.n	800700a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006fee:	4b4a      	ldr	r3, [pc, #296]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6819      	ldr	r1, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	011b      	lsls	r3, r3, #4
 8007002:	430b      	orrs	r3, r1
 8007004:	4944      	ldr	r1, [pc, #272]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007006:	4313      	orrs	r3, r2
 8007008:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800700a:	7bfb      	ldrb	r3, [r7, #15]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d17d      	bne.n	800710c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007010:	4b41      	ldr	r3, [pc, #260]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a40      	ldr	r2, [pc, #256]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007016:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800701a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800701c:	f7fd f822 	bl	8004064 <HAL_GetTick>
 8007020:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007022:	e009      	b.n	8007038 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007024:	f7fd f81e 	bl	8004064 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	2b02      	cmp	r3, #2
 8007030:	d902      	bls.n	8007038 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	73fb      	strb	r3, [r7, #15]
        break;
 8007036:	e005      	b.n	8007044 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007038:	4b37      	ldr	r3, [pc, #220]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1ef      	bne.n	8007024 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007044:	7bfb      	ldrb	r3, [r7, #15]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d160      	bne.n	800710c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d111      	bne.n	8007074 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007050:	4b31      	ldr	r3, [pc, #196]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	6892      	ldr	r2, [r2, #8]
 8007060:	0211      	lsls	r1, r2, #8
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	68d2      	ldr	r2, [r2, #12]
 8007066:	0912      	lsrs	r2, r2, #4
 8007068:	0452      	lsls	r2, r2, #17
 800706a:	430a      	orrs	r2, r1
 800706c:	492a      	ldr	r1, [pc, #168]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 800706e:	4313      	orrs	r3, r2
 8007070:	610b      	str	r3, [r1, #16]
 8007072:	e027      	b.n	80070c4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d112      	bne.n	80070a0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800707a:	4b27      	ldr	r3, [pc, #156]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007082:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6892      	ldr	r2, [r2, #8]
 800708a:	0211      	lsls	r1, r2, #8
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	6912      	ldr	r2, [r2, #16]
 8007090:	0852      	lsrs	r2, r2, #1
 8007092:	3a01      	subs	r2, #1
 8007094:	0552      	lsls	r2, r2, #21
 8007096:	430a      	orrs	r2, r1
 8007098:	491f      	ldr	r1, [pc, #124]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 800709a:	4313      	orrs	r3, r2
 800709c:	610b      	str	r3, [r1, #16]
 800709e:	e011      	b.n	80070c4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80070a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	6892      	ldr	r2, [r2, #8]
 80070b0:	0211      	lsls	r1, r2, #8
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	6952      	ldr	r2, [r2, #20]
 80070b6:	0852      	lsrs	r2, r2, #1
 80070b8:	3a01      	subs	r2, #1
 80070ba:	0652      	lsls	r2, r2, #25
 80070bc:	430a      	orrs	r2, r1
 80070be:	4916      	ldr	r1, [pc, #88]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80070c4:	4b14      	ldr	r3, [pc, #80]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a13      	ldr	r2, [pc, #76]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80070ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070d0:	f7fc ffc8 	bl	8004064 <HAL_GetTick>
 80070d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80070d6:	e009      	b.n	80070ec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80070d8:	f7fc ffc4 	bl	8004064 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d902      	bls.n	80070ec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	73fb      	strb	r3, [r7, #15]
          break;
 80070ea:	e005      	b.n	80070f8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80070ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d0ef      	beq.n	80070d8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80070f8:	7bfb      	ldrb	r3, [r7, #15]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d106      	bne.n	800710c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80070fe:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007100:	691a      	ldr	r2, [r3, #16]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	4904      	ldr	r1, [pc, #16]	@ (8007118 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007108:	4313      	orrs	r3, r2
 800710a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800710c:	7bfb      	ldrb	r3, [r7, #15]
}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	40021000 	.word	0x40021000

0800711c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007126:	2300      	movs	r3, #0
 8007128:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800712a:	4b6a      	ldr	r3, [pc, #424]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f003 0303 	and.w	r3, r3, #3
 8007132:	2b00      	cmp	r3, #0
 8007134:	d018      	beq.n	8007168 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007136:	4b67      	ldr	r3, [pc, #412]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	f003 0203 	and.w	r2, r3, #3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	429a      	cmp	r2, r3
 8007144:	d10d      	bne.n	8007162 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
       ||
 800714a:	2b00      	cmp	r3, #0
 800714c:	d009      	beq.n	8007162 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800714e:	4b61      	ldr	r3, [pc, #388]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	091b      	lsrs	r3, r3, #4
 8007154:	f003 0307 	and.w	r3, r3, #7
 8007158:	1c5a      	adds	r2, r3, #1
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
       ||
 800715e:	429a      	cmp	r2, r3
 8007160:	d047      	beq.n	80071f2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	73fb      	strb	r3, [r7, #15]
 8007166:	e044      	b.n	80071f2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b03      	cmp	r3, #3
 800716e:	d018      	beq.n	80071a2 <RCCEx_PLLSAI2_Config+0x86>
 8007170:	2b03      	cmp	r3, #3
 8007172:	d825      	bhi.n	80071c0 <RCCEx_PLLSAI2_Config+0xa4>
 8007174:	2b01      	cmp	r3, #1
 8007176:	d002      	beq.n	800717e <RCCEx_PLLSAI2_Config+0x62>
 8007178:	2b02      	cmp	r3, #2
 800717a:	d009      	beq.n	8007190 <RCCEx_PLLSAI2_Config+0x74>
 800717c:	e020      	b.n	80071c0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800717e:	4b55      	ldr	r3, [pc, #340]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0302 	and.w	r3, r3, #2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d11d      	bne.n	80071c6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800718e:	e01a      	b.n	80071c6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007190:	4b50      	ldr	r3, [pc, #320]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007198:	2b00      	cmp	r3, #0
 800719a:	d116      	bne.n	80071ca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071a0:	e013      	b.n	80071ca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80071a2:	4b4c      	ldr	r3, [pc, #304]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d10f      	bne.n	80071ce <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80071ae:	4b49      	ldr	r3, [pc, #292]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d109      	bne.n	80071ce <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80071be:	e006      	b.n	80071ce <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	73fb      	strb	r3, [r7, #15]
      break;
 80071c4:	e004      	b.n	80071d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80071c6:	bf00      	nop
 80071c8:	e002      	b.n	80071d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80071ca:	bf00      	nop
 80071cc:	e000      	b.n	80071d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80071ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10d      	bne.n	80071f2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80071d6:	4b3f      	ldr	r3, [pc, #252]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6819      	ldr	r1, [r3, #0]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	3b01      	subs	r3, #1
 80071e8:	011b      	lsls	r3, r3, #4
 80071ea:	430b      	orrs	r3, r1
 80071ec:	4939      	ldr	r1, [pc, #228]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071ee:	4313      	orrs	r3, r2
 80071f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80071f2:	7bfb      	ldrb	r3, [r7, #15]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d167      	bne.n	80072c8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80071f8:	4b36      	ldr	r3, [pc, #216]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a35      	ldr	r2, [pc, #212]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80071fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007202:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007204:	f7fc ff2e 	bl	8004064 <HAL_GetTick>
 8007208:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800720a:	e009      	b.n	8007220 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800720c:	f7fc ff2a 	bl	8004064 <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	2b02      	cmp	r3, #2
 8007218:	d902      	bls.n	8007220 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	73fb      	strb	r3, [r7, #15]
        break;
 800721e:	e005      	b.n	800722c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007220:	4b2c      	ldr	r3, [pc, #176]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1ef      	bne.n	800720c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800722c:	7bfb      	ldrb	r3, [r7, #15]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d14a      	bne.n	80072c8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d111      	bne.n	800725c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007238:	4b26      	ldr	r3, [pc, #152]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800723a:	695b      	ldr	r3, [r3, #20]
 800723c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007240:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	6892      	ldr	r2, [r2, #8]
 8007248:	0211      	lsls	r1, r2, #8
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	68d2      	ldr	r2, [r2, #12]
 800724e:	0912      	lsrs	r2, r2, #4
 8007250:	0452      	lsls	r2, r2, #17
 8007252:	430a      	orrs	r2, r1
 8007254:	491f      	ldr	r1, [pc, #124]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007256:	4313      	orrs	r3, r2
 8007258:	614b      	str	r3, [r1, #20]
 800725a:	e011      	b.n	8007280 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800725c:	4b1d      	ldr	r3, [pc, #116]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800725e:	695b      	ldr	r3, [r3, #20]
 8007260:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007264:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	6892      	ldr	r2, [r2, #8]
 800726c:	0211      	lsls	r1, r2, #8
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	6912      	ldr	r2, [r2, #16]
 8007272:	0852      	lsrs	r2, r2, #1
 8007274:	3a01      	subs	r2, #1
 8007276:	0652      	lsls	r2, r2, #25
 8007278:	430a      	orrs	r2, r1
 800727a:	4916      	ldr	r1, [pc, #88]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800727c:	4313      	orrs	r3, r2
 800727e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007280:	4b14      	ldr	r3, [pc, #80]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a13      	ldr	r2, [pc, #76]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007286:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800728a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800728c:	f7fc feea 	bl	8004064 <HAL_GetTick>
 8007290:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007292:	e009      	b.n	80072a8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007294:	f7fc fee6 	bl	8004064 <HAL_GetTick>
 8007298:	4602      	mov	r2, r0
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d902      	bls.n	80072a8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	73fb      	strb	r3, [r7, #15]
          break;
 80072a6:	e005      	b.n	80072b4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80072a8:	4b0a      	ldr	r3, [pc, #40]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d0ef      	beq.n	8007294 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80072b4:	7bfb      	ldrb	r3, [r7, #15]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d106      	bne.n	80072c8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80072ba:	4b06      	ldr	r3, [pc, #24]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072bc:	695a      	ldr	r2, [r3, #20]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	695b      	ldr	r3, [r3, #20]
 80072c2:	4904      	ldr	r1, [pc, #16]	@ (80072d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80072c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3710      	adds	r7, #16
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	40021000 	.word	0x40021000

080072d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d079      	beq.n	80073de <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d106      	bne.n	8007304 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7fa fba6 	bl	8001a50 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	f003 0310 	and.w	r3, r3, #16
 8007316:	2b10      	cmp	r3, #16
 8007318:	d058      	beq.n	80073cc <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	22ca      	movs	r2, #202	@ 0xca
 8007320:	625a      	str	r2, [r3, #36]	@ 0x24
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2253      	movs	r2, #83	@ 0x53
 8007328:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 fbd0 	bl	8007ad0 <RTC_EnterInitMode>
 8007330:	4603      	mov	r3, r0
 8007332:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007334:	7bfb      	ldrb	r3, [r7, #15]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d127      	bne.n	800738a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	6812      	ldr	r2, [r2, #0]
 8007344:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007348:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800734c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6899      	ldr	r1, [r3, #8]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	431a      	orrs	r2, r3
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	431a      	orrs	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	68d2      	ldr	r2, [r2, #12]
 8007374:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	6919      	ldr	r1, [r3, #16]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	041a      	lsls	r2, r3, #16
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fbd4 	bl	8007b38 <RTC_ExitInitMode>
 8007390:	4603      	mov	r3, r0
 8007392:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007394:	7bfb      	ldrb	r3, [r7, #15]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d113      	bne.n	80073c2 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f022 0203 	bic.w	r2, r2, #3
 80073a8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	69da      	ldr	r2, [r3, #28]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	695b      	ldr	r3, [r3, #20]
 80073b8:	431a      	orrs	r2, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	22ff      	movs	r2, #255	@ 0xff
 80073c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80073ca:	e001      	b.n	80073d0 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80073cc:	2300      	movs	r3, #0
 80073ce:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d103      	bne.n	80073de <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 80073de:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80073e8:	b590      	push	{r4, r7, lr}
 80073ea:	b087      	sub	sp, #28
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d101      	bne.n	8007402 <HAL_RTC_SetTime+0x1a>
 80073fe:	2302      	movs	r3, #2
 8007400:	e08b      	b.n	800751a <HAL_RTC_SetTime+0x132>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2202      	movs	r2, #2
 800740e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	22ca      	movs	r2, #202	@ 0xca
 8007418:	625a      	str	r2, [r3, #36]	@ 0x24
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2253      	movs	r2, #83	@ 0x53
 8007420:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f000 fb54 	bl	8007ad0 <RTC_EnterInitMode>
 8007428:	4603      	mov	r3, r0
 800742a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800742c:	7cfb      	ldrb	r3, [r7, #19]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d163      	bne.n	80074fa <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d126      	bne.n	8007486 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007442:	2b00      	cmp	r3, #0
 8007444:	d102      	bne.n	800744c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2200      	movs	r2, #0
 800744a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	4618      	mov	r0, r3
 8007452:	f000 fbaf 	bl	8007bb4 <RTC_ByteToBcd2>
 8007456:	4603      	mov	r3, r0
 8007458:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	785b      	ldrb	r3, [r3, #1]
 800745e:	4618      	mov	r0, r3
 8007460:	f000 fba8 	bl	8007bb4 <RTC_ByteToBcd2>
 8007464:	4603      	mov	r3, r0
 8007466:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007468:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	789b      	ldrb	r3, [r3, #2]
 800746e:	4618      	mov	r0, r3
 8007470:	f000 fba0 	bl	8007bb4 <RTC_ByteToBcd2>
 8007474:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007476:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	78db      	ldrb	r3, [r3, #3]
 800747e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007480:	4313      	orrs	r3, r2
 8007482:	617b      	str	r3, [r7, #20]
 8007484:	e018      	b.n	80074b8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007490:	2b00      	cmp	r3, #0
 8007492:	d102      	bne.n	800749a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2200      	movs	r2, #0
 8007498:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	785b      	ldrb	r3, [r3, #1]
 80074a4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80074a6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80074ac:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	78db      	ldrb	r3, [r3, #3]
 80074b2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80074b4:	4313      	orrs	r3, r2
 80074b6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80074c2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80074c6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689a      	ldr	r2, [r3, #8]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80074d6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	6899      	ldr	r1, [r3, #8]
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	68da      	ldr	r2, [r3, #12]
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	431a      	orrs	r2, r3
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	430a      	orrs	r2, r1
 80074ee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f000 fb21 	bl	8007b38 <RTC_ExitInitMode>
 80074f6:	4603      	mov	r3, r0
 80074f8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	22ff      	movs	r2, #255	@ 0xff
 8007500:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007502:	7cfb      	ldrb	r3, [r7, #19]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d103      	bne.n	8007510 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007518:	7cfb      	ldrb	r3, [r7, #19]
}
 800751a:	4618      	mov	r0, r3
 800751c:	371c      	adds	r7, #28
 800751e:	46bd      	mov	sp, r7
 8007520:	bd90      	pop	{r4, r7, pc}

08007522 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b086      	sub	sp, #24
 8007526:	af00      	add	r7, sp, #0
 8007528:	60f8      	str	r0, [r7, #12]
 800752a:	60b9      	str	r1, [r7, #8]
 800752c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007550:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007554:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	0c1b      	lsrs	r3, r3, #16
 800755a:	b2db      	uxtb	r3, r3
 800755c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007560:	b2da      	uxtb	r2, r3
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	0a1b      	lsrs	r3, r3, #8
 800756a:	b2db      	uxtb	r3, r3
 800756c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007570:	b2da      	uxtb	r2, r3
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	b2db      	uxtb	r3, r3
 800757a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800757e:	b2da      	uxtb	r2, r3
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	0d9b      	lsrs	r3, r3, #22
 8007588:	b2db      	uxtb	r3, r3
 800758a:	f003 0301 	and.w	r3, r3, #1
 800758e:	b2da      	uxtb	r2, r3
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d11a      	bne.n	80075d0 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 fb28 	bl	8007bf4 <RTC_Bcd2ToByte>
 80075a4:	4603      	mov	r3, r0
 80075a6:	461a      	mov	r2, r3
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 fb1f 	bl	8007bf4 <RTC_Bcd2ToByte>
 80075b6:	4603      	mov	r3, r0
 80075b8:	461a      	mov	r2, r3
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	789b      	ldrb	r3, [r3, #2]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fb16 	bl	8007bf4 <RTC_Bcd2ToByte>
 80075c8:	4603      	mov	r3, r0
 80075ca:	461a      	mov	r2, r3
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3718      	adds	r7, #24
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80075da:	b590      	push	{r4, r7, lr}
 80075dc:	b087      	sub	sp, #28
 80075de:	af00      	add	r7, sp, #0
 80075e0:	60f8      	str	r0, [r7, #12]
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d101      	bne.n	80075f4 <HAL_RTC_SetDate+0x1a>
 80075f0:	2302      	movs	r3, #2
 80075f2:	e075      	b.n	80076e0 <HAL_RTC_SetDate+0x106>
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2202      	movs	r2, #2
 8007600:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10e      	bne.n	8007628 <HAL_RTC_SetDate+0x4e>
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	785b      	ldrb	r3, [r3, #1]
 800760e:	f003 0310 	and.w	r3, r3, #16
 8007612:	2b00      	cmp	r3, #0
 8007614:	d008      	beq.n	8007628 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	785b      	ldrb	r3, [r3, #1]
 800761a:	f023 0310 	bic.w	r3, r3, #16
 800761e:	b2db      	uxtb	r3, r3
 8007620:	330a      	adds	r3, #10
 8007622:	b2da      	uxtb	r2, r3
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d11c      	bne.n	8007668 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	78db      	ldrb	r3, [r3, #3]
 8007632:	4618      	mov	r0, r3
 8007634:	f000 fabe 	bl	8007bb4 <RTC_ByteToBcd2>
 8007638:	4603      	mov	r3, r0
 800763a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	785b      	ldrb	r3, [r3, #1]
 8007640:	4618      	mov	r0, r3
 8007642:	f000 fab7 	bl	8007bb4 <RTC_ByteToBcd2>
 8007646:	4603      	mov	r3, r0
 8007648:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800764a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	789b      	ldrb	r3, [r3, #2]
 8007650:	4618      	mov	r0, r3
 8007652:	f000 faaf 	bl	8007bb4 <RTC_ByteToBcd2>
 8007656:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007658:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007662:	4313      	orrs	r3, r2
 8007664:	617b      	str	r3, [r7, #20]
 8007666:	e00e      	b.n	8007686 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	78db      	ldrb	r3, [r3, #3]
 800766c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	785b      	ldrb	r3, [r3, #1]
 8007672:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007674:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800767a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007682:	4313      	orrs	r3, r2
 8007684:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	22ca      	movs	r2, #202	@ 0xca
 800768c:	625a      	str	r2, [r3, #36]	@ 0x24
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2253      	movs	r2, #83	@ 0x53
 8007694:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f000 fa1a 	bl	8007ad0 <RTC_EnterInitMode>
 800769c:	4603      	mov	r3, r0
 800769e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80076a0:	7cfb      	ldrb	r3, [r7, #19]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10c      	bne.n	80076c0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80076b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076b4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f000 fa3e 	bl	8007b38 <RTC_ExitInitMode>
 80076bc:	4603      	mov	r3, r0
 80076be:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	22ff      	movs	r2, #255	@ 0xff
 80076c6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80076c8:	7cfb      	ldrb	r3, [r7, #19]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d103      	bne.n	80076d6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80076de:	7cfb      	ldrb	r3, [r7, #19]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	371c      	adds	r7, #28
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd90      	pop	{r4, r7, pc}

080076e8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80076fe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007702:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	0c1b      	lsrs	r3, r3, #16
 8007708:	b2da      	uxtb	r2, r3
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	0a1b      	lsrs	r3, r3, #8
 8007712:	b2db      	uxtb	r3, r3
 8007714:	f003 031f 	and.w	r3, r3, #31
 8007718:	b2da      	uxtb	r2, r3
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	b2db      	uxtb	r3, r3
 8007722:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007726:	b2da      	uxtb	r2, r3
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	0b5b      	lsrs	r3, r3, #13
 8007730:	b2db      	uxtb	r3, r3
 8007732:	f003 0307 	and.w	r3, r3, #7
 8007736:	b2da      	uxtb	r2, r3
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d11a      	bne.n	8007778 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	78db      	ldrb	r3, [r3, #3]
 8007746:	4618      	mov	r0, r3
 8007748:	f000 fa54 	bl	8007bf4 <RTC_Bcd2ToByte>
 800774c:	4603      	mov	r3, r0
 800774e:	461a      	mov	r2, r3
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	785b      	ldrb	r3, [r3, #1]
 8007758:	4618      	mov	r0, r3
 800775a:	f000 fa4b 	bl	8007bf4 <RTC_Bcd2ToByte>
 800775e:	4603      	mov	r3, r0
 8007760:	461a      	mov	r2, r3
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	789b      	ldrb	r3, [r3, #2]
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fa42 	bl	8007bf4 <RTC_Bcd2ToByte>
 8007770:	4603      	mov	r3, r0
 8007772:	461a      	mov	r2, r3
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
	...

08007784 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007784:	b590      	push	{r4, r7, lr}
 8007786:	b089      	sub	sp, #36	@ 0x24
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d101      	bne.n	800779e <HAL_RTC_SetAlarm_IT+0x1a>
 800779a:	2302      	movs	r3, #2
 800779c:	e127      	b.n	80079ee <HAL_RTC_SetAlarm_IT+0x26a>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2202      	movs	r2, #2
 80077aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d137      	bne.n	8007824 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d102      	bne.n	80077c8 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	2200      	movs	r2, #0
 80077c6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 f9f1 	bl	8007bb4 <RTC_ByteToBcd2>
 80077d2:	4603      	mov	r3, r0
 80077d4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	785b      	ldrb	r3, [r3, #1]
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 f9ea 	bl	8007bb4 <RTC_ByteToBcd2>
 80077e0:	4603      	mov	r3, r0
 80077e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80077e4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	789b      	ldrb	r3, [r3, #2]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 f9e2 	bl	8007bb4 <RTC_ByteToBcd2>
 80077f0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80077f2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	78db      	ldrb	r3, [r3, #3]
 80077fa:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80077fc:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007806:	4618      	mov	r0, r3
 8007808:	f000 f9d4 	bl	8007bb4 <RTC_ByteToBcd2>
 800780c:	4603      	mov	r3, r0
 800780e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007810:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007818:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800781e:	4313      	orrs	r3, r2
 8007820:	61fb      	str	r3, [r7, #28]
 8007822:	e023      	b.n	800786c <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800782e:	2b00      	cmp	r3, #0
 8007830:	d102      	bne.n	8007838 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	2200      	movs	r2, #0
 8007836:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	785b      	ldrb	r3, [r3, #1]
 8007842:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007844:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800784a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	78db      	ldrb	r3, [r3, #3]
 8007850:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007852:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800785a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800785c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007862:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007868:	4313      	orrs	r3, r2
 800786a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	685a      	ldr	r2, [r3, #4]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	69db      	ldr	r3, [r3, #28]
 8007874:	4313      	orrs	r3, r2
 8007876:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	22ca      	movs	r2, #202	@ 0xca
 800787e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2253      	movs	r2, #83	@ 0x53
 8007886:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007890:	d14a      	bne.n	8007928 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689a      	ldr	r2, [r3, #8]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078a0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	b2da      	uxtb	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80078b2:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 80078b4:	f7fc fbd6 	bl	8004064 <HAL_GetTick>
 80078b8:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80078ba:	e015      	b.n	80078e8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80078bc:	f7fc fbd2 	bl	8004064 <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80078ca:	d90d      	bls.n	80078e8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	22ff      	movs	r2, #255	@ 0xff
 80078d2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2203      	movs	r2, #3
 80078d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	e082      	b.n	80079ee <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0e2      	beq.n	80078bc <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	69fa      	ldr	r2, [r7, #28]
 80078fc:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007914:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007924:	609a      	str	r2, [r3, #8]
 8007926:	e049      	b.n	80079bc <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689a      	ldr	r2, [r3, #8]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007936:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	b2da      	uxtb	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007948:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 800794a:	f7fc fb8b 	bl	8004064 <HAL_GetTick>
 800794e:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007950:	e015      	b.n	800797e <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007952:	f7fc fb87 	bl	8004064 <HAL_GetTick>
 8007956:	4602      	mov	r2, r0
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007960:	d90d      	bls.n	800797e <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	22ff      	movs	r2, #255	@ 0xff
 8007968:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2203      	movs	r2, #3
 800796e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800797a:	2303      	movs	r3, #3
 800797c:	e037      	b.n	80079ee <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f003 0302 	and.w	r3, r3, #2
 8007988:	2b00      	cmp	r3, #0
 800798a:	d0e2      	beq.n	8007952 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	69fa      	ldr	r2, [r7, #28]
 8007992:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	69ba      	ldr	r2, [r7, #24]
 800799a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689a      	ldr	r2, [r3, #8]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079aa:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689a      	ldr	r2, [r3, #8]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80079ba:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80079bc:	4b0e      	ldr	r3, [pc, #56]	@ (80079f8 <HAL_RTC_SetAlarm_IT+0x274>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a0d      	ldr	r2, [pc, #52]	@ (80079f8 <HAL_RTC_SetAlarm_IT+0x274>)
 80079c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80079c6:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80079c8:	4b0b      	ldr	r3, [pc, #44]	@ (80079f8 <HAL_RTC_SetAlarm_IT+0x274>)
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	4a0a      	ldr	r2, [pc, #40]	@ (80079f8 <HAL_RTC_SetAlarm_IT+0x274>)
 80079ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80079d2:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	22ff      	movs	r2, #255	@ 0xff
 80079da:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3724      	adds	r7, #36	@ 0x24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd90      	pop	{r4, r7, pc}
 80079f6:	bf00      	nop
 80079f8:	40010400 	.word	0x40010400

080079fc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007a04:	4b1f      	ldr	r3, [pc, #124]	@ (8007a84 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007a06:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007a0a:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d012      	beq.n	8007a40 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00b      	beq.n	8007a40 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	b2da      	uxtb	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007a38:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7f9 fb90 	bl	8001160 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d012      	beq.n	8007a74 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00b      	beq.n	8007a74 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	b2da      	uxtb	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007a6c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f8da 	bl	8007c28 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007a7c:	bf00      	nop
 8007a7e:	3708      	adds	r7, #8
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	40010400 	.word	0x40010400

08007a88 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a0d      	ldr	r2, [pc, #52]	@ (8007acc <HAL_RTC_WaitForSynchro+0x44>)
 8007a96:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007a98:	f7fc fae4 	bl	8004064 <HAL_GetTick>
 8007a9c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007a9e:	e009      	b.n	8007ab4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007aa0:	f7fc fae0 	bl	8004064 <HAL_GetTick>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	1ad3      	subs	r3, r2, r3
 8007aaa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007aae:	d901      	bls.n	8007ab4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e007      	b.n	8007ac4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	f003 0320 	and.w	r3, r3, #32
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d0ee      	beq.n	8007aa0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}
 8007acc:	0003ff5f 	.word	0x0003ff5f

08007ad0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d120      	bne.n	8007b2c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f04f 32ff 	mov.w	r2, #4294967295
 8007af2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007af4:	f7fc fab6 	bl	8004064 <HAL_GetTick>
 8007af8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007afa:	e00d      	b.n	8007b18 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007afc:	f7fc fab2 	bl	8004064 <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b0a:	d905      	bls.n	8007b18 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2203      	movs	r2, #3
 8007b14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d102      	bne.n	8007b2c <RTC_EnterInitMode+0x5c>
 8007b26:	7bfb      	ldrb	r3, [r7, #15]
 8007b28:	2b03      	cmp	r3, #3
 8007b2a:	d1e7      	bne.n	8007afc <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3710      	adds	r7, #16
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
	...

08007b38 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007b44:	4b1a      	ldr	r3, [pc, #104]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	4a19      	ldr	r2, [pc, #100]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007b4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b4e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007b50:	4b17      	ldr	r3, [pc, #92]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f003 0320 	and.w	r3, r3, #32
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d10c      	bne.n	8007b76 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f7ff ff93 	bl	8007a88 <HAL_RTC_WaitForSynchro>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d01e      	beq.n	8007ba6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2203      	movs	r2, #3
 8007b6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	73fb      	strb	r3, [r7, #15]
 8007b74:	e017      	b.n	8007ba6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007b76:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	4a0d      	ldr	r2, [pc, #52]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007b7c:	f023 0320 	bic.w	r3, r3, #32
 8007b80:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f7ff ff80 	bl	8007a88 <HAL_RTC_WaitForSynchro>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d005      	beq.n	8007b9a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2203      	movs	r2, #3
 8007b92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007b96:	2303      	movs	r3, #3
 8007b98:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007b9a:	4b05      	ldr	r3, [pc, #20]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	4a04      	ldr	r2, [pc, #16]	@ (8007bb0 <RTC_ExitInitMode+0x78>)
 8007ba0:	f043 0320 	orr.w	r3, r3, #32
 8007ba4:	6093      	str	r3, [r2, #8]
  }

  return status;
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3710      	adds	r7, #16
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}
 8007bb0:	40002800 	.word	0x40002800

08007bb4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8007bc2:	79fb      	ldrb	r3, [r7, #7]
 8007bc4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8007bc6:	e005      	b.n	8007bd4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007bce:	7afb      	ldrb	r3, [r7, #11]
 8007bd0:	3b0a      	subs	r3, #10
 8007bd2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8007bd4:	7afb      	ldrb	r3, [r7, #11]
 8007bd6:	2b09      	cmp	r3, #9
 8007bd8:	d8f6      	bhi.n	8007bc8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	011b      	lsls	r3, r3, #4
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	7afb      	ldrb	r3, [r7, #11]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	b2db      	uxtb	r3, r3
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3714      	adds	r7, #20
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8007bfe:	79fb      	ldrb	r3, [r7, #7]
 8007c00:	091b      	lsrs	r3, r3, #4
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	461a      	mov	r2, r3
 8007c06:	0092      	lsls	r2, r2, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	005b      	lsls	r3, r3, #1
 8007c0c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8007c0e:	79fb      	ldrb	r3, [r7, #7]
 8007c10:	f003 030f 	and.w	r3, r3, #15
 8007c14:	b2da      	uxtb	r2, r3
 8007c16:	7bfb      	ldrb	r3, [r7, #15]
 8007c18:	4413      	add	r3, r2
 8007c1a:	b2db      	uxtb	r3, r3
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3714      	adds	r7, #20
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d101      	bne.n	8007c4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e095      	b.n	8007d7a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d108      	bne.n	8007c68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c5e:	d009      	beq.n	8007c74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	61da      	str	r2, [r3, #28]
 8007c66:	e005      	b.n	8007c74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d106      	bne.n	8007c94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f7f9 ff18 	bl	8001ac4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2202      	movs	r2, #2
 8007c98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007caa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cb4:	d902      	bls.n	8007cbc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60fb      	str	r3, [r7, #12]
 8007cba:	e002      	b.n	8007cc2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007cc0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007cca:	d007      	beq.n	8007cdc <HAL_SPI_Init+0xa0>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cd4:	d002      	beq.n	8007cdc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007cec:	431a      	orrs	r2, r3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	691b      	ldr	r3, [r3, #16]
 8007cf2:	f003 0302 	and.w	r3, r3, #2
 8007cf6:	431a      	orrs	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	f003 0301 	and.w	r3, r3, #1
 8007d00:	431a      	orrs	r2, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	699b      	ldr	r3, [r3, #24]
 8007d06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	69db      	ldr	r3, [r3, #28]
 8007d10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d14:	431a      	orrs	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6a1b      	ldr	r3, [r3, #32]
 8007d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d1e:	ea42 0103 	orr.w	r1, r2, r3
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d26:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	699b      	ldr	r3, [r3, #24]
 8007d36:	0c1b      	lsrs	r3, r3, #16
 8007d38:	f003 0204 	and.w	r2, r3, #4
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d40:	f003 0310 	and.w	r3, r3, #16
 8007d44:	431a      	orrs	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d4a:	f003 0308 	and.w	r3, r3, #8
 8007d4e:	431a      	orrs	r2, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007d58:	ea42 0103 	orr.w	r1, r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b082      	sub	sp, #8
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d101      	bne.n	8007d94 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e01a      	b.n	8007dca <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2202      	movs	r2, #2
 8007d98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007daa:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f7f9 fed5 	bl	8001b5c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3708      	adds	r7, #8
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b088      	sub	sp, #32
 8007dd6:	af02      	add	r7, sp, #8
 8007dd8:	60f8      	str	r0, [r7, #12]
 8007dda:	60b9      	str	r1, [r7, #8]
 8007ddc:	603b      	str	r3, [r7, #0]
 8007dde:	4613      	mov	r3, r2
 8007de0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d001      	beq.n	8007df2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007dee:	2302      	movs	r3, #2
 8007df0:	e123      	b.n	800803a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d002      	beq.n	8007dfe <HAL_SPI_Receive+0x2c>
 8007df8:	88fb      	ldrh	r3, [r7, #6]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d101      	bne.n	8007e02 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e11b      	b.n	800803a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e0a:	d112      	bne.n	8007e32 <HAL_SPI_Receive+0x60>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10e      	bne.n	8007e32 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2204      	movs	r2, #4
 8007e18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007e1c:	88fa      	ldrh	r2, [r7, #6]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	9300      	str	r3, [sp, #0]
 8007e22:	4613      	mov	r3, r2
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	68b9      	ldr	r1, [r7, #8]
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f000 f90a 	bl	8008042 <HAL_SPI_TransmitReceive>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	e103      	b.n	800803a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e32:	f7fc f917 	bl	8004064 <HAL_GetTick>
 8007e36:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d101      	bne.n	8007e46 <HAL_SPI_Receive+0x74>
 8007e42:	2302      	movs	r3, #2
 8007e44:	e0f9      	b.n	800803a <HAL_SPI_Receive+0x268>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2204      	movs	r2, #4
 8007e52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	68ba      	ldr	r2, [r7, #8]
 8007e60:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	88fa      	ldrh	r2, [r7, #6]
 8007e66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	88fa      	ldrh	r2, [r7, #6]
 8007e6e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e98:	d908      	bls.n	8007eac <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	685a      	ldr	r2, [r3, #4]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ea8:	605a      	str	r2, [r3, #4]
 8007eaa:	e007      	b.n	8007ebc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007eba:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ec4:	d10f      	bne.n	8007ee6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ed4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007ee4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ef0:	2b40      	cmp	r3, #64	@ 0x40
 8007ef2:	d007      	beq.n	8007f04 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f02:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007f0c:	d875      	bhi.n	8007ffa <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007f0e:	e037      	b.n	8007f80 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	f003 0301 	and.w	r3, r3, #1
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d117      	bne.n	8007f4e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f103 020c 	add.w	r2, r3, #12
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f2a:	7812      	ldrb	r2, [r2, #0]
 8007f2c:	b2d2      	uxtb	r2, r2
 8007f2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	3b01      	subs	r3, #1
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007f4c:	e018      	b.n	8007f80 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f4e:	f7fc f889 	bl	8004064 <HAL_GetTick>
 8007f52:	4602      	mov	r2, r0
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	683a      	ldr	r2, [r7, #0]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d803      	bhi.n	8007f66 <HAL_SPI_Receive+0x194>
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f64:	d102      	bne.n	8007f6c <HAL_SPI_Receive+0x19a>
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d109      	bne.n	8007f80 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	e05c      	b.n	800803a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1c1      	bne.n	8007f10 <HAL_SPI_Receive+0x13e>
 8007f8c:	e03b      	b.n	8008006 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d115      	bne.n	8007fc8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	68da      	ldr	r2, [r3, #12]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa6:	b292      	uxth	r2, r2
 8007fa8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fae:	1c9a      	adds	r2, r3, #2
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007fc6:	e018      	b.n	8007ffa <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fc8:	f7fc f84c 	bl	8004064 <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	683a      	ldr	r2, [r7, #0]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d803      	bhi.n	8007fe0 <HAL_SPI_Receive+0x20e>
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fde:	d102      	bne.n	8007fe6 <HAL_SPI_Receive+0x214>
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d109      	bne.n	8007ffa <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e01f      	b.n	800803a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008000:	b29b      	uxth	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	d1c3      	bne.n	8007f8e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008006:	697a      	ldr	r2, [r7, #20]
 8008008:	6839      	ldr	r1, [r7, #0]
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f000 fffa 	bl	8009004 <SPI_EndRxTransaction>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d002      	beq.n	800801c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2220      	movs	r2, #32
 800801a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2200      	movs	r2, #0
 8008028:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008030:	2b00      	cmp	r3, #0
 8008032:	d001      	beq.n	8008038 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e000      	b.n	800803a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008038:	2300      	movs	r3, #0
  }
}
 800803a:	4618      	mov	r0, r3
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b08a      	sub	sp, #40	@ 0x28
 8008046:	af00      	add	r7, sp, #0
 8008048:	60f8      	str	r0, [r7, #12]
 800804a:	60b9      	str	r1, [r7, #8]
 800804c:	607a      	str	r2, [r7, #4]
 800804e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008050:	2301      	movs	r3, #1
 8008052:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008054:	f7fc f806 	bl	8004064 <HAL_GetTick>
 8008058:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008060:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008068:	887b      	ldrh	r3, [r7, #2]
 800806a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800806c:	887b      	ldrh	r3, [r7, #2]
 800806e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008070:	7ffb      	ldrb	r3, [r7, #31]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d00c      	beq.n	8008090 <HAL_SPI_TransmitReceive+0x4e>
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800807c:	d106      	bne.n	800808c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d102      	bne.n	800808c <HAL_SPI_TransmitReceive+0x4a>
 8008086:	7ffb      	ldrb	r3, [r7, #31]
 8008088:	2b04      	cmp	r3, #4
 800808a:	d001      	beq.n	8008090 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800808c:	2302      	movs	r3, #2
 800808e:	e1f3      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d005      	beq.n	80080a2 <HAL_SPI_TransmitReceive+0x60>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d002      	beq.n	80080a2 <HAL_SPI_TransmitReceive+0x60>
 800809c:	887b      	ldrh	r3, [r7, #2]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d101      	bne.n	80080a6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e1e8      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d101      	bne.n	80080b4 <HAL_SPI_TransmitReceive+0x72>
 80080b0:	2302      	movs	r3, #2
 80080b2:	e1e1      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	2b04      	cmp	r3, #4
 80080c6:	d003      	beq.n	80080d0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2205      	movs	r2, #5
 80080cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	887a      	ldrh	r2, [r7, #2]
 80080e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	887a      	ldrh	r2, [r7, #2]
 80080e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	887a      	ldrh	r2, [r7, #2]
 80080f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	887a      	ldrh	r2, [r7, #2]
 80080fc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2200      	movs	r2, #0
 8008108:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008112:	d802      	bhi.n	800811a <HAL_SPI_TransmitReceive+0xd8>
 8008114:	8abb      	ldrh	r3, [r7, #20]
 8008116:	2b01      	cmp	r3, #1
 8008118:	d908      	bls.n	800812c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008128:	605a      	str	r2, [r3, #4]
 800812a:	e007      	b.n	800813c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800813a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008146:	2b40      	cmp	r3, #64	@ 0x40
 8008148:	d007      	beq.n	800815a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008158:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008162:	f240 8083 	bls.w	800826c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d002      	beq.n	8008174 <HAL_SPI_TransmitReceive+0x132>
 800816e:	8afb      	ldrh	r3, [r7, #22]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d16f      	bne.n	8008254 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008178:	881a      	ldrh	r2, [r3, #0]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008184:	1c9a      	adds	r2, r3, #2
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800818e:	b29b      	uxth	r3, r3
 8008190:	3b01      	subs	r3, #1
 8008192:	b29a      	uxth	r2, r3
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008198:	e05c      	b.n	8008254 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	f003 0302 	and.w	r3, r3, #2
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d11b      	bne.n	80081e0 <HAL_SPI_TransmitReceive+0x19e>
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d016      	beq.n	80081e0 <HAL_SPI_TransmitReceive+0x19e>
 80081b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d113      	bne.n	80081e0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081bc:	881a      	ldrh	r2, [r3, #0]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c8:	1c9a      	adds	r2, r3, #2
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	3b01      	subs	r3, #1
 80081d6:	b29a      	uxth	r2, r3
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80081dc:	2300      	movs	r3, #0
 80081de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d11c      	bne.n	8008228 <HAL_SPI_TransmitReceive+0x1e6>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d016      	beq.n	8008228 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	68da      	ldr	r2, [r3, #12]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008204:	b292      	uxth	r2, r2
 8008206:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800820c:	1c9a      	adds	r2, r3, #2
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008218:	b29b      	uxth	r3, r3
 800821a:	3b01      	subs	r3, #1
 800821c:	b29a      	uxth	r2, r3
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008224:	2301      	movs	r3, #1
 8008226:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008228:	f7fb ff1c 	bl	8004064 <HAL_GetTick>
 800822c:	4602      	mov	r2, r0
 800822e:	6a3b      	ldr	r3, [r7, #32]
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008234:	429a      	cmp	r2, r3
 8008236:	d80d      	bhi.n	8008254 <HAL_SPI_TransmitReceive+0x212>
 8008238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800823e:	d009      	beq.n	8008254 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2200      	movs	r2, #0
 800824c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e111      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008258:	b29b      	uxth	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d19d      	bne.n	800819a <HAL_SPI_TransmitReceive+0x158>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008264:	b29b      	uxth	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d197      	bne.n	800819a <HAL_SPI_TransmitReceive+0x158>
 800826a:	e0e5      	b.n	8008438 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d003      	beq.n	800827c <HAL_SPI_TransmitReceive+0x23a>
 8008274:	8afb      	ldrh	r3, [r7, #22]
 8008276:	2b01      	cmp	r3, #1
 8008278:	f040 80d1 	bne.w	800841e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008280:	b29b      	uxth	r3, r3
 8008282:	2b01      	cmp	r3, #1
 8008284:	d912      	bls.n	80082ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800828a:	881a      	ldrh	r2, [r3, #0]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008296:	1c9a      	adds	r2, r3, #2
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	3b02      	subs	r3, #2
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082aa:	e0b8      	b.n	800841e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	330c      	adds	r3, #12
 80082b6:	7812      	ldrb	r2, [r2, #0]
 80082b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082be:	1c5a      	adds	r2, r3, #1
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	3b01      	subs	r3, #1
 80082cc:	b29a      	uxth	r2, r3
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082d2:	e0a4      	b.n	800841e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	f003 0302 	and.w	r3, r3, #2
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d134      	bne.n	800834c <HAL_SPI_TransmitReceive+0x30a>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d02f      	beq.n	800834c <HAL_SPI_TransmitReceive+0x30a>
 80082ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d12c      	bne.n	800834c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d912      	bls.n	8008322 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008300:	881a      	ldrh	r2, [r3, #0]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830c:	1c9a      	adds	r2, r3, #2
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008316:	b29b      	uxth	r3, r3
 8008318:	3b02      	subs	r3, #2
 800831a:	b29a      	uxth	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008320:	e012      	b.n	8008348 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	330c      	adds	r3, #12
 800832c:	7812      	ldrb	r2, [r2, #0]
 800832e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008334:	1c5a      	adds	r2, r3, #1
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800833e:	b29b      	uxth	r3, r3
 8008340:	3b01      	subs	r3, #1
 8008342:	b29a      	uxth	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008348:	2300      	movs	r3, #0
 800834a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b01      	cmp	r3, #1
 8008358:	d148      	bne.n	80083ec <HAL_SPI_TransmitReceive+0x3aa>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008360:	b29b      	uxth	r3, r3
 8008362:	2b00      	cmp	r3, #0
 8008364:	d042      	beq.n	80083ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b01      	cmp	r3, #1
 8008370:	d923      	bls.n	80083ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68da      	ldr	r2, [r3, #12]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837c:	b292      	uxth	r2, r2
 800837e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008384:	1c9a      	adds	r2, r3, #2
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008390:	b29b      	uxth	r3, r3
 8008392:	3b02      	subs	r3, #2
 8008394:	b29a      	uxth	r2, r3
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d81f      	bhi.n	80083e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	685a      	ldr	r2, [r3, #4]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80083b6:	605a      	str	r2, [r3, #4]
 80083b8:	e016      	b.n	80083e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f103 020c 	add.w	r2, r3, #12
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c6:	7812      	ldrb	r2, [r2, #0]
 80083c8:	b2d2      	uxtb	r2, r2
 80083ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d0:	1c5a      	adds	r2, r3, #1
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083dc:	b29b      	uxth	r3, r3
 80083de:	3b01      	subs	r3, #1
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083e8:	2301      	movs	r3, #1
 80083ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80083ec:	f7fb fe3a 	bl	8004064 <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	6a3b      	ldr	r3, [r7, #32]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d803      	bhi.n	8008404 <HAL_SPI_TransmitReceive+0x3c2>
 80083fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008402:	d102      	bne.n	800840a <HAL_SPI_TransmitReceive+0x3c8>
 8008404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008406:	2b00      	cmp	r3, #0
 8008408:	d109      	bne.n	800841e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800841a:	2303      	movs	r3, #3
 800841c:	e02c      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008422:	b29b      	uxth	r3, r3
 8008424:	2b00      	cmp	r3, #0
 8008426:	f47f af55 	bne.w	80082d4 <HAL_SPI_TransmitReceive+0x292>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008430:	b29b      	uxth	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	f47f af4e 	bne.w	80082d4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008438:	6a3a      	ldr	r2, [r7, #32]
 800843a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f000 fe39 	bl	80090b4 <SPI_EndRxTxTransaction>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d008      	beq.n	800845a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2220      	movs	r2, #32
 800844c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e00e      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800846e:	2b00      	cmp	r3, #0
 8008470:	d001      	beq.n	8008476 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e000      	b.n	8008478 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008476:	2300      	movs	r3, #0
  }
}
 8008478:	4618      	mov	r0, r3
 800847a:	3728      	adds	r7, #40	@ 0x28
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8008480:	b480      	push	{r7}
 8008482:	b085      	sub	sp, #20
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	4613      	mov	r3, r2
 800848c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d002      	beq.n	800849a <HAL_SPI_Transmit_IT+0x1a>
 8008494:	88fb      	ldrh	r3, [r7, #6]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d101      	bne.n	800849e <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e06d      	b.n	800857a <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d001      	beq.n	80084ae <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80084aa:	2302      	movs	r3, #2
 80084ac:	e065      	b.n	800857a <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d101      	bne.n	80084bc <HAL_SPI_Transmit_IT+0x3c>
 80084b8:	2302      	movs	r3, #2
 80084ba:	e05e      	b.n	800857a <HAL_SPI_Transmit_IT+0xfa>
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2203      	movs	r2, #3
 80084c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2200      	movs	r2, #0
 80084d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	88fa      	ldrh	r2, [r7, #6]
 80084dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	88fa      	ldrh	r2, [r7, #6]
 80084e2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2200      	movs	r2, #0
 80084e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008508:	d903      	bls.n	8008512 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	4a1e      	ldr	r2, [pc, #120]	@ (8008588 <HAL_SPI_Transmit_IT+0x108>)
 800850e:	651a      	str	r2, [r3, #80]	@ 0x50
 8008510:	e002      	b.n	8008518 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	4a1d      	ldr	r2, [pc, #116]	@ (800858c <HAL_SPI_Transmit_IT+0x10c>)
 8008516:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008520:	d10f      	bne.n	8008542 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008530:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008540:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800854c:	2b40      	cmp	r3, #64	@ 0x40
 800854e:	d007      	beq.n	8008560 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800855e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	685a      	ldr	r2, [r3, #4]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8008576:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3714      	adds	r7, #20
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	08008d83 	.word	0x08008d83
 800858c:	08008d3d 	.word	0x08008d3d

08008590 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	4613      	mov	r3, r2
 800859c:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d001      	beq.n	80085ae <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 80085aa:	2302      	movs	r3, #2
 80085ac:	e092      	b.n	80086d4 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d002      	beq.n	80085ba <HAL_SPI_Receive_IT+0x2a>
 80085b4:	88fb      	ldrh	r3, [r7, #6]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d101      	bne.n	80085be <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	e08a      	b.n	80086d4 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d110      	bne.n	80085e8 <HAL_SPI_Receive_IT+0x58>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085ce:	d10b      	bne.n	80085e8 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2204      	movs	r2, #4
 80085d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80085d8:	88fb      	ldrh	r3, [r7, #6]
 80085da:	68ba      	ldr	r2, [r7, #8]
 80085dc:	68b9      	ldr	r1, [r7, #8]
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f000 f880 	bl	80086e4 <HAL_SPI_TransmitReceive_IT>
 80085e4:	4603      	mov	r3, r0
 80085e6:	e075      	b.n	80086d4 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d101      	bne.n	80085f6 <HAL_SPI_Receive_IT+0x66>
 80085f2:	2302      	movs	r3, #2
 80085f4:	e06e      	b.n	80086d4 <HAL_SPI_Receive_IT+0x144>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2204      	movs	r2, #4
 8008602:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	68ba      	ldr	r2, [r7, #8]
 8008610:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	88fa      	ldrh	r2, [r7, #6]
 8008616:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	88fa      	ldrh	r2, [r7, #6]
 800861e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008642:	d90b      	bls.n	800865c <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	685a      	ldr	r2, [r3, #4]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008652:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	4a21      	ldr	r2, [pc, #132]	@ (80086dc <HAL_SPI_Receive_IT+0x14c>)
 8008658:	64da      	str	r2, [r3, #76]	@ 0x4c
 800865a:	e00a      	b.n	8008672 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800866a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	4a1c      	ldr	r2, [pc, #112]	@ (80086e0 <HAL_SPI_Receive_IT+0x150>)
 8008670:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800867a:	d10f      	bne.n	800869c <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800868a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800869a:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086a6:	2b40      	cmp	r3, #64	@ 0x40
 80086a8:	d007      	beq.n	80086ba <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086b8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	685a      	ldr	r2, [r3, #4]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80086d0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3710      	adds	r7, #16
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	08008cf1 	.word	0x08008cf1
 80086e0:	08008ca1 	.word	0x08008ca1

080086e4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b087      	sub	sp, #28
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
 80086f0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80086f8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008700:	7dfb      	ldrb	r3, [r7, #23]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d00c      	beq.n	8008720 <HAL_SPI_TransmitReceive_IT+0x3c>
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800870c:	d106      	bne.n	800871c <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d102      	bne.n	800871c <HAL_SPI_TransmitReceive_IT+0x38>
 8008716:	7dfb      	ldrb	r3, [r7, #23]
 8008718:	2b04      	cmp	r3, #4
 800871a:	d001      	beq.n	8008720 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800871c:	2302      	movs	r3, #2
 800871e:	e07d      	b.n	800881c <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d005      	beq.n	8008732 <HAL_SPI_TransmitReceive_IT+0x4e>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <HAL_SPI_TransmitReceive_IT+0x4e>
 800872c:	887b      	ldrh	r3, [r7, #2]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e072      	b.n	800881c <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800873c:	2b01      	cmp	r3, #1
 800873e:	d101      	bne.n	8008744 <HAL_SPI_TransmitReceive_IT+0x60>
 8008740:	2302      	movs	r3, #2
 8008742:	e06b      	b.n	800881c <HAL_SPI_TransmitReceive_IT+0x138>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008752:	b2db      	uxtb	r3, r3
 8008754:	2b04      	cmp	r3, #4
 8008756:	d003      	beq.n	8008760 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2205      	movs	r2, #5
 800875c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	887a      	ldrh	r2, [r7, #2]
 8008770:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	887a      	ldrh	r2, [r7, #2]
 8008776:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	887a      	ldrh	r2, [r7, #2]
 8008782:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	887a      	ldrh	r2, [r7, #2]
 800878a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008796:	d906      	bls.n	80087a6 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	4a23      	ldr	r2, [pc, #140]	@ (8008828 <HAL_SPI_TransmitReceive_IT+0x144>)
 800879c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	4a22      	ldr	r2, [pc, #136]	@ (800882c <HAL_SPI_TransmitReceive_IT+0x148>)
 80087a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80087a4:	e005      	b.n	80087b2 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	4a21      	ldr	r2, [pc, #132]	@ (8008830 <HAL_SPI_TransmitReceive_IT+0x14c>)
 80087aa:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	4a21      	ldr	r2, [pc, #132]	@ (8008834 <HAL_SPI_TransmitReceive_IT+0x150>)
 80087b0:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80087ba:	d802      	bhi.n	80087c2 <HAL_SPI_TransmitReceive_IT+0xde>
 80087bc:	887b      	ldrh	r3, [r7, #2]
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d908      	bls.n	80087d4 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80087d0:	605a      	str	r2, [r3, #4]
 80087d2:	e007      	b.n	80087e4 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80087e2:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ee:	2b40      	cmp	r3, #64	@ 0x40
 80087f0:	d007      	beq.n	8008802 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008800:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8008818:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	371c      	adds	r7, #28
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	08008bdb 	.word	0x08008bdb
 800882c:	08008c41 	.word	0x08008c41
 8008830:	08008a8b 	.word	0x08008a8b
 8008834:	08008b49 	.word	0x08008b49

08008838 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b088      	sub	sp, #32
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	099b      	lsrs	r3, r3, #6
 8008854:	f003 0301 	and.w	r3, r3, #1
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10f      	bne.n	800887c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00a      	beq.n	800887c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008866:	69fb      	ldr	r3, [r7, #28]
 8008868:	099b      	lsrs	r3, r3, #6
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	2b00      	cmp	r3, #0
 8008870:	d004      	beq.n	800887c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	4798      	blx	r3
    return;
 800887a:	e0d7      	b.n	8008a2c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	085b      	lsrs	r3, r3, #1
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00a      	beq.n	800889e <HAL_SPI_IRQHandler+0x66>
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	09db      	lsrs	r3, r3, #7
 800888c:	f003 0301 	and.w	r3, r3, #1
 8008890:	2b00      	cmp	r3, #0
 8008892:	d004      	beq.n	800889e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	4798      	blx	r3
    return;
 800889c:	e0c6      	b.n	8008a2c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	095b      	lsrs	r3, r3, #5
 80088a2:	f003 0301 	and.w	r3, r3, #1
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d10c      	bne.n	80088c4 <HAL_SPI_IRQHandler+0x8c>
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	099b      	lsrs	r3, r3, #6
 80088ae:	f003 0301 	and.w	r3, r3, #1
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d106      	bne.n	80088c4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	0a1b      	lsrs	r3, r3, #8
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	2b00      	cmp	r3, #0
 80088c0:	f000 80b4 	beq.w	8008a2c <HAL_SPI_IRQHandler+0x1f4>
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	095b      	lsrs	r3, r3, #5
 80088c8:	f003 0301 	and.w	r3, r3, #1
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f000 80ad 	beq.w	8008a2c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	099b      	lsrs	r3, r3, #6
 80088d6:	f003 0301 	and.w	r3, r3, #1
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d023      	beq.n	8008926 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80088e4:	b2db      	uxtb	r3, r3
 80088e6:	2b03      	cmp	r3, #3
 80088e8:	d011      	beq.n	800890e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ee:	f043 0204 	orr.w	r2, r3, #4
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80088f6:	2300      	movs	r3, #0
 80088f8:	617b      	str	r3, [r7, #20]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	617b      	str	r3, [r7, #20]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	617b      	str	r3, [r7, #20]
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	e00b      	b.n	8008926 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800890e:	2300      	movs	r3, #0
 8008910:	613b      	str	r3, [r7, #16]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	613b      	str	r3, [r7, #16]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	613b      	str	r3, [r7, #16]
 8008922:	693b      	ldr	r3, [r7, #16]
        return;
 8008924:	e082      	b.n	8008a2c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	095b      	lsrs	r3, r3, #5
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	2b00      	cmp	r3, #0
 8008930:	d014      	beq.n	800895c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008936:	f043 0201 	orr.w	r2, r3, #1
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800893e:	2300      	movs	r3, #0
 8008940:	60fb      	str	r3, [r7, #12]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	60fb      	str	r3, [r7, #12]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008958:	601a      	str	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	0a1b      	lsrs	r3, r3, #8
 8008960:	f003 0301 	and.w	r3, r3, #1
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00c      	beq.n	8008982 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800896c:	f043 0208 	orr.w	r2, r3, #8
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008974:	2300      	movs	r3, #0
 8008976:	60bb      	str	r3, [r7, #8]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	60bb      	str	r3, [r7, #8]
 8008980:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008986:	2b00      	cmp	r3, #0
 8008988:	d04f      	beq.n	8008a2a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	685a      	ldr	r2, [r3, #4]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008998:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2201      	movs	r2, #1
 800899e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	f003 0302 	and.w	r3, r3, #2
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d104      	bne.n	80089b6 <HAL_SPI_IRQHandler+0x17e>
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	f003 0301 	and.w	r3, r3, #1
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d034      	beq.n	8008a20 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	685a      	ldr	r2, [r3, #4]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f022 0203 	bic.w	r2, r2, #3
 80089c4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d011      	beq.n	80089f2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089d2:	4a18      	ldr	r2, [pc, #96]	@ (8008a34 <HAL_SPI_IRQHandler+0x1fc>)
 80089d4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fb fd92 	bl	8004504 <HAL_DMA_Abort_IT>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d005      	beq.n	80089f2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d016      	beq.n	8008a28 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089fe:	4a0d      	ldr	r2, [pc, #52]	@ (8008a34 <HAL_SPI_IRQHandler+0x1fc>)
 8008a00:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7fb fd7c 	bl	8004504 <HAL_DMA_Abort_IT>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00a      	beq.n	8008a28 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008a1e:	e003      	b.n	8008a28 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 f813 	bl	8008a4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008a26:	e000      	b.n	8008a2a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008a28:	bf00      	nop
    return;
 8008a2a:	bf00      	nop
  }
}
 8008a2c:	3720      	adds	r7, #32
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	08008a61 	.word	0x08008a61

08008a38 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b083      	sub	sp, #12
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008a54:	bf00      	nop
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2200      	movs	r2, #0
 8008a72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008a7c:	68f8      	ldr	r0, [r7, #12]
 8008a7e:	f7ff ffe5 	bl	8008a4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008a82:	bf00      	nop
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}

08008a8a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008a8a:	b580      	push	{r7, lr}
 8008a8c:	b082      	sub	sp, #8
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d923      	bls.n	8008ae6 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68da      	ldr	r2, [r3, #12]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aa8:	b292      	uxth	r2, r2
 8008aaa:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab0:	1c9a      	adds	r2, r3, #2
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	3b02      	subs	r3, #2
 8008ac0:	b29a      	uxth	r2, r3
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d11f      	bne.n	8008b14 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	685a      	ldr	r2, [r3, #4]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008ae2:	605a      	str	r2, [r3, #4]
 8008ae4:	e016      	b.n	8008b14 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f103 020c 	add.w	r2, r3, #12
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af2:	7812      	ldrb	r2, [r2, #0]
 8008af4:	b2d2      	uxtb	r2, r2
 8008af6:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	b29a      	uxth	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d10f      	bne.n	8008b40 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685a      	ldr	r2, [r3, #4]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008b2e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d102      	bne.n	8008b40 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 fb00 	bl	8009140 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008b40:	bf00      	nop
 8008b42:	3708      	adds	r7, #8
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d912      	bls.n	8008b80 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b5e:	881a      	ldrh	r2, [r3, #0]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b6a:	1c9a      	adds	r2, r3, #2
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	3b02      	subs	r3, #2
 8008b78:	b29a      	uxth	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b7e:	e012      	b.n	8008ba6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	7812      	ldrb	r2, [r2, #0]
 8008b8c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b92:	1c5a      	adds	r2, r3, #1
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	3b01      	subs	r3, #1
 8008ba0:	b29a      	uxth	r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d110      	bne.n	8008bd2 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008bbe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d102      	bne.n	8008bd2 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fab7 	bl	8009140 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008bd2:	bf00      	nop
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b082      	sub	sp, #8
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	68da      	ldr	r2, [r3, #12]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bec:	b292      	uxth	r2, r2
 8008bee:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf4:	1c9a      	adds	r2, r3, #2
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	3b01      	subs	r3, #1
 8008c04:	b29a      	uxth	r2, r3
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10f      	bne.n	8008c38 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685a      	ldr	r2, [r3, #4]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c26:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d102      	bne.n	8008c38 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 fa84 	bl	8009140 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008c38:	bf00      	nop
 8008c3a:	3708      	adds	r7, #8
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c4c:	881a      	ldrh	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c58:	1c9a      	adds	r2, r3, #2
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	3b01      	subs	r3, #1
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d110      	bne.n	8008c98 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	685a      	ldr	r2, [r3, #4]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c84:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d102      	bne.n	8008c98 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fa54 	bl	8009140 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008c98:	bf00      	nop
 8008c9a:	3708      	adds	r7, #8
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f103 020c 	add.w	r2, r3, #12
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb4:	7812      	ldrb	r2, [r2, #0]
 8008cb6:	b2d2      	uxtb	r2, r2
 8008cb8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbe:	1c5a      	adds	r2, r3, #1
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	3b01      	subs	r3, #1
 8008cce:	b29a      	uxth	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d102      	bne.n	8008ce8 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 fa6e 	bl	80091c4 <SPI_CloseRx_ISR>
  }
}
 8008ce8:	bf00      	nop
 8008cea:	3708      	adds	r7, #8
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	68da      	ldr	r2, [r3, #12]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d02:	b292      	uxth	r2, r2
 8008d04:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d0a:	1c9a      	adds	r2, r3, #2
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d102      	bne.n	8008d34 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 fa48 	bl	80091c4 <SPI_CloseRx_ISR>
  }
}
 8008d34:	bf00      	nop
 8008d36:	3708      	adds	r7, #8
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	330c      	adds	r3, #12
 8008d4e:	7812      	ldrb	r2, [r2, #0]
 8008d50:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d56:	1c5a      	adds	r2, r3, #1
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	3b01      	subs	r3, #1
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d102      	bne.n	8008d7a <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fa55 	bl	8009224 <SPI_CloseTx_ISR>
  }
}
 8008d7a:	bf00      	nop
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b082      	sub	sp, #8
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d8e:	881a      	ldrh	r2, [r3, #0]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d9a:	1c9a      	adds	r2, r3, #2
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	3b01      	subs	r3, #1
 8008da8:	b29a      	uxth	r2, r3
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d102      	bne.n	8008dbe <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f000 fa33 	bl	8009224 <SPI_CloseTx_ISR>
  }
}
 8008dbe:	bf00      	nop
 8008dc0:	3708      	adds	r7, #8
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
	...

08008dc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b088      	sub	sp, #32
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	603b      	str	r3, [r7, #0]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008dd8:	f7fb f944 	bl	8004064 <HAL_GetTick>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de0:	1a9b      	subs	r3, r3, r2
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	4413      	add	r3, r2
 8008de6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008de8:	f7fb f93c 	bl	8004064 <HAL_GetTick>
 8008dec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008dee:	4b39      	ldr	r3, [pc, #228]	@ (8008ed4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	015b      	lsls	r3, r3, #5
 8008df4:	0d1b      	lsrs	r3, r3, #20
 8008df6:	69fa      	ldr	r2, [r7, #28]
 8008df8:	fb02 f303 	mul.w	r3, r2, r3
 8008dfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008dfe:	e055      	b.n	8008eac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e06:	d051      	beq.n	8008eac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008e08:	f7fb f92c 	bl	8004064 <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	69bb      	ldr	r3, [r7, #24]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	69fa      	ldr	r2, [r7, #28]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d902      	bls.n	8008e1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008e18:	69fb      	ldr	r3, [r7, #28]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d13d      	bne.n	8008e9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	685a      	ldr	r2, [r3, #4]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008e2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e36:	d111      	bne.n	8008e5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e40:	d004      	beq.n	8008e4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e4a:	d107      	bne.n	8008e5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e64:	d10f      	bne.n	8008e86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008e74:	601a      	str	r2, [r3, #0]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008e84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008e96:	2303      	movs	r3, #3
 8008e98:	e018      	b.n	8008ecc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d102      	bne.n	8008ea6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	61fb      	str	r3, [r7, #28]
 8008ea4:	e002      	b.n	8008eac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	689a      	ldr	r2, [r3, #8]
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	4013      	ands	r3, r2
 8008eb6:	68ba      	ldr	r2, [r7, #8]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	bf0c      	ite	eq
 8008ebc:	2301      	moveq	r3, #1
 8008ebe:	2300      	movne	r3, #0
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	79fb      	ldrb	r3, [r7, #7]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d19a      	bne.n	8008e00 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3720      	adds	r7, #32
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	20000008 	.word	0x20000008

08008ed8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b08a      	sub	sp, #40	@ 0x28
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	60b9      	str	r1, [r7, #8]
 8008ee2:	607a      	str	r2, [r7, #4]
 8008ee4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008eea:	f7fb f8bb 	bl	8004064 <HAL_GetTick>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef2:	1a9b      	subs	r3, r3, r2
 8008ef4:	683a      	ldr	r2, [r7, #0]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008efa:	f7fb f8b3 	bl	8004064 <HAL_GetTick>
 8008efe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	330c      	adds	r3, #12
 8008f06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008f08:	4b3d      	ldr	r3, [pc, #244]	@ (8009000 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	4613      	mov	r3, r2
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	4413      	add	r3, r2
 8008f12:	00da      	lsls	r2, r3, #3
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	0d1b      	lsrs	r3, r3, #20
 8008f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f1a:	fb02 f303 	mul.w	r3, r2, r3
 8008f1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008f20:	e061      	b.n	8008fe6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008f28:	d107      	bne.n	8008f3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d104      	bne.n	8008f3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008f38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f40:	d051      	beq.n	8008fe6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f42:	f7fb f88f 	bl	8004064 <HAL_GetTick>
 8008f46:	4602      	mov	r2, r0
 8008f48:	6a3b      	ldr	r3, [r7, #32]
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d902      	bls.n	8008f58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d13d      	bne.n	8008fd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008f66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f70:	d111      	bne.n	8008f96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f7a:	d004      	beq.n	8008f86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f84:	d107      	bne.n	8008f96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f9e:	d10f      	bne.n	8008fc0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fae:	601a      	str	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008fbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e011      	b.n	8008ff8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d102      	bne.n	8008fe0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fde:	e002      	b.n	8008fe6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	3b01      	subs	r3, #1
 8008fe4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689a      	ldr	r2, [r3, #8]
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	4013      	ands	r3, r2
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d195      	bne.n	8008f22 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3728      	adds	r7, #40	@ 0x28
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	20000008 	.word	0x20000008

08009004 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b086      	sub	sp, #24
 8009008:	af02      	add	r7, sp, #8
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009018:	d111      	bne.n	800903e <SPI_EndRxTransaction+0x3a>
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009022:	d004      	beq.n	800902e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800902c:	d107      	bne.n	800903e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800903c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	9300      	str	r3, [sp, #0]
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2200      	movs	r2, #0
 8009046:	2180      	movs	r1, #128	@ 0x80
 8009048:	68f8      	ldr	r0, [r7, #12]
 800904a:	f7ff febd 	bl	8008dc8 <SPI_WaitFlagStateUntilTimeout>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d007      	beq.n	8009064 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009058:	f043 0220 	orr.w	r2, r3, #32
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e023      	b.n	80090ac <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800906c:	d11d      	bne.n	80090aa <SPI_EndRxTransaction+0xa6>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009076:	d004      	beq.n	8009082 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009080:	d113      	bne.n	80090aa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	2200      	movs	r2, #0
 800908a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f7ff ff22 	bl	8008ed8 <SPI_WaitFifoStateUntilTimeout>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	d007      	beq.n	80090aa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800909e:	f043 0220 	orr.w	r2, r3, #32
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e000      	b.n	80090ac <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80090aa:	2300      	movs	r3, #0
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3710      	adds	r7, #16
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}

080090b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b086      	sub	sp, #24
 80090b8:	af02      	add	r7, sp, #8
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	f7ff ff03 	bl	8008ed8 <SPI_WaitFifoStateUntilTimeout>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d007      	beq.n	80090e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090dc:	f043 0220 	orr.w	r2, r3, #32
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80090e4:	2303      	movs	r3, #3
 80090e6:	e027      	b.n	8009138 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	2200      	movs	r2, #0
 80090f0:	2180      	movs	r1, #128	@ 0x80
 80090f2:	68f8      	ldr	r0, [r7, #12]
 80090f4:	f7ff fe68 	bl	8008dc8 <SPI_WaitFlagStateUntilTimeout>
 80090f8:	4603      	mov	r3, r0
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d007      	beq.n	800910e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009102:	f043 0220 	orr.w	r2, r3, #32
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800910a:	2303      	movs	r3, #3
 800910c:	e014      	b.n	8009138 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	2200      	movs	r2, #0
 8009116:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f7ff fedc 	bl	8008ed8 <SPI_WaitFifoStateUntilTimeout>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d007      	beq.n	8009136 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800912a:	f043 0220 	orr.w	r2, r3, #32
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009132:	2303      	movs	r3, #3
 8009134:	e000      	b.n	8009138 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3710      	adds	r7, #16
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009148:	f7fa ff8c 	bl	8004064 <HAL_GetTick>
 800914c:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	685a      	ldr	r2, [r3, #4]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f022 0220 	bic.w	r2, r2, #32
 800915c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	2164      	movs	r1, #100	@ 0x64
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f7ff ffa6 	bl	80090b4 <SPI_EndRxTxTransaction>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d005      	beq.n	800917a <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009172:	f043 0220 	orr.w	r2, r3, #32
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800917e:	2b00      	cmp	r3, #0
 8009180:	d115      	bne.n	80091ae <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009188:	b2db      	uxtb	r3, r3
 800918a:	2b04      	cmp	r3, #4
 800918c:	d107      	bne.n	800919e <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2201      	movs	r2, #1
 8009192:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f7fa fad8 	bl	800374c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800919c:	e00e      	b.n	80091bc <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2201      	movs	r2, #1
 80091a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7ff fc46 	bl	8008a38 <HAL_SPI_TxRxCpltCallback>
}
 80091ac:	e006      	b.n	80091bc <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2201      	movs	r2, #1
 80091b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f7ff fc48 	bl	8008a4c <HAL_SPI_ErrorCallback>
}
 80091bc:	bf00      	nop
 80091be:	3710      	adds	r7, #16
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b082      	sub	sp, #8
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	685a      	ldr	r2, [r3, #4]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80091da:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80091dc:	f7fa ff42 	bl	8004064 <HAL_GetTick>
 80091e0:	4603      	mov	r3, r0
 80091e2:	461a      	mov	r2, r3
 80091e4:	2164      	movs	r1, #100	@ 0x64
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f7ff ff0c 	bl	8009004 <SPI_EndRxTransaction>
 80091ec:	4603      	mov	r3, r0
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d005      	beq.n	80091fe <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091f6:	f043 0220 	orr.w	r2, r3, #32
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2201      	movs	r2, #1
 8009202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800920a:	2b00      	cmp	r3, #0
 800920c:	d103      	bne.n	8009216 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f7fa fa9c 	bl	800374c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009214:	e002      	b.n	800921c <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f7ff fc18 	bl	8008a4c <HAL_SPI_ErrorCallback>
}
 800921c:	bf00      	nop
 800921e:	3708      	adds	r7, #8
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800922c:	f7fa ff1a 	bl	8004064 <HAL_GetTick>
 8009230:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	685a      	ldr	r2, [r3, #4]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8009240:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	2164      	movs	r1, #100	@ 0x64
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f7ff ff34 	bl	80090b4 <SPI_EndRxTxTransaction>
 800924c:	4603      	mov	r3, r0
 800924e:	2b00      	cmp	r3, #0
 8009250:	d005      	beq.n	800925e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009256:	f043 0220 	orr.w	r2, r3, #32
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10a      	bne.n	800927c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009266:	2300      	movs	r3, #0
 8009268:	60bb      	str	r3, [r7, #8]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68db      	ldr	r3, [r3, #12]
 8009270:	60bb      	str	r3, [r7, #8]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	60bb      	str	r3, [r7, #8]
 800927a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009288:	2b00      	cmp	r3, #0
 800928a:	d003      	beq.n	8009294 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f7ff fbdd 	bl	8008a4c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8009292:	e002      	b.n	800929a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f7fa fa6d 	bl	8003774 <HAL_SPI_TxCpltCallback>
}
 800929a:	bf00      	nop
 800929c:	3710      	adds	r7, #16
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b082      	sub	sp, #8
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d101      	bne.n	80092b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e049      	b.n	8009348 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d106      	bne.n	80092ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 f841 	bl	8009350 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2202      	movs	r2, #2
 80092d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	3304      	adds	r3, #4
 80092de:	4619      	mov	r1, r3
 80092e0:	4610      	mov	r0, r2
 80092e2:	f000 f9df 	bl	80096a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2201      	movs	r2, #1
 80092ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2201      	movs	r2, #1
 80092f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2201      	movs	r2, #1
 80092fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2201      	movs	r2, #1
 8009302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2201      	movs	r2, #1
 800930a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2201      	movs	r2, #1
 8009312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2201      	movs	r2, #1
 800931a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2201      	movs	r2, #1
 8009322:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2201      	movs	r2, #1
 800932a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2201      	movs	r2, #1
 8009332:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3708      	adds	r7, #8
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009350:	b480      	push	{r7}
 8009352:	b083      	sub	sp, #12
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009358:	bf00      	nop
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b01      	cmp	r3, #1
 8009376:	d001      	beq.n	800937c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e04f      	b.n	800941c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2202      	movs	r2, #2
 8009380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	68da      	ldr	r2, [r3, #12]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f042 0201 	orr.w	r2, r2, #1
 8009392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a23      	ldr	r2, [pc, #140]	@ (8009428 <HAL_TIM_Base_Start_IT+0xc4>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d01d      	beq.n	80093da <HAL_TIM_Base_Start_IT+0x76>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093a6:	d018      	beq.n	80093da <HAL_TIM_Base_Start_IT+0x76>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a1f      	ldr	r2, [pc, #124]	@ (800942c <HAL_TIM_Base_Start_IT+0xc8>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d013      	beq.n	80093da <HAL_TIM_Base_Start_IT+0x76>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a1e      	ldr	r2, [pc, #120]	@ (8009430 <HAL_TIM_Base_Start_IT+0xcc>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d00e      	beq.n	80093da <HAL_TIM_Base_Start_IT+0x76>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a1c      	ldr	r2, [pc, #112]	@ (8009434 <HAL_TIM_Base_Start_IT+0xd0>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d009      	beq.n	80093da <HAL_TIM_Base_Start_IT+0x76>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009438 <HAL_TIM_Base_Start_IT+0xd4>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d004      	beq.n	80093da <HAL_TIM_Base_Start_IT+0x76>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a19      	ldr	r2, [pc, #100]	@ (800943c <HAL_TIM_Base_Start_IT+0xd8>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d115      	bne.n	8009406 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	689a      	ldr	r2, [r3, #8]
 80093e0:	4b17      	ldr	r3, [pc, #92]	@ (8009440 <HAL_TIM_Base_Start_IT+0xdc>)
 80093e2:	4013      	ands	r3, r2
 80093e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2b06      	cmp	r3, #6
 80093ea:	d015      	beq.n	8009418 <HAL_TIM_Base_Start_IT+0xb4>
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093f2:	d011      	beq.n	8009418 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f042 0201 	orr.w	r2, r2, #1
 8009402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009404:	e008      	b.n	8009418 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	681a      	ldr	r2, [r3, #0]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f042 0201 	orr.w	r2, r2, #1
 8009414:	601a      	str	r2, [r3, #0]
 8009416:	e000      	b.n	800941a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009418:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3714      	adds	r7, #20
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr
 8009428:	40012c00 	.word	0x40012c00
 800942c:	40000400 	.word	0x40000400
 8009430:	40000800 	.word	0x40000800
 8009434:	40000c00 	.word	0x40000c00
 8009438:	40013400 	.word	0x40013400
 800943c:	40014000 	.word	0x40014000
 8009440:	00010007 	.word	0x00010007

08009444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f003 0302 	and.w	r3, r3, #2
 8009462:	2b00      	cmp	r3, #0
 8009464:	d020      	beq.n	80094a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f003 0302 	and.w	r3, r3, #2
 800946c:	2b00      	cmp	r3, #0
 800946e:	d01b      	beq.n	80094a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f06f 0202 	mvn.w	r2, #2
 8009478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2201      	movs	r2, #1
 800947e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	699b      	ldr	r3, [r3, #24]
 8009486:	f003 0303 	and.w	r3, r3, #3
 800948a:	2b00      	cmp	r3, #0
 800948c:	d003      	beq.n	8009496 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 f8e9 	bl	8009666 <HAL_TIM_IC_CaptureCallback>
 8009494:	e005      	b.n	80094a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f000 f8db 	bl	8009652 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f8ec 	bl	800967a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2200      	movs	r2, #0
 80094a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	f003 0304 	and.w	r3, r3, #4
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d020      	beq.n	80094f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f003 0304 	and.w	r3, r3, #4
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d01b      	beq.n	80094f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f06f 0204 	mvn.w	r2, #4
 80094c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2202      	movs	r2, #2
 80094ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d003      	beq.n	80094e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 f8c3 	bl	8009666 <HAL_TIM_IC_CaptureCallback>
 80094e0:	e005      	b.n	80094ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 f8b5 	bl	8009652 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 f8c6 	bl	800967a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2200      	movs	r2, #0
 80094f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	f003 0308 	and.w	r3, r3, #8
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d020      	beq.n	8009540 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f003 0308 	and.w	r3, r3, #8
 8009504:	2b00      	cmp	r3, #0
 8009506:	d01b      	beq.n	8009540 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f06f 0208 	mvn.w	r2, #8
 8009510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2204      	movs	r2, #4
 8009516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	69db      	ldr	r3, [r3, #28]
 800951e:	f003 0303 	and.w	r3, r3, #3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d003      	beq.n	800952e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 f89d 	bl	8009666 <HAL_TIM_IC_CaptureCallback>
 800952c:	e005      	b.n	800953a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f88f 	bl	8009652 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 f8a0 	bl	800967a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	f003 0310 	and.w	r3, r3, #16
 8009546:	2b00      	cmp	r3, #0
 8009548:	d020      	beq.n	800958c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f003 0310 	and.w	r3, r3, #16
 8009550:	2b00      	cmp	r3, #0
 8009552:	d01b      	beq.n	800958c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f06f 0210 	mvn.w	r2, #16
 800955c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2208      	movs	r2, #8
 8009562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	69db      	ldr	r3, [r3, #28]
 800956a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800956e:	2b00      	cmp	r3, #0
 8009570:	d003      	beq.n	800957a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 f877 	bl	8009666 <HAL_TIM_IC_CaptureCallback>
 8009578:	e005      	b.n	8009586 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f000 f869 	bl	8009652 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f87a 	bl	800967a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00c      	beq.n	80095b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f003 0301 	and.w	r3, r3, #1
 800959c:	2b00      	cmp	r3, #0
 800959e:	d007      	beq.n	80095b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f06f 0201 	mvn.w	r2, #1
 80095a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f7f7 ff3e 	bl	800142c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d104      	bne.n	80095c4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00c      	beq.n	80095de <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d007      	beq.n	80095de <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80095d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f000 f90d 	bl	80097f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d00c      	beq.n	8009602 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d007      	beq.n	8009602 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80095fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f000 f905 	bl	800980c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00c      	beq.n	8009626 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009612:	2b00      	cmp	r3, #0
 8009614:	d007      	beq.n	8009626 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800961e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f834 	bl	800968e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	f003 0320 	and.w	r3, r3, #32
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00c      	beq.n	800964a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f003 0320 	and.w	r3, r3, #32
 8009636:	2b00      	cmp	r3, #0
 8009638:	d007      	beq.n	800964a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f06f 0220 	mvn.w	r2, #32
 8009642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 f8cd 	bl	80097e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800964a:	bf00      	nop
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}

08009652 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009652:	b480      	push	{r7}
 8009654:	b083      	sub	sp, #12
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800965a:	bf00      	nop
 800965c:	370c      	adds	r7, #12
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr

08009666 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009666:	b480      	push	{r7}
 8009668:	b083      	sub	sp, #12
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800966e:	bf00      	nop
 8009670:	370c      	adds	r7, #12
 8009672:	46bd      	mov	sp, r7
 8009674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009678:	4770      	bx	lr

0800967a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800967a:	b480      	push	{r7}
 800967c:	b083      	sub	sp, #12
 800967e:	af00      	add	r7, sp, #0
 8009680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009682:	bf00      	nop
 8009684:	370c      	adds	r7, #12
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr

0800968e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800968e:	b480      	push	{r7}
 8009690:	b083      	sub	sp, #12
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009696:	bf00      	nop
 8009698:	370c      	adds	r7, #12
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
	...

080096a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b085      	sub	sp, #20
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a43      	ldr	r2, [pc, #268]	@ (80097c4 <TIM_Base_SetConfig+0x120>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d013      	beq.n	80096e4 <TIM_Base_SetConfig+0x40>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096c2:	d00f      	beq.n	80096e4 <TIM_Base_SetConfig+0x40>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a40      	ldr	r2, [pc, #256]	@ (80097c8 <TIM_Base_SetConfig+0x124>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d00b      	beq.n	80096e4 <TIM_Base_SetConfig+0x40>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4a3f      	ldr	r2, [pc, #252]	@ (80097cc <TIM_Base_SetConfig+0x128>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d007      	beq.n	80096e4 <TIM_Base_SetConfig+0x40>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	4a3e      	ldr	r2, [pc, #248]	@ (80097d0 <TIM_Base_SetConfig+0x12c>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d003      	beq.n	80096e4 <TIM_Base_SetConfig+0x40>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	4a3d      	ldr	r2, [pc, #244]	@ (80097d4 <TIM_Base_SetConfig+0x130>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d108      	bne.n	80096f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a32      	ldr	r2, [pc, #200]	@ (80097c4 <TIM_Base_SetConfig+0x120>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d01f      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009704:	d01b      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a2f      	ldr	r2, [pc, #188]	@ (80097c8 <TIM_Base_SetConfig+0x124>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d017      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	4a2e      	ldr	r2, [pc, #184]	@ (80097cc <TIM_Base_SetConfig+0x128>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d013      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a2d      	ldr	r2, [pc, #180]	@ (80097d0 <TIM_Base_SetConfig+0x12c>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d00f      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a2c      	ldr	r2, [pc, #176]	@ (80097d4 <TIM_Base_SetConfig+0x130>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d00b      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a2b      	ldr	r2, [pc, #172]	@ (80097d8 <TIM_Base_SetConfig+0x134>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d007      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a2a      	ldr	r2, [pc, #168]	@ (80097dc <TIM_Base_SetConfig+0x138>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d003      	beq.n	800973e <TIM_Base_SetConfig+0x9a>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4a29      	ldr	r2, [pc, #164]	@ (80097e0 <TIM_Base_SetConfig+0x13c>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d108      	bne.n	8009750 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	4313      	orrs	r3, r2
 800974e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	695b      	ldr	r3, [r3, #20]
 800975a:	4313      	orrs	r3, r2
 800975c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	689a      	ldr	r2, [r3, #8]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	4a14      	ldr	r2, [pc, #80]	@ (80097c4 <TIM_Base_SetConfig+0x120>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d00f      	beq.n	8009796 <TIM_Base_SetConfig+0xf2>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	4a16      	ldr	r2, [pc, #88]	@ (80097d4 <TIM_Base_SetConfig+0x130>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d00b      	beq.n	8009796 <TIM_Base_SetConfig+0xf2>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	4a15      	ldr	r2, [pc, #84]	@ (80097d8 <TIM_Base_SetConfig+0x134>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d007      	beq.n	8009796 <TIM_Base_SetConfig+0xf2>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	4a14      	ldr	r2, [pc, #80]	@ (80097dc <TIM_Base_SetConfig+0x138>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d003      	beq.n	8009796 <TIM_Base_SetConfig+0xf2>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a13      	ldr	r2, [pc, #76]	@ (80097e0 <TIM_Base_SetConfig+0x13c>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d103      	bne.n	800979e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	691a      	ldr	r2, [r3, #16]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f043 0204 	orr.w	r2, r3, #4
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2201      	movs	r2, #1
 80097ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	601a      	str	r2, [r3, #0]
}
 80097b6:	bf00      	nop
 80097b8:	3714      	adds	r7, #20
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr
 80097c2:	bf00      	nop
 80097c4:	40012c00 	.word	0x40012c00
 80097c8:	40000400 	.word	0x40000400
 80097cc:	40000800 	.word	0x40000800
 80097d0:	40000c00 	.word	0x40000c00
 80097d4:	40013400 	.word	0x40013400
 80097d8:	40014000 	.word	0x40014000
 80097dc:	40014400 	.word	0x40014400
 80097e0:	40014800 	.word	0x40014800

080097e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b083      	sub	sp, #12
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80097ec:	bf00      	nop
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b083      	sub	sp, #12
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009800:	bf00      	nop
 8009802:	370c      	adds	r7, #12
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800980c:	b480      	push	{r7}
 800980e:	b083      	sub	sp, #12
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009814:	bf00      	nop
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	e040      	b.n	80098b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009836:	2b00      	cmp	r3, #0
 8009838:	d106      	bne.n	8009848 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f7f8 f9ac 	bl	8001ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2224      	movs	r2, #36	@ 0x24
 800984c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f022 0201 	bic.w	r2, r2, #1
 800985c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009862:	2b00      	cmp	r3, #0
 8009864:	d002      	beq.n	800986c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fae0 	bl	8009e2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f825 	bl	80098bc <UART_SetConfig>
 8009872:	4603      	mov	r3, r0
 8009874:	2b01      	cmp	r3, #1
 8009876:	d101      	bne.n	800987c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e01b      	b.n	80098b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	685a      	ldr	r2, [r3, #4]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800988a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	689a      	ldr	r2, [r3, #8]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800989a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f042 0201 	orr.w	r2, r2, #1
 80098aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fb5f 	bl	8009f70 <UART_CheckIdleState>
 80098b2:	4603      	mov	r3, r0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098c0:	b08a      	sub	sp, #40	@ 0x28
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80098c6:	2300      	movs	r3, #0
 80098c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	689a      	ldr	r2, [r3, #8]
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	691b      	ldr	r3, [r3, #16]
 80098d4:	431a      	orrs	r2, r3
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	695b      	ldr	r3, [r3, #20]
 80098da:	431a      	orrs	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	681a      	ldr	r2, [r3, #0]
 80098ea:	4ba4      	ldr	r3, [pc, #656]	@ (8009b7c <UART_SetConfig+0x2c0>)
 80098ec:	4013      	ands	r3, r2
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	6812      	ldr	r2, [r2, #0]
 80098f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80098f4:	430b      	orrs	r3, r1
 80098f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	68da      	ldr	r2, [r3, #12]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	430a      	orrs	r2, r1
 800990c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	699b      	ldr	r3, [r3, #24]
 8009912:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a99      	ldr	r2, [pc, #612]	@ (8009b80 <UART_SetConfig+0x2c4>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d004      	beq.n	8009928 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6a1b      	ldr	r3, [r3, #32]
 8009922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009924:	4313      	orrs	r3, r2
 8009926:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009938:	430a      	orrs	r2, r1
 800993a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a90      	ldr	r2, [pc, #576]	@ (8009b84 <UART_SetConfig+0x2c8>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d126      	bne.n	8009994 <UART_SetConfig+0xd8>
 8009946:	4b90      	ldr	r3, [pc, #576]	@ (8009b88 <UART_SetConfig+0x2cc>)
 8009948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800994c:	f003 0303 	and.w	r3, r3, #3
 8009950:	2b03      	cmp	r3, #3
 8009952:	d81b      	bhi.n	800998c <UART_SetConfig+0xd0>
 8009954:	a201      	add	r2, pc, #4	@ (adr r2, 800995c <UART_SetConfig+0xa0>)
 8009956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800995a:	bf00      	nop
 800995c:	0800996d 	.word	0x0800996d
 8009960:	0800997d 	.word	0x0800997d
 8009964:	08009975 	.word	0x08009975
 8009968:	08009985 	.word	0x08009985
 800996c:	2301      	movs	r3, #1
 800996e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009972:	e116      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009974:	2302      	movs	r3, #2
 8009976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800997a:	e112      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 800997c:	2304      	movs	r3, #4
 800997e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009982:	e10e      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009984:	2308      	movs	r3, #8
 8009986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800998a:	e10a      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 800998c:	2310      	movs	r3, #16
 800998e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009992:	e106      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a7c      	ldr	r2, [pc, #496]	@ (8009b8c <UART_SetConfig+0x2d0>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d138      	bne.n	8009a10 <UART_SetConfig+0x154>
 800999e:	4b7a      	ldr	r3, [pc, #488]	@ (8009b88 <UART_SetConfig+0x2cc>)
 80099a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099a4:	f003 030c 	and.w	r3, r3, #12
 80099a8:	2b0c      	cmp	r3, #12
 80099aa:	d82d      	bhi.n	8009a08 <UART_SetConfig+0x14c>
 80099ac:	a201      	add	r2, pc, #4	@ (adr r2, 80099b4 <UART_SetConfig+0xf8>)
 80099ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b2:	bf00      	nop
 80099b4:	080099e9 	.word	0x080099e9
 80099b8:	08009a09 	.word	0x08009a09
 80099bc:	08009a09 	.word	0x08009a09
 80099c0:	08009a09 	.word	0x08009a09
 80099c4:	080099f9 	.word	0x080099f9
 80099c8:	08009a09 	.word	0x08009a09
 80099cc:	08009a09 	.word	0x08009a09
 80099d0:	08009a09 	.word	0x08009a09
 80099d4:	080099f1 	.word	0x080099f1
 80099d8:	08009a09 	.word	0x08009a09
 80099dc:	08009a09 	.word	0x08009a09
 80099e0:	08009a09 	.word	0x08009a09
 80099e4:	08009a01 	.word	0x08009a01
 80099e8:	2300      	movs	r3, #0
 80099ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099ee:	e0d8      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 80099f0:	2302      	movs	r3, #2
 80099f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099f6:	e0d4      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 80099f8:	2304      	movs	r3, #4
 80099fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099fe:	e0d0      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a00:	2308      	movs	r3, #8
 8009a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a06:	e0cc      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a08:	2310      	movs	r3, #16
 8009a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a0e:	e0c8      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a5e      	ldr	r2, [pc, #376]	@ (8009b90 <UART_SetConfig+0x2d4>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d125      	bne.n	8009a66 <UART_SetConfig+0x1aa>
 8009a1a:	4b5b      	ldr	r3, [pc, #364]	@ (8009b88 <UART_SetConfig+0x2cc>)
 8009a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009a24:	2b30      	cmp	r3, #48	@ 0x30
 8009a26:	d016      	beq.n	8009a56 <UART_SetConfig+0x19a>
 8009a28:	2b30      	cmp	r3, #48	@ 0x30
 8009a2a:	d818      	bhi.n	8009a5e <UART_SetConfig+0x1a2>
 8009a2c:	2b20      	cmp	r3, #32
 8009a2e:	d00a      	beq.n	8009a46 <UART_SetConfig+0x18a>
 8009a30:	2b20      	cmp	r3, #32
 8009a32:	d814      	bhi.n	8009a5e <UART_SetConfig+0x1a2>
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d002      	beq.n	8009a3e <UART_SetConfig+0x182>
 8009a38:	2b10      	cmp	r3, #16
 8009a3a:	d008      	beq.n	8009a4e <UART_SetConfig+0x192>
 8009a3c:	e00f      	b.n	8009a5e <UART_SetConfig+0x1a2>
 8009a3e:	2300      	movs	r3, #0
 8009a40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a44:	e0ad      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a46:	2302      	movs	r3, #2
 8009a48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a4c:	e0a9      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a4e:	2304      	movs	r3, #4
 8009a50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a54:	e0a5      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a56:	2308      	movs	r3, #8
 8009a58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a5c:	e0a1      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a5e:	2310      	movs	r3, #16
 8009a60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a64:	e09d      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a4a      	ldr	r2, [pc, #296]	@ (8009b94 <UART_SetConfig+0x2d8>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d125      	bne.n	8009abc <UART_SetConfig+0x200>
 8009a70:	4b45      	ldr	r3, [pc, #276]	@ (8009b88 <UART_SetConfig+0x2cc>)
 8009a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009a7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a7c:	d016      	beq.n	8009aac <UART_SetConfig+0x1f0>
 8009a7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a80:	d818      	bhi.n	8009ab4 <UART_SetConfig+0x1f8>
 8009a82:	2b80      	cmp	r3, #128	@ 0x80
 8009a84:	d00a      	beq.n	8009a9c <UART_SetConfig+0x1e0>
 8009a86:	2b80      	cmp	r3, #128	@ 0x80
 8009a88:	d814      	bhi.n	8009ab4 <UART_SetConfig+0x1f8>
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d002      	beq.n	8009a94 <UART_SetConfig+0x1d8>
 8009a8e:	2b40      	cmp	r3, #64	@ 0x40
 8009a90:	d008      	beq.n	8009aa4 <UART_SetConfig+0x1e8>
 8009a92:	e00f      	b.n	8009ab4 <UART_SetConfig+0x1f8>
 8009a94:	2300      	movs	r3, #0
 8009a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a9a:	e082      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009a9c:	2302      	movs	r3, #2
 8009a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aa2:	e07e      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009aa4:	2304      	movs	r3, #4
 8009aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aaa:	e07a      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009aac:	2308      	movs	r3, #8
 8009aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ab2:	e076      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009ab4:	2310      	movs	r3, #16
 8009ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aba:	e072      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4a35      	ldr	r2, [pc, #212]	@ (8009b98 <UART_SetConfig+0x2dc>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d12a      	bne.n	8009b1c <UART_SetConfig+0x260>
 8009ac6:	4b30      	ldr	r3, [pc, #192]	@ (8009b88 <UART_SetConfig+0x2cc>)
 8009ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009acc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ad0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ad4:	d01a      	beq.n	8009b0c <UART_SetConfig+0x250>
 8009ad6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ada:	d81b      	bhi.n	8009b14 <UART_SetConfig+0x258>
 8009adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ae0:	d00c      	beq.n	8009afc <UART_SetConfig+0x240>
 8009ae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ae6:	d815      	bhi.n	8009b14 <UART_SetConfig+0x258>
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d003      	beq.n	8009af4 <UART_SetConfig+0x238>
 8009aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009af0:	d008      	beq.n	8009b04 <UART_SetConfig+0x248>
 8009af2:	e00f      	b.n	8009b14 <UART_SetConfig+0x258>
 8009af4:	2300      	movs	r3, #0
 8009af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009afa:	e052      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009afc:	2302      	movs	r3, #2
 8009afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b02:	e04e      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b04:	2304      	movs	r3, #4
 8009b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b0a:	e04a      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b0c:	2308      	movs	r3, #8
 8009b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b12:	e046      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b14:	2310      	movs	r3, #16
 8009b16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b1a:	e042      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a17      	ldr	r2, [pc, #92]	@ (8009b80 <UART_SetConfig+0x2c4>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d13a      	bne.n	8009b9c <UART_SetConfig+0x2e0>
 8009b26:	4b18      	ldr	r3, [pc, #96]	@ (8009b88 <UART_SetConfig+0x2cc>)
 8009b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009b30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b34:	d01a      	beq.n	8009b6c <UART_SetConfig+0x2b0>
 8009b36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b3a:	d81b      	bhi.n	8009b74 <UART_SetConfig+0x2b8>
 8009b3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b40:	d00c      	beq.n	8009b5c <UART_SetConfig+0x2a0>
 8009b42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b46:	d815      	bhi.n	8009b74 <UART_SetConfig+0x2b8>
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d003      	beq.n	8009b54 <UART_SetConfig+0x298>
 8009b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b50:	d008      	beq.n	8009b64 <UART_SetConfig+0x2a8>
 8009b52:	e00f      	b.n	8009b74 <UART_SetConfig+0x2b8>
 8009b54:	2300      	movs	r3, #0
 8009b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b5a:	e022      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b5c:	2302      	movs	r3, #2
 8009b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b62:	e01e      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b64:	2304      	movs	r3, #4
 8009b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b6a:	e01a      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b6c:	2308      	movs	r3, #8
 8009b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b72:	e016      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b74:	2310      	movs	r3, #16
 8009b76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b7a:	e012      	b.n	8009ba2 <UART_SetConfig+0x2e6>
 8009b7c:	efff69f3 	.word	0xefff69f3
 8009b80:	40008000 	.word	0x40008000
 8009b84:	40013800 	.word	0x40013800
 8009b88:	40021000 	.word	0x40021000
 8009b8c:	40004400 	.word	0x40004400
 8009b90:	40004800 	.word	0x40004800
 8009b94:	40004c00 	.word	0x40004c00
 8009b98:	40005000 	.word	0x40005000
 8009b9c:	2310      	movs	r3, #16
 8009b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a9f      	ldr	r2, [pc, #636]	@ (8009e24 <UART_SetConfig+0x568>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d17a      	bne.n	8009ca2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009bac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009bb0:	2b08      	cmp	r3, #8
 8009bb2:	d824      	bhi.n	8009bfe <UART_SetConfig+0x342>
 8009bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8009bbc <UART_SetConfig+0x300>)
 8009bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bba:	bf00      	nop
 8009bbc:	08009be1 	.word	0x08009be1
 8009bc0:	08009bff 	.word	0x08009bff
 8009bc4:	08009be9 	.word	0x08009be9
 8009bc8:	08009bff 	.word	0x08009bff
 8009bcc:	08009bef 	.word	0x08009bef
 8009bd0:	08009bff 	.word	0x08009bff
 8009bd4:	08009bff 	.word	0x08009bff
 8009bd8:	08009bff 	.word	0x08009bff
 8009bdc:	08009bf7 	.word	0x08009bf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009be0:	f7fc fdf0 	bl	80067c4 <HAL_RCC_GetPCLK1Freq>
 8009be4:	61f8      	str	r0, [r7, #28]
        break;
 8009be6:	e010      	b.n	8009c0a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009be8:	4b8f      	ldr	r3, [pc, #572]	@ (8009e28 <UART_SetConfig+0x56c>)
 8009bea:	61fb      	str	r3, [r7, #28]
        break;
 8009bec:	e00d      	b.n	8009c0a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bee:	f7fc fd51 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 8009bf2:	61f8      	str	r0, [r7, #28]
        break;
 8009bf4:	e009      	b.n	8009c0a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bfa:	61fb      	str	r3, [r7, #28]
        break;
 8009bfc:	e005      	b.n	8009c0a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009c08:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	f000 80fb 	beq.w	8009e08 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	685a      	ldr	r2, [r3, #4]
 8009c16:	4613      	mov	r3, r2
 8009c18:	005b      	lsls	r3, r3, #1
 8009c1a:	4413      	add	r3, r2
 8009c1c:	69fa      	ldr	r2, [r7, #28]
 8009c1e:	429a      	cmp	r2, r3
 8009c20:	d305      	bcc.n	8009c2e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009c28:	69fa      	ldr	r2, [r7, #28]
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d903      	bls.n	8009c36 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009c34:	e0e8      	b.n	8009e08 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	461c      	mov	r4, r3
 8009c3c:	4615      	mov	r5, r2
 8009c3e:	f04f 0200 	mov.w	r2, #0
 8009c42:	f04f 0300 	mov.w	r3, #0
 8009c46:	022b      	lsls	r3, r5, #8
 8009c48:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009c4c:	0222      	lsls	r2, r4, #8
 8009c4e:	68f9      	ldr	r1, [r7, #12]
 8009c50:	6849      	ldr	r1, [r1, #4]
 8009c52:	0849      	lsrs	r1, r1, #1
 8009c54:	2000      	movs	r0, #0
 8009c56:	4688      	mov	r8, r1
 8009c58:	4681      	mov	r9, r0
 8009c5a:	eb12 0a08 	adds.w	sl, r2, r8
 8009c5e:	eb43 0b09 	adc.w	fp, r3, r9
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	603b      	str	r3, [r7, #0]
 8009c6a:	607a      	str	r2, [r7, #4]
 8009c6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c70:	4650      	mov	r0, sl
 8009c72:	4659      	mov	r1, fp
 8009c74:	f7f6 fb04 	bl	8000280 <__aeabi_uldivmod>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	4613      	mov	r3, r2
 8009c7e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c80:	69bb      	ldr	r3, [r7, #24]
 8009c82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c86:	d308      	bcc.n	8009c9a <UART_SetConfig+0x3de>
 8009c88:	69bb      	ldr	r3, [r7, #24]
 8009c8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c8e:	d204      	bcs.n	8009c9a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	69ba      	ldr	r2, [r7, #24]
 8009c96:	60da      	str	r2, [r3, #12]
 8009c98:	e0b6      	b.n	8009e08 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009ca0:	e0b2      	b.n	8009e08 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	69db      	ldr	r3, [r3, #28]
 8009ca6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009caa:	d15e      	bne.n	8009d6a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009cac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d828      	bhi.n	8009d06 <UART_SetConfig+0x44a>
 8009cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8009cbc <UART_SetConfig+0x400>)
 8009cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cba:	bf00      	nop
 8009cbc:	08009ce1 	.word	0x08009ce1
 8009cc0:	08009ce9 	.word	0x08009ce9
 8009cc4:	08009cf1 	.word	0x08009cf1
 8009cc8:	08009d07 	.word	0x08009d07
 8009ccc:	08009cf7 	.word	0x08009cf7
 8009cd0:	08009d07 	.word	0x08009d07
 8009cd4:	08009d07 	.word	0x08009d07
 8009cd8:	08009d07 	.word	0x08009d07
 8009cdc:	08009cff 	.word	0x08009cff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ce0:	f7fc fd70 	bl	80067c4 <HAL_RCC_GetPCLK1Freq>
 8009ce4:	61f8      	str	r0, [r7, #28]
        break;
 8009ce6:	e014      	b.n	8009d12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ce8:	f7fc fd82 	bl	80067f0 <HAL_RCC_GetPCLK2Freq>
 8009cec:	61f8      	str	r0, [r7, #28]
        break;
 8009cee:	e010      	b.n	8009d12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009cf0:	4b4d      	ldr	r3, [pc, #308]	@ (8009e28 <UART_SetConfig+0x56c>)
 8009cf2:	61fb      	str	r3, [r7, #28]
        break;
 8009cf4:	e00d      	b.n	8009d12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cf6:	f7fc fccd 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 8009cfa:	61f8      	str	r0, [r7, #28]
        break;
 8009cfc:	e009      	b.n	8009d12 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d02:	61fb      	str	r3, [r7, #28]
        break;
 8009d04:	e005      	b.n	8009d12 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009d10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d12:	69fb      	ldr	r3, [r7, #28]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d077      	beq.n	8009e08 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	005a      	lsls	r2, r3, #1
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	085b      	lsrs	r3, r3, #1
 8009d22:	441a      	add	r2, r3
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d2c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	2b0f      	cmp	r3, #15
 8009d32:	d916      	bls.n	8009d62 <UART_SetConfig+0x4a6>
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d3a:	d212      	bcs.n	8009d62 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	f023 030f 	bic.w	r3, r3, #15
 8009d44:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	085b      	lsrs	r3, r3, #1
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	f003 0307 	and.w	r3, r3, #7
 8009d50:	b29a      	uxth	r2, r3
 8009d52:	8afb      	ldrh	r3, [r7, #22]
 8009d54:	4313      	orrs	r3, r2
 8009d56:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	8afa      	ldrh	r2, [r7, #22]
 8009d5e:	60da      	str	r2, [r3, #12]
 8009d60:	e052      	b.n	8009e08 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009d62:	2301      	movs	r3, #1
 8009d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009d68:	e04e      	b.n	8009e08 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d6a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009d6e:	2b08      	cmp	r3, #8
 8009d70:	d827      	bhi.n	8009dc2 <UART_SetConfig+0x506>
 8009d72:	a201      	add	r2, pc, #4	@ (adr r2, 8009d78 <UART_SetConfig+0x4bc>)
 8009d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d78:	08009d9d 	.word	0x08009d9d
 8009d7c:	08009da5 	.word	0x08009da5
 8009d80:	08009dad 	.word	0x08009dad
 8009d84:	08009dc3 	.word	0x08009dc3
 8009d88:	08009db3 	.word	0x08009db3
 8009d8c:	08009dc3 	.word	0x08009dc3
 8009d90:	08009dc3 	.word	0x08009dc3
 8009d94:	08009dc3 	.word	0x08009dc3
 8009d98:	08009dbb 	.word	0x08009dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d9c:	f7fc fd12 	bl	80067c4 <HAL_RCC_GetPCLK1Freq>
 8009da0:	61f8      	str	r0, [r7, #28]
        break;
 8009da2:	e014      	b.n	8009dce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009da4:	f7fc fd24 	bl	80067f0 <HAL_RCC_GetPCLK2Freq>
 8009da8:	61f8      	str	r0, [r7, #28]
        break;
 8009daa:	e010      	b.n	8009dce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009dac:	4b1e      	ldr	r3, [pc, #120]	@ (8009e28 <UART_SetConfig+0x56c>)
 8009dae:	61fb      	str	r3, [r7, #28]
        break;
 8009db0:	e00d      	b.n	8009dce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009db2:	f7fc fc6f 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 8009db6:	61f8      	str	r0, [r7, #28]
        break;
 8009db8:	e009      	b.n	8009dce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dbe:	61fb      	str	r3, [r7, #28]
        break;
 8009dc0:	e005      	b.n	8009dce <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009dcc:	bf00      	nop
    }

    if (pclk != 0U)
 8009dce:	69fb      	ldr	r3, [r7, #28]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d019      	beq.n	8009e08 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	085a      	lsrs	r2, r3, #1
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	441a      	add	r2, r3
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009de8:	69bb      	ldr	r3, [r7, #24]
 8009dea:	2b0f      	cmp	r3, #15
 8009dec:	d909      	bls.n	8009e02 <UART_SetConfig+0x546>
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009df4:	d205      	bcs.n	8009e02 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	b29a      	uxth	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	60da      	str	r2, [r3, #12]
 8009e00:	e002      	b.n	8009e08 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2200      	movs	r2, #0
 8009e12:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009e14:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3728      	adds	r7, #40	@ 0x28
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e22:	bf00      	nop
 8009e24:	40008000 	.word	0x40008000
 8009e28:	00f42400 	.word	0x00f42400

08009e2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e38:	f003 0308 	and.w	r3, r3, #8
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d00a      	beq.n	8009e56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	430a      	orrs	r2, r1
 8009e54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d00a      	beq.n	8009e78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	430a      	orrs	r2, r1
 8009e76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e7c:	f003 0302 	and.w	r3, r3, #2
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00a      	beq.n	8009e9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	430a      	orrs	r2, r1
 8009e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e9e:	f003 0304 	and.w	r3, r3, #4
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00a      	beq.n	8009ebc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	430a      	orrs	r2, r1
 8009eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ec0:	f003 0310 	and.w	r3, r3, #16
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d00a      	beq.n	8009ede <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	430a      	orrs	r2, r1
 8009edc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ee2:	f003 0320 	and.w	r3, r3, #32
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00a      	beq.n	8009f00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	430a      	orrs	r2, r1
 8009efe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d01a      	beq.n	8009f42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	430a      	orrs	r2, r1
 8009f20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f2a:	d10a      	bne.n	8009f42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	430a      	orrs	r2, r1
 8009f40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00a      	beq.n	8009f64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	430a      	orrs	r2, r1
 8009f62:	605a      	str	r2, [r3, #4]
  }
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b098      	sub	sp, #96	@ 0x60
 8009f74:	af02      	add	r7, sp, #8
 8009f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f80:	f7fa f870 	bl	8004064 <HAL_GetTick>
 8009f84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f003 0308 	and.w	r3, r3, #8
 8009f90:	2b08      	cmp	r3, #8
 8009f92:	d12e      	bne.n	8009ff2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f98:	9300      	str	r3, [sp, #0]
 8009f9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f000 f88c 	bl	800a0c0 <UART_WaitOnFlagUntilTimeout>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d021      	beq.n	8009ff2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fb6:	e853 3f00 	ldrex	r3, [r3]
 8009fba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	461a      	mov	r2, r3
 8009fca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009fd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009fd4:	e841 2300 	strex	r3, r2, [r1]
 8009fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d1e6      	bne.n	8009fae <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2220      	movs	r2, #32
 8009fe4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fee:	2303      	movs	r3, #3
 8009ff0:	e062      	b.n	800a0b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f003 0304 	and.w	r3, r3, #4
 8009ffc:	2b04      	cmp	r3, #4
 8009ffe:	d149      	bne.n	800a094 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a000:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a008:	2200      	movs	r2, #0
 800a00a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 f856 	bl	800a0c0 <UART_WaitOnFlagUntilTimeout>
 800a014:	4603      	mov	r3, r0
 800a016:	2b00      	cmp	r3, #0
 800a018:	d03c      	beq.n	800a094 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a022:	e853 3f00 	ldrex	r3, [r3]
 800a026:	623b      	str	r3, [r7, #32]
   return(result);
 800a028:	6a3b      	ldr	r3, [r7, #32]
 800a02a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a02e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	461a      	mov	r2, r3
 800a036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a038:	633b      	str	r3, [r7, #48]	@ 0x30
 800a03a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a03c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a03e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a040:	e841 2300 	strex	r3, r2, [r1]
 800a044:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1e6      	bne.n	800a01a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	3308      	adds	r3, #8
 800a052:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	e853 3f00 	ldrex	r3, [r3]
 800a05a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f023 0301 	bic.w	r3, r3, #1
 800a062:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	3308      	adds	r3, #8
 800a06a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a06c:	61fa      	str	r2, [r7, #28]
 800a06e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a070:	69b9      	ldr	r1, [r7, #24]
 800a072:	69fa      	ldr	r2, [r7, #28]
 800a074:	e841 2300 	strex	r3, r2, [r1]
 800a078:	617b      	str	r3, [r7, #20]
   return(result);
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d1e5      	bne.n	800a04c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2220      	movs	r2, #32
 800a084:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a090:	2303      	movs	r3, #3
 800a092:	e011      	b.n	800a0b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2220      	movs	r2, #32
 800a098:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2220      	movs	r2, #32
 800a09e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a0b6:	2300      	movs	r3, #0
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3758      	adds	r7, #88	@ 0x58
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	603b      	str	r3, [r7, #0]
 800a0cc:	4613      	mov	r3, r2
 800a0ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0d0:	e04f      	b.n	800a172 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0d2:	69bb      	ldr	r3, [r7, #24]
 800a0d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d8:	d04b      	beq.n	800a172 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0da:	f7f9 ffc3 	bl	8004064 <HAL_GetTick>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	1ad3      	subs	r3, r2, r3
 800a0e4:	69ba      	ldr	r2, [r7, #24]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d302      	bcc.n	800a0f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d101      	bne.n	800a0f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a0f0:	2303      	movs	r3, #3
 800a0f2:	e04e      	b.n	800a192 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f003 0304 	and.w	r3, r3, #4
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d037      	beq.n	800a172 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	2b80      	cmp	r3, #128	@ 0x80
 800a106:	d034      	beq.n	800a172 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	2b40      	cmp	r3, #64	@ 0x40
 800a10c:	d031      	beq.n	800a172 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	69db      	ldr	r3, [r3, #28]
 800a114:	f003 0308 	and.w	r3, r3, #8
 800a118:	2b08      	cmp	r3, #8
 800a11a:	d110      	bne.n	800a13e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2208      	movs	r2, #8
 800a122:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a124:	68f8      	ldr	r0, [r7, #12]
 800a126:	f000 f838 	bl	800a19a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2208      	movs	r2, #8
 800a12e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2200      	movs	r2, #0
 800a136:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a13a:	2301      	movs	r3, #1
 800a13c:	e029      	b.n	800a192 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	69db      	ldr	r3, [r3, #28]
 800a144:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a148:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a14c:	d111      	bne.n	800a172 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a156:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a158:	68f8      	ldr	r0, [r7, #12]
 800a15a:	f000 f81e 	bl	800a19a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2220      	movs	r2, #32
 800a162:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2200      	movs	r2, #0
 800a16a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a16e:	2303      	movs	r3, #3
 800a170:	e00f      	b.n	800a192 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	69da      	ldr	r2, [r3, #28]
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	4013      	ands	r3, r2
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	429a      	cmp	r2, r3
 800a180:	bf0c      	ite	eq
 800a182:	2301      	moveq	r3, #1
 800a184:	2300      	movne	r3, #0
 800a186:	b2db      	uxtb	r3, r3
 800a188:	461a      	mov	r2, r3
 800a18a:	79fb      	ldrb	r3, [r7, #7]
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d0a0      	beq.n	800a0d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3710      	adds	r7, #16
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a19a:	b480      	push	{r7}
 800a19c:	b095      	sub	sp, #84	@ 0x54
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1aa:	e853 3f00 	ldrex	r3, [r3]
 800a1ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	461a      	mov	r2, r3
 800a1be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1c8:	e841 2300 	strex	r3, r2, [r1]
 800a1cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d1e6      	bne.n	800a1a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	3308      	adds	r3, #8
 800a1da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1dc:	6a3b      	ldr	r3, [r7, #32]
 800a1de:	e853 3f00 	ldrex	r3, [r3]
 800a1e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	f023 0301 	bic.w	r3, r3, #1
 800a1ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	3308      	adds	r3, #8
 800a1f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1fc:	e841 2300 	strex	r3, r2, [r1]
 800a200:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a204:	2b00      	cmp	r3, #0
 800a206:	d1e5      	bne.n	800a1d4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d118      	bne.n	800a242 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	e853 3f00 	ldrex	r3, [r3]
 800a21c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	f023 0310 	bic.w	r3, r3, #16
 800a224:	647b      	str	r3, [r7, #68]	@ 0x44
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	461a      	mov	r2, r3
 800a22c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a22e:	61bb      	str	r3, [r7, #24]
 800a230:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a232:	6979      	ldr	r1, [r7, #20]
 800a234:	69ba      	ldr	r2, [r7, #24]
 800a236:	e841 2300 	strex	r3, r2, [r1]
 800a23a:	613b      	str	r3, [r7, #16]
   return(result);
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d1e6      	bne.n	800a210 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2220      	movs	r2, #32
 800a246:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2200      	movs	r2, #0
 800a24e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a256:	bf00      	nop
 800a258:	3754      	adds	r7, #84	@ 0x54
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr

0800a262 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a262:	b084      	sub	sp, #16
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	f107 001c 	add.w	r0, r7, #28
 800a270:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 fa69 	bl	800a758 <USB_CoreReset>
 800a286:	4603      	mov	r3, r0
 800a288:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a28a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d106      	bne.n	800a2a0 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a296:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	639a      	str	r2, [r3, #56]	@ 0x38
 800a29e:	e005      	b.n	800a2ac <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a2ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3710      	adds	r7, #16
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a2b8:	b004      	add	sp, #16
 800a2ba:	4770      	bx	lr

0800a2bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b083      	sub	sp, #12
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	f023 0201 	bic.w	r2, r3, #1
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	370c      	adds	r7, #12
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr

0800a2de <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a2de:	b580      	push	{r7, lr}
 800a2e0:	b084      	sub	sp, #16
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a2fa:	78fb      	ldrb	r3, [r7, #3]
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d115      	bne.n	800a32c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	68db      	ldr	r3, [r3, #12]
 800a304:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a30c:	200a      	movs	r0, #10
 800a30e:	f7f9 feb5 	bl	800407c <HAL_Delay>
      ms += 10U;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	330a      	adds	r3, #10
 800a316:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f000 fa0f 	bl	800a73c <USB_GetMode>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b01      	cmp	r3, #1
 800a322:	d01e      	beq.n	800a362 <USB_SetCurrentMode+0x84>
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2bc7      	cmp	r3, #199	@ 0xc7
 800a328:	d9f0      	bls.n	800a30c <USB_SetCurrentMode+0x2e>
 800a32a:	e01a      	b.n	800a362 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a32c:	78fb      	ldrb	r3, [r7, #3]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d115      	bne.n	800a35e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a33e:	200a      	movs	r0, #10
 800a340:	f7f9 fe9c 	bl	800407c <HAL_Delay>
      ms += 10U;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	330a      	adds	r3, #10
 800a348:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 f9f6 	bl	800a73c <USB_GetMode>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d005      	beq.n	800a362 <USB_SetCurrentMode+0x84>
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2bc7      	cmp	r3, #199	@ 0xc7
 800a35a:	d9f0      	bls.n	800a33e <USB_SetCurrentMode+0x60>
 800a35c:	e001      	b.n	800a362 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a35e:	2301      	movs	r3, #1
 800a360:	e005      	b.n	800a36e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	2bc8      	cmp	r3, #200	@ 0xc8
 800a366:	d101      	bne.n	800a36c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a368:	2301      	movs	r3, #1
 800a36a:	e000      	b.n	800a36e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
	...

0800a378 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a378:	b084      	sub	sp, #16
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b086      	sub	sp, #24
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
 800a382:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a386:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a38a:	2300      	movs	r3, #0
 800a38c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a392:	2300      	movs	r3, #0
 800a394:	613b      	str	r3, [r7, #16]
 800a396:	e009      	b.n	800a3ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a398:	687a      	ldr	r2, [r7, #4]
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	3340      	adds	r3, #64	@ 0x40
 800a39e:	009b      	lsls	r3, r3, #2
 800a3a0:	4413      	add	r3, r2
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	613b      	str	r3, [r7, #16]
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	2b0e      	cmp	r3, #14
 800a3b0:	d9f2      	bls.n	800a398 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a3b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d11c      	bne.n	800a3f4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	68fa      	ldr	r2, [r7, #12]
 800a3c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3c8:	f043 0302 	orr.w	r3, r3, #2
 800a3cc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	601a      	str	r2, [r3, #0]
 800a3f2:	e005      	b.n	800a400 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3f8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a406:	461a      	mov	r2, r3
 800a408:	2300      	movs	r3, #0
 800a40a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a40c:	2103      	movs	r1, #3
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 f95a 	bl	800a6c8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a414:	2110      	movs	r1, #16
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 f8f6 	bl	800a608 <USB_FlushTxFifo>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d001      	beq.n	800a426 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 f920 	bl	800a66c <USB_FlushRxFifo>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d001      	beq.n	800a436 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a43c:	461a      	mov	r2, r3
 800a43e:	2300      	movs	r3, #0
 800a440:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a448:	461a      	mov	r2, r3
 800a44a:	2300      	movs	r3, #0
 800a44c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a454:	461a      	mov	r2, r3
 800a456:	2300      	movs	r3, #0
 800a458:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a45a:	2300      	movs	r3, #0
 800a45c:	613b      	str	r3, [r7, #16]
 800a45e:	e043      	b.n	800a4e8 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	015a      	lsls	r2, r3, #5
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	4413      	add	r3, r2
 800a468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a472:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a476:	d118      	bne.n	800a4aa <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d10a      	bne.n	800a494 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	015a      	lsls	r2, r3, #5
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	4413      	add	r3, r2
 800a486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a48a:	461a      	mov	r2, r3
 800a48c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a490:	6013      	str	r3, [r2, #0]
 800a492:	e013      	b.n	800a4bc <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	015a      	lsls	r2, r3, #5
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	4413      	add	r3, r2
 800a49c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a4a6:	6013      	str	r3, [r2, #0]
 800a4a8:	e008      	b.n	800a4bc <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	015a      	lsls	r2, r3, #5
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	015a      	lsls	r2, r3, #5
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	015a      	lsls	r2, r3, #5
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4da:	461a      	mov	r2, r3
 800a4dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a4e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	613b      	str	r3, [r7, #16]
 800a4e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d3b5      	bcc.n	800a460 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	613b      	str	r3, [r7, #16]
 800a4f8:	e043      	b.n	800a582 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	015a      	lsls	r2, r3, #5
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	4413      	add	r3, r2
 800a502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a50c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a510:	d118      	bne.n	800a544 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10a      	bne.n	800a52e <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	015a      	lsls	r2, r3, #5
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	4413      	add	r3, r2
 800a520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a524:	461a      	mov	r2, r3
 800a526:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a52a:	6013      	str	r3, [r2, #0]
 800a52c:	e013      	b.n	800a556 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	015a      	lsls	r2, r3, #5
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	4413      	add	r3, r2
 800a536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a53a:	461a      	mov	r2, r3
 800a53c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a540:	6013      	str	r3, [r2, #0]
 800a542:	e008      	b.n	800a556 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	015a      	lsls	r2, r3, #5
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	4413      	add	r3, r2
 800a54c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a550:	461a      	mov	r2, r3
 800a552:	2300      	movs	r3, #0
 800a554:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	015a      	lsls	r2, r3, #5
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	4413      	add	r3, r2
 800a55e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a562:	461a      	mov	r2, r3
 800a564:	2300      	movs	r3, #0
 800a566:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	015a      	lsls	r2, r3, #5
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	4413      	add	r3, r2
 800a570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a574:	461a      	mov	r2, r3
 800a576:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a57a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	3301      	adds	r3, #1
 800a580:	613b      	str	r3, [r7, #16]
 800a582:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a586:	461a      	mov	r2, r3
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d3b5      	bcc.n	800a4fa <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a594:	691b      	ldr	r3, [r3, #16]
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a59c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a5ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	f043 0210 	orr.w	r2, r3, #16
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	699a      	ldr	r2, [r3, #24]
 800a5c0:	4b10      	ldr	r3, [pc, #64]	@ (800a604 <USB_DevInit+0x28c>)
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a5c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d005      	beq.n	800a5dc <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	699b      	ldr	r3, [r3, #24]
 800a5d4:	f043 0208 	orr.w	r2, r3, #8
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a5dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d107      	bne.n	800a5f4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	699b      	ldr	r3, [r3, #24]
 800a5e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5ec:	f043 0304 	orr.w	r3, r3, #4
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a5f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3718      	adds	r7, #24
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a600:	b004      	add	sp, #16
 800a602:	4770      	bx	lr
 800a604:	803c3800 	.word	0x803c3800

0800a608 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a608:	b480      	push	{r7}
 800a60a:	b085      	sub	sp, #20
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a612:	2300      	movs	r3, #0
 800a614:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	3301      	adds	r3, #1
 800a61a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a622:	d901      	bls.n	800a628 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a624:	2303      	movs	r3, #3
 800a626:	e01b      	b.n	800a660 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	daf2      	bge.n	800a616 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a630:	2300      	movs	r3, #0
 800a632:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	019b      	lsls	r3, r3, #6
 800a638:	f043 0220 	orr.w	r2, r3, #32
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	3301      	adds	r3, #1
 800a644:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a64c:	d901      	bls.n	800a652 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a64e:	2303      	movs	r3, #3
 800a650:	e006      	b.n	800a660 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	691b      	ldr	r3, [r3, #16]
 800a656:	f003 0320 	and.w	r3, r3, #32
 800a65a:	2b20      	cmp	r3, #32
 800a65c:	d0f0      	beq.n	800a640 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a65e:	2300      	movs	r3, #0
}
 800a660:	4618      	mov	r0, r3
 800a662:	3714      	adds	r7, #20
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a674:	2300      	movs	r3, #0
 800a676:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	3301      	adds	r3, #1
 800a67c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a684:	d901      	bls.n	800a68a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a686:	2303      	movs	r3, #3
 800a688:	e018      	b.n	800a6bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	daf2      	bge.n	800a678 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a692:	2300      	movs	r3, #0
 800a694:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2210      	movs	r2, #16
 800a69a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	3301      	adds	r3, #1
 800a6a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6a8:	d901      	bls.n	800a6ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a6aa:	2303      	movs	r3, #3
 800a6ac:	e006      	b.n	800a6bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	f003 0310 	and.w	r3, r3, #16
 800a6b6:	2b10      	cmp	r3, #16
 800a6b8:	d0f0      	beq.n	800a69c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a6ba:	2300      	movs	r3, #0
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3714      	adds	r7, #20
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	460b      	mov	r3, r1
 800a6d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6de:	681a      	ldr	r2, [r3, #0]
 800a6e0:	78fb      	ldrb	r3, [r7, #3]
 800a6e2:	68f9      	ldr	r1, [r7, #12]
 800a6e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3714      	adds	r7, #20
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr

0800a6fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6fa:	b480      	push	{r7}
 800a6fc:	b085      	sub	sp, #20
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	68fa      	ldr	r2, [r7, #12]
 800a710:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a728:	f043 0302 	orr.w	r3, r3, #2
 800a72c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a72e:	2300      	movs	r3, #0
}
 800a730:	4618      	mov	r0, r3
 800a732:	3714      	adds	r7, #20
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	695b      	ldr	r3, [r3, #20]
 800a748:	f003 0301 	and.w	r3, r3, #1
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	370c      	adds	r7, #12
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr

0800a758 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a760:	2300      	movs	r3, #0
 800a762:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	3301      	adds	r3, #1
 800a768:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a770:	d901      	bls.n	800a776 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a772:	2303      	movs	r3, #3
 800a774:	e022      	b.n	800a7bc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	daf2      	bge.n	800a764 <USB_CoreReset+0xc>

  count = 10U;
 800a77e:	230a      	movs	r3, #10
 800a780:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a782:	e002      	b.n	800a78a <USB_CoreReset+0x32>
  {
    count--;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	3b01      	subs	r3, #1
 800a788:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1f9      	bne.n	800a784 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	f043 0201 	orr.w	r2, r3, #1
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7a8:	d901      	bls.n	800a7ae <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	e006      	b.n	800a7bc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	691b      	ldr	r3, [r3, #16]
 800a7b2:	f003 0301 	and.w	r3, r3, #1
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d0f0      	beq.n	800a79c <USB_CoreReset+0x44>

  return HAL_OK;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3714      	adds	r7, #20
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b08a      	sub	sp, #40	@ 0x28
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	60f8      	str	r0, [r7, #12]
 800a7d0:	60b9      	str	r1, [r7, #8]
 800a7d2:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d106      	bne.n	800a7f4 <sendMessageVector+0x2c>
 800a7e6:	4b6a      	ldr	r3, [pc, #424]	@ (800a990 <sendMessageVector+0x1c8>)
 800a7e8:	4a6a      	ldr	r2, [pc, #424]	@ (800a994 <sendMessageVector+0x1cc>)
 800a7ea:	f240 3116 	movw	r1, #790	@ 0x316
 800a7ee:	486a      	ldr	r0, [pc, #424]	@ (800a998 <sendMessageVector+0x1d0>)
 800a7f0:	f007 f82a 	bl	8011848 <__assert_func>
    assert( pIoVec != NULL );
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d106      	bne.n	800a808 <sendMessageVector+0x40>
 800a7fa:	4b68      	ldr	r3, [pc, #416]	@ (800a99c <sendMessageVector+0x1d4>)
 800a7fc:	4a65      	ldr	r2, [pc, #404]	@ (800a994 <sendMessageVector+0x1cc>)
 800a7fe:	f240 3117 	movw	r1, #791	@ 0x317
 800a802:	4865      	ldr	r0, [pc, #404]	@ (800a998 <sendMessageVector+0x1d0>)
 800a804:	f007 f820 	bl	8011848 <__assert_func>
    assert( pContext->getTime != NULL );
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d106      	bne.n	800a81e <sendMessageVector+0x56>
 800a810:	4b63      	ldr	r3, [pc, #396]	@ (800a9a0 <sendMessageVector+0x1d8>)
 800a812:	4a60      	ldr	r2, [pc, #384]	@ (800a994 <sendMessageVector+0x1cc>)
 800a814:	f44f 7146 	mov.w	r1, #792	@ 0x318
 800a818:	485f      	ldr	r0, [pc, #380]	@ (800a998 <sendMessageVector+0x1d0>)
 800a81a:	f007 f815 	bl	8011848 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	695b      	ldr	r3, [r3, #20]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d106      	bne.n	800a834 <sendMessageVector+0x6c>
 800a826:	4b5f      	ldr	r3, [pc, #380]	@ (800a9a4 <sendMessageVector+0x1dc>)
 800a828:	4a5a      	ldr	r2, [pc, #360]	@ (800a994 <sendMessageVector+0x1cc>)
 800a82a:	f240 311a 	movw	r1, #794	@ 0x31a
 800a82e:	485a      	ldr	r0, [pc, #360]	@ (800a998 <sendMessageVector+0x1d0>)
 800a830:	f007 f80a 	bl	8011848 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	623b      	str	r3, [r7, #32]
 800a838:	e007      	b.n	800a84a <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800a83a:	6a3b      	ldr	r3, [r7, #32]
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	69ba      	ldr	r2, [r7, #24]
 800a840:	4413      	add	r3, r2
 800a842:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	3308      	adds	r3, #8
 800a848:	623b      	str	r3, [r7, #32]
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a850:	3b01      	subs	r3, #1
 800a852:	00db      	lsls	r3, r3, #3
 800a854:	68ba      	ldr	r2, [r7, #8]
 800a856:	4413      	add	r3, r2
 800a858:	6a3a      	ldr	r2, [r7, #32]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d9ed      	bls.n	800a83a <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a866:	4798      	blx	r3
 800a868:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a86a:	e082      	b.n	800a972 <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	699b      	ldr	r3, [r3, #24]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d008      	beq.n	800a886 <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	699b      	ldr	r3, [r3, #24]
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	69d0      	ldr	r0, [r2, #28]
 800a87c:	69fa      	ldr	r2, [r7, #28]
 800a87e:	6a39      	ldr	r1, [r7, #32]
 800a880:	4798      	blx	r3
 800a882:	6278      	str	r0, [r7, #36]	@ 0x24
 800a884:	e009      	b.n	800a89a <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	695b      	ldr	r3, [r3, #20]
 800a88a:	68fa      	ldr	r2, [r7, #12]
 800a88c:	69d0      	ldr	r0, [r2, #28]
 800a88e:	6a3a      	ldr	r2, [r7, #32]
 800a890:	6811      	ldr	r1, [r2, #0]
 800a892:	6a3a      	ldr	r2, [r7, #32]
 800a894:	6852      	ldr	r2, [r2, #4]
 800a896:	4798      	blx	r3
 800a898:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800a89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	dd17      	ble.n	800a8d0 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800a8a0:	69ba      	ldr	r2, [r7, #24]
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	1ad3      	subs	r3, r2, r3
 800a8a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	dd06      	ble.n	800a8ba <sendMessageVector+0xf2>
 800a8ac:	4b3e      	ldr	r3, [pc, #248]	@ (800a9a8 <sendMessageVector+0x1e0>)
 800a8ae:	4a39      	ldr	r2, [pc, #228]	@ (800a994 <sendMessageVector+0x1cc>)
 800a8b0:	f240 313b 	movw	r1, #827	@ 0x33b
 800a8b4:	4838      	ldr	r0, [pc, #224]	@ (800a998 <sendMessageVector+0x1d0>)
 800a8b6:	f006 ffc7 	bl	8011848 <__assert_func>

            bytesSentOrError += sendResult;
 800a8ba:	697a      	ldr	r2, [r7, #20]
 800a8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8be:	4413      	add	r3, r2
 800a8c0:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8c6:	4798      	blx	r3
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	635a      	str	r2, [r3, #52]	@ 0x34
 800a8ce:	e00d      	b.n	800a8ec <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800a8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	da0a      	bge.n	800a8ec <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 800a8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d8:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d103      	bne.n	800a8ec <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2202      	movs	r2, #2
 800a8e8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8f0:	4798      	blx	r3
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	6939      	ldr	r1, [r7, #16]
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f000 f8f2 	bl	800aae0 <calculateElapsedTime>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800a902:	4293      	cmp	r3, r2
 800a904:	d83e      	bhi.n	800a984 <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a906:	e00b      	b.n	800a920 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800a908:	6a3b      	ldr	r3, [r7, #32]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	461a      	mov	r2, r3
 800a90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a910:	1a9b      	subs	r3, r3, r2
 800a912:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 800a914:	6a3b      	ldr	r3, [r7, #32]
 800a916:	3308      	adds	r3, #8
 800a918:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	3b01      	subs	r3, #1
 800a91e:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a926:	3b01      	subs	r3, #1
 800a928:	00db      	lsls	r3, r3, #3
 800a92a:	68ba      	ldr	r2, [r7, #8]
 800a92c:	4413      	add	r3, r2
 800a92e:	6a3a      	ldr	r2, [r7, #32]
 800a930:	429a      	cmp	r2, r3
 800a932:	d805      	bhi.n	800a940 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800a934:	6a3b      	ldr	r3, [r7, #32]
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93c:	4293      	cmp	r3, r2
 800a93e:	dae3      	bge.n	800a908 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 800a940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a942:	2b00      	cmp	r3, #0
 800a944:	dd15      	ble.n	800a972 <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a94c:	3b01      	subs	r3, #1
 800a94e:	00db      	lsls	r3, r3, #3
 800a950:	68ba      	ldr	r2, [r7, #8]
 800a952:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800a954:	6a3a      	ldr	r2, [r7, #32]
 800a956:	429a      	cmp	r2, r3
 800a958:	d80b      	bhi.n	800a972 <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800a95a:	6a3b      	ldr	r3, [r7, #32]
 800a95c:	681a      	ldr	r2, [r3, #0]
 800a95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a960:	441a      	add	r2, r3
 800a962:	6a3b      	ldr	r3, [r7, #32]
 800a964:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800a966:	6a3b      	ldr	r3, [r7, #32]
 800a968:	685a      	ldr	r2, [r3, #4]
 800a96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96c:	1ad2      	subs	r2, r2, r3
 800a96e:	6a3b      	ldr	r3, [r7, #32]
 800a970:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	429a      	cmp	r2, r3
 800a978:	da05      	bge.n	800a986 <sendMessageVector+0x1be>
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f6bf af75 	bge.w	800a86c <sendMessageVector+0xa4>
 800a982:	e000      	b.n	800a986 <sendMessageVector+0x1be>
            break;
 800a984:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800a986:	697b      	ldr	r3, [r7, #20]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3728      	adds	r7, #40	@ 0x28
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}
 800a990:	08013ab0 	.word	0x08013ab0
 800a994:	080145c8 	.word	0x080145c8
 800a998:	080139d4 	.word	0x080139d4
 800a99c:	08013ac4 	.word	0x08013ac4
 800a9a0:	08013ad4 	.word	0x08013ad4
 800a9a4:	08013af0 	.word	0x08013af0
 800a9a8:	08013b1c 	.word	0x08013b1c

0800a9ac <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b088      	sub	sp, #32
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	60f8      	str	r0, [r7, #12]
 800a9b4:	60b9      	str	r1, [r7, #8]
 800a9b6:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d106      	bne.n	800a9d4 <sendBuffer+0x28>
 800a9c6:	4b3f      	ldr	r3, [pc, #252]	@ (800aac4 <sendBuffer+0x118>)
 800a9c8:	4a3f      	ldr	r2, [pc, #252]	@ (800aac8 <sendBuffer+0x11c>)
 800a9ca:	f240 3181 	movw	r1, #897	@ 0x381
 800a9ce:	483f      	ldr	r0, [pc, #252]	@ (800aacc <sendBuffer+0x120>)
 800a9d0:	f006 ff3a 	bl	8011848 <__assert_func>
    assert( pContext->getTime != NULL );
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d106      	bne.n	800a9ea <sendBuffer+0x3e>
 800a9dc:	4b3c      	ldr	r3, [pc, #240]	@ (800aad0 <sendBuffer+0x124>)
 800a9de:	4a3a      	ldr	r2, [pc, #232]	@ (800aac8 <sendBuffer+0x11c>)
 800a9e0:	f240 3182 	movw	r1, #898	@ 0x382
 800a9e4:	4839      	ldr	r0, [pc, #228]	@ (800aacc <sendBuffer+0x120>)
 800a9e6:	f006 ff2f 	bl	8011848 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	695b      	ldr	r3, [r3, #20]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d106      	bne.n	800aa00 <sendBuffer+0x54>
 800a9f2:	4b38      	ldr	r3, [pc, #224]	@ (800aad4 <sendBuffer+0x128>)
 800a9f4:	4a34      	ldr	r2, [pc, #208]	@ (800aac8 <sendBuffer+0x11c>)
 800a9f6:	f240 3183 	movw	r1, #899	@ 0x383
 800a9fa:	4834      	ldr	r0, [pc, #208]	@ (800aacc <sendBuffer+0x120>)
 800a9fc:	f006 ff24 	bl	8011848 <__assert_func>
    assert( pIndex != NULL );
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d106      	bne.n	800aa14 <sendBuffer+0x68>
 800aa06:	4b34      	ldr	r3, [pc, #208]	@ (800aad8 <sendBuffer+0x12c>)
 800aa08:	4a2f      	ldr	r2, [pc, #188]	@ (800aac8 <sendBuffer+0x11c>)
 800aa0a:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800aa0e:	482f      	ldr	r0, [pc, #188]	@ (800aacc <sendBuffer+0x120>)
 800aa10:	f006 ff1a 	bl	8011848 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa18:	4798      	blx	r3
 800aa1a:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800aa1c:	e043      	b.n	800aaa6 <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	695b      	ldr	r3, [r3, #20]
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800aa26:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800aa28:	6879      	ldr	r1, [r7, #4]
 800aa2a:	1a8a      	subs	r2, r1, r2
 800aa2c:	69b9      	ldr	r1, [r7, #24]
 800aa2e:	4798      	blx	r3
 800aa30:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	dd1b      	ble.n	800aa70 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	1ad3      	subs	r3, r2, r3
 800aa3e:	693a      	ldr	r2, [r7, #16]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	dd06      	ble.n	800aa52 <sendBuffer+0xa6>
 800aa44:	4b25      	ldr	r3, [pc, #148]	@ (800aadc <sendBuffer+0x130>)
 800aa46:	4a20      	ldr	r2, [pc, #128]	@ (800aac8 <sendBuffer+0x11c>)
 800aa48:	f240 3193 	movw	r1, #915	@ 0x393
 800aa4c:	481f      	ldr	r0, [pc, #124]	@ (800aacc <sendBuffer+0x120>)
 800aa4e:	f006 fefb 	bl	8011848 <__assert_func>

            bytesSentOrError += sendResult;
 800aa52:	69fa      	ldr	r2, [r7, #28]
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	4413      	add	r3, r2
 800aa58:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	69ba      	ldr	r2, [r7, #24]
 800aa5e:	4413      	add	r3, r2
 800aa60:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa66:	4798      	blx	r3
 800aa68:	4602      	mov	r2, r0
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa6e:	e00d      	b.n	800aa8c <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	da0a      	bge.n	800aa8c <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d103      	bne.n	800aa8c <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2202      	movs	r2, #2
 800aa88:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa90:	4798      	blx	r3
 800aa92:	4603      	mov	r3, r0
 800aa94:	6979      	ldr	r1, [r7, #20]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f000 f822 	bl	800aae0 <calculateElapsedTime>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d807      	bhi.n	800aab6 <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	69fa      	ldr	r2, [r7, #28]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	da04      	bge.n	800aab8 <sendBuffer+0x10c>
 800aaae:	69fb      	ldr	r3, [r7, #28]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	dab4      	bge.n	800aa1e <sendBuffer+0x72>
 800aab4:	e000      	b.n	800aab8 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800aab6:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800aab8:	69fb      	ldr	r3, [r7, #28]
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3720      	adds	r7, #32
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}
 800aac2:	bf00      	nop
 800aac4:	08013ab0 	.word	0x08013ab0
 800aac8:	080145dc 	.word	0x080145dc
 800aacc:	080139d4 	.word	0x080139d4
 800aad0:	08013ad4 	.word	0x08013ad4
 800aad4:	08013af0 	.word	0x08013af0
 800aad8:	08013b5c 	.word	0x08013b5c
 800aadc:	08013b1c 	.word	0x08013b1c

0800aae0 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800aae0:	b480      	push	{r7}
 800aae2:	b083      	sub	sp, #12
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
    return later - start;
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	1ad3      	subs	r3, r2, r3
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	370c      	adds	r7, #12
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafa:	4770      	bx	lr

0800aafc <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	4603      	mov	r3, r0
 800ab04:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800ab06:	2300      	movs	r3, #0
 800ab08:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800ab0a:	79fb      	ldrb	r3, [r7, #7]
 800ab0c:	2b62      	cmp	r3, #98	@ 0x62
 800ab0e:	d00c      	beq.n	800ab2a <getAckFromPacketType+0x2e>
 800ab10:	2b62      	cmp	r3, #98	@ 0x62
 800ab12:	dc0d      	bgt.n	800ab30 <getAckFromPacketType+0x34>
 800ab14:	2b40      	cmp	r3, #64	@ 0x40
 800ab16:	d002      	beq.n	800ab1e <getAckFromPacketType+0x22>
 800ab18:	2b50      	cmp	r3, #80	@ 0x50
 800ab1a:	d003      	beq.n	800ab24 <getAckFromPacketType+0x28>
 800ab1c:	e008      	b.n	800ab30 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	73fb      	strb	r3, [r7, #15]
            break;
 800ab22:	e012      	b.n	800ab4a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800ab24:	2301      	movs	r3, #1
 800ab26:	73fb      	strb	r3, [r7, #15]
            break;
 800ab28:	e00f      	b.n	800ab4a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800ab2a:	2302      	movs	r3, #2
 800ab2c:	73fb      	strb	r3, [r7, #15]
            break;
 800ab2e:	e00c      	b.n	800ab4a <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800ab30:	79fb      	ldrb	r3, [r7, #7]
 800ab32:	2b70      	cmp	r3, #112	@ 0x70
 800ab34:	d006      	beq.n	800ab44 <getAckFromPacketType+0x48>
 800ab36:	4b07      	ldr	r3, [pc, #28]	@ (800ab54 <getAckFromPacketType+0x58>)
 800ab38:	4a07      	ldr	r2, [pc, #28]	@ (800ab58 <getAckFromPacketType+0x5c>)
 800ab3a:	f240 31d9 	movw	r1, #985	@ 0x3d9
 800ab3e:	4807      	ldr	r0, [pc, #28]	@ (800ab5c <getAckFromPacketType+0x60>)
 800ab40:	f006 fe82 	bl	8011848 <__assert_func>
            ackType = MQTTPubcomp;
 800ab44:	2303      	movs	r3, #3
 800ab46:	73fb      	strb	r3, [r7, #15]
            break;
 800ab48:	bf00      	nop
    }

    return ackType;
 800ab4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	08013b6c 	.word	0x08013b6c
 800ab58:	080145e8 	.word	0x080145e8
 800ab5c:	080139d4 	.word	0x080139d4

0800ab60 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b08c      	sub	sp, #48	@ 0x30
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800ab72:	2300      	movs	r3, #0
 800ab74:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800ab76:	2300      	movs	r3, #0
 800ab78:	623b      	str	r3, [r7, #32]
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800ab82:	2300      	movs	r3, #0
 800ab84:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800ab86:	2300      	movs	r3, #0
 800ab88:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d106      	bne.n	800ab9e <recvExact+0x3e>
 800ab90:	4b48      	ldr	r3, [pc, #288]	@ (800acb4 <recvExact+0x154>)
 800ab92:	4a49      	ldr	r2, [pc, #292]	@ (800acb8 <recvExact+0x158>)
 800ab94:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 800ab98:	4848      	ldr	r0, [pc, #288]	@ (800acbc <recvExact+0x15c>)
 800ab9a:	f006 fe55 	bl	8011848 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba2:	683a      	ldr	r2, [r7, #0]
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d906      	bls.n	800abb6 <recvExact+0x56>
 800aba8:	4b45      	ldr	r3, [pc, #276]	@ (800acc0 <recvExact+0x160>)
 800abaa:	4a43      	ldr	r2, [pc, #268]	@ (800acb8 <recvExact+0x158>)
 800abac:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 800abb0:	4842      	ldr	r0, [pc, #264]	@ (800acbc <recvExact+0x15c>)
 800abb2:	f006 fe49 	bl	8011848 <__assert_func>
    assert( pContext->getTime != NULL );
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d106      	bne.n	800abcc <recvExact+0x6c>
 800abbe:	4b41      	ldr	r3, [pc, #260]	@ (800acc4 <recvExact+0x164>)
 800abc0:	4a3d      	ldr	r2, [pc, #244]	@ (800acb8 <recvExact+0x158>)
 800abc2:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800abc6:	483d      	ldr	r0, [pc, #244]	@ (800acbc <recvExact+0x15c>)
 800abc8:	f006 fe3e 	bl	8011848 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	691b      	ldr	r3, [r3, #16]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d106      	bne.n	800abe2 <recvExact+0x82>
 800abd4:	4b3c      	ldr	r3, [pc, #240]	@ (800acc8 <recvExact+0x168>)
 800abd6:	4a38      	ldr	r2, [pc, #224]	@ (800acb8 <recvExact+0x158>)
 800abd8:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 800abdc:	4837      	ldr	r0, [pc, #220]	@ (800acbc <recvExact+0x15c>)
 800abde:	f006 fe33 	bl	8011848 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6a1b      	ldr	r3, [r3, #32]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d106      	bne.n	800abf8 <recvExact+0x98>
 800abea:	4b38      	ldr	r3, [pc, #224]	@ (800accc <recvExact+0x16c>)
 800abec:	4a32      	ldr	r2, [pc, #200]	@ (800acb8 <recvExact+0x158>)
 800abee:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 800abf2:	4832      	ldr	r0, [pc, #200]	@ (800acbc <recvExact+0x15c>)
 800abf4:	f006 fe28 	bl	8011848 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a1b      	ldr	r3, [r3, #32]
 800abfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	691b      	ldr	r3, [r3, #16]
 800ac02:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac08:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	4798      	blx	r3
 800ac0e:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800ac10:	e042      	b.n	800ac98 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	69d8      	ldr	r0, [r3, #28]
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac1c:	4798      	blx	r3
 800ac1e:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	da0d      	bge.n	800ac42 <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d12f      	bne.n	800ac98 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2202      	movs	r2, #2
 800ac3c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800ac40:	e02a      	b.n	800ac98 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	dd1a      	ble.n	800ac7e <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	4798      	blx	r3
 800ac4c:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d206      	bcs.n	800ac64 <recvExact+0x104>
 800ac56:	4b1e      	ldr	r3, [pc, #120]	@ (800acd0 <recvExact+0x170>)
 800ac58:	4a17      	ldr	r2, [pc, #92]	@ (800acb8 <recvExact+0x158>)
 800ac5a:	f240 411b 	movw	r1, #1051	@ 0x41b
 800ac5e:	4817      	ldr	r0, [pc, #92]	@ (800acbc <recvExact+0x15c>)
 800ac60:	f006 fdf2 	bl	8011848 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac68:	1ad3      	subs	r3, r2, r3
 800ac6a:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800ac6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	4413      	add	r3, r2
 800ac72:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac78:	4413      	add	r3, r2
 800ac7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac7c:	e00c      	b.n	800ac98 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	4798      	blx	r3
 800ac82:	4603      	mov	r3, r0
 800ac84:	6a39      	ldr	r1, [r7, #32]
 800ac86:	4618      	mov	r0, r3
 800ac88:	f7ff ff2a 	bl	800aae0 <calculateElapsedTime>
 800ac8c:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	2b09      	cmp	r3, #9
 800ac92:	d901      	bls.n	800ac98 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800ac94:	2301      	movs	r3, #1
 800ac96:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800ac98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d005      	beq.n	800acaa <recvExact+0x14a>
 800ac9e:	7ffb      	ldrb	r3, [r7, #31]
 800aca0:	f083 0301 	eor.w	r3, r3, #1
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1b3      	bne.n	800ac12 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800acaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800acac:	4618      	mov	r0, r3
 800acae:	3730      	adds	r7, #48	@ 0x30
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	08013ab0 	.word	0x08013ab0
 800acb8:	08014600 	.word	0x08014600
 800acbc:	080139d4 	.word	0x080139d4
 800acc0:	08013b94 	.word	0x08013b94
 800acc4:	08013ad4 	.word	0x08013ad4
 800acc8:	08013bc0 	.word	0x08013bc0
 800accc:	08013bec 	.word	0x08013bec
 800acd0:	08013c14 	.word	0x08013c14

0800acd4 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b08c      	sub	sp, #48	@ 0x30
 800acd8:	af00      	add	r7, sp, #0
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800ace0:	2304      	movs	r3, #4
 800ace2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 800ace6:	2300      	movs	r3, #0
 800ace8:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800acea:	2300      	movs	r3, #0
 800acec:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 800acee:	2300      	movs	r3, #0
 800acf0:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 800acf2:	2300      	movs	r3, #0
 800acf4:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800acf6:	2300      	movs	r3, #0
 800acf8:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800acfa:	2300      	movs	r3, #0
 800acfc:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800acfe:	2300      	movs	r3, #0
 800ad00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d106      	bne.n	800ad18 <discardPacket+0x44>
 800ad0a:	4b2f      	ldr	r3, [pc, #188]	@ (800adc8 <discardPacket+0xf4>)
 800ad0c:	4a2f      	ldr	r2, [pc, #188]	@ (800adcc <discardPacket+0xf8>)
 800ad0e:	f240 4146 	movw	r1, #1094	@ 0x446
 800ad12:	482f      	ldr	r0, [pc, #188]	@ (800add0 <discardPacket+0xfc>)
 800ad14:	f006 fd98 	bl	8011848 <__assert_func>
    assert( pContext->getTime != NULL );
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d106      	bne.n	800ad2e <discardPacket+0x5a>
 800ad20:	4b2c      	ldr	r3, [pc, #176]	@ (800add4 <discardPacket+0x100>)
 800ad22:	4a2a      	ldr	r2, [pc, #168]	@ (800adcc <discardPacket+0xf8>)
 800ad24:	f240 4147 	movw	r1, #1095	@ 0x447
 800ad28:	4829      	ldr	r0, [pc, #164]	@ (800add0 <discardPacket+0xfc>)
 800ad2a:	f006 fd8d 	bl	8011848 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad32:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad38:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	4798      	blx	r3
 800ad3e:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800ad40:	e029      	b.n	800ad96 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800ad42:	68ba      	ldr	r2, [r7, #8]
 800ad44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad46:	1ad3      	subs	r3, r2, r3
 800ad48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d903      	bls.n	800ad56 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800ad4e:	68ba      	ldr	r2, [r7, #8]
 800ad50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad52:	1ad3      	subs	r3, r2, r3
 800ad54:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800ad56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f7ff ff01 	bl	800ab60 <recvExact>
 800ad5e:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800ad60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad62:	69fa      	ldr	r2, [r7, #28]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d003      	beq.n	800ad70 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ad6e:	e012      	b.n	800ad96 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad74:	4413      	add	r3, r2
 800ad76:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	4798      	blx	r3
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	69b9      	ldr	r1, [r7, #24]
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7ff fead 	bl	800aae0 <calculateElapsedTime>
 800ad86:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800ad88:	697a      	ldr	r2, [r7, #20]
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d302      	bcc.n	800ad96 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800ad90:	2301      	movs	r3, #1
 800ad92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800ad96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d206      	bcs.n	800adac <discardPacket+0xd8>
 800ad9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ada2:	f083 0301 	eor.w	r3, r3, #1
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d1ca      	bne.n	800ad42 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800adac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d102      	bne.n	800adba <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800adb4:	2307      	movs	r3, #7
 800adb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800adba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3730      	adds	r7, #48	@ 0x30
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	08013ab0 	.word	0x08013ab0
 800adcc:	0801460c 	.word	0x0801460c
 800add0:	080139d4 	.word	0x080139d4
 800add4:	08013ad4 	.word	0x08013ad4

0800add8 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b08a      	sub	sp, #40	@ 0x28
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800ade2:	2304      	movs	r3, #4
 800ade4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 800ade8:	2300      	movs	r3, #0
 800adea:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800adec:	2300      	movs	r3, #0
 800adee:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800adf0:	2300      	movs	r3, #0
 800adf2:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800adf4:	2300      	movs	r3, #0
 800adf6:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800adf8:	2300      	movs	r3, #0
 800adfa:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d106      	bne.n	800ae10 <discardStoredPacket+0x38>
 800ae02:	4b34      	ldr	r3, [pc, #208]	@ (800aed4 <discardStoredPacket+0xfc>)
 800ae04:	4a34      	ldr	r2, [pc, #208]	@ (800aed8 <discardStoredPacket+0x100>)
 800ae06:	f240 4186 	movw	r1, #1158	@ 0x486
 800ae0a:	4834      	ldr	r0, [pc, #208]	@ (800aedc <discardStoredPacket+0x104>)
 800ae0c:	f006 fd1c 	bl	8011848 <__assert_func>
    assert( pPacketInfo != NULL );
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d106      	bne.n	800ae24 <discardStoredPacket+0x4c>
 800ae16:	4b32      	ldr	r3, [pc, #200]	@ (800aee0 <discardStoredPacket+0x108>)
 800ae18:	4a2f      	ldr	r2, [pc, #188]	@ (800aed8 <discardStoredPacket+0x100>)
 800ae1a:	f240 4187 	movw	r1, #1159	@ 0x487
 800ae1e:	482f      	ldr	r0, [pc, #188]	@ (800aedc <discardStoredPacket+0x104>)
 800ae20:	f006 fd12 	bl	8011848 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	689a      	ldr	r2, [r3, #8]
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	68db      	ldr	r3, [r3, #12]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d806      	bhi.n	800ae48 <discardStoredPacket+0x70>
 800ae3a:	4b2a      	ldr	r3, [pc, #168]	@ (800aee4 <discardStoredPacket+0x10c>)
 800ae3c:	4a26      	ldr	r2, [pc, #152]	@ (800aed8 <discardStoredPacket+0x100>)
 800ae3e:	f240 418d 	movw	r1, #1165	@ 0x48d
 800ae42:	4826      	ldr	r0, [pc, #152]	@ (800aedc <discardStoredPacket+0x104>)
 800ae44:	f006 fd00 	bl	8011848 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae4c:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae52:	693a      	ldr	r2, [r7, #16]
 800ae54:	1ad3      	subs	r3, r2, r3
 800ae56:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800ae58:	e019      	b.n	800ae8e <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800ae5a:	68fa      	ldr	r2, [r7, #12]
 800ae5c:	69fb      	ldr	r3, [r7, #28]
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	6a3a      	ldr	r2, [r7, #32]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d903      	bls.n	800ae6e <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800ae66:	68fa      	ldr	r2, [r7, #12]
 800ae68:	69fb      	ldr	r3, [r7, #28]
 800ae6a:	1ad3      	subs	r3, r2, r3
 800ae6c:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800ae6e:	6a39      	ldr	r1, [r7, #32]
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f7ff fe75 	bl	800ab60 <recvExact>
 800ae76:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800ae78:	6a3b      	ldr	r3, [r7, #32]
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d002      	beq.n	800ae86 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800ae80:	2301      	movs	r3, #1
 800ae82:	76fb      	strb	r3, [r7, #27]
 800ae84:	e003      	b.n	800ae8e <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	69fa      	ldr	r2, [r7, #28]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800ae8e:	69fa      	ldr	r2, [r7, #28]
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d205      	bcs.n	800aea2 <discardStoredPacket+0xca>
 800ae96:	7efb      	ldrb	r3, [r7, #27]
 800ae98:	f083 0301 	eor.w	r3, r3, #1
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d1db      	bne.n	800ae5a <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800aea2:	69fa      	ldr	r2, [r7, #28]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d102      	bne.n	800aeb0 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800aeaa:	2307      	movs	r3, #7
 800aeac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6a18      	ldr	r0, [r3, #32]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeb8:	461a      	mov	r2, r3
 800aeba:	2100      	movs	r1, #0
 800aebc:	f006 ff80 	bl	8011dc0 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 800aec6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3728      	adds	r7, #40	@ 0x28
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	08013ab0 	.word	0x08013ab0
 800aed8:	0801461c 	.word	0x0801461c
 800aedc:	080139d4 	.word	0x080139d4
 800aee0:	08013c3c 	.word	0x08013c3c
 800aee4:	08013c50 	.word	0x08013c50

0800aee8 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800aee8:	b084      	sub	sp, #16
 800aeea:	b580      	push	{r7, lr}
 800aeec:	b086      	sub	sp, #24
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
 800aef2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800aef6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800aefa:	2300      	movs	r3, #0
 800aefc:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800aefe:	2300      	movs	r3, #0
 800af00:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800af02:	2300      	movs	r3, #0
 800af04:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d106      	bne.n	800af1a <receivePacket+0x32>
 800af0c:	4b1a      	ldr	r3, [pc, #104]	@ (800af78 <receivePacket+0x90>)
 800af0e:	4a1b      	ldr	r2, [pc, #108]	@ (800af7c <receivePacket+0x94>)
 800af10:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 800af14:	481a      	ldr	r0, [pc, #104]	@ (800af80 <receivePacket+0x98>)
 800af16:	f006 fc97 	bl	8011848 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6a1b      	ldr	r3, [r3, #32]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d106      	bne.n	800af30 <receivePacket+0x48>
 800af22:	4b18      	ldr	r3, [pc, #96]	@ (800af84 <receivePacket+0x9c>)
 800af24:	4a15      	ldr	r2, [pc, #84]	@ (800af7c <receivePacket+0x94>)
 800af26:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 800af2a:	4815      	ldr	r0, [pc, #84]	@ (800af80 <receivePacket+0x98>)
 800af2c:	f006 fc8c 	bl	8011848 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800af30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af36:	429a      	cmp	r2, r3
 800af38:	d908      	bls.n	800af4c <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800af3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af3e:	4619      	mov	r1, r3
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f7ff fec7 	bl	800acd4 <discardPacket>
 800af46:	4603      	mov	r3, r0
 800af48:	75fb      	strb	r3, [r7, #23]
 800af4a:	e00c      	b.n	800af66 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800af4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af4e:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800af50:	68f9      	ldr	r1, [r7, #12]
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f7ff fe04 	bl	800ab60 <recvExact>
 800af58:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	693a      	ldr	r2, [r7, #16]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d001      	beq.n	800af66 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800af62:	2304      	movs	r3, #4
 800af64:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800af66:	7dfb      	ldrb	r3, [r7, #23]
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3718      	adds	r7, #24
 800af6c:	46bd      	mov	sp, r7
 800af6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800af72:	b004      	add	sp, #16
 800af74:	4770      	bx	lr
 800af76:	bf00      	nop
 800af78:	08013ab0 	.word	0x08013ab0
 800af7c:	08014630 	.word	0x08014630
 800af80:	080139d4 	.word	0x080139d4
 800af84:	08013bec 	.word	0x08013bec

0800af88 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800af88:	b480      	push	{r7}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	4603      	mov	r3, r0
 800af90:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800af92:	2300      	movs	r3, #0
 800af94:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800af96:	79fb      	ldrb	r3, [r7, #7]
 800af98:	3b02      	subs	r3, #2
 800af9a:	2b03      	cmp	r3, #3
 800af9c:	d816      	bhi.n	800afcc <getAckTypeToSend+0x44>
 800af9e:	a201      	add	r2, pc, #4	@ (adr r2, 800afa4 <getAckTypeToSend+0x1c>)
 800afa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afa4:	0800afb5 	.word	0x0800afb5
 800afa8:	0800afbb 	.word	0x0800afbb
 800afac:	0800afc1 	.word	0x0800afc1
 800afb0:	0800afc7 	.word	0x0800afc7
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800afb4:	2340      	movs	r3, #64	@ 0x40
 800afb6:	73fb      	strb	r3, [r7, #15]
            break;
 800afb8:	e009      	b.n	800afce <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800afba:	2350      	movs	r3, #80	@ 0x50
 800afbc:	73fb      	strb	r3, [r7, #15]
            break;
 800afbe:	e006      	b.n	800afce <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800afc0:	2362      	movs	r3, #98	@ 0x62
 800afc2:	73fb      	strb	r3, [r7, #15]
            break;
 800afc4:	e003      	b.n	800afce <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800afc6:	2370      	movs	r3, #112	@ 0x70
 800afc8:	73fb      	strb	r3, [r7, #15]
            break;
 800afca:	e000      	b.n	800afce <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800afcc:	bf00      	nop
    }

    return packetTypeByte;
 800afce:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3714      	adds	r7, #20
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b08a      	sub	sp, #40	@ 0x28
 800afe0:	af02      	add	r7, sp, #8
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	460b      	mov	r3, r1
 800afe6:	807b      	strh	r3, [r7, #2]
 800afe8:	4613      	mov	r3, r2
 800afea:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800afec:	2300      	movs	r3, #0
 800afee:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800aff0:	2300      	movs	r3, #0
 800aff2:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 800aff4:	2300      	movs	r3, #0
 800aff6:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800aff8:	2300      	movs	r3, #0
 800affa:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800affc:	f107 0308 	add.w	r3, r7, #8
 800b000:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800b002:	2304      	movs	r3, #4
 800b004:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d106      	bne.n	800b01a <sendPublishAcks+0x3e>
 800b00c:	4b2a      	ldr	r3, [pc, #168]	@ (800b0b8 <sendPublishAcks+0xdc>)
 800b00e:	4a2b      	ldr	r2, [pc, #172]	@ (800b0bc <sendPublishAcks+0xe0>)
 800b010:	f240 5121 	movw	r1, #1313	@ 0x521
 800b014:	482a      	ldr	r0, [pc, #168]	@ (800b0c0 <sendPublishAcks+0xe4>)
 800b016:	f006 fc17 	bl	8011848 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800b01a:	787b      	ldrb	r3, [r7, #1]
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7ff ffb3 	bl	800af88 <getAckTypeToSend>
 800b022:	4603      	mov	r3, r0
 800b024:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800b026:	7dfb      	ldrb	r3, [r7, #23]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d040      	beq.n	800b0ae <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800b02c:	7dfb      	ldrb	r3, [r7, #23]
 800b02e:	4618      	mov	r0, r3
 800b030:	f7ff fd64 	bl	800aafc <getAckFromPacketType>
 800b034:	4603      	mov	r3, r0
 800b036:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800b038:	887a      	ldrh	r2, [r7, #2]
 800b03a:	7df9      	ldrb	r1, [r7, #23]
 800b03c:	f107 030c 	add.w	r3, r7, #12
 800b040:	4618      	mov	r0, r3
 800b042:	f002 f830 	bl	800d0a6 <MQTT_SerializeAck>
 800b046:	4603      	mov	r3, r0
 800b048:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800b04a:	7ffb      	ldrb	r3, [r7, #31]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d11c      	bne.n	800b08a <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b056:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 800b058:	7d7b      	ldrb	r3, [r7, #21]
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d006      	beq.n	800b06c <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800b05e:	7d7b      	ldrb	r3, [r7, #21]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d101      	bne.n	800b068 <sendPublishAcks+0x8c>
 800b064:	230d      	movs	r3, #13
 800b066:	e000      	b.n	800b06a <sendPublishAcks+0x8e>
 800b068:	230e      	movs	r3, #14
 800b06a:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 800b06c:	7ffb      	ldrb	r3, [r7, #31]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d10b      	bne.n	800b08a <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 800b072:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 800b074:	2204      	movs	r2, #4
 800b076:	4619      	mov	r1, r3
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f7ff fc97 	bl	800a9ac <sendBuffer>
 800b07e:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b080:	69bb      	ldr	r3, [r7, #24]
 800b082:	2b03      	cmp	r3, #3
 800b084:	dc01      	bgt.n	800b08a <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 800b086:	2303      	movs	r3, #3
 800b088:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 800b08a:	7ffb      	ldrb	r3, [r7, #31]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d10e      	bne.n	800b0ae <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2201      	movs	r2, #1
 800b094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800b098:	7dba      	ldrb	r2, [r7, #22]
 800b09a:	8879      	ldrh	r1, [r7, #2]
 800b09c:	f107 0314 	add.w	r3, r7, #20
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f002 fef9 	bl	800de9c <MQTT_UpdateStateAck>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 800b0ae:	7ffb      	ldrb	r3, [r7, #31]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3720      	adds	r7, #32
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}
 800b0b8:	08013ab0 	.word	0x08013ab0
 800b0bc:	08014640 	.word	0x08014640
 800b0c0:	080139d4 	.word	0x080139d4

0800b0c4 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b088      	sub	sp, #32
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d106      	bne.n	800b0f0 <handleKeepAlive+0x2c>
 800b0e2:	4b33      	ldr	r3, [pc, #204]	@ (800b1b0 <handleKeepAlive+0xec>)
 800b0e4:	4a33      	ldr	r2, [pc, #204]	@ (800b1b4 <handleKeepAlive+0xf0>)
 800b0e6:	f240 5172 	movw	r1, #1394	@ 0x572
 800b0ea:	4833      	ldr	r0, [pc, #204]	@ (800b1b8 <handleKeepAlive+0xf4>)
 800b0ec:	f006 fbac 	bl	8011848 <__assert_func>
    assert( pContext->getTime != NULL );
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d106      	bne.n	800b106 <handleKeepAlive+0x42>
 800b0f8:	4b30      	ldr	r3, [pc, #192]	@ (800b1bc <handleKeepAlive+0xf8>)
 800b0fa:	4a2e      	ldr	r2, [pc, #184]	@ (800b1b4 <handleKeepAlive+0xf0>)
 800b0fc:	f240 5173 	movw	r1, #1395	@ 0x573
 800b100:	482d      	ldr	r0, [pc, #180]	@ (800b1b8 <handleKeepAlive+0xf4>)
 800b102:	f006 fba1 	bl	8011848 <__assert_func>

    now = pContext->getTime();
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b10a:	4798      	blx	r3
 800b10c:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b114:	461a      	mov	r2, r3
 800b116:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b11a:	fb02 f303 	mul.w	r3, r2, r3
 800b11e:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	f247 5230 	movw	r2, #30000	@ 0x7530
 800b126:	4293      	cmp	r3, r2
 800b128:	d902      	bls.n	800b130 <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800b12a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b12e:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b136:	2b00      	cmp	r3, #0
 800b138:	d00d      	beq.n	800b156 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b13e:	4619      	mov	r1, r3
 800b140:	6978      	ldr	r0, [r7, #20]
 800b142:	f7ff fccd 	bl	800aae0 <calculateElapsedTime>
 800b146:	4603      	mov	r3, r0
 800b148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d92a      	bls.n	800b1a6 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800b150:	230a      	movs	r3, #10
 800b152:	77fb      	strb	r3, [r7, #31]
 800b154:	e027      	b.n	800b1a6 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b15a:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d00d      	beq.n	800b17e <handleKeepAlive+0xba>
 800b162:	6939      	ldr	r1, [r7, #16]
 800b164:	6978      	ldr	r0, [r7, #20]
 800b166:	f7ff fcbb 	bl	800aae0 <calculateElapsedTime>
 800b16a:	4602      	mov	r2, r0
 800b16c:	69bb      	ldr	r3, [r7, #24]
 800b16e:	4293      	cmp	r3, r2
 800b170:	d805      	bhi.n	800b17e <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f001 f8aa 	bl	800c2cc <MQTT_Ping>
 800b178:	4603      	mov	r3, r0
 800b17a:	77fb      	strb	r3, [r7, #31]
 800b17c:	e013      	b.n	800b1a6 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b182:	4619      	mov	r1, r3
 800b184:	6978      	ldr	r0, [r7, #20]
 800b186:	f7ff fcab 	bl	800aae0 <calculateElapsedTime>
 800b18a:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d009      	beq.n	800b1a6 <handleKeepAlive+0xe2>
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b198:	4293      	cmp	r3, r2
 800b19a:	d904      	bls.n	800b1a6 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f001 f895 	bl	800c2cc <MQTT_Ping>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800b1a6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3720      	adds	r7, #32
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	08013ab0 	.word	0x08013ab0
 800b1b4:	08014650 	.word	0x08014650
 800b1b8:	080139d4 	.word	0x080139d4
 800b1bc:	08013ad4 	.word	0x08013ad4

0800b1c0 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b08e      	sub	sp, #56	@ 0x38
 800b1c4:	af02      	add	r7, sp, #8
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d106      	bne.n	800b1ee <handleIncomingPublish+0x2e>
 800b1e0:	4b42      	ldr	r3, [pc, #264]	@ (800b2ec <handleIncomingPublish+0x12c>)
 800b1e2:	4a43      	ldr	r2, [pc, #268]	@ (800b2f0 <handleIncomingPublish+0x130>)
 800b1e4:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 800b1e8:	4842      	ldr	r0, [pc, #264]	@ (800b2f4 <handleIncomingPublish+0x134>)
 800b1ea:	f006 fb2d 	bl	8011848 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d106      	bne.n	800b202 <handleIncomingPublish+0x42>
 800b1f4:	4b40      	ldr	r3, [pc, #256]	@ (800b2f8 <handleIncomingPublish+0x138>)
 800b1f6:	4a3e      	ldr	r2, [pc, #248]	@ (800b2f0 <handleIncomingPublish+0x130>)
 800b1f8:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 800b1fc:	483d      	ldr	r0, [pc, #244]	@ (800b2f4 <handleIncomingPublish+0x134>)
 800b1fe:	f006 fb23 	bl	8011848 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b206:	2b00      	cmp	r3, #0
 800b208:	d106      	bne.n	800b218 <handleIncomingPublish+0x58>
 800b20a:	4b3c      	ldr	r3, [pc, #240]	@ (800b2fc <handleIncomingPublish+0x13c>)
 800b20c:	4a38      	ldr	r2, [pc, #224]	@ (800b2f0 <handleIncomingPublish+0x130>)
 800b20e:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 800b212:	4838      	ldr	r0, [pc, #224]	@ (800b2f4 <handleIncomingPublish+0x134>)
 800b214:	f006 fb18 	bl	8011848 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800b218:	f107 0214 	add.w	r2, r7, #20
 800b21c:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800b220:	4619      	mov	r1, r3
 800b222:	6838      	ldr	r0, [r7, #0]
 800b224:	f001 ffd6 	bl	800d1d4 <MQTT_DeserializePublish>
 800b228:	4603      	mov	r3, r0
 800b22a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800b22e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b232:	2b00      	cmp	r3, #0
 800b234:	d109      	bne.n	800b24a <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d105      	bne.n	800b24a <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 800b23e:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800b240:	2b00      	cmp	r3, #0
 800b242:	d002      	beq.n	800b24a <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800b244:	2304      	movs	r3, #4
 800b246:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800b24a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d122      	bne.n	800b298 <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800b252:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b254:	7d3a      	ldrb	r2, [r7, #20]
 800b256:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	4613      	mov	r3, r2
 800b25e:	2201      	movs	r2, #1
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f002 fda8 	bl	800ddb6 <MQTT_UpdateStatePublish>
 800b266:	4603      	mov	r3, r0
 800b268:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800b26c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b270:	2b00      	cmp	r3, #0
 800b272:	d011      	beq.n	800b298 <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800b274:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b278:	2b09      	cmp	r3, #9
 800b27a:	d10d      	bne.n	800b298 <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 800b27c:	2300      	movs	r3, #0
 800b27e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 800b282:	2301      	movs	r3, #1
 800b284:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800b288:	7d3b      	ldrb	r3, [r7, #20]
 800b28a:	4619      	mov	r1, r3
 800b28c:	2001      	movs	r0, #1
 800b28e:	f002 fd63 	bl	800dd58 <MQTT_CalculateStatePublish>
 800b292:	4603      	mov	r3, r0
 800b294:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800b298:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d11f      	bne.n	800b2e0 <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b2a0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b2a2:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800b2a4:	f107 0314 	add.w	r3, r7, #20
 800b2a8:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800b2aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b2ae:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800b2b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b2b4:	f083 0301 	eor.w	r3, r3, #1
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d006      	beq.n	800b2cc <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2c2:	f107 0208 	add.w	r2, r7, #8
 800b2c6:	6839      	ldr	r1, [r7, #0]
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800b2cc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b2ce:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b2d2:	4619      	mov	r1, r3
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f7ff fe81 	bl	800afdc <sendPublishAcks>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800b2e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	3730      	adds	r7, #48	@ 0x30
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	08013ab0 	.word	0x08013ab0
 800b2f0:	08014660 	.word	0x08014660
 800b2f4:	080139d4 	.word	0x080139d4
 800b2f8:	08013c80 	.word	0x08013c80
 800b2fc:	08013c98 	.word	0x08013c98

0800b300 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b08a      	sub	sp, #40	@ 0x28
 800b304:	af02      	add	r7, sp, #8
 800b306:	6078      	str	r0, [r7, #4]
 800b308:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800b30a:	2300      	movs	r3, #0
 800b30c:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d106      	bne.n	800b322 <handlePublishAcks+0x22>
 800b314:	4b35      	ldr	r3, [pc, #212]	@ (800b3ec <handlePublishAcks+0xec>)
 800b316:	4a36      	ldr	r2, [pc, #216]	@ (800b3f0 <handlePublishAcks+0xf0>)
 800b318:	f240 612d 	movw	r1, #1581	@ 0x62d
 800b31c:	4835      	ldr	r0, [pc, #212]	@ (800b3f4 <handlePublishAcks+0xf4>)
 800b31e:	f006 fa93 	bl	8011848 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d106      	bne.n	800b336 <handlePublishAcks+0x36>
 800b328:	4b33      	ldr	r3, [pc, #204]	@ (800b3f8 <handlePublishAcks+0xf8>)
 800b32a:	4a31      	ldr	r2, [pc, #196]	@ (800b3f0 <handlePublishAcks+0xf0>)
 800b32c:	f240 612e 	movw	r1, #1582	@ 0x62e
 800b330:	4830      	ldr	r0, [pc, #192]	@ (800b3f4 <handlePublishAcks+0xf4>)
 800b332:	f006 fa89 	bl	8011848 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d106      	bne.n	800b34c <handlePublishAcks+0x4c>
 800b33e:	4b2f      	ldr	r3, [pc, #188]	@ (800b3fc <handlePublishAcks+0xfc>)
 800b340:	4a2b      	ldr	r2, [pc, #172]	@ (800b3f0 <handlePublishAcks+0xf0>)
 800b342:	f240 612f 	movw	r1, #1583	@ 0x62f
 800b346:	482b      	ldr	r0, [pc, #172]	@ (800b3f4 <handlePublishAcks+0xf4>)
 800b348:	f006 fa7e 	bl	8011848 <__assert_func>

    appCallback = pContext->appCallback;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b350:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	4618      	mov	r0, r3
 800b358:	f7ff fbd0 	bl	800aafc <getAckFromPacketType>
 800b35c:	4603      	mov	r3, r0
 800b35e:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b360:	f107 0314 	add.w	r3, r7, #20
 800b364:	2200      	movs	r2, #0
 800b366:	4619      	mov	r1, r3
 800b368:	6838      	ldr	r0, [r7, #0]
 800b36a:	f001 ff63 	bl	800d234 <MQTT_DeserializeAck>
 800b36e:	4603      	mov	r3, r0
 800b370:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800b372:	7ffb      	ldrb	r3, [r7, #31]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10a      	bne.n	800b38e <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800b378:	8ab9      	ldrh	r1, [r7, #20]
 800b37a:	7dfa      	ldrb	r2, [r7, #23]
 800b37c:	f107 0316 	add.w	r3, r7, #22
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	2301      	movs	r3, #1
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f002 fd89 	bl	800de9c <MQTT_UpdateStateAck>
 800b38a:	4603      	mov	r3, r0
 800b38c:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 800b38e:	7dfb      	ldrb	r3, [r7, #23]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d002      	beq.n	800b39a <handlePublishAcks+0x9a>
 800b394:	7dfb      	ldrb	r3, [r7, #23]
 800b396:	2b01      	cmp	r3, #1
 800b398:	d10c      	bne.n	800b3b4 <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 800b39a:	7ffb      	ldrb	r3, [r7, #31]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d109      	bne.n	800b3b4 <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d005      	beq.n	800b3b4 <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3ac:	8aba      	ldrh	r2, [r7, #20]
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 800b3b4:	7ffb      	ldrb	r3, [r7, #31]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d113      	bne.n	800b3e2 <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b3ba:	8abb      	ldrh	r3, [r7, #20]
 800b3bc:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800b3be:	7ffb      	ldrb	r3, [r7, #31]
 800b3c0:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800b3c6:	f107 0208 	add.w	r2, r7, #8
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	6839      	ldr	r1, [r7, #0]
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800b3d2:	8abb      	ldrh	r3, [r7, #20]
 800b3d4:	7dba      	ldrb	r2, [r7, #22]
 800b3d6:	4619      	mov	r1, r3
 800b3d8:	6878      	ldr	r0, [r7, #4]
 800b3da:	f7ff fdff 	bl	800afdc <sendPublishAcks>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800b3e2:	7ffb      	ldrb	r3, [r7, #31]
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3720      	adds	r7, #32
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	08013ab0 	.word	0x08013ab0
 800b3f0:	08014678 	.word	0x08014678
 800b3f4:	080139d4 	.word	0x080139d4
 800b3f8:	08013c80 	.word	0x08013c80
 800b3fc:	08013c98 	.word	0x08013c98

0800b400 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b08a      	sub	sp, #40	@ 0x28
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	4613      	mov	r3, r2
 800b40c:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800b40e:	2305      	movs	r3, #5
 800b410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800b414:	2300      	movs	r3, #0
 800b416:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800b418:	2300      	movs	r3, #0
 800b41a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800b41e:	2300      	movs	r3, #0
 800b420:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d106      	bne.n	800b436 <handleIncomingAck+0x36>
 800b428:	4b54      	ldr	r3, [pc, #336]	@ (800b57c <handleIncomingAck+0x17c>)
 800b42a:	4a55      	ldr	r2, [pc, #340]	@ (800b580 <handleIncomingAck+0x180>)
 800b42c:	f240 6181 	movw	r1, #1665	@ 0x681
 800b430:	4854      	ldr	r0, [pc, #336]	@ (800b584 <handleIncomingAck+0x184>)
 800b432:	f006 fa09 	bl	8011848 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d106      	bne.n	800b44a <handleIncomingAck+0x4a>
 800b43c:	4b52      	ldr	r3, [pc, #328]	@ (800b588 <handleIncomingAck+0x188>)
 800b43e:	4a50      	ldr	r2, [pc, #320]	@ (800b580 <handleIncomingAck+0x180>)
 800b440:	f240 6182 	movw	r1, #1666	@ 0x682
 800b444:	484f      	ldr	r0, [pc, #316]	@ (800b584 <handleIncomingAck+0x184>)
 800b446:	f006 f9ff 	bl	8011848 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d106      	bne.n	800b460 <handleIncomingAck+0x60>
 800b452:	4b4e      	ldr	r3, [pc, #312]	@ (800b58c <handleIncomingAck+0x18c>)
 800b454:	4a4a      	ldr	r2, [pc, #296]	@ (800b580 <handleIncomingAck+0x180>)
 800b456:	f240 6183 	movw	r1, #1667	@ 0x683
 800b45a:	484a      	ldr	r0, [pc, #296]	@ (800b584 <handleIncomingAck+0x184>)
 800b45c:	f006 f9f4 	bl	8011848 <__assert_func>

    appCallback = pContext->appCallback;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b464:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	781b      	ldrb	r3, [r3, #0]
 800b46a:	2bd0      	cmp	r3, #208	@ 0xd0
 800b46c:	d01d      	beq.n	800b4aa <handleIncomingAck+0xaa>
 800b46e:	2bd0      	cmp	r3, #208	@ 0xd0
 800b470:	dc64      	bgt.n	800b53c <handleIncomingAck+0x13c>
 800b472:	2bb0      	cmp	r3, #176	@ 0xb0
 800b474:	d044      	beq.n	800b500 <handleIncomingAck+0x100>
 800b476:	2bb0      	cmp	r3, #176	@ 0xb0
 800b478:	dc60      	bgt.n	800b53c <handleIncomingAck+0x13c>
 800b47a:	2b90      	cmp	r3, #144	@ 0x90
 800b47c:	d040      	beq.n	800b500 <handleIncomingAck+0x100>
 800b47e:	2b90      	cmp	r3, #144	@ 0x90
 800b480:	dc5c      	bgt.n	800b53c <handleIncomingAck+0x13c>
 800b482:	2b70      	cmp	r3, #112	@ 0x70
 800b484:	d009      	beq.n	800b49a <handleIncomingAck+0x9a>
 800b486:	2b70      	cmp	r3, #112	@ 0x70
 800b488:	dc58      	bgt.n	800b53c <handleIncomingAck+0x13c>
 800b48a:	2b62      	cmp	r3, #98	@ 0x62
 800b48c:	d005      	beq.n	800b49a <handleIncomingAck+0x9a>
 800b48e:	2b62      	cmp	r3, #98	@ 0x62
 800b490:	dc54      	bgt.n	800b53c <handleIncomingAck+0x13c>
 800b492:	2b40      	cmp	r3, #64	@ 0x40
 800b494:	d001      	beq.n	800b49a <handleIncomingAck+0x9a>
 800b496:	2b50      	cmp	r3, #80	@ 0x50
 800b498:	d150      	bne.n	800b53c <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800b49a:	68b9      	ldr	r1, [r7, #8]
 800b49c:	68f8      	ldr	r0, [r7, #12]
 800b49e:	f7ff ff2f 	bl	800b300 <handlePublishAcks>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 800b4a8:	e04d      	b.n	800b546 <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b4aa:	f107 031e 	add.w	r3, r7, #30
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	68b8      	ldr	r0, [r7, #8]
 800b4b4:	f001 febe 	bl	800d234 <MQTT_DeserializeAck>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800b4be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d107      	bne.n	800b4d6 <handleIncomingAck+0xd6>
 800b4c6:	79fb      	ldrb	r3, [r7, #7]
 800b4c8:	f083 0301 	eor.w	r3, r3, #1
 800b4cc:	b2db      	uxtb	r3, r3
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d001      	beq.n	800b4d6 <handleIncomingAck+0xd6>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	e000      	b.n	800b4d8 <handleIncomingAck+0xd8>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b4dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4e0:	f003 0301 	and.w	r3, r3, #1
 800b4e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800b4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d129      	bne.n	800b544 <handleIncomingAck+0x144>
 800b4f0:	79fb      	ldrb	r3, [r7, #7]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d026      	beq.n	800b544 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800b4fe:	e021      	b.n	800b544 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b500:	f107 031e 	add.w	r3, r7, #30
 800b504:	2200      	movs	r2, #0
 800b506:	4619      	mov	r1, r3
 800b508:	68b8      	ldr	r0, [r7, #8]
 800b50a:	f001 fe93 	bl	800d234 <MQTT_DeserializeAck>
 800b50e:	4603      	mov	r3, r0
 800b510:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800b514:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d003      	beq.n	800b524 <handleIncomingAck+0x124>
 800b51c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b520:	2b06      	cmp	r3, #6
 800b522:	d101      	bne.n	800b528 <handleIncomingAck+0x128>
 800b524:	2301      	movs	r3, #1
 800b526:	e000      	b.n	800b52a <handleIncomingAck+0x12a>
 800b528:	2300      	movs	r3, #0
 800b52a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b52e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b532:	f003 0301 	and.w	r3, r3, #1
 800b536:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 800b53a:	e004      	b.n	800b546 <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b53c:	2305      	movs	r3, #5
 800b53e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800b542:	e000      	b.n	800b546 <handleIncomingAck+0x146>
            break;
 800b544:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800b546:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d00f      	beq.n	800b56e <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b54e:	8bfb      	ldrh	r3, [r7, #30]
 800b550:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800b552:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b556:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800b558:	2300      	movs	r3, #0
 800b55a:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800b55c:	f107 0210 	add.w	r2, r7, #16
 800b560:	6a3b      	ldr	r3, [r7, #32]
 800b562:	68b9      	ldr	r1, [r7, #8]
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800b568:	2300      	movs	r3, #0
 800b56a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800b56e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b572:	4618      	mov	r0, r3
 800b574:	3728      	adds	r7, #40	@ 0x28
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop
 800b57c:	08013ab0 	.word	0x08013ab0
 800b580:	0801468c 	.word	0x0801468c
 800b584:	080139d4 	.word	0x080139d4
 800b588:	08013c80 	.word	0x08013c80
 800b58c:	08013c98 	.word	0x08013c98

0800b590 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800b590:	b590      	push	{r4, r7, lr}
 800b592:	b08b      	sub	sp, #44	@ 0x2c
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	460b      	mov	r3, r1
 800b59a:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800b59c:	2300      	movs	r3, #0
 800b59e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800b5a2:	f107 0308 	add.w	r3, r7, #8
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	601a      	str	r2, [r3, #0]
 800b5aa:	605a      	str	r2, [r3, #4]
 800b5ac:	609a      	str	r2, [r3, #8]
 800b5ae:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d106      	bne.n	800b5c8 <receiveSingleIteration+0x38>
 800b5ba:	4b6b      	ldr	r3, [pc, #428]	@ (800b768 <receiveSingleIteration+0x1d8>)
 800b5bc:	4a6b      	ldr	r2, [pc, #428]	@ (800b76c <receiveSingleIteration+0x1dc>)
 800b5be:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 800b5c2:	486b      	ldr	r0, [pc, #428]	@ (800b770 <receiveSingleIteration+0x1e0>)
 800b5c4:	f006 f940 	bl	8011848 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	6a1b      	ldr	r3, [r3, #32]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d106      	bne.n	800b5de <receiveSingleIteration+0x4e>
 800b5d0:	4b68      	ldr	r3, [pc, #416]	@ (800b774 <receiveSingleIteration+0x1e4>)
 800b5d2:	4a66      	ldr	r2, [pc, #408]	@ (800b76c <receiveSingleIteration+0x1dc>)
 800b5d4:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 800b5d8:	4865      	ldr	r0, [pc, #404]	@ (800b770 <receiveSingleIteration+0x1e0>)
 800b5da:	f006 f935 	bl	8011848 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	691b      	ldr	r3, [r3, #16]
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	6a11      	ldr	r1, [r2, #32]
 800b5ea:	687a      	ldr	r2, [r7, #4]
 800b5ec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b5ee:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800b5f4:	687a      	ldr	r2, [r7, #4]
 800b5f6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800b5f8:	1a8a      	subs	r2, r1, r2
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	4798      	blx	r3
 800b5fe:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800b600:	69fb      	ldr	r3, [r7, #28]
 800b602:	2b00      	cmp	r3, #0
 800b604:	da0c      	bge.n	800b620 <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800b606:	2304      	movs	r3, #4
 800b608:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b612:	2b01      	cmp	r3, #1
 800b614:	d125      	bne.n	800b662 <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2202      	movs	r2, #2
 800b61a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800b61e:	e020      	b.n	800b662 <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800b620:	69fb      	ldr	r3, [r7, #28]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d107      	bne.n	800b636 <receiveSingleIteration+0xa6>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d103      	bne.n	800b636 <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800b62e:	2307      	movs	r3, #7
 800b630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b634:	e015      	b.n	800b662 <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b63a:	69fb      	ldr	r3, [r7, #28]
 800b63c:	441a      	add	r2, r3
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800b64a:	f107 0208 	add.w	r2, r7, #8
 800b64e:	4619      	mov	r1, r3
 800b650:	f001 fed9 	bl	800d406 <MQTT_ProcessIncomingPacketTypeAndLength>
 800b654:	4603      	mov	r3, r0
 800b656:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800b65a:	693a      	ldr	r2, [r7, #16]
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	4413      	add	r3, r2
 800b660:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800b662:	69fb      	ldr	r3, [r7, #28]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d112      	bne.n	800b68e <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 800b668:	78fb      	ldrb	r3, [r7, #3]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00f      	beq.n	800b68e <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800b66e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b672:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f7ff fd25 	bl	800b0c4 <handleKeepAlive>
 800b67a:	4603      	mov	r3, r0
 800b67c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 800b680:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b684:	2b00      	cmp	r3, #0
 800b686:	d102      	bne.n	800b68e <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 800b688:	7efb      	ldrb	r3, [r7, #27]
 800b68a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800b68e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b692:	2b0b      	cmp	r3, #11
 800b694:	d01e      	beq.n	800b6d4 <receiveSingleIteration+0x144>
 800b696:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b69a:	2b07      	cmp	r3, #7
 800b69c:	d01a      	beq.n	800b6d4 <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800b69e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d116      	bne.n	800b6d4 <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6aa:	6a3a      	ldr	r2, [r7, #32]
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d909      	bls.n	800b6c4 <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800b6b0:	f107 0308 	add.w	r3, r7, #8
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	6878      	ldr	r0, [r7, #4]
 800b6b8:	f7ff fb8e 	bl	800add8 <discardStoredPacket>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b6c2:	e007      	b.n	800b6d4 <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6c8:	6a3a      	ldr	r2, [r7, #32]
 800b6ca:	429a      	cmp	r2, r3
 800b6cc:	d902      	bls.n	800b6d4 <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 800b6ce:	230b      	movs	r3, #11
 800b6d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800b6d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d138      	bne.n	800b74e <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6a1a      	ldr	r2, [r3, #32]
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	4413      	add	r3, r2
 800b6e4:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800b6e6:	7a3b      	ldrb	r3, [r7, #8]
 800b6e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b6ec:	2b30      	cmp	r3, #48	@ 0x30
 800b6ee:	d109      	bne.n	800b704 <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800b6f0:	f107 0308 	add.w	r3, r7, #8
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f7ff fd62 	bl	800b1c0 <handleIncomingPublish>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b702:	e009      	b.n	800b718 <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800b704:	78fa      	ldrb	r2, [r7, #3]
 800b706:	f107 0308 	add.w	r3, r7, #8
 800b70a:	4619      	mov	r1, r3
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f7ff fe77 	bl	800b400 <handleIncomingAck>
 800b712:	4603      	mov	r3, r0
 800b714:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b71c:	6a3b      	ldr	r3, [r7, #32]
 800b71e:	1ad2      	subs	r2, r2, r3
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6a1a      	ldr	r2, [r3, #32]
 800b72c:	6a3b      	ldr	r3, [r7, #32]
 800b72e:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b734:	461a      	mov	r2, r3
 800b736:	f006 fb29 	bl	8011d8c <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800b73a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d105      	bne.n	800b74e <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b746:	4798      	blx	r3
 800b748:	4602      	mov	r2, r0
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800b74e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b752:	2b07      	cmp	r3, #7
 800b754:	d102      	bne.n	800b75c <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800b756:	2300      	movs	r3, #0
 800b758:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800b75c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b760:	4618      	mov	r0, r3
 800b762:	372c      	adds	r7, #44	@ 0x2c
 800b764:	46bd      	mov	sp, r7
 800b766:	bd90      	pop	{r4, r7, pc}
 800b768:	08013ab0 	.word	0x08013ab0
 800b76c:	080146a0 	.word	0x080146a0
 800b770:	080139d4 	.word	0x080139d4
 800b774:	08013bec 	.word	0x08013bec

0800b778 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b088      	sub	sp, #32
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	60f8      	str	r0, [r7, #12]
 800b780:	60b9      	str	r1, [r7, #8]
 800b782:	603b      	str	r3, [r7, #0]
 800b784:	4613      	mov	r3, r2
 800b786:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800b788:	2300      	movs	r3, #0
 800b78a:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800b790:	2300      	movs	r3, #0
 800b792:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800b794:	88fb      	ldrh	r3, [r7, #6]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d009      	beq.n	800b7ae <addEncodedStringToVector+0x36>
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d106      	bne.n	800b7ae <addEncodedStringToVector+0x36>
 800b7a0:	4b1e      	ldr	r3, [pc, #120]	@ (800b81c <addEncodedStringToVector+0xa4>)
 800b7a2:	4a1f      	ldr	r2, [pc, #124]	@ (800b820 <addEncodedStringToVector+0xa8>)
 800b7a4:	f240 7191 	movw	r1, #1937	@ 0x791
 800b7a8:	481e      	ldr	r0, [pc, #120]	@ (800b824 <addEncodedStringToVector+0xac>)
 800b7aa:	f006 f84d 	bl	8011848 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800b7ae:	88fb      	ldrh	r3, [r7, #6]
 800b7b0:	0a1b      	lsrs	r3, r3, #8
 800b7b2:	b29b      	uxth	r3, r3
 800b7b4:	b2da      	uxtb	r2, r3
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	3301      	adds	r3, #1
 800b7be:	88fa      	ldrh	r2, [r7, #6]
 800b7c0:	b2d2      	uxtb	r2, r2
 800b7c2:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	68fa      	ldr	r2, [r7, #12]
 800b7c8:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	2202      	movs	r2, #2
 800b7ce:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800b7d6:	2302      	movs	r3, #2
 800b7d8:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d011      	beq.n	800b804 <addEncodedStringToVector+0x8c>
 800b7e0:	88fb      	ldrh	r3, [r7, #6]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00e      	beq.n	800b804 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	3308      	adds	r3, #8
 800b7ea:	68ba      	ldr	r2, [r7, #8]
 800b7ec:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	3308      	adds	r3, #8
 800b7f2:	88fa      	ldrh	r2, [r7, #6]
 800b7f4:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800b7f6:	69bb      	ldr	r3, [r7, #24]
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800b7fc:	88fb      	ldrh	r3, [r7, #6]
 800b7fe:	69fa      	ldr	r2, [r7, #28]
 800b800:	4413      	add	r3, r2
 800b802:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800b804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b806:	681a      	ldr	r2, [r3, #0]
 800b808:	69fb      	ldr	r3, [r7, #28]
 800b80a:	441a      	add	r2, r3
 800b80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80e:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800b810:	69bb      	ldr	r3, [r7, #24]
}
 800b812:	4618      	mov	r0, r3
 800b814:	3720      	adds	r7, #32
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
 800b81a:	bf00      	nop
 800b81c:	08013cb8 	.word	0x08013cb8
 800b820:	080146b8 	.word	0x080146b8
 800b824:	080139d4 	.word	0x080139d4

0800b828 <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b092      	sub	sp, #72	@ 0x48
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]
 800b834:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b836:	2300      	movs	r3, #0
 800b838:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 800b83c:	2300      	movs	r3, #0
 800b83e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	891b      	ldrh	r3, [r3, #8]
 800b858:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	891b      	ldrh	r3, [r3, #8]
 800b85e:	461a      	mov	r2, r3
 800b860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b862:	4413      	add	r3, r2
 800b864:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800b866:	2302      	movs	r3, #2
 800b868:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d020      	beq.n	800b8b4 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800b872:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800b876:	0a1b      	lsrs	r3, r3, #8
 800b878:	b29b      	uxth	r3, r3
 800b87a:	b2db      	uxtb	r3, r3
 800b87c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800b880:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800b884:	b2db      	uxtb	r3, r3
 800b886:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800b88a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b88c:	00db      	lsls	r3, r3, #3
 800b88e:	3348      	adds	r3, #72	@ 0x48
 800b890:	443b      	add	r3, r7
 800b892:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800b896:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800b89a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b89c:	00db      	lsls	r3, r3, #3
 800b89e:	3348      	adds	r3, #72	@ 0x48
 800b8a0:	443b      	add	r3, r7
 800b8a2:	2202      	movs	r2, #2
 800b8a4:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800b8a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 800b8ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8b0:	3302      	adds	r3, #2
 800b8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	691b      	ldr	r3, [r3, #16]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d017      	beq.n	800b8ec <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	68da      	ldr	r2, [r3, #12]
 800b8c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8c2:	00db      	lsls	r3, r3, #3
 800b8c4:	3348      	adds	r3, #72	@ 0x48
 800b8c6:	443b      	add	r3, r7
 800b8c8:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	691a      	ldr	r2, [r3, #16]
 800b8d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8d2:	00db      	lsls	r3, r3, #3
 800b8d4:	3348      	adds	r3, #72	@ 0x48
 800b8d6:	443b      	add	r3, r7
 800b8d8:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800b8dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8de:	3301      	adds	r3, #1
 800b8e0:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	691b      	ldr	r3, [r3, #16]
 800b8e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b8e8:	4413      	add	r3, r2
 800b8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d042      	beq.n	800b97a <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d03e      	beq.n	800b97a <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	789b      	ldrb	r3, [r3, #2]
 800b900:	f083 0301 	eor.w	r3, r3, #1
 800b904:	b2db      	uxtb	r3, r3
 800b906:	2b00      	cmp	r3, #0
 800b908:	d00e      	beq.n	800b928 <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 800b90a:	2101      	movs	r1, #1
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f001 fd4a 	bl	800d3a6 <MQTT_UpdateDuplicatePublishFlag>
 800b912:	4603      	mov	r3, r0
 800b914:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 800b918:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	bf0c      	ite	eq
 800b920:	2301      	moveq	r3, #1
 800b922:	2300      	movne	r3, #0
 800b924:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 800b928:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d115      	bne.n	800b95c <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 800b930:	f107 0318 	add.w	r3, r7, #24
 800b934:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 800b936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b938:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b93e:	f107 0210 	add.w	r2, r7, #16
 800b942:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800b946:	68f8      	ldr	r0, [r7, #12]
 800b948:	4798      	blx	r3
 800b94a:	4603      	mov	r3, r0
 800b94c:	f083 0301 	eor.w	r3, r3, #1
 800b950:	b2db      	uxtb	r3, r3
 800b952:	2b00      	cmp	r3, #0
 800b954:	d002      	beq.n	800b95c <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 800b956:	230f      	movs	r3, #15
 800b958:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 800b95c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b960:	2b00      	cmp	r3, #0
 800b962:	d10a      	bne.n	800b97a <sendPublishWithoutCopy+0x152>
 800b964:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d006      	beq.n	800b97a <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 800b96c:	2100      	movs	r1, #0
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f001 fd19 	bl	800d3a6 <MQTT_UpdateDuplicatePublishFlag>
 800b974:	4603      	mov	r3, r0
 800b976:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 800b97a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d10d      	bne.n	800b99e <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 800b982:	f107 0318 	add.w	r3, r7, #24
 800b986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b988:	4619      	mov	r1, r3
 800b98a:	68f8      	ldr	r0, [r7, #12]
 800b98c:	f7fe ff1c 	bl	800a7c8 <sendMessageVector>
 800b990:	4602      	mov	r2, r0
 800b992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 800b994:	429a      	cmp	r2, r3
 800b996:	d002      	beq.n	800b99e <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 800b998:	2303      	movs	r3, #3
 800b99a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 800b99e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3748      	adds	r7, #72	@ 0x48
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
	...

0800b9ac <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b0ac      	sub	sp, #176	@ 0xb0
 800b9b0:	af02      	add	r7, sp, #8
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	607a      	str	r2, [r7, #4]
 800b9b8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800b9cc:	f107 0310 	add.w	r3, r7, #16
 800b9d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 800b9d4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800b9d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d007      	beq.n	800b9f2 <sendConnectWithoutCopy+0x46>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d103      	bne.n	800b9f2 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800b9f0:	e0e4      	b.n	800bbbc <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	687a      	ldr	r2, [r7, #4]
 800b9f6:	68b9      	ldr	r1, [r7, #8]
 800b9f8:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800b9fc:	f001 fa1e 	bl	800ce3c <MQTT_SerializeConnectFixedHeader>
 800ba00:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 800ba04:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800ba08:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ba0c:	1ad3      	subs	r3, r2, r3
 800ba0e:	2b0f      	cmp	r3, #15
 800ba10:	d906      	bls.n	800ba20 <sendConnectWithoutCopy+0x74>
 800ba12:	4b6d      	ldr	r3, [pc, #436]	@ (800bbc8 <sendConnectWithoutCopy+0x21c>)
 800ba14:	4a6d      	ldr	r2, [pc, #436]	@ (800bbcc <sendConnectWithoutCopy+0x220>)
 800ba16:	f640 1112 	movw	r1, #2322	@ 0x912
 800ba1a:	486d      	ldr	r0, [pc, #436]	@ (800bbd0 <sendConnectWithoutCopy+0x224>)
 800ba1c:	f005 ff14 	bl	8011848 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800ba20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba24:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800ba28:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800ba2a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800ba2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ba32:	1ad3      	subs	r3, r2, r3
 800ba34:	461a      	mov	r2, r3
 800ba36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba3a:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800ba3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba40:	685a      	ldr	r2, [r3, #4]
 800ba42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ba46:	4413      	add	r3, r2
 800ba48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 800ba4c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba50:	3308      	adds	r3, #8
 800ba52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 800ba56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800ba68:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 800ba6c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba76:	f7ff fe7f 	bl	800b778 <addEncodedStringToVector>
 800ba7a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800ba7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ba82:	00db      	lsls	r3, r3, #3
 800ba84:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800ba88:	4413      	add	r3, r2
 800ba8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 800ba8e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800ba92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ba96:	4413      	add	r3, r2
 800ba98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d03c      	beq.n	800bb1c <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800baaa:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800baae:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bab2:	9300      	str	r3, [sp, #0]
 800bab4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bab8:	f7ff fe5e 	bl	800b778 <addEncodedStringToVector>
 800babc:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bac4:	00db      	lsls	r3, r3, #3
 800bac6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800baca:	4413      	add	r3, r2
 800bacc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bad0:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bad4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bad8:	4413      	add	r3, r2
 800bada:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800bae6:	b29a      	uxth	r2, r3
 800bae8:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800baec:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800baf0:	9300      	str	r3, [sp, #0]
 800baf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800baf6:	f7ff fe3f 	bl	800b778 <addEncodedStringToVector>
 800bafa:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bafe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb02:	00db      	lsls	r3, r3, #3
 800bb04:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bb08:	4413      	add	r3, r2
 800bb0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bb0e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bb12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb16:	4413      	add	r3, r2
 800bb18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d01d      	beq.n	800bb60 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800bb2c:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800bb30:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb3a:	f7ff fe1d 	bl	800b778 <addEncodedStringToVector>
 800bb3e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bb42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb46:	00db      	lsls	r3, r3, #3
 800bb48:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bb4c:	4413      	add	r3, r2
 800bb4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bb52:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bb56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb5a:	4413      	add	r3, r2
 800bb5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	695b      	ldr	r3, [r3, #20]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d015      	beq.n	800bb94 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800bb70:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 800bb74:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bb78:	9300      	str	r3, [sp, #0]
 800bb7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb7e:	f7ff fdfb 	bl	800b778 <addEncodedStringToVector>
 800bb82:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 800bb86:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bb8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb8e:	4413      	add	r3, r2
 800bb90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800bb94:	f107 0310 	add.w	r3, r7, #16
 800bb98:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	68f8      	ldr	r0, [r7, #12]
 800bba0:	f7fe fe12 	bl	800a7c8 <sendMessageVector>
 800bba4:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800bba8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bbac:	461a      	mov	r2, r3
 800bbae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d002      	beq.n	800bbbc <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 800bbb6:	2303      	movs	r3, #3
 800bbb8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 800bbbc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	37a8      	adds	r7, #168	@ 0xa8
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	08013ce8 	.word	0x08013ce8
 800bbcc:	080146d4 	.word	0x080146d4
 800bbd0:	080139d4 	.word	0x080139d4

0800bbd4 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b08c      	sub	sp, #48	@ 0x30
 800bbd8:	af02      	add	r7, sp, #8
 800bbda:	60f8      	str	r0, [r7, #12]
 800bbdc:	60b9      	str	r1, [r7, #8]
 800bbde:	603b      	str	r3, [r7, #0]
 800bbe0:	4613      	mov	r3, r2
 800bbe2:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800bbea:	2300      	movs	r3, #0
 800bbec:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800bbee:	2300      	movs	r3, #0
 800bbf0:	617b      	str	r3, [r7, #20]
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	623b      	str	r3, [r7, #32]
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800bbfe:	2300      	movs	r3, #0
 800bc00:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d106      	bne.n	800bc16 <receiveConnack+0x42>
 800bc08:	4b4e      	ldr	r3, [pc, #312]	@ (800bd44 <receiveConnack+0x170>)
 800bc0a:	4a4f      	ldr	r2, [pc, #316]	@ (800bd48 <receiveConnack+0x174>)
 800bc0c:	f640 1179 	movw	r1, #2425	@ 0x979
 800bc10:	484e      	ldr	r0, [pc, #312]	@ (800bd4c <receiveConnack+0x178>)
 800bc12:	f005 fe19 	bl	8011848 <__assert_func>
    assert( pIncomingPacket != NULL );
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d106      	bne.n	800bc2a <receiveConnack+0x56>
 800bc1c:	4b4c      	ldr	r3, [pc, #304]	@ (800bd50 <receiveConnack+0x17c>)
 800bc1e:	4a4a      	ldr	r2, [pc, #296]	@ (800bd48 <receiveConnack+0x174>)
 800bc20:	f640 117a 	movw	r1, #2426	@ 0x97a
 800bc24:	4849      	ldr	r0, [pc, #292]	@ (800bd4c <receiveConnack+0x178>)
 800bc26:	f005 fe0f 	bl	8011848 <__assert_func>
    assert( pContext->getTime != NULL );
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d106      	bne.n	800bc40 <receiveConnack+0x6c>
 800bc32:	4b48      	ldr	r3, [pc, #288]	@ (800bd54 <receiveConnack+0x180>)
 800bc34:	4a44      	ldr	r2, [pc, #272]	@ (800bd48 <receiveConnack+0x174>)
 800bc36:	f640 117b 	movw	r1, #2427	@ 0x97b
 800bc3a:	4844      	ldr	r0, [pc, #272]	@ (800bd4c <receiveConnack+0x178>)
 800bc3c:	f005 fe04 	bl	8011848 <__assert_func>

    getTimeStamp = pContext->getTime;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc44:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800bc46:	69bb      	ldr	r3, [r7, #24]
 800bc48:	4798      	blx	r3
 800bc4a:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	6918      	ldr	r0, [r3, #16]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	69db      	ldr	r3, [r3, #28]
 800bc54:	683a      	ldr	r2, [r7, #0]
 800bc56:	4619      	mov	r1, r3
 800bc58:	f001 fb5f 	bl	800d31a <MQTT_GetIncomingPacketTypeAndLength>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d00e      	beq.n	800bc86 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800bc68:	69bb      	ldr	r3, [r7, #24]
 800bc6a:	4798      	blx	r3
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	6979      	ldr	r1, [r7, #20]
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7fe ff35 	bl	800aae0 <calculateElapsedTime>
 800bc76:	4602      	mov	r2, r0
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	bf94      	ite	ls
 800bc7e:	2301      	movls	r3, #1
 800bc80:	2300      	movhi	r3, #0
 800bc82:	77fb      	strb	r3, [r7, #31]
 800bc84:	e008      	b.n	800bc98 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800bc86:	8bbb      	ldrh	r3, [r7, #28]
 800bc88:	2b04      	cmp	r3, #4
 800bc8a:	bf8c      	ite	hi
 800bc8c:	2301      	movhi	r3, #1
 800bc8e:	2300      	movls	r3, #0
 800bc90:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800bc92:	8bbb      	ldrh	r3, [r7, #28]
 800bc94:	3301      	adds	r3, #1
 800bc96:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800bc98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc9c:	2b07      	cmp	r3, #7
 800bc9e:	d105      	bne.n	800bcac <receiveConnack+0xd8>
 800bca0:	7ffb      	ldrb	r3, [r7, #31]
 800bca2:	f083 0301 	eor.w	r3, r3, #1
 800bca6:	b2db      	uxtb	r3, r3
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1cf      	bne.n	800bc4c <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800bcac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d123      	bne.n	800bcfc <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	4798      	blx	r3
 800bcb8:	4603      	mov	r3, r0
 800bcba:	6979      	ldr	r1, [r7, #20]
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f7fe ff0f 	bl	800aae0 <calculateElapsedTime>
 800bcc2:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800bcc4:	693a      	ldr	r2, [r7, #16]
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d203      	bcs.n	800bcd4 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800bccc:	68ba      	ldr	r2, [r7, #8]
 800bcce:	693b      	ldr	r3, [r7, #16]
 800bcd0:	1ad3      	subs	r3, r2, r3
 800bcd2:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	2b20      	cmp	r3, #32
 800bcda:	d10c      	bne.n	800bcf6 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	6a3a      	ldr	r2, [r7, #32]
 800bce0:	9201      	str	r2, [sp, #4]
 800bce2:	68da      	ldr	r2, [r3, #12]
 800bce4:	9200      	str	r2, [sp, #0]
 800bce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bce8:	68f8      	ldr	r0, [r7, #12]
 800bcea:	f7ff f8fd 	bl	800aee8 <receivePacket>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bcf4:	e002      	b.n	800bcfc <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800bcf6:	2305      	movs	r3, #5
 800bcf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 800bcfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d10b      	bne.n	800bd1c <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	6a1a      	ldr	r2, [r3, #32]
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800bd0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd0e:	2100      	movs	r1, #0
 800bd10:	6838      	ldr	r0, [r7, #0]
 800bd12:	f001 fa8f 	bl	800d234 <MQTT_DeserializeAck>
 800bd16:	4603      	mov	r3, r0
 800bd18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800bd1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d109      	bne.n	800bd38 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800bd24:	79fb      	ldrb	r3, [r7, #7]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d006      	beq.n	800bd38 <receiveConnack+0x164>
 800bd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d002      	beq.n	800bd38 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800bd32:	2305      	movs	r3, #5
 800bd34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800bd38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3728      	adds	r7, #40	@ 0x28
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}
 800bd44:	08013ab0 	.word	0x08013ab0
 800bd48:	080146ec 	.word	0x080146ec
 800bd4c:	080139d4 	.word	0x080139d4
 800bd50:	08013c80 	.word	0x08013c80
 800bd54:	08013ad4 	.word	0x08013ad4

0800bd58 <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 800bd58:	b590      	push	{r4, r7, lr}
 800bd5a:	b089      	sub	sp, #36	@ 0x24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800bd60:	2300      	movs	r3, #0
 800bd62:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bd64:	2300      	movs	r3, #0
 800bd66:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800bd68:	2300      	movs	r3, #0
 800bd6a:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 800bd70:	2300      	movs	r3, #0
 800bd72:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 800bd74:	2300      	movs	r3, #0
 800bd76:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d106      	bne.n	800bd8c <handleUncleanSessionResumption+0x34>
 800bd7e:	4b33      	ldr	r3, [pc, #204]	@ (800be4c <handleUncleanSessionResumption+0xf4>)
 800bd80:	4a33      	ldr	r2, [pc, #204]	@ (800be50 <handleUncleanSessionResumption+0xf8>)
 800bd82:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800bd86:	4833      	ldr	r0, [pc, #204]	@ (800be54 <handleUncleanSessionResumption+0xfc>)
 800bd88:	f005 fd5e 	bl	8011848 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800bd8c:	f107 0217 	add.w	r2, r7, #23
 800bd90:	f107 0318 	add.w	r3, r7, #24
 800bd94:	4619      	mov	r1, r3
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f002 f8fb 	bl	800df92 <MQTT_PubrelToResend>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800bda0:	e011      	b.n	800bdc6 <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800bda2:	7dfa      	ldrb	r2, [r7, #23]
 800bda4:	8bbb      	ldrh	r3, [r7, #28]
 800bda6:	4619      	mov	r1, r3
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f7ff f917 	bl	800afdc <sendPublishAcks>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800bdb2:	f107 0217 	add.w	r2, r7, #23
 800bdb6:	f107 0318 	add.w	r3, r7, #24
 800bdba:	4619      	mov	r1, r3
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f002 f8e8 	bl	800df92 <MQTT_PubrelToResend>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800bdc6:	8bbb      	ldrh	r3, [r7, #28]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d002      	beq.n	800bdd2 <handleUncleanSessionResumption+0x7a>
 800bdcc:	7ffb      	ldrb	r3, [r7, #31]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d0e7      	beq.n	800bda2 <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800bdd2:	7ffb      	ldrb	r3, [r7, #31]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d134      	bne.n	800be42 <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d030      	beq.n	800be42 <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bde0:	2300      	movs	r3, #0
 800bde2:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800bde4:	f107 0318 	add.w	r3, r7, #24
 800bde8:	4619      	mov	r1, r3
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f002 f8ff 	bl	800dfee <MQTT_PublishToResend>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800bdf4:	8bbb      	ldrh	r3, [r7, #28]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d01d      	beq.n	800be36 <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800bdfe:	f107 0310 	add.w	r3, r7, #16
 800be02:	f107 020c 	add.w	r2, r7, #12
 800be06:	8bb9      	ldrh	r1, [r7, #28]
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	47a0      	blx	r4
 800be0c:	4603      	mov	r3, r0
 800be0e:	f083 0301 	eor.w	r3, r3, #1
 800be12:	b2db      	uxtb	r3, r3
 800be14:	2b00      	cmp	r3, #0
 800be16:	d002      	beq.n	800be1e <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800be18:	2310      	movs	r3, #16
 800be1a:	77fb      	strb	r3, [r7, #31]
                    break;
 800be1c:	e011      	b.n	800be42 <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	693a      	ldr	r2, [r7, #16]
 800be22:	4619      	mov	r1, r3
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f7fe fdc1 	bl	800a9ac <sendBuffer>
 800be2a:	4603      	mov	r3, r0
 800be2c:	693a      	ldr	r2, [r7, #16]
 800be2e:	4293      	cmp	r3, r2
 800be30:	d001      	beq.n	800be36 <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800be32:	2303      	movs	r3, #3
 800be34:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800be36:	8bbb      	ldrh	r3, [r7, #28]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d002      	beq.n	800be42 <handleUncleanSessionResumption+0xea>
 800be3c:	7ffb      	ldrb	r3, [r7, #31]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d0d0      	beq.n	800bde4 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800be42:	7ffb      	ldrb	r3, [r7, #31]
}
 800be44:	4618      	mov	r0, r3
 800be46:	3724      	adds	r7, #36	@ 0x24
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd90      	pop	{r4, r7, pc}
 800be4c:	08013ab0 	.word	0x08013ab0
 800be50:	080146fc 	.word	0x080146fc
 800be54:	080139d4 	.word	0x080139d4

0800be58 <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b084      	sub	sp, #16
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800be60:	2300      	movs	r3, #0
 800be62:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800be64:	2300      	movs	r3, #0
 800be66:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800be68:	2300      	movs	r3, #0
 800be6a:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d106      	bne.n	800be80 <handleCleanSession+0x28>
 800be72:	4b25      	ldr	r3, [pc, #148]	@ (800bf08 <handleCleanSession+0xb0>)
 800be74:	4a25      	ldr	r2, [pc, #148]	@ (800bf0c <handleCleanSession+0xb4>)
 800be76:	f640 2129 	movw	r1, #2601	@ 0xa29
 800be7a:	4825      	ldr	r0, [pc, #148]	@ (800bf10 <handleCleanSession+0xb8>)
 800be7c:	f005 fce4 	bl	8011848 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2200      	movs	r2, #0
 800be84:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6a18      	ldr	r0, [r3, #32]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be8e:	461a      	mov	r2, r3
 800be90:	2100      	movs	r1, #0
 800be92:	f005 ff95 	bl	8011dc0 <memset>

    if( pContext->clearFunction != NULL )
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d015      	beq.n	800beca <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800be9e:	2300      	movs	r3, #0
 800bea0:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800bea2:	f107 0308 	add.w	r3, r7, #8
 800bea6:	4619      	mov	r1, r3
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f002 f8a0 	bl	800dfee <MQTT_PublishToResend>
 800beae:	4603      	mov	r3, r0
 800beb0:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800beb2:	89bb      	ldrh	r3, [r7, #12]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d005      	beq.n	800bec4 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bebc:	89ba      	ldrh	r2, [r7, #12]
 800bebe:	4611      	mov	r1, r2
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800bec4:	89bb      	ldrh	r3, [r7, #12]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d1eb      	bne.n	800bea2 <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d008      	beq.n	800bee4 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800beda:	009b      	lsls	r3, r3, #2
 800bedc:	461a      	mov	r2, r3
 800bede:	2100      	movs	r1, #0
 800bee0:	f005 ff6e 	bl	8011dc0 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	68db      	ldr	r3, [r3, #12]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d008      	beq.n	800befe <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	461a      	mov	r2, r3
 800bef8:	2100      	movs	r1, #0
 800befa:	f005 ff61 	bl	8011dc0 <memset>
    }

    return status;
 800befe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3710      	adds	r7, #16
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	08013ab0 	.word	0x08013ab0
 800bf0c:	0801471c 	.word	0x0801471c
 800bf10:	080139d4 	.word	0x080139d4

0800bf14 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800bf14:	b480      	push	{r7}
 800bf16:	b087      	sub	sp, #28
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	60f8      	str	r0, [r7, #12]
 800bf1c:	60b9      	str	r1, [r7, #8]
 800bf1e:	4613      	mov	r3, r2
 800bf20:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800bf22:	2300      	movs	r3, #0
 800bf24:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d002      	beq.n	800bf32 <validatePublishParams+0x1e>
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d102      	bne.n	800bf38 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800bf32:	2301      	movs	r3, #1
 800bf34:	75fb      	strb	r3, [r7, #23]
 800bf36:	e01e      	b.n	800bf76 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d005      	beq.n	800bf4c <validatePublishParams+0x38>
 800bf40:	88fb      	ldrh	r3, [r7, #6]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d102      	bne.n	800bf4c <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800bf46:	2301      	movs	r3, #1
 800bf48:	75fb      	strb	r3, [r7, #23]
 800bf4a:	e014      	b.n	800bf76 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	691b      	ldr	r3, [r3, #16]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d006      	beq.n	800bf62 <validatePublishParams+0x4e>
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	68db      	ldr	r3, [r3, #12]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d102      	bne.n	800bf62 <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	75fb      	strb	r3, [r7, #23]
 800bf60:	e009      	b.n	800bf76 <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d105      	bne.n	800bf76 <validatePublishParams+0x62>
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	781b      	ldrb	r3, [r3, #0]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d001      	beq.n	800bf76 <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800bf72:	2301      	movs	r3, #1
 800bf74:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800bf76:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf78:	4618      	mov	r0, r3
 800bf7a:	371c      	adds	r7, #28
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf82:	4770      	bx	lr

0800bf84 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800bf84:	b590      	push	{r4, r7, lr}
 800bf86:	b087      	sub	sp, #28
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	60f8      	str	r0, [r7, #12]
 800bf8c:	60b9      	str	r1, [r7, #8]
 800bf8e:	607a      	str	r2, [r7, #4]
 800bf90:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800bf92:	2300      	movs	r3, #0
 800bf94:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d005      	beq.n	800bfa8 <MQTT_Init+0x24>
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d002      	beq.n	800bfa8 <MQTT_Init+0x24>
 800bfa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d102      	bne.n	800bfae <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	75fb      	strb	r3, [r7, #23]
 800bfac:	e03a      	b.n	800c024 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d102      	bne.n	800bfba <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	75fb      	strb	r3, [r7, #23]
 800bfb8:	e034      	b.n	800c024 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d102      	bne.n	800bfc6 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	75fb      	strb	r3, [r7, #23]
 800bfc4:	e02e      	b.n	800c024 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d102      	bne.n	800bfd4 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	75fb      	strb	r3, [r7, #23]
 800bfd2:	e027      	b.n	800c024 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	685b      	ldr	r3, [r3, #4]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d102      	bne.n	800bfe2 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	75fb      	strb	r3, [r7, #23]
 800bfe0:	e020      	b.n	800c024 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800bfe2:	225c      	movs	r2, #92	@ 0x5c
 800bfe4:	2100      	movs	r1, #0
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f005 feea 	bl	8011dc0 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	68ba      	ldr	r2, [r7, #8]
 800bff8:	f103 0410 	add.w	r4, r3, #16
 800bffc:	4613      	mov	r3, r2
 800bffe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c000:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	683a      	ldr	r2, [r7, #0]
 800c00e:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c014:	3320      	adds	r3, #32
 800c016:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c01a:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	2201      	movs	r2, #1
 800c022:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800c024:	7dfb      	ldrb	r3, [r7, #23]
}
 800c026:	4618      	mov	r0, r3
 800c028:	371c      	adds	r7, #28
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd90      	pop	{r4, r7, pc}

0800c02e <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800c02e:	b580      	push	{r7, lr}
 800c030:	b08e      	sub	sp, #56	@ 0x38
 800c032:	af02      	add	r7, sp, #8
 800c034:	60f8      	str	r0, [r7, #12]
 800c036:	60b9      	str	r1, [r7, #8]
 800c038:	607a      	str	r2, [r7, #4]
 800c03a:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800c03c:	2300      	movs	r3, #0
 800c03e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c040:	2300      	movs	r3, #0
 800c042:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800c044:	2300      	movs	r3, #0
 800c046:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800c04a:	f107 0314 	add.w	r3, r7, #20
 800c04e:	2200      	movs	r2, #0
 800c050:	601a      	str	r2, [r3, #0]
 800c052:	605a      	str	r2, [r3, #4]
 800c054:	609a      	str	r2, [r3, #8]
 800c056:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800c058:	2300      	movs	r3, #0
 800c05a:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d005      	beq.n	800c06e <MQTT_Connect+0x40>
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d002      	beq.n	800c06e <MQTT_Connect+0x40>
 800c068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d102      	bne.n	800c074 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800c06e:	2301      	movs	r3, #1
 800c070:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c074:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d10a      	bne.n	800c092 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800c07c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c080:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800c084:	6879      	ldr	r1, [r7, #4]
 800c086:	68b8      	ldr	r0, [r7, #8]
 800c088:	f000 ff50 	bl	800cf2c <MQTT_GetConnectPacketSize>
 800c08c:	4603      	mov	r3, r0
 800c08e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800c092:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c096:	2b00      	cmp	r3, #0
 800c098:	d155      	bne.n	800c146 <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c0a0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800c0a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d008      	beq.n	800c0be <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800c0ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d101      	bne.n	800c0b8 <MQTT_Connect+0x8a>
 800c0b4:	230c      	movs	r3, #12
 800c0b6:	e000      	b.n	800c0ba <MQTT_Connect+0x8c>
 800c0b8:	230e      	movs	r3, #14
 800c0ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c0be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d108      	bne.n	800c0d8 <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800c0c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	68b9      	ldr	r1, [r7, #8]
 800c0cc:	68f8      	ldr	r0, [r7, #12]
 800c0ce:	f7ff fc6d 	bl	800b9ac <sendConnectWithoutCopy>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800c0d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d10d      	bne.n	800c0fc <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800c0e4:	f107 0114 	add.w	r1, r7, #20
 800c0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0ea:	9300      	str	r3, [sp, #0]
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	6839      	ldr	r1, [r7, #0]
 800c0f0:	68f8      	ldr	r0, [r7, #12]
 800c0f2:	f7ff fd6f 	bl	800bbd4 <receiveConnack>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800c0fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c100:	2b00      	cmp	r3, #0
 800c102:	d10c      	bne.n	800c11e <MQTT_Connect+0xf0>
 800c104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c106:	781b      	ldrb	r3, [r3, #0]
 800c108:	f083 0301 	eor.w	r3, r3, #1
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d005      	beq.n	800c11e <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800c112:	68f8      	ldr	r0, [r7, #12]
 800c114:	f7ff fea0 	bl	800be58 <handleCleanSession>
 800c118:	4603      	mov	r3, r0
 800c11a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c11e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c122:	2b00      	cmp	r3, #0
 800c124:	d10f      	bne.n	800c146 <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2201      	movs	r2, #1
 800c12a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	885a      	ldrh	r2, [r3, #2]
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	2200      	movs	r2, #0
 800c144:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800c146:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d109      	bne.n	800c162 <MQTT_Connect+0x134>
 800c14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d005      	beq.n	800c162 <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800c156:	68f8      	ldr	r0, [r7, #12]
 800c158:	f7ff fdfe 	bl	800bd58 <handleUncleanSessionResumption>
 800c15c:	4603      	mov	r3, r0
 800c15e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c162:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c166:	2b00      	cmp	r3, #0
 800c168:	d013      	beq.n	800c192 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800c16a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c16e:	2b0c      	cmp	r3, #12
 800c170:	d00f      	beq.n	800c192 <MQTT_Connect+0x164>
 800c172:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c176:	2b0e      	cmp	r3, #14
 800c178:	d00b      	beq.n	800c192 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d008      	beq.n	800c192 <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c186:	2b01      	cmp	r3, #1
 800c188:	d103      	bne.n	800c192 <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2202      	movs	r2, #2
 800c18e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800c192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c196:	4618      	mov	r0, r3
 800c198:	3730      	adds	r7, #48	@ 0x30
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b08c      	sub	sp, #48	@ 0x30
 800c1a2:	af02      	add	r7, sp, #8
 800c1a4:	60f8      	str	r0, [r7, #12]
 800c1a6:	60b9      	str	r1, [r7, #8]
 800c1a8:	4613      	mov	r3, r2
 800c1aa:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800c1bc:	88fb      	ldrh	r3, [r7, #6]
 800c1be:	461a      	mov	r2, r3
 800c1c0:	68b9      	ldr	r1, [r7, #8]
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	f7ff fea6 	bl	800bf14 <validatePublishParams>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800c1ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d10a      	bne.n	800c1ec <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800c1d6:	f107 0218 	add.w	r2, r7, #24
 800c1da:	f107 031c 	add.w	r3, r7, #28
 800c1de:	4619      	mov	r1, r3
 800c1e0:	68b8      	ldr	r0, [r7, #8]
 800c1e2:	f000 ff2f 	bl	800d044 <MQTT_GetPublishPacketSize>
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800c1ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d10a      	bne.n	800c20a <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800c1f4:	69f9      	ldr	r1, [r7, #28]
 800c1f6:	f107 0320 	add.w	r3, r7, #32
 800c1fa:	f107 0210 	add.w	r2, r7, #16
 800c1fe:	68b8      	ldr	r0, [r7, #8]
 800c200:	f000 fa0c 	bl	800c61c <MQTT_SerializePublishHeaderWithoutTopic>
 800c204:	4603      	mov	r3, r0
 800c206:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800c20a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d155      	bne.n	800c2be <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c218:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800c21c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c220:	2b01      	cmp	r3, #1
 800c222:	d008      	beq.n	800c236 <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800c224:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d101      	bne.n	800c230 <MQTT_Publish+0x92>
 800c22c:	230d      	movs	r3, #13
 800c22e:	e000      	b.n	800c232 <MQTT_Publish+0x94>
 800c230:	230e      	movs	r3, #14
 800c232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800c236:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d118      	bne.n	800c270 <MQTT_Publish+0xd2>
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	781b      	ldrb	r3, [r3, #0]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d014      	beq.n	800c270 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800c246:	68bb      	ldr	r3, [r7, #8]
 800c248:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800c24a:	88fb      	ldrh	r3, [r7, #6]
 800c24c:	4619      	mov	r1, r3
 800c24e:	68f8      	ldr	r0, [r7, #12]
 800c250:	f001 fd58 	bl	800dd04 <MQTT_ReserveState>
 800c254:	4603      	mov	r3, r0
 800c256:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800c25a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c25e:	2b09      	cmp	r3, #9
 800c260:	d106      	bne.n	800c270 <MQTT_Publish+0xd2>
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	789b      	ldrb	r3, [r3, #2]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d002      	beq.n	800c270 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800c26a:	2300      	movs	r3, #0
 800c26c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800c270:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c274:	2b00      	cmp	r3, #0
 800c276:	d10c      	bne.n	800c292 <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800c278:	6a39      	ldr	r1, [r7, #32]
 800c27a:	f107 0210 	add.w	r2, r7, #16
 800c27e:	88fb      	ldrh	r3, [r7, #6]
 800c280:	9300      	str	r3, [sp, #0]
 800c282:	460b      	mov	r3, r1
 800c284:	68b9      	ldr	r1, [r7, #8]
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	f7ff face 	bl	800b828 <sendPublishWithoutCopy>
 800c28c:	4603      	mov	r3, r0
 800c28e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800c292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c296:	2b00      	cmp	r3, #0
 800c298:	d111      	bne.n	800c2be <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d00d      	beq.n	800c2be <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800c2a6:	88f9      	ldrh	r1, [r7, #6]
 800c2a8:	f107 0317 	add.w	r3, r7, #23
 800c2ac:	9300      	str	r3, [sp, #0]
 800c2ae:	4613      	mov	r3, r2
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	68f8      	ldr	r0, [r7, #12]
 800c2b4:	f001 fd7f 	bl	800ddb6 <MQTT_UpdateStatePublish>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800c2be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	3728      	adds	r7, #40	@ 0x28
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
	...

0800c2cc <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b08a      	sub	sp, #40	@ 0x28
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800c2e2:	f107 0314 	add.w	r3, r7, #20
 800c2e6:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800c2e8:	2302      	movs	r3, #2
 800c2ea:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d102      	bne.n	800c2f8 <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800c2f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d116      	bne.n	800c32e <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800c300:	f107 0318 	add.w	r3, r7, #24
 800c304:	4618      	mov	r0, r3
 800c306:	f000 ff21 	bl	800d14c <MQTT_GetPingreqPacketSize>
 800c30a:	4603      	mov	r3, r0
 800c30c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800c310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c314:	2b00      	cmp	r3, #0
 800c316:	d10a      	bne.n	800c32e <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800c318:	693a      	ldr	r2, [r7, #16]
 800c31a:	69bb      	ldr	r3, [r7, #24]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d006      	beq.n	800c32e <MQTT_Ping+0x62>
 800c320:	4b23      	ldr	r3, [pc, #140]	@ (800c3b0 <MQTT_Ping+0xe4>)
 800c322:	4a24      	ldr	r2, [pc, #144]	@ (800c3b4 <MQTT_Ping+0xe8>)
 800c324:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800c328:	4823      	ldr	r0, [pc, #140]	@ (800c3b8 <MQTT_Ping+0xec>)
 800c32a:	f005 fa8d 	bl	8011848 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800c32e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c332:	2b00      	cmp	r3, #0
 800c334:	d107      	bne.n	800c346 <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800c336:	f107 030c 	add.w	r3, r7, #12
 800c33a:	4618      	mov	r0, r3
 800c33c:	f000 ff1c 	bl	800d178 <MQTT_SerializePingreq>
 800c340:	4603      	mov	r3, r0
 800c342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800c346:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d12a      	bne.n	800c3a4 <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c354:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800c356:	7ffb      	ldrb	r3, [r7, #31]
 800c358:	2b01      	cmp	r3, #1
 800c35a:	d007      	beq.n	800c36c <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800c35c:	7ffb      	ldrb	r3, [r7, #31]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d101      	bne.n	800c366 <MQTT_Ping+0x9a>
 800c362:	230d      	movs	r3, #13
 800c364:	e000      	b.n	800c368 <MQTT_Ping+0x9c>
 800c366:	230e      	movs	r3, #14
 800c368:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800c36c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c370:	2b00      	cmp	r3, #0
 800c372:	d117      	bne.n	800c3a4 <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800c374:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800c376:	69ba      	ldr	r2, [r7, #24]
 800c378:	4619      	mov	r1, r3
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f7fe fb16 	bl	800a9ac <sendBuffer>
 800c380:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800c382:	69bb      	ldr	r3, [r7, #24]
 800c384:	461a      	mov	r2, r3
 800c386:	6a3b      	ldr	r3, [r7, #32]
 800c388:	4293      	cmp	r3, r2
 800c38a:	da03      	bge.n	800c394 <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800c38c:	2303      	movs	r3, #3
 800c38e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c392:	e007      	b.n	800c3a4 <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2201      	movs	r2, #1
 800c3a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800c3a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3728      	adds	r7, #40	@ 0x28
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	08013d3c 	.word	0x08013d3c
 800c3b4:	08014730 	.word	0x08014730
 800c3b8:	080139d4 	.word	0x080139d4

0800c3bc <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b084      	sub	sp, #16
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d011      	beq.n	800c3f2 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d00d      	beq.n	800c3f2 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6a1b      	ldr	r3, [r3, #32]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d009      	beq.n	800c3f2 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800c3e6:	2101      	movs	r1, #1
 800c3e8:	6878      	ldr	r0, [r7, #4]
 800c3ea:	f7ff f8d1 	bl	800b590 <receiveSingleIteration>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800c3f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3710      	adds	r7, #16
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}

0800c3fc <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b085      	sub	sp, #20
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2b7f      	cmp	r3, #127	@ 0x7f
 800c408:	d802      	bhi.n	800c410 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800c40a:	2301      	movs	r3, #1
 800c40c:	60fb      	str	r3, [r7, #12]
 800c40e:	e00f      	b.n	800c430 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c416:	d202      	bcs.n	800c41e <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800c418:	2302      	movs	r3, #2
 800c41a:	60fb      	str	r3, [r7, #12]
 800c41c:	e008      	b.n	800c430 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c424:	d202      	bcs.n	800c42c <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800c426:	2303      	movs	r3, #3
 800c428:	60fb      	str	r3, [r7, #12]
 800c42a:	e001      	b.n	800c430 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800c42c:	2304      	movs	r3, #4
 800c42e:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800c430:	68fb      	ldr	r3, [r7, #12]
}
 800c432:	4618      	mov	r0, r3
 800c434:	3714      	adds	r7, #20
 800c436:	46bd      	mov	sp, r7
 800c438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43c:	4770      	bx	lr
	...

0800c440 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b086      	sub	sp, #24
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800c44a:	2300      	movs	r3, #0
 800c44c:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d106      	bne.n	800c466 <encodeRemainingLength+0x26>
 800c458:	4b12      	ldr	r3, [pc, #72]	@ (800c4a4 <encodeRemainingLength+0x64>)
 800c45a:	4a13      	ldr	r2, [pc, #76]	@ (800c4a8 <encodeRemainingLength+0x68>)
 800c45c:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800c460:	4812      	ldr	r0, [pc, #72]	@ (800c4ac <encodeRemainingLength+0x6c>)
 800c462:	f005 f9f1 	bl	8011848 <__assert_func>

    pLengthEnd = pDestination;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	b2db      	uxtb	r3, r3
 800c46e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c472:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	09db      	lsrs	r3, r3, #7
 800c478:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d003      	beq.n	800c488 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800c480:	7dfb      	ldrb	r3, [r7, #23]
 800c482:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c486:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	7dfa      	ldrb	r2, [r7, #23]
 800c48c:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	3301      	adds	r3, #1
 800c492:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1e7      	bne.n	800c46a <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800c49a:	693b      	ldr	r3, [r7, #16]
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3718      	adds	r7, #24
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}
 800c4a4:	08013ed0 	.word	0x08013ed0
 800c4a8:	0801473c 	.word	0x0801473c
 800c4ac:	08013ee8 	.word	0x08013ee8

0800c4b0 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b086      	sub	sp, #24
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	60f8      	str	r0, [r7, #12]
 800c4b8:	60b9      	str	r1, [r7, #8]
 800c4ba:	4613      	mov	r3, r2
 800c4bc:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d106      	bne.n	800c4d6 <encodeString+0x26>
 800c4c8:	4b15      	ldr	r3, [pc, #84]	@ (800c520 <encodeString+0x70>)
 800c4ca:	4a16      	ldr	r2, [pc, #88]	@ (800c524 <encodeString+0x74>)
 800c4cc:	f240 2113 	movw	r1, #531	@ 0x213
 800c4d0:	4815      	ldr	r0, [pc, #84]	@ (800c528 <encodeString+0x78>)
 800c4d2:	f005 f9b9 	bl	8011848 <__assert_func>

    pBuffer = pDestination;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800c4da:	88fb      	ldrh	r3, [r7, #6]
 800c4dc:	0a1b      	lsrs	r3, r3, #8
 800c4de:	b29b      	uxth	r3, r3
 800c4e0:	b2da      	uxtb	r2, r3
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	3301      	adds	r3, #1
 800c4ea:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800c4ec:	88fb      	ldrh	r3, [r7, #6]
 800c4ee:	b2da      	uxtb	r2, r3
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800c4f4:	697b      	ldr	r3, [r7, #20]
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d005      	beq.n	800c50c <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800c500:	88fb      	ldrh	r3, [r7, #6]
 800c502:	461a      	mov	r2, r3
 800c504:	68b9      	ldr	r1, [r7, #8]
 800c506:	6978      	ldr	r0, [r7, #20]
 800c508:	f005 fdb9 	bl	801207e <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800c50c:	88fb      	ldrh	r3, [r7, #6]
 800c50e:	697a      	ldr	r2, [r7, #20]
 800c510:	4413      	add	r3, r2
 800c512:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800c514:	697b      	ldr	r3, [r7, #20]
}
 800c516:	4618      	mov	r0, r3
 800c518:	3718      	adds	r7, #24
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	08013ed0 	.word	0x08013ed0
 800c524:	08014754 	.word	0x08014754
 800c528:	08013ee8 	.word	0x08013ee8

0800c52c <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b088      	sub	sp, #32
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	60b9      	str	r1, [r7, #8]
 800c536:	607a      	str	r2, [r7, #4]
    bool status = true;
 800c538:	2301      	movs	r3, #1
 800c53a:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800c53c:	2300      	movs	r3, #0
 800c53e:	61bb      	str	r3, [r7, #24]
 800c540:	2300      	movs	r3, #0
 800c542:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d106      	bne.n	800c558 <calculatePublishPacketSize+0x2c>
 800c54a:	4b2e      	ldr	r3, [pc, #184]	@ (800c604 <calculatePublishPacketSize+0xd8>)
 800c54c:	4a2e      	ldr	r2, [pc, #184]	@ (800c608 <calculatePublishPacketSize+0xdc>)
 800c54e:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800c552:	482e      	ldr	r0, [pc, #184]	@ (800c60c <calculatePublishPacketSize+0xe0>)
 800c554:	f005 f978 	bl	8011848 <__assert_func>
    assert( pRemainingLength != NULL );
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d106      	bne.n	800c56c <calculatePublishPacketSize+0x40>
 800c55e:	4b2c      	ldr	r3, [pc, #176]	@ (800c610 <calculatePublishPacketSize+0xe4>)
 800c560:	4a29      	ldr	r2, [pc, #164]	@ (800c608 <calculatePublishPacketSize+0xdc>)
 800c562:	f240 2135 	movw	r1, #565	@ 0x235
 800c566:	4829      	ldr	r0, [pc, #164]	@ (800c60c <calculatePublishPacketSize+0xe0>)
 800c568:	f005 f96e 	bl	8011848 <__assert_func>
    assert( pPacketSize != NULL );
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d106      	bne.n	800c580 <calculatePublishPacketSize+0x54>
 800c572:	4b28      	ldr	r3, [pc, #160]	@ (800c614 <calculatePublishPacketSize+0xe8>)
 800c574:	4a24      	ldr	r2, [pc, #144]	@ (800c608 <calculatePublishPacketSize+0xdc>)
 800c576:	f240 2136 	movw	r1, #566	@ 0x236
 800c57a:	4824      	ldr	r0, [pc, #144]	@ (800c60c <calculatePublishPacketSize+0xe0>)
 800c57c:	f005 f964 	bl	8011848 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	891b      	ldrh	r3, [r3, #8]
 800c584:	461a      	mov	r2, r3
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	4413      	add	r3, r2
 800c58a:	3302      	adds	r3, #2
 800c58c:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d002      	beq.n	800c59c <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800c596:	69bb      	ldr	r3, [r7, #24]
 800c598:	3302      	adds	r3, #2
 800c59a:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800c59c:	69ba      	ldr	r2, [r7, #24]
 800c59e:	4b1e      	ldr	r3, [pc, #120]	@ (800c618 <calculatePublishPacketSize+0xec>)
 800c5a0:	1a9b      	subs	r3, r3, r2
 800c5a2:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	691b      	ldr	r3, [r3, #16]
 800c5a8:	697a      	ldr	r2, [r7, #20]
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d202      	bcs.n	800c5b4 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	77fb      	strb	r3, [r7, #31]
 800c5b2:	e021      	b.n	800c5f8 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	691b      	ldr	r3, [r3, #16]
 800c5b8:	69ba      	ldr	r2, [r7, #24]
 800c5ba:	4413      	add	r3, r2
 800c5bc:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800c5be:	69b8      	ldr	r0, [r7, #24]
 800c5c0:	f7ff ff1c 	bl	800c3fc <remainingLengthEncodedSize>
 800c5c4:	4602      	mov	r2, r0
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	1a9b      	subs	r3, r3, r2
 800c5ca:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	691b      	ldr	r3, [r3, #16]
 800c5d0:	697a      	ldr	r2, [r7, #20]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d202      	bcs.n	800c5dc <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	77fb      	strb	r3, [r7, #31]
 800c5da:	e00d      	b.n	800c5f8 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	69ba      	ldr	r2, [r7, #24]
 800c5e0:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800c5e2:	69b8      	ldr	r0, [r7, #24]
 800c5e4:	f7ff ff0a 	bl	800c3fc <remainingLengthEncodedSize>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	69ba      	ldr	r2, [r7, #24]
 800c5ee:	4413      	add	r3, r2
 800c5f0:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	69ba      	ldr	r2, [r7, #24]
 800c5f6:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800c5f8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3720      	adds	r7, #32
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
 800c602:	bf00      	nop
 800c604:	08013f1c 	.word	0x08013f1c
 800c608:	08014764 	.word	0x08014764
 800c60c:	08013ee8 	.word	0x08013ee8
 800c610:	08013f34 	.word	0x08013f34
 800c614:	08013f50 	.word	0x08013f50
 800c618:	0ffffffe 	.word	0x0ffffffe

0800c61c <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b088      	sub	sp, #32
 800c620:	af00      	add	r7, sp, #0
 800c622:	60f8      	str	r0, [r7, #12]
 800c624:	60b9      	str	r1, [r7, #8]
 800c626:	607a      	str	r2, [r7, #4]
 800c628:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800c62a:	2300      	movs	r3, #0
 800c62c:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800c62e:	2330      	movs	r3, #48	@ 0x30
 800c630:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800c636:	68b8      	ldr	r0, [r7, #8]
 800c638:	f7ff fee0 	bl	800c3fc <remainingLengthEncodedSize>
 800c63c:	4603      	mov	r3, r0
 800c63e:	3303      	adds	r3, #3
 800c640:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	2b01      	cmp	r3, #1
 800c648:	d104      	bne.n	800c654 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800c64a:	7ffb      	ldrb	r3, [r7, #31]
 800c64c:	f043 0302 	orr.w	r3, r3, #2
 800c650:	77fb      	strb	r3, [r7, #31]
 800c652:	e007      	b.n	800c664 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	781b      	ldrb	r3, [r3, #0]
 800c658:	2b02      	cmp	r3, #2
 800c65a:	d103      	bne.n	800c664 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800c65c:	7ffb      	ldrb	r3, [r7, #31]
 800c65e:	f043 0304 	orr.w	r3, r3, #4
 800c662:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	785b      	ldrb	r3, [r3, #1]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d003      	beq.n	800c674 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800c66c:	7ffb      	ldrb	r3, [r7, #31]
 800c66e:	f043 0301 	orr.w	r3, r3, #1
 800c672:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	789b      	ldrb	r3, [r3, #2]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d003      	beq.n	800c684 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800c67c:	7ffb      	ldrb	r3, [r7, #31]
 800c67e:	f043 0308 	orr.w	r3, r3, #8
 800c682:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800c684:	69bb      	ldr	r3, [r7, #24]
 800c686:	7ffa      	ldrb	r2, [r7, #31]
 800c688:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c68a:	69bb      	ldr	r3, [r7, #24]
 800c68c:	3301      	adds	r3, #1
 800c68e:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800c690:	68b9      	ldr	r1, [r7, #8]
 800c692:	69b8      	ldr	r0, [r7, #24]
 800c694:	f7ff fed4 	bl	800c440 <encodeRemainingLength>
 800c698:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	891b      	ldrh	r3, [r3, #8]
 800c69e:	0a1b      	lsrs	r3, r3, #8
 800c6a0:	b29b      	uxth	r3, r3
 800c6a2:	b2da      	uxtb	r2, r3
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c6a8:	69bb      	ldr	r3, [r7, #24]
 800c6aa:	3301      	adds	r3, #1
 800c6ac:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	891b      	ldrh	r3, [r3, #8]
 800c6b2:	b2da      	uxtb	r2, r3
 800c6b4:	69bb      	ldr	r3, [r7, #24]
 800c6b6:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c6b8:	69bb      	ldr	r3, [r7, #24]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	697a      	ldr	r2, [r7, #20]
 800c6c2:	601a      	str	r2, [r3, #0]

    return status;
 800c6c4:	7fbb      	ldrb	r3, [r7, #30]
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3720      	adds	r7, #32
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}

0800c6ce <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800c6ce:	b580      	push	{r7, lr}
 800c6d0:	b088      	sub	sp, #32
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
 800c6d6:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	61fb      	str	r3, [r7, #28]
 800c6dc:	2301      	movs	r3, #1
 800c6de:	61bb      	str	r3, [r7, #24]
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	617b      	str	r3, [r7, #20]
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800c6f0:	69bb      	ldr	r3, [r7, #24]
 800c6f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6f6:	d903      	bls.n	800c700 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c6f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c6fc:	61fb      	str	r3, [r7, #28]
 800c6fe:	e01c      	b.n	800c73a <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800c700:	f107 010b 	add.w	r1, r7, #11
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2201      	movs	r2, #1
 800c708:	6838      	ldr	r0, [r7, #0]
 800c70a:	4798      	blx	r3
 800c70c:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	2b01      	cmp	r3, #1
 800c712:	d10f      	bne.n	800c734 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800c714:	7afb      	ldrb	r3, [r7, #11]
 800c716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c71a:	69ba      	ldr	r2, [r7, #24]
 800c71c:	fb02 f303 	mul.w	r3, r2, r3
 800c720:	69fa      	ldr	r2, [r7, #28]
 800c722:	4413      	add	r3, r2
 800c724:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	01db      	lsls	r3, r3, #7
 800c72a:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	3301      	adds	r3, #1
 800c730:	617b      	str	r3, [r7, #20]
 800c732:	e002      	b.n	800c73a <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c734:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c738:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800c73a:	69fb      	ldr	r3, [r7, #28]
 800c73c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c740:	d004      	beq.n	800c74c <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800c742:	7afb      	ldrb	r3, [r7, #11]
 800c744:	b25b      	sxtb	r3, r3
 800c746:	2b00      	cmp	r3, #0
 800c748:	dbd2      	blt.n	800c6f0 <getRemainingLength+0x22>
 800c74a:	e000      	b.n	800c74e <getRemainingLength+0x80>
            break;
 800c74c:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800c74e:	69fb      	ldr	r3, [r7, #28]
 800c750:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c754:	d00a      	beq.n	800c76c <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800c756:	69f8      	ldr	r0, [r7, #28]
 800c758:	f7ff fe50 	bl	800c3fc <remainingLengthEncodedSize>
 800c75c:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800c75e:	697a      	ldr	r2, [r7, #20]
 800c760:	693b      	ldr	r3, [r7, #16]
 800c762:	429a      	cmp	r2, r3
 800c764:	d002      	beq.n	800c76c <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c766:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c76a:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800c76c:	69fb      	ldr	r3, [r7, #28]
}
 800c76e:	4618      	mov	r0, r3
 800c770:	3720      	adds	r7, #32
 800c772:	46bd      	mov	sp, r7
 800c774:	bd80      	pop	{r7, pc}

0800c776 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800c776:	b580      	push	{r7, lr}
 800c778:	b08a      	sub	sp, #40	@ 0x28
 800c77a:	af00      	add	r7, sp, #0
 800c77c:	60f8      	str	r0, [r7, #12]
 800c77e:	60b9      	str	r1, [r7, #8]
 800c780:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800c782:	2300      	movs	r3, #0
 800c784:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800c786:	2301      	movs	r3, #1
 800c788:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800c78a:	2300      	movs	r3, #0
 800c78c:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800c78e:	2300      	movs	r3, #0
 800c790:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800c792:	2300      	movs	r3, #0
 800c794:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800c796:	2300      	movs	r3, #0
 800c798:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800c79a:	6a3b      	ldr	r3, [r7, #32]
 800c79c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c7a0:	d905      	bls.n	800c7ae <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c7a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c7a6:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800c7a8:	2305      	movs	r3, #5
 800c7aa:	76bb      	strb	r3, [r7, #26]
 800c7ac:	e01d      	b.n	800c7ea <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	681a      	ldr	r2, [r3, #0]
 800c7b2:	69fb      	ldr	r3, [r7, #28]
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d915      	bls.n	800c7e6 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800c7ba:	69fb      	ldr	r3, [r7, #28]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	68fa      	ldr	r2, [r7, #12]
 800c7c0:	4413      	add	r3, r2
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800c7c6:	7efb      	ldrb	r3, [r7, #27]
 800c7c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7cc:	6a3a      	ldr	r2, [r7, #32]
 800c7ce:	fb02 f303 	mul.w	r3, r2, r3
 800c7d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7d4:	4413      	add	r3, r2
 800c7d6:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800c7d8:	6a3b      	ldr	r3, [r7, #32]
 800c7da:	01db      	lsls	r3, r3, #7
 800c7dc:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	61fb      	str	r3, [r7, #28]
 800c7e4:	e001      	b.n	800c7ea <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800c7e6:	230b      	movs	r3, #11
 800c7e8:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800c7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7f0:	d006      	beq.n	800c800 <processRemainingLength+0x8a>
 800c7f2:	7ebb      	ldrb	r3, [r7, #26]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d103      	bne.n	800c800 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800c7f8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	dbcc      	blt.n	800c79a <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800c800:	7ebb      	ldrb	r3, [r7, #26]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d111      	bne.n	800c82a <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800c806:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c808:	f7ff fdf8 	bl	800c3fc <remainingLengthEncodedSize>
 800c80c:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800c80e:	69fa      	ldr	r2, [r7, #28]
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	429a      	cmp	r2, r3
 800c814:	d002      	beq.n	800c81c <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800c816:	2305      	movs	r3, #5
 800c818:	76bb      	strb	r3, [r7, #26]
 800c81a:	e006      	b.n	800c82a <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c820:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800c822:	69fb      	ldr	r3, [r7, #28]
 800c824:	1c5a      	adds	r2, r3, #1
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800c82a:	7ebb      	ldrb	r3, [r7, #26]
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	3728      	adds	r7, #40	@ 0x28
 800c830:	46bd      	mov	sp, r7
 800c832:	bd80      	pop	{r7, pc}

0800c834 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800c834:	b480      	push	{r7}
 800c836:	b085      	sub	sp, #20
 800c838:	af00      	add	r7, sp, #0
 800c83a:	4603      	mov	r3, r0
 800c83c:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800c83e:	2300      	movs	r3, #0
 800c840:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800c842:	79fb      	ldrb	r3, [r7, #7]
 800c844:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c848:	2bd0      	cmp	r3, #208	@ 0xd0
 800c84a:	d01d      	beq.n	800c888 <incomingPacketValid+0x54>
 800c84c:	2bd0      	cmp	r3, #208	@ 0xd0
 800c84e:	d826      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c850:	2bb0      	cmp	r3, #176	@ 0xb0
 800c852:	d019      	beq.n	800c888 <incomingPacketValid+0x54>
 800c854:	2bb0      	cmp	r3, #176	@ 0xb0
 800c856:	d822      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c858:	2b90      	cmp	r3, #144	@ 0x90
 800c85a:	d015      	beq.n	800c888 <incomingPacketValid+0x54>
 800c85c:	2b90      	cmp	r3, #144	@ 0x90
 800c85e:	d81e      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c860:	2b70      	cmp	r3, #112	@ 0x70
 800c862:	d011      	beq.n	800c888 <incomingPacketValid+0x54>
 800c864:	2b70      	cmp	r3, #112	@ 0x70
 800c866:	d81a      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c868:	2b60      	cmp	r3, #96	@ 0x60
 800c86a:	d010      	beq.n	800c88e <incomingPacketValid+0x5a>
 800c86c:	2b60      	cmp	r3, #96	@ 0x60
 800c86e:	d816      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c870:	2b50      	cmp	r3, #80	@ 0x50
 800c872:	d009      	beq.n	800c888 <incomingPacketValid+0x54>
 800c874:	2b50      	cmp	r3, #80	@ 0x50
 800c876:	d812      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c878:	2b40      	cmp	r3, #64	@ 0x40
 800c87a:	d005      	beq.n	800c888 <incomingPacketValid+0x54>
 800c87c:	2b40      	cmp	r3, #64	@ 0x40
 800c87e:	d80e      	bhi.n	800c89e <incomingPacketValid+0x6a>
 800c880:	2b20      	cmp	r3, #32
 800c882:	d001      	beq.n	800c888 <incomingPacketValid+0x54>
 800c884:	2b30      	cmp	r3, #48	@ 0x30
 800c886:	d10a      	bne.n	800c89e <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800c888:	2301      	movs	r3, #1
 800c88a:	73fb      	strb	r3, [r7, #15]
            break;
 800c88c:	e00a      	b.n	800c8a4 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800c88e:	79fb      	ldrb	r3, [r7, #7]
 800c890:	f003 0302 	and.w	r3, r3, #2
 800c894:	2b00      	cmp	r3, #0
 800c896:	d004      	beq.n	800c8a2 <incomingPacketValid+0x6e>
            {
                status = true;
 800c898:	2301      	movs	r3, #1
 800c89a:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800c89c:	e001      	b.n	800c8a2 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800c89e:	bf00      	nop
 800c8a0:	e000      	b.n	800c8a4 <incomingPacketValid+0x70>
            break;
 800c8a2:	bf00      	nop
    }

    return status;
 800c8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3714      	adds	r7, #20
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr

0800c8b2 <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800c8b2:	b480      	push	{r7}
 800c8b4:	b087      	sub	sp, #28
 800c8b6:	af00      	add	r7, sp, #0
 800c8b8:	60f8      	str	r0, [r7, #12]
 800c8ba:	460b      	mov	r3, r1
 800c8bc:	607a      	str	r2, [r7, #4]
 800c8be:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800c8c4:	7afb      	ldrb	r3, [r7, #11]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d106      	bne.n	800c8d8 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800c8ca:	68fa      	ldr	r2, [r7, #12]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d209      	bcs.n	800c8e6 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800c8d2:	2305      	movs	r3, #5
 800c8d4:	75fb      	strb	r3, [r7, #23]
 800c8d6:	e006      	b.n	800c8e6 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	3302      	adds	r3, #2
 800c8dc:	68fa      	ldr	r2, [r7, #12]
 800c8de:	429a      	cmp	r2, r3
 800c8e0:	d201      	bcs.n	800c8e6 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800c8e2:	2305      	movs	r3, #5
 800c8e4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800c8e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	371c      	adds	r7, #28
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr

0800c8f4 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	6039      	str	r1, [r7, #0]
 800c8fe:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800c900:	2300      	movs	r3, #0
 800c902:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d106      	bne.n	800c918 <processPublishFlags+0x24>
 800c90a:	4b20      	ldr	r3, [pc, #128]	@ (800c98c <processPublishFlags+0x98>)
 800c90c:	4a20      	ldr	r2, [pc, #128]	@ (800c990 <processPublishFlags+0x9c>)
 800c90e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c912:	4820      	ldr	r0, [pc, #128]	@ (800c994 <processPublishFlags+0xa0>)
 800c914:	f004 ff98 	bl	8011848 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800c918:	79fb      	ldrb	r3, [r7, #7]
 800c91a:	f003 0304 	and.w	r3, r3, #4
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d00b      	beq.n	800c93a <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800c922:	79fb      	ldrb	r3, [r7, #7]
 800c924:	f003 0302 	and.w	r3, r3, #2
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d002      	beq.n	800c932 <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800c92c:	2305      	movs	r3, #5
 800c92e:	73fb      	strb	r3, [r7, #15]
 800c930:	e00f      	b.n	800c952 <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	2202      	movs	r2, #2
 800c936:	701a      	strb	r2, [r3, #0]
 800c938:	e00b      	b.n	800c952 <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800c93a:	79fb      	ldrb	r3, [r7, #7]
 800c93c:	f003 0302 	and.w	r3, r3, #2
 800c940:	2b00      	cmp	r3, #0
 800c942:	d003      	beq.n	800c94c <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	2201      	movs	r2, #1
 800c948:	701a      	strb	r2, [r3, #0]
 800c94a:	e002      	b.n	800c952 <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	2200      	movs	r2, #0
 800c950:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800c952:	7bfb      	ldrb	r3, [r7, #15]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d113      	bne.n	800c980 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800c958:	79fb      	ldrb	r3, [r7, #7]
 800c95a:	f003 0301 	and.w	r3, r3, #1
 800c95e:	2b00      	cmp	r3, #0
 800c960:	bf14      	ite	ne
 800c962:	2301      	movne	r3, #1
 800c964:	2300      	moveq	r3, #0
 800c966:	b2da      	uxtb	r2, r3
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800c96c:	79fb      	ldrb	r3, [r7, #7]
 800c96e:	f003 0308 	and.w	r3, r3, #8
 800c972:	2b00      	cmp	r3, #0
 800c974:	bf14      	ite	ne
 800c976:	2301      	movne	r3, #1
 800c978:	2300      	moveq	r3, #0
 800c97a:	b2da      	uxtb	r2, r3
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800c980:	7bfb      	ldrb	r3, [r7, #15]
}
 800c982:	4618      	mov	r0, r3
 800c984:	3710      	adds	r7, #16
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}
 800c98a:	bf00      	nop
 800c98c:	08013f1c 	.word	0x08013f1c
 800c990:	08014780 	.word	0x08014780
 800c994:	08013ee8 	.word	0x08013ee8

0800c998 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800c998:	b5b0      	push	{r4, r5, r7, lr}
 800c99a:	b088      	sub	sp, #32
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	4603      	mov	r3, r0
 800c9a0:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800c9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800c9d4 <logConnackResponse+0x3c>)
 800c9a4:	f107 0408 	add.w	r4, r7, #8
 800c9a8:	461d      	mov	r5, r3
 800c9aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c9ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c9ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c9b2:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800c9b6:	79fb      	ldrb	r3, [r7, #7]
 800c9b8:	2b05      	cmp	r3, #5
 800c9ba:	d906      	bls.n	800c9ca <logConnackResponse+0x32>
 800c9bc:	4b06      	ldr	r3, [pc, #24]	@ (800c9d8 <logConnackResponse+0x40>)
 800c9be:	4a07      	ldr	r2, [pc, #28]	@ (800c9dc <logConnackResponse+0x44>)
 800c9c0:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800c9c4:	4806      	ldr	r0, [pc, #24]	@ (800c9e0 <logConnackResponse+0x48>)
 800c9c6:	f004 ff3f 	bl	8011848 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800c9ca:	bf00      	nop
 800c9cc:	3720      	adds	r7, #32
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bdb0      	pop	{r4, r5, r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	08014170 	.word	0x08014170
 800c9d8:	08014068 	.word	0x08014068
 800c9dc:	08014794 	.word	0x08014794
 800c9e0:	08013ee8 	.word	0x08013ee8

0800c9e4 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b084      	sub	sp, #16
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d106      	bne.n	800ca0a <deserializeConnack+0x26>
 800c9fc:	4b29      	ldr	r3, [pc, #164]	@ (800caa4 <deserializeConnack+0xc0>)
 800c9fe:	4a2a      	ldr	r2, [pc, #168]	@ (800caa8 <deserializeConnack+0xc4>)
 800ca00:	f240 413e 	movw	r1, #1086	@ 0x43e
 800ca04:	4829      	ldr	r0, [pc, #164]	@ (800caac <deserializeConnack+0xc8>)
 800ca06:	f004 ff1f 	bl	8011848 <__assert_func>
    assert( pSessionPresent != NULL );
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d106      	bne.n	800ca1e <deserializeConnack+0x3a>
 800ca10:	4b27      	ldr	r3, [pc, #156]	@ (800cab0 <deserializeConnack+0xcc>)
 800ca12:	4a25      	ldr	r2, [pc, #148]	@ (800caa8 <deserializeConnack+0xc4>)
 800ca14:	f240 413f 	movw	r1, #1087	@ 0x43f
 800ca18:	4824      	ldr	r0, [pc, #144]	@ (800caac <deserializeConnack+0xc8>)
 800ca1a:	f004 ff15 	bl	8011848 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	685b      	ldr	r3, [r3, #4]
 800ca22:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	689b      	ldr	r3, [r3, #8]
 800ca28:	2b02      	cmp	r3, #2
 800ca2a:	d002      	beq.n	800ca32 <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800ca2c:	2305      	movs	r3, #5
 800ca2e:	73fb      	strb	r3, [r7, #15]
 800ca30:	e01a      	b.n	800ca68 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d902      	bls.n	800ca40 <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800ca3a:	2305      	movs	r3, #5
 800ca3c:	73fb      	strb	r3, [r7, #15]
 800ca3e:	e013      	b.n	800ca68 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	781b      	ldrb	r3, [r3, #0]
 800ca44:	f003 0301 	and.w	r3, r3, #1
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d00a      	beq.n	800ca62 <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	3301      	adds	r3, #1
 800ca56:	781b      	ldrb	r3, [r3, #0]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d005      	beq.n	800ca68 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800ca5c:	2305      	movs	r3, #5
 800ca5e:	73fb      	strb	r3, [r7, #15]
 800ca60:	e002      	b.n	800ca68 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	2200      	movs	r2, #0
 800ca66:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800ca68:	7bfb      	ldrb	r3, [r7, #15]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d114      	bne.n	800ca98 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	3301      	adds	r3, #1
 800ca72:	781b      	ldrb	r3, [r3, #0]
 800ca74:	2b05      	cmp	r3, #5
 800ca76:	d902      	bls.n	800ca7e <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800ca78:	2305      	movs	r3, #5
 800ca7a:	73fb      	strb	r3, [r7, #15]
 800ca7c:	e00c      	b.n	800ca98 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	3301      	adds	r3, #1
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	4618      	mov	r0, r3
 800ca86:	f7ff ff87 	bl	800c998 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800ca8a:	68bb      	ldr	r3, [r7, #8]
 800ca8c:	3301      	adds	r3, #1
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d001      	beq.n	800ca98 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800ca94:	2306      	movs	r3, #6
 800ca96:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800ca98:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	3710      	adds	r7, #16
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}
 800caa2:	bf00      	nop
 800caa4:	08014188 	.word	0x08014188
 800caa8:	080147a8 	.word	0x080147a8
 800caac:	08013ee8 	.word	0x08013ee8
 800cab0:	0801419c 	.word	0x0801419c

0800cab4 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b086      	sub	sp, #24
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
 800cabc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cabe:	2300      	movs	r3, #0
 800cac0:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800cac2:	2300      	movs	r3, #0
 800cac4:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800cac6:	2300      	movs	r3, #0
 800cac8:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d106      	bne.n	800cade <readSubackStatus+0x2a>
 800cad0:	4b17      	ldr	r3, [pc, #92]	@ (800cb30 <readSubackStatus+0x7c>)
 800cad2:	4a18      	ldr	r2, [pc, #96]	@ (800cb34 <readSubackStatus+0x80>)
 800cad4:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800cad8:	4817      	ldr	r0, [pc, #92]	@ (800cb38 <readSubackStatus+0x84>)
 800cada:	f004 feb5 	bl	8011848 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800cade:	2300      	movs	r3, #0
 800cae0:	613b      	str	r3, [r7, #16]
 800cae2:	e019      	b.n	800cb18 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800cae4:	683a      	ldr	r2, [r7, #0]
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	4413      	add	r3, r2
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800caee:	7bfb      	ldrb	r3, [r7, #15]
 800caf0:	2b02      	cmp	r3, #2
 800caf2:	dc02      	bgt.n	800cafa <readSubackStatus+0x46>
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	da08      	bge.n	800cb0a <readSubackStatus+0x56>
 800caf8:	e004      	b.n	800cb04 <readSubackStatus+0x50>
 800cafa:	2b80      	cmp	r3, #128	@ 0x80
 800cafc:	d102      	bne.n	800cb04 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800cafe:	2306      	movs	r3, #6
 800cb00:	75fb      	strb	r3, [r7, #23]

                break;
 800cb02:	e003      	b.n	800cb0c <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800cb04:	2305      	movs	r3, #5
 800cb06:	75fb      	strb	r3, [r7, #23]

                break;
 800cb08:	e000      	b.n	800cb0c <readSubackStatus+0x58>
                break;
 800cb0a:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800cb0c:	7dfb      	ldrb	r3, [r7, #23]
 800cb0e:	2b05      	cmp	r3, #5
 800cb10:	d007      	beq.n	800cb22 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800cb12:	693b      	ldr	r3, [r7, #16]
 800cb14:	3301      	adds	r3, #1
 800cb16:	613b      	str	r3, [r7, #16]
 800cb18:	693a      	ldr	r2, [r7, #16]
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d3e1      	bcc.n	800cae4 <readSubackStatus+0x30>
 800cb20:	e000      	b.n	800cb24 <readSubackStatus+0x70>
        {
            break;
 800cb22:	bf00      	nop
        }
    }

    return status;
 800cb24:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3718      	adds	r7, #24
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	080141e8 	.word	0x080141e8
 800cb34:	080147bc 	.word	0x080147bc
 800cb38:	08013ee8 	.word	0x08013ee8

0800cb3c <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b086      	sub	sp, #24
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
 800cb44:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cb46:	2300      	movs	r3, #0
 800cb48:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d106      	bne.n	800cb62 <deserializeSuback+0x26>
 800cb54:	4b20      	ldr	r3, [pc, #128]	@ (800cbd8 <deserializeSuback+0x9c>)
 800cb56:	4a21      	ldr	r2, [pc, #132]	@ (800cbdc <deserializeSuback+0xa0>)
 800cb58:	f240 5119 	movw	r1, #1305	@ 0x519
 800cb5c:	4820      	ldr	r0, [pc, #128]	@ (800cbe0 <deserializeSuback+0xa4>)
 800cb5e:	f004 fe73 	bl	8011848 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d106      	bne.n	800cb76 <deserializeSuback+0x3a>
 800cb68:	4b1e      	ldr	r3, [pc, #120]	@ (800cbe4 <deserializeSuback+0xa8>)
 800cb6a:	4a1c      	ldr	r2, [pc, #112]	@ (800cbdc <deserializeSuback+0xa0>)
 800cb6c:	f240 511a 	movw	r1, #1306	@ 0x51a
 800cb70:	481b      	ldr	r0, [pc, #108]	@ (800cbe0 <deserializeSuback+0xa4>)
 800cb72:	f004 fe69 	bl	8011848 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	689b      	ldr	r3, [r3, #8]
 800cb7a:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	2b02      	cmp	r3, #2
 800cb86:	d802      	bhi.n	800cb8e <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800cb88:	2305      	movs	r3, #5
 800cb8a:	75fb      	strb	r3, [r7, #23]
 800cb8c:	e01e      	b.n	800cbcc <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	b21b      	sxth	r3, r3
 800cb94:	021b      	lsls	r3, r3, #8
 800cb96:	b21a      	sxth	r2, r3
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	781b      	ldrb	r3, [r3, #0]
 800cb9e:	b21b      	sxth	r3, r3
 800cba0:	4313      	orrs	r3, r2
 800cba2:	b21b      	sxth	r3, r3
 800cba4:	b29a      	uxth	r2, r3
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	881b      	ldrh	r3, [r3, #0]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d102      	bne.n	800cbb8 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800cbb2:	2305      	movs	r3, #5
 800cbb4:	75fb      	strb	r3, [r7, #23]
 800cbb6:	e009      	b.n	800cbcc <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	1e9a      	subs	r2, r3, #2
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	3302      	adds	r3, #2
 800cbc0:	4619      	mov	r1, r3
 800cbc2:	4610      	mov	r0, r2
 800cbc4:	f7ff ff76 	bl	800cab4 <readSubackStatus>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800cbcc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbce:	4618      	mov	r0, r3
 800cbd0:	3718      	adds	r7, #24
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}
 800cbd6:	bf00      	nop
 800cbd8:	08014200 	.word	0x08014200
 800cbdc:	080147d0 	.word	0x080147d0
 800cbe0:	08013ee8 	.word	0x08013ee8
 800cbe4:	08014210 	.word	0x08014210

0800cbe8 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b088      	sub	sp, #32
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d106      	bne.n	800cc10 <deserializePublish+0x28>
 800cc02:	4b54      	ldr	r3, [pc, #336]	@ (800cd54 <deserializePublish+0x16c>)
 800cc04:	4a54      	ldr	r2, [pc, #336]	@ (800cd58 <deserializePublish+0x170>)
 800cc06:	f240 517e 	movw	r1, #1406	@ 0x57e
 800cc0a:	4854      	ldr	r0, [pc, #336]	@ (800cd5c <deserializePublish+0x174>)
 800cc0c:	f004 fe1c 	bl	8011848 <__assert_func>
    assert( pPacketId != NULL );
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d106      	bne.n	800cc24 <deserializePublish+0x3c>
 800cc16:	4b52      	ldr	r3, [pc, #328]	@ (800cd60 <deserializePublish+0x178>)
 800cc18:	4a4f      	ldr	r2, [pc, #316]	@ (800cd58 <deserializePublish+0x170>)
 800cc1a:	f240 517f 	movw	r1, #1407	@ 0x57f
 800cc1e:	484f      	ldr	r0, [pc, #316]	@ (800cd5c <deserializePublish+0x174>)
 800cc20:	f004 fe12 	bl	8011848 <__assert_func>
    assert( pPublishInfo != NULL );
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d106      	bne.n	800cc38 <deserializePublish+0x50>
 800cc2a:	4b4e      	ldr	r3, [pc, #312]	@ (800cd64 <deserializePublish+0x17c>)
 800cc2c:	4a4a      	ldr	r2, [pc, #296]	@ (800cd58 <deserializePublish+0x170>)
 800cc2e:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800cc32:	484a      	ldr	r0, [pc, #296]	@ (800cd5c <deserializePublish+0x174>)
 800cc34:	f004 fe08 	bl	8011848 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d106      	bne.n	800cc4e <deserializePublish+0x66>
 800cc40:	4b49      	ldr	r3, [pc, #292]	@ (800cd68 <deserializePublish+0x180>)
 800cc42:	4a45      	ldr	r2, [pc, #276]	@ (800cd58 <deserializePublish+0x170>)
 800cc44:	f240 5181 	movw	r1, #1409	@ 0x581
 800cc48:	4844      	ldr	r0, [pc, #272]	@ (800cd5c <deserializePublish+0x174>)
 800cc4a:	f004 fdfd 	bl	8011848 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	685b      	ldr	r3, [r3, #4]
 800cc52:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	f003 030f 	and.w	r3, r3, #15
 800cc5c:	b2db      	uxtb	r3, r3
 800cc5e:	6879      	ldr	r1, [r7, #4]
 800cc60:	4618      	mov	r0, r3
 800cc62:	f7ff fe47 	bl	800c8f4 <processPublishFlags>
 800cc66:	4603      	mov	r3, r0
 800cc68:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800cc6a:	7ffb      	ldrb	r3, [r7, #31]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d109      	bne.n	800cc84 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	6898      	ldr	r0, [r3, #8]
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	2203      	movs	r2, #3
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	f7ff fe19 	bl	800c8b2 <checkPublishRemainingLength>
 800cc80:	4603      	mov	r3, r0
 800cc82:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800cc84:	7ffb      	ldrb	r3, [r7, #31]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d119      	bne.n	800ccbe <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800cc8a:	697b      	ldr	r3, [r7, #20]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	b21b      	sxth	r3, r3
 800cc90:	021b      	lsls	r3, r3, #8
 800cc92:	b21a      	sxth	r2, r3
 800cc94:	697b      	ldr	r3, [r7, #20]
 800cc96:	3301      	adds	r3, #1
 800cc98:	781b      	ldrb	r3, [r3, #0]
 800cc9a:	b21b      	sxth	r3, r3
 800cc9c:	4313      	orrs	r3, r2
 800cc9e:	b21b      	sxth	r3, r3
 800cca0:	b29a      	uxth	r2, r3
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	6898      	ldr	r0, [r3, #8]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800ccb2:	3302      	adds	r3, #2
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	f7ff fdfc 	bl	800c8b2 <checkPublishRemainingLength>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800ccbe:	7ffb      	ldrb	r3, [r7, #31]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d124      	bne.n	800cd0e <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	1c9a      	adds	r2, r3, #2
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	685b      	ldr	r3, [r3, #4]
 800ccd0:	687a      	ldr	r2, [r7, #4]
 800ccd2:	8912      	ldrh	r2, [r2, #8]
 800ccd4:	4413      	add	r3, r2
 800ccd6:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d016      	beq.n	800cd0e <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800cce0:	69bb      	ldr	r3, [r7, #24]
 800cce2:	781b      	ldrb	r3, [r3, #0]
 800cce4:	b21b      	sxth	r3, r3
 800cce6:	021b      	lsls	r3, r3, #8
 800cce8:	b21a      	sxth	r2, r3
 800ccea:	69bb      	ldr	r3, [r7, #24]
 800ccec:	3301      	adds	r3, #1
 800ccee:	781b      	ldrb	r3, [r3, #0]
 800ccf0:	b21b      	sxth	r3, r3
 800ccf2:	4313      	orrs	r3, r2
 800ccf4:	b21b      	sxth	r3, r3
 800ccf6:	b29a      	uxth	r2, r3
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800ccfc:	69bb      	ldr	r3, [r7, #24]
 800ccfe:	3302      	adds	r3, #2
 800cd00:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	881b      	ldrh	r3, [r3, #0]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d101      	bne.n	800cd0e <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800cd0a:	2305      	movs	r3, #5
 800cd0c:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800cd0e:	7ffb      	ldrb	r3, [r7, #31]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d119      	bne.n	800cd48 <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	689b      	ldr	r3, [r3, #8]
 800cd18:	687a      	ldr	r2, [r7, #4]
 800cd1a:	8912      	ldrh	r2, [r2, #8]
 800cd1c:	1a9b      	subs	r3, r3, r2
 800cd1e:	1e9a      	subs	r2, r3, #2
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d004      	beq.n	800cd36 <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	691b      	ldr	r3, [r3, #16]
 800cd30:	1e9a      	subs	r2, r3, #2
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	691b      	ldr	r3, [r3, #16]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d001      	beq.n	800cd42 <deserializePublish+0x15a>
 800cd3e:	69bb      	ldr	r3, [r7, #24]
 800cd40:	e000      	b.n	800cd44 <deserializePublish+0x15c>
 800cd42:	2300      	movs	r3, #0
 800cd44:	687a      	ldr	r2, [r7, #4]
 800cd46:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800cd48:	7ffb      	ldrb	r3, [r7, #31]
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	3720      	adds	r7, #32
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	bd80      	pop	{r7, pc}
 800cd52:	bf00      	nop
 800cd54:	0801422c 	.word	0x0801422c
 800cd58:	080147e4 	.word	0x080147e4
 800cd5c:	08013ee8 	.word	0x08013ee8
 800cd60:	08014244 	.word	0x08014244
 800cd64:	08013f1c 	.word	0x08013f1c
 800cd68:	08014258 	.word	0x08014258

0800cd6c <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b084      	sub	sp, #16
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
 800cd74:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cd76:	2300      	movs	r3, #0
 800cd78:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d106      	bne.n	800cd8e <deserializeSimpleAck+0x22>
 800cd80:	4b19      	ldr	r3, [pc, #100]	@ (800cde8 <deserializeSimpleAck+0x7c>)
 800cd82:	4a1a      	ldr	r2, [pc, #104]	@ (800cdec <deserializeSimpleAck+0x80>)
 800cd84:	f240 51db 	movw	r1, #1499	@ 0x5db
 800cd88:	4819      	ldr	r0, [pc, #100]	@ (800cdf0 <deserializeSimpleAck+0x84>)
 800cd8a:	f004 fd5d 	bl	8011848 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d106      	bne.n	800cda2 <deserializeSimpleAck+0x36>
 800cd94:	4b17      	ldr	r3, [pc, #92]	@ (800cdf4 <deserializeSimpleAck+0x88>)
 800cd96:	4a15      	ldr	r2, [pc, #84]	@ (800cdec <deserializeSimpleAck+0x80>)
 800cd98:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800cd9c:	4814      	ldr	r0, [pc, #80]	@ (800cdf0 <deserializeSimpleAck+0x84>)
 800cd9e:	f004 fd53 	bl	8011848 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	689b      	ldr	r3, [r3, #8]
 800cda6:	2b02      	cmp	r3, #2
 800cda8:	d002      	beq.n	800cdb0 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800cdaa:	2305      	movs	r3, #5
 800cdac:	73fb      	strb	r3, [r7, #15]
 800cdae:	e015      	b.n	800cddc <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	781b      	ldrb	r3, [r3, #0]
 800cdb6:	b21b      	sxth	r3, r3
 800cdb8:	021b      	lsls	r3, r3, #8
 800cdba:	b21a      	sxth	r2, r3
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	685b      	ldr	r3, [r3, #4]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	781b      	ldrb	r3, [r3, #0]
 800cdc4:	b21b      	sxth	r3, r3
 800cdc6:	4313      	orrs	r3, r2
 800cdc8:	b21b      	sxth	r3, r3
 800cdca:	b29a      	uxth	r2, r3
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800cdd0:	683b      	ldr	r3, [r7, #0]
 800cdd2:	881b      	ldrh	r3, [r3, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d101      	bne.n	800cddc <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800cdd8:	2305      	movs	r3, #5
 800cdda:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800cddc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3710      	adds	r7, #16
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	08014280 	.word	0x08014280
 800cdec:	080147f8 	.word	0x080147f8
 800cdf0:	08013ee8 	.word	0x08013ee8
 800cdf4:	08014210 	.word	0x08014210

0800cdf8 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b084      	sub	sp, #16
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ce00:	2300      	movs	r3, #0
 800ce02:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d106      	bne.n	800ce18 <deserializePingresp+0x20>
 800ce0a:	4b09      	ldr	r3, [pc, #36]	@ (800ce30 <deserializePingresp+0x38>)
 800ce0c:	4a09      	ldr	r2, [pc, #36]	@ (800ce34 <deserializePingresp+0x3c>)
 800ce0e:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800ce12:	4809      	ldr	r0, [pc, #36]	@ (800ce38 <deserializePingresp+0x40>)
 800ce14:	f004 fd18 	bl	8011848 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	689b      	ldr	r3, [r3, #8]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d001      	beq.n	800ce24 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800ce20:	2305      	movs	r3, #5
 800ce22:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800ce24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3710      	adds	r7, #16
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
 800ce2e:	bf00      	nop
 800ce30:	08014290 	.word	0x08014290
 800ce34:	08014810 	.word	0x08014810
 800ce38:	08013ee8 	.word	0x08013ee8

0800ce3c <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b086      	sub	sp, #24
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	60f8      	str	r0, [r7, #12]
 800ce44:	60b9      	str	r1, [r7, #8]
 800ce46:	607a      	str	r2, [r7, #4]
 800ce48:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800ce52:	693b      	ldr	r3, [r7, #16]
 800ce54:	2210      	movs	r2, #16
 800ce56:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800ce58:	693b      	ldr	r3, [r7, #16]
 800ce5a:	3301      	adds	r3, #1
 800ce5c:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800ce5e:	6839      	ldr	r1, [r7, #0]
 800ce60:	6938      	ldr	r0, [r7, #16]
 800ce62:	f7ff faed 	bl	800c440 <encodeRemainingLength>
 800ce66:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800ce68:	2204      	movs	r2, #4
 800ce6a:	492f      	ldr	r1, [pc, #188]	@ (800cf28 <MQTT_SerializeConnectFixedHeader+0xec>)
 800ce6c:	6938      	ldr	r0, [r7, #16]
 800ce6e:	f7ff fb1f 	bl	800c4b0 <encodeString>
 800ce72:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	2204      	movs	r2, #4
 800ce78:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	3301      	adds	r3, #1
 800ce7e:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	781b      	ldrb	r3, [r3, #0]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d003      	beq.n	800ce90 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800ce88:	7dfb      	ldrb	r3, [r7, #23]
 800ce8a:	f043 0302 	orr.w	r3, r3, #2
 800ce8e:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	68db      	ldr	r3, [r3, #12]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d003      	beq.n	800cea0 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800ce98:	7dfb      	ldrb	r3, [r7, #23]
 800ce9a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce9e:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	695b      	ldr	r3, [r3, #20]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d003      	beq.n	800ceb0 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800cea8:	7dfb      	ldrb	r3, [r7, #23]
 800ceaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ceae:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d01c      	beq.n	800cef0 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800ceb6:	7dfb      	ldrb	r3, [r7, #23]
 800ceb8:	f043 0304 	orr.w	r3, r3, #4
 800cebc:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	2b01      	cmp	r3, #1
 800cec4:	d104      	bne.n	800ced0 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800cec6:	7dfb      	ldrb	r3, [r7, #23]
 800cec8:	f043 0308 	orr.w	r3, r3, #8
 800cecc:	75fb      	strb	r3, [r7, #23]
 800cece:	e007      	b.n	800cee0 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d103      	bne.n	800cee0 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800ced8:	7dfb      	ldrb	r3, [r7, #23]
 800ceda:	f043 0310 	orr.w	r3, r3, #16
 800cede:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	785b      	ldrb	r3, [r3, #1]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d003      	beq.n	800cef0 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800cee8:	7dfb      	ldrb	r3, [r7, #23]
 800ceea:	f043 0320 	orr.w	r3, r3, #32
 800ceee:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	7dfa      	ldrb	r2, [r7, #23]
 800cef4:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	3301      	adds	r3, #1
 800cefa:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	885b      	ldrh	r3, [r3, #2]
 800cf00:	0a1b      	lsrs	r3, r3, #8
 800cf02:	b29b      	uxth	r3, r3
 800cf04:	b2da      	uxtb	r2, r3
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800cf0a:	68bb      	ldr	r3, [r7, #8]
 800cf0c:	885a      	ldrh	r2, [r3, #2]
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	3301      	adds	r3, #1
 800cf12:	b2d2      	uxtb	r2, r2
 800cf14:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800cf16:	693b      	ldr	r3, [r7, #16]
 800cf18:	3302      	adds	r3, #2
 800cf1a:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800cf1c:	693b      	ldr	r3, [r7, #16]
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3718      	adds	r7, #24
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}
 800cf26:	bf00      	nop
 800cf28:	080142a4 	.word	0x080142a4

0800cf2c <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b088      	sub	sp, #32
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	60f8      	str	r0, [r7, #12]
 800cf34:	60b9      	str	r1, [r7, #8]
 800cf36:	607a      	str	r2, [r7, #4]
 800cf38:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800cf3e:	230a      	movs	r3, #10
 800cf40:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d005      	beq.n	800cf54 <MQTT_GetConnectPacketSize+0x28>
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d002      	beq.n	800cf54 <MQTT_GetConnectPacketSize+0x28>
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d102      	bne.n	800cf5a <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800cf54:	2301      	movs	r3, #1
 800cf56:	77fb      	strb	r3, [r7, #31]
 800cf58:	e06f      	b.n	800d03a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	891b      	ldrh	r3, [r3, #8]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	bf0c      	ite	eq
 800cf62:	2301      	moveq	r3, #1
 800cf64:	2300      	movne	r3, #0
 800cf66:	b2da      	uxtb	r2, r3
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d004      	beq.n	800cf7a <MQTT_GetConnectPacketSize+0x4e>
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d101      	bne.n	800cf7e <MQTT_GetConnectPacketSize+0x52>
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	e000      	b.n	800cf80 <MQTT_GetConnectPacketSize+0x54>
 800cf7e:	2300      	movs	r3, #0
 800cf80:	f003 0301 	and.w	r3, r3, #1
 800cf84:	b2db      	uxtb	r3, r3
 800cf86:	4053      	eors	r3, r2
 800cf88:	b2db      	uxtb	r3, r3
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d002      	beq.n	800cf94 <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	77fb      	strb	r3, [r7, #31]
 800cf92:	e052      	b.n	800d03a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	891b      	ldrh	r3, [r3, #8]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d109      	bne.n	800cfb0 <MQTT_GetConnectPacketSize+0x84>
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	f083 0301 	eor.w	r3, r3, #1
 800cfa4:	b2db      	uxtb	r3, r3
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d002      	beq.n	800cfb0 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800cfaa:	2301      	movs	r3, #1
 800cfac:	77fb      	strb	r3, [r7, #31]
 800cfae:	e044      	b.n	800d03a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d007      	beq.n	800cfc6 <MQTT_GetConnectPacketSize+0x9a>
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	691b      	ldr	r3, [r3, #16]
 800cfba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfbe:	d302      	bcc.n	800cfc6 <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	77fb      	strb	r3, [r7, #31]
 800cfc4:	e039      	b.n	800d03a <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	891b      	ldrh	r3, [r3, #8]
 800cfca:	461a      	mov	r2, r3
 800cfcc:	69bb      	ldr	r3, [r7, #24]
 800cfce:	4413      	add	r3, r2
 800cfd0:	3302      	adds	r3, #2
 800cfd2:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d009      	beq.n	800cfee <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800cfda:	68bb      	ldr	r3, [r7, #8]
 800cfdc:	891b      	ldrh	r3, [r3, #8]
 800cfde:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800cfe4:	441a      	add	r2, r3
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	4413      	add	r3, r2
 800cfea:	3304      	adds	r3, #4
 800cfec:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	68db      	ldr	r3, [r3, #12]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d006      	beq.n	800d004 <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	8a1b      	ldrh	r3, [r3, #16]
 800cffa:	461a      	mov	r2, r3
 800cffc:	69bb      	ldr	r3, [r7, #24]
 800cffe:	4413      	add	r3, r2
 800d000:	3302      	adds	r3, #2
 800d002:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	695b      	ldr	r3, [r3, #20]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d006      	beq.n	800d01a <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	8b1b      	ldrh	r3, [r3, #24]
 800d010:	461a      	mov	r2, r3
 800d012:	69bb      	ldr	r3, [r7, #24]
 800d014:	4413      	add	r3, r2
 800d016:	3302      	adds	r3, #2
 800d018:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800d01a:	69bb      	ldr	r3, [r7, #24]
 800d01c:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800d01e:	69b8      	ldr	r0, [r7, #24]
 800d020:	f7ff f9ec 	bl	800c3fc <remainingLengthEncodedSize>
 800d024:	4603      	mov	r3, r0
 800d026:	3301      	adds	r3, #1
 800d028:	69ba      	ldr	r2, [r7, #24]
 800d02a:	4413      	add	r3, r2
 800d02c:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	697a      	ldr	r2, [r7, #20]
 800d032:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800d034:	683b      	ldr	r3, [r7, #0]
 800d036:	69ba      	ldr	r2, [r7, #24]
 800d038:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800d03a:	7ffb      	ldrb	r3, [r7, #31]
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3720      	adds	r7, #32
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b086      	sub	sp, #24
 800d048:	af00      	add	r7, sp, #0
 800d04a:	60f8      	str	r0, [r7, #12]
 800d04c:	60b9      	str	r1, [r7, #8]
 800d04e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d050:	2300      	movs	r3, #0
 800d052:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d005      	beq.n	800d066 <MQTT_GetPublishPacketSize+0x22>
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d002      	beq.n	800d066 <MQTT_GetPublishPacketSize+0x22>
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d102      	bne.n	800d06c <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d066:	2301      	movs	r3, #1
 800d068:	75fb      	strb	r3, [r7, #23]
 800d06a:	e017      	b.n	800d09c <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d003      	beq.n	800d07c <MQTT_GetPublishPacketSize+0x38>
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	891b      	ldrh	r3, [r3, #8]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d102      	bne.n	800d082 <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800d07c:	2301      	movs	r3, #1
 800d07e:	75fb      	strb	r3, [r7, #23]
 800d080:	e00c      	b.n	800d09c <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800d082:	687a      	ldr	r2, [r7, #4]
 800d084:	68b9      	ldr	r1, [r7, #8]
 800d086:	68f8      	ldr	r0, [r7, #12]
 800d088:	f7ff fa50 	bl	800c52c <calculatePublishPacketSize>
 800d08c:	4603      	mov	r3, r0
 800d08e:	f083 0301 	eor.w	r3, r3, #1
 800d092:	b2db      	uxtb	r3, r3
 800d094:	2b00      	cmp	r3, #0
 800d096:	d001      	beq.n	800d09c <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800d098:	2301      	movs	r3, #1
 800d09a:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d09c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d09e:	4618      	mov	r0, r3
 800d0a0:	3718      	adds	r7, #24
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd80      	pop	{r7, pc}

0800d0a6 <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800d0a6:	b480      	push	{r7}
 800d0a8:	b085      	sub	sp, #20
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
 800d0ae:	460b      	mov	r3, r1
 800d0b0:	70fb      	strb	r3, [r7, #3]
 800d0b2:	4613      	mov	r3, r2
 800d0b4:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d102      	bne.n	800d0c6 <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	73fb      	strb	r3, [r7, #15]
 800d0c4:	e03b      	b.n	800d13e <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d102      	bne.n	800d0d4 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	73fb      	strb	r3, [r7, #15]
 800d0d2:	e034      	b.n	800d13e <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	2b03      	cmp	r3, #3
 800d0da:	d802      	bhi.n	800d0e2 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800d0dc:	2302      	movs	r3, #2
 800d0de:	73fb      	strb	r3, [r7, #15]
 800d0e0:	e02d      	b.n	800d13e <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800d0e2:	883b      	ldrh	r3, [r7, #0]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d102      	bne.n	800d0ee <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800d0e8:	2301      	movs	r3, #1
 800d0ea:	73fb      	strb	r3, [r7, #15]
 800d0ec:	e027      	b.n	800d13e <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800d0ee:	78fb      	ldrb	r3, [r7, #3]
 800d0f0:	2b70      	cmp	r3, #112	@ 0x70
 800d0f2:	d009      	beq.n	800d108 <MQTT_SerializeAck+0x62>
 800d0f4:	2b70      	cmp	r3, #112	@ 0x70
 800d0f6:	dc1f      	bgt.n	800d138 <MQTT_SerializeAck+0x92>
 800d0f8:	2b62      	cmp	r3, #98	@ 0x62
 800d0fa:	d005      	beq.n	800d108 <MQTT_SerializeAck+0x62>
 800d0fc:	2b62      	cmp	r3, #98	@ 0x62
 800d0fe:	dc1b      	bgt.n	800d138 <MQTT_SerializeAck+0x92>
 800d100:	2b40      	cmp	r3, #64	@ 0x40
 800d102:	d001      	beq.n	800d108 <MQTT_SerializeAck+0x62>
 800d104:	2b50      	cmp	r3, #80	@ 0x50
 800d106:	d117      	bne.n	800d138 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	78fa      	ldrb	r2, [r7, #3]
 800d10e:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	3301      	adds	r3, #1
 800d116:	2202      	movs	r2, #2
 800d118:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800d11a:	883b      	ldrh	r3, [r7, #0]
 800d11c:	0a1b      	lsrs	r3, r3, #8
 800d11e:	b29a      	uxth	r2, r3
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	3302      	adds	r3, #2
 800d126:	b2d2      	uxtb	r2, r2
 800d128:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	3303      	adds	r3, #3
 800d130:	883a      	ldrh	r2, [r7, #0]
 800d132:	b2d2      	uxtb	r2, r2
 800d134:	701a      	strb	r2, [r3, #0]
                break;
 800d136:	e002      	b.n	800d13e <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800d138:	2301      	movs	r3, #1
 800d13a:	73fb      	strb	r3, [r7, #15]
                break;
 800d13c:	bf00      	nop
        }
    }

    return status;
 800d13e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d140:	4618      	mov	r0, r3
 800d142:	3714      	adds	r7, #20
 800d144:	46bd      	mov	sp, r7
 800d146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14a:	4770      	bx	lr

0800d14c <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800d14c:	b480      	push	{r7}
 800d14e:	b085      	sub	sp, #20
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d154:	2300      	movs	r3, #0
 800d156:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d102      	bne.n	800d164 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800d15e:	2301      	movs	r3, #1
 800d160:	73fb      	strb	r3, [r7, #15]
 800d162:	e002      	b.n	800d16a <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2202      	movs	r2, #2
 800d168:	601a      	str	r2, [r3, #0]
    }

    return status;
 800d16a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3714      	adds	r7, #20
 800d170:	46bd      	mov	sp, r7
 800d172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d176:	4770      	bx	lr

0800d178 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800d178:	b480      	push	{r7}
 800d17a:	b085      	sub	sp, #20
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d180:	2300      	movs	r3, #0
 800d182:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d102      	bne.n	800d190 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800d18a:	2301      	movs	r3, #1
 800d18c:	73fb      	strb	r3, [r7, #15]
 800d18e:	e005      	b.n	800d19c <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d101      	bne.n	800d19c <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800d198:	2301      	movs	r3, #1
 800d19a:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800d19c:	7bfb      	ldrb	r3, [r7, #15]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d105      	bne.n	800d1ae <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	685b      	ldr	r3, [r3, #4]
 800d1a6:	2b01      	cmp	r3, #1
 800d1a8:	d801      	bhi.n	800d1ae <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800d1aa:	2302      	movs	r3, #2
 800d1ac:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800d1ae:	7bfb      	ldrb	r3, [r7, #15]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d108      	bne.n	800d1c6 <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	22c0      	movs	r2, #192	@ 0xc0
 800d1ba:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800d1c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3714      	adds	r7, #20
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b086      	sub	sp, #24
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	60f8      	str	r0, [r7, #12]
 800d1dc:	60b9      	str	r1, [r7, #8]
 800d1de:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d005      	beq.n	800d1f6 <MQTT_DeserializePublish+0x22>
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d002      	beq.n	800d1f6 <MQTT_DeserializePublish+0x22>
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d102      	bne.n	800d1fc <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800d1f6:	2301      	movs	r3, #1
 800d1f8:	75fb      	strb	r3, [r7, #23]
 800d1fa:	e016      	b.n	800d22a <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d204:	2b30      	cmp	r3, #48	@ 0x30
 800d206:	d002      	beq.n	800d20e <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800d208:	2301      	movs	r3, #1
 800d20a:	75fb      	strb	r3, [r7, #23]
 800d20c:	e00d      	b.n	800d22a <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	685b      	ldr	r3, [r3, #4]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d102      	bne.n	800d21c <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800d216:	2301      	movs	r3, #1
 800d218:	75fb      	strb	r3, [r7, #23]
 800d21a:	e006      	b.n	800d22a <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	68b9      	ldr	r1, [r7, #8]
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	f7ff fce1 	bl	800cbe8 <deserializePublish>
 800d226:	4603      	mov	r3, r0
 800d228:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800d22a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3718      	adds	r7, #24
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}

0800d234 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b086      	sub	sp, #24
 800d238:	af00      	add	r7, sp, #0
 800d23a:	60f8      	str	r0, [r7, #12]
 800d23c:	60b9      	str	r1, [r7, #8]
 800d23e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d240:	2300      	movs	r3, #0
 800d242:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d102      	bne.n	800d250 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800d24a:	2301      	movs	r3, #1
 800d24c:	75fb      	strb	r3, [r7, #23]
 800d24e:	e05f      	b.n	800d310 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d10a      	bne.n	800d26c <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800d25a:	2b20      	cmp	r3, #32
 800d25c:	d006      	beq.n	800d26c <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800d262:	2bd0      	cmp	r3, #208	@ 0xd0
 800d264:	d002      	beq.n	800d26c <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800d266:	2301      	movs	r3, #1
 800d268:	75fb      	strb	r3, [r7, #23]
 800d26a:	e051      	b.n	800d310 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d106      	bne.n	800d280 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800d276:	2b20      	cmp	r3, #32
 800d278:	d102      	bne.n	800d280 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800d27a:	2301      	movs	r3, #1
 800d27c:	75fb      	strb	r3, [r7, #23]
 800d27e:	e047      	b.n	800d310 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d106      	bne.n	800d296 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800d28c:	2bd0      	cmp	r3, #208	@ 0xd0
 800d28e:	d002      	beq.n	800d296 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800d290:	2301      	movs	r3, #1
 800d292:	75fb      	strb	r3, [r7, #23]
 800d294:	e03c      	b.n	800d310 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	781b      	ldrb	r3, [r3, #0]
 800d29a:	2bd0      	cmp	r3, #208	@ 0xd0
 800d29c:	d028      	beq.n	800d2f0 <MQTT_DeserializeAck+0xbc>
 800d29e:	2bd0      	cmp	r3, #208	@ 0xd0
 800d2a0:	dc33      	bgt.n	800d30a <MQTT_DeserializeAck+0xd6>
 800d2a2:	2bb0      	cmp	r3, #176	@ 0xb0
 800d2a4:	d02a      	beq.n	800d2fc <MQTT_DeserializeAck+0xc8>
 800d2a6:	2bb0      	cmp	r3, #176	@ 0xb0
 800d2a8:	dc2f      	bgt.n	800d30a <MQTT_DeserializeAck+0xd6>
 800d2aa:	2b90      	cmp	r3, #144	@ 0x90
 800d2ac:	d019      	beq.n	800d2e2 <MQTT_DeserializeAck+0xae>
 800d2ae:	2b90      	cmp	r3, #144	@ 0x90
 800d2b0:	dc2b      	bgt.n	800d30a <MQTT_DeserializeAck+0xd6>
 800d2b2:	2b70      	cmp	r3, #112	@ 0x70
 800d2b4:	d022      	beq.n	800d2fc <MQTT_DeserializeAck+0xc8>
 800d2b6:	2b70      	cmp	r3, #112	@ 0x70
 800d2b8:	dc27      	bgt.n	800d30a <MQTT_DeserializeAck+0xd6>
 800d2ba:	2b62      	cmp	r3, #98	@ 0x62
 800d2bc:	d01e      	beq.n	800d2fc <MQTT_DeserializeAck+0xc8>
 800d2be:	2b62      	cmp	r3, #98	@ 0x62
 800d2c0:	dc23      	bgt.n	800d30a <MQTT_DeserializeAck+0xd6>
 800d2c2:	2b50      	cmp	r3, #80	@ 0x50
 800d2c4:	d01a      	beq.n	800d2fc <MQTT_DeserializeAck+0xc8>
 800d2c6:	2b50      	cmp	r3, #80	@ 0x50
 800d2c8:	dc1f      	bgt.n	800d30a <MQTT_DeserializeAck+0xd6>
 800d2ca:	2b20      	cmp	r3, #32
 800d2cc:	d002      	beq.n	800d2d4 <MQTT_DeserializeAck+0xa0>
 800d2ce:	2b40      	cmp	r3, #64	@ 0x40
 800d2d0:	d014      	beq.n	800d2fc <MQTT_DeserializeAck+0xc8>
 800d2d2:	e01a      	b.n	800d30a <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800d2d4:	6879      	ldr	r1, [r7, #4]
 800d2d6:	68f8      	ldr	r0, [r7, #12]
 800d2d8:	f7ff fb84 	bl	800c9e4 <deserializeConnack>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	75fb      	strb	r3, [r7, #23]
                break;
 800d2e0:	e016      	b.n	800d310 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800d2e2:	68b9      	ldr	r1, [r7, #8]
 800d2e4:	68f8      	ldr	r0, [r7, #12]
 800d2e6:	f7ff fc29 	bl	800cb3c <deserializeSuback>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	75fb      	strb	r3, [r7, #23]
                break;
 800d2ee:	e00f      	b.n	800d310 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800d2f0:	68f8      	ldr	r0, [r7, #12]
 800d2f2:	f7ff fd81 	bl	800cdf8 <deserializePingresp>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	75fb      	strb	r3, [r7, #23]
                break;
 800d2fa:	e009      	b.n	800d310 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800d2fc:	68b9      	ldr	r1, [r7, #8]
 800d2fe:	68f8      	ldr	r0, [r7, #12]
 800d300:	f7ff fd34 	bl	800cd6c <deserializeSimpleAck>
 800d304:	4603      	mov	r3, r0
 800d306:	75fb      	strb	r3, [r7, #23]
                break;
 800d308:	e002      	b.n	800d310 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800d30a:	2305      	movs	r3, #5
 800d30c:	75fb      	strb	r3, [r7, #23]
                break;
 800d30e:	bf00      	nop
        }
    }

    return status;
 800d310:	7dfb      	ldrb	r3, [r7, #23]
}
 800d312:	4618      	mov	r0, r3
 800d314:	3718      	adds	r7, #24
 800d316:	46bd      	mov	sp, r7
 800d318:	bd80      	pop	{r7, pc}

0800d31a <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800d31a:	b580      	push	{r7, lr}
 800d31c:	b086      	sub	sp, #24
 800d31e:	af00      	add	r7, sp, #0
 800d320:	60f8      	str	r0, [r7, #12]
 800d322:	60b9      	str	r1, [r7, #8]
 800d324:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d326:	2300      	movs	r3, #0
 800d328:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800d32a:	2300      	movs	r3, #0
 800d32c:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d102      	bne.n	800d33a <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800d334:	2301      	movs	r3, #1
 800d336:	75fb      	strb	r3, [r7, #23]
 800d338:	e005      	b.n	800d346 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800d33a:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2201      	movs	r2, #1
 800d340:	68b8      	ldr	r0, [r7, #8]
 800d342:	4798      	blx	r3
 800d344:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800d346:	693b      	ldr	r3, [r7, #16]
 800d348:	2b01      	cmp	r3, #1
 800d34a:	d119      	bne.n	800d380 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	781b      	ldrb	r3, [r3, #0]
 800d350:	4618      	mov	r0, r3
 800d352:	f7ff fa6f 	bl	800c834 <incomingPacketValid>
 800d356:	4603      	mov	r3, r0
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d00e      	beq.n	800d37a <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800d35c:	68b9      	ldr	r1, [r7, #8]
 800d35e:	68f8      	ldr	r0, [r7, #12]
 800d360:	f7ff f9b5 	bl	800c6ce <getRemainingLength>
 800d364:	4602      	mov	r2, r0
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	689b      	ldr	r3, [r3, #8]
 800d36e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d372:	d113      	bne.n	800d39c <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800d374:	2305      	movs	r3, #5
 800d376:	75fb      	strb	r3, [r7, #23]
 800d378:	e010      	b.n	800d39c <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d37a:	2305      	movs	r3, #5
 800d37c:	75fb      	strb	r3, [r7, #23]
 800d37e:	e00d      	b.n	800d39c <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800d380:	7dfb      	ldrb	r3, [r7, #23]
 800d382:	2b01      	cmp	r3, #1
 800d384:	d005      	beq.n	800d392 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d102      	bne.n	800d392 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800d38c:	2307      	movs	r3, #7
 800d38e:	75fb      	strb	r3, [r7, #23]
 800d390:	e004      	b.n	800d39c <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800d392:	7dfb      	ldrb	r3, [r7, #23]
 800d394:	2b01      	cmp	r3, #1
 800d396:	d001      	beq.n	800d39c <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800d398:	2304      	movs	r3, #4
 800d39a:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800d39c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3718      	adds	r7, #24
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}

0800d3a6 <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800d3a6:	b480      	push	{r7}
 800d3a8:	b085      	sub	sp, #20
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d102      	bne.n	800d3c2 <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800d3bc:	2301      	movs	r3, #1
 800d3be:	73fb      	strb	r3, [r7, #15]
 800d3c0:	e01a      	b.n	800d3f8 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	781b      	ldrb	r3, [r3, #0]
 800d3c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d3ca:	2b30      	cmp	r3, #48	@ 0x30
 800d3cc:	d002      	beq.n	800d3d4 <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	73fb      	strb	r3, [r7, #15]
 800d3d2:	e011      	b.n	800d3f8 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800d3d4:	78fb      	ldrb	r3, [r7, #3]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d007      	beq.n	800d3ea <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	781b      	ldrb	r3, [r3, #0]
 800d3de:	f043 0308 	orr.w	r3, r3, #8
 800d3e2:	b2da      	uxtb	r2, r3
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	701a      	strb	r2, [r3, #0]
 800d3e8:	e006      	b.n	800d3f8 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	781b      	ldrb	r3, [r3, #0]
 800d3ee:	f023 0308 	bic.w	r3, r3, #8
 800d3f2:	b2da      	uxtb	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800d3f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3714      	adds	r7, #20
 800d3fe:	46bd      	mov	sp, r7
 800d400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d404:	4770      	bx	lr

0800d406 <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800d406:	b580      	push	{r7, lr}
 800d408:	b086      	sub	sp, #24
 800d40a:	af00      	add	r7, sp, #0
 800d40c:	60f8      	str	r0, [r7, #12]
 800d40e:	60b9      	str	r1, [r7, #8]
 800d410:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d412:	2300      	movs	r3, #0
 800d414:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d102      	bne.n	800d422 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800d41c:	2301      	movs	r3, #1
 800d41e:	75fb      	strb	r3, [r7, #23]
 800d420:	e016      	b.n	800d450 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d102      	bne.n	800d42e <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800d428:	2301      	movs	r3, #1
 800d42a:	75fb      	strb	r3, [r7, #23]
 800d42c:	e010      	b.n	800d450 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d102      	bne.n	800d43a <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800d434:	2301      	movs	r3, #1
 800d436:	75fb      	strb	r3, [r7, #23]
 800d438:	e00a      	b.n	800d450 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800d43a:	68bb      	ldr	r3, [r7, #8]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d102      	bne.n	800d448 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800d442:	2307      	movs	r3, #7
 800d444:	75fb      	strb	r3, [r7, #23]
 800d446:	e003      	b.n	800d450 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	781a      	ldrb	r2, [r3, #0]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800d450:	7dfb      	ldrb	r3, [r7, #23]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d111      	bne.n	800d47a <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	781b      	ldrb	r3, [r3, #0]
 800d45a:	4618      	mov	r0, r3
 800d45c:	f7ff f9ea 	bl	800c834 <incomingPacketValid>
 800d460:	4603      	mov	r3, r0
 800d462:	2b00      	cmp	r3, #0
 800d464:	d007      	beq.n	800d476 <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800d466:	687a      	ldr	r2, [r7, #4]
 800d468:	68b9      	ldr	r1, [r7, #8]
 800d46a:	68f8      	ldr	r0, [r7, #12]
 800d46c:	f7ff f983 	bl	800c776 <processRemainingLength>
 800d470:	4603      	mov	r3, r0
 800d472:	75fb      	strb	r3, [r7, #23]
 800d474:	e001      	b.n	800d47a <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d476:	2305      	movs	r3, #5
 800d478:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d47a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	3718      	adds	r7, #24
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}

0800d484 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800d484:	b490      	push	{r4, r7}
 800d486:	b084      	sub	sp, #16
 800d488:	af00      	add	r7, sp, #0
 800d48a:	4604      	mov	r4, r0
 800d48c:	4608      	mov	r0, r1
 800d48e:	4611      	mov	r1, r2
 800d490:	461a      	mov	r2, r3
 800d492:	4623      	mov	r3, r4
 800d494:	71fb      	strb	r3, [r7, #7]
 800d496:	4603      	mov	r3, r0
 800d498:	71bb      	strb	r3, [r7, #6]
 800d49a:	460b      	mov	r3, r1
 800d49c:	717b      	strb	r3, [r7, #5]
 800d49e:	4613      	mov	r3, r2
 800d4a0:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800d4a6:	79fb      	ldrb	r3, [r7, #7]
 800d4a8:	2b07      	cmp	r3, #7
 800d4aa:	d848      	bhi.n	800d53e <validateTransitionPublish+0xba>
 800d4ac:	a201      	add	r2, pc, #4	@ (adr r2, 800d4b4 <validateTransitionPublish+0x30>)
 800d4ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4b2:	bf00      	nop
 800d4b4:	0800d4d5 	.word	0x0800d4d5
 800d4b8:	0800d4f9 	.word	0x0800d4f9
 800d4bc:	0800d53f 	.word	0x0800d53f
 800d4c0:	0800d53f 	.word	0x0800d53f
 800d4c4:	0800d53f 	.word	0x0800d53f
 800d4c8:	0800d53f 	.word	0x0800d53f
 800d4cc:	0800d523 	.word	0x0800d523
 800d4d0:	0800d531 	.word	0x0800d531
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800d4d4:	797b      	ldrb	r3, [r7, #5]
 800d4d6:	2b01      	cmp	r3, #1
 800d4d8:	d133      	bne.n	800d542 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800d4da:	79bb      	ldrb	r3, [r7, #6]
 800d4dc:	2b02      	cmp	r3, #2
 800d4de:	d002      	beq.n	800d4e6 <validateTransitionPublish+0x62>
 800d4e0:	79bb      	ldrb	r3, [r7, #6]
 800d4e2:	2b03      	cmp	r3, #3
 800d4e4:	d101      	bne.n	800d4ea <validateTransitionPublish+0x66>
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	e000      	b.n	800d4ec <validateTransitionPublish+0x68>
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	73fb      	strb	r3, [r7, #15]
 800d4ee:	7bfb      	ldrb	r3, [r7, #15]
 800d4f0:	f003 0301 	and.w	r3, r3, #1
 800d4f4:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800d4f6:	e024      	b.n	800d542 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800d4f8:	793b      	ldrb	r3, [r7, #4]
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d002      	beq.n	800d504 <validateTransitionPublish+0x80>
 800d4fe:	2b02      	cmp	r3, #2
 800d500:	d007      	beq.n	800d512 <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800d502:	e00d      	b.n	800d520 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800d504:	79bb      	ldrb	r3, [r7, #6]
 800d506:	2b06      	cmp	r3, #6
 800d508:	bf0c      	ite	eq
 800d50a:	2301      	moveq	r3, #1
 800d50c:	2300      	movne	r3, #0
 800d50e:	73fb      	strb	r3, [r7, #15]
                    break;
 800d510:	e006      	b.n	800d520 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800d512:	79bb      	ldrb	r3, [r7, #6]
 800d514:	2b07      	cmp	r3, #7
 800d516:	bf0c      	ite	eq
 800d518:	2301      	moveq	r3, #1
 800d51a:	2300      	movne	r3, #0
 800d51c:	73fb      	strb	r3, [r7, #15]
                    break;
 800d51e:	bf00      	nop
            }

            break;
 800d520:	e010      	b.n	800d544 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800d522:	79bb      	ldrb	r3, [r7, #6]
 800d524:	2b06      	cmp	r3, #6
 800d526:	bf0c      	ite	eq
 800d528:	2301      	moveq	r3, #1
 800d52a:	2300      	movne	r3, #0
 800d52c:	73fb      	strb	r3, [r7, #15]

            break;
 800d52e:	e009      	b.n	800d544 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800d530:	79bb      	ldrb	r3, [r7, #6]
 800d532:	2b07      	cmp	r3, #7
 800d534:	bf0c      	ite	eq
 800d536:	2301      	moveq	r3, #1
 800d538:	2300      	movne	r3, #0
 800d53a:	73fb      	strb	r3, [r7, #15]

            break;
 800d53c:	e002      	b.n	800d544 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800d53e:	bf00      	nop
 800d540:	e000      	b.n	800d544 <validateTransitionPublish+0xc0>
            break;
 800d542:	bf00      	nop
    }

    return isValid;
 800d544:	7bfb      	ldrb	r3, [r7, #15]
}
 800d546:	4618      	mov	r0, r3
 800d548:	3710      	adds	r7, #16
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bc90      	pop	{r4, r7}
 800d54e:	4770      	bx	lr

0800d550 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800d550:	b480      	push	{r7}
 800d552:	b085      	sub	sp, #20
 800d554:	af00      	add	r7, sp, #0
 800d556:	4603      	mov	r3, r0
 800d558:	460a      	mov	r2, r1
 800d55a:	71fb      	strb	r3, [r7, #7]
 800d55c:	4613      	mov	r3, r2
 800d55e:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800d560:	2300      	movs	r3, #0
 800d562:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800d564:	79fb      	ldrb	r3, [r7, #7]
 800d566:	3b02      	subs	r3, #2
 800d568:	2b07      	cmp	r3, #7
 800d56a:	d85c      	bhi.n	800d626 <validateTransitionAck+0xd6>
 800d56c:	a201      	add	r2, pc, #4	@ (adr r2, 800d574 <validateTransitionAck+0x24>)
 800d56e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d572:	bf00      	nop
 800d574:	0800d595 	.word	0x0800d595
 800d578:	0800d5a3 	.word	0x0800d5a3
 800d57c:	0800d5fb 	.word	0x0800d5fb
 800d580:	0800d5cf 	.word	0x0800d5cf
 800d584:	0800d595 	.word	0x0800d595
 800d588:	0800d5ed 	.word	0x0800d5ed
 800d58c:	0800d5b1 	.word	0x0800d5b1
 800d590:	0800d609 	.word	0x0800d609
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800d594:	79bb      	ldrb	r3, [r7, #6]
 800d596:	2b0a      	cmp	r3, #10
 800d598:	bf0c      	ite	eq
 800d59a:	2301      	moveq	r3, #1
 800d59c:	2300      	movne	r3, #0
 800d59e:	73fb      	strb	r3, [r7, #15]
            break;
 800d5a0:	e042      	b.n	800d628 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800d5a2:	79bb      	ldrb	r3, [r7, #6]
 800d5a4:	2b08      	cmp	r3, #8
 800d5a6:	bf0c      	ite	eq
 800d5a8:	2301      	moveq	r3, #1
 800d5aa:	2300      	movne	r3, #0
 800d5ac:	73fb      	strb	r3, [r7, #15]
            break;
 800d5ae:	e03b      	b.n	800d628 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800d5b0:	79bb      	ldrb	r3, [r7, #6]
 800d5b2:	2b05      	cmp	r3, #5
 800d5b4:	d002      	beq.n	800d5bc <validateTransitionAck+0x6c>
 800d5b6:	79bb      	ldrb	r3, [r7, #6]
 800d5b8:	2b08      	cmp	r3, #8
 800d5ba:	d101      	bne.n	800d5c0 <validateTransitionAck+0x70>
 800d5bc:	2301      	movs	r3, #1
 800d5be:	e000      	b.n	800d5c2 <validateTransitionAck+0x72>
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	73fb      	strb	r3, [r7, #15]
 800d5c4:	7bfb      	ldrb	r3, [r7, #15]
 800d5c6:	f003 0301 	and.w	r3, r3, #1
 800d5ca:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800d5cc:	e02c      	b.n	800d628 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800d5ce:	79bb      	ldrb	r3, [r7, #6]
 800d5d0:	2b0a      	cmp	r3, #10
 800d5d2:	d002      	beq.n	800d5da <validateTransitionAck+0x8a>
 800d5d4:	79bb      	ldrb	r3, [r7, #6]
 800d5d6:	2b05      	cmp	r3, #5
 800d5d8:	d101      	bne.n	800d5de <validateTransitionAck+0x8e>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	e000      	b.n	800d5e0 <validateTransitionAck+0x90>
 800d5de:	2300      	movs	r3, #0
 800d5e0:	73fb      	strb	r3, [r7, #15]
 800d5e2:	7bfb      	ldrb	r3, [r7, #15]
 800d5e4:	f003 0301 	and.w	r3, r3, #1
 800d5e8:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800d5ea:	e01d      	b.n	800d628 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800d5ec:	79bb      	ldrb	r3, [r7, #6]
 800d5ee:	2b04      	cmp	r3, #4
 800d5f0:	bf0c      	ite	eq
 800d5f2:	2301      	moveq	r3, #1
 800d5f4:	2300      	movne	r3, #0
 800d5f6:	73fb      	strb	r3, [r7, #15]
            break;
 800d5f8:	e016      	b.n	800d628 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800d5fa:	79bb      	ldrb	r3, [r7, #6]
 800d5fc:	2b09      	cmp	r3, #9
 800d5fe:	bf0c      	ite	eq
 800d600:	2301      	moveq	r3, #1
 800d602:	2300      	movne	r3, #0
 800d604:	73fb      	strb	r3, [r7, #15]
            break;
 800d606:	e00f      	b.n	800d628 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800d608:	79bb      	ldrb	r3, [r7, #6]
 800d60a:	2b0a      	cmp	r3, #10
 800d60c:	d002      	beq.n	800d614 <validateTransitionAck+0xc4>
 800d60e:	79bb      	ldrb	r3, [r7, #6]
 800d610:	2b09      	cmp	r3, #9
 800d612:	d101      	bne.n	800d618 <validateTransitionAck+0xc8>
 800d614:	2301      	movs	r3, #1
 800d616:	e000      	b.n	800d61a <validateTransitionAck+0xca>
 800d618:	2300      	movs	r3, #0
 800d61a:	73fb      	strb	r3, [r7, #15]
 800d61c:	7bfb      	ldrb	r3, [r7, #15]
 800d61e:	f003 0301 	and.w	r3, r3, #1
 800d622:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800d624:	e000      	b.n	800d628 <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800d626:	bf00      	nop
    }

    return isValid;
 800d628:	7bfb      	ldrb	r3, [r7, #15]
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3714      	adds	r7, #20
 800d62e:	46bd      	mov	sp, r7
 800d630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d634:	4770      	bx	lr
 800d636:	bf00      	nop

0800d638 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800d638:	b480      	push	{r7}
 800d63a:	b085      	sub	sp, #20
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	4603      	mov	r3, r0
 800d640:	460a      	mov	r2, r1
 800d642:	71fb      	strb	r3, [r7, #7]
 800d644:	4613      	mov	r3, r2
 800d646:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800d648:	2300      	movs	r3, #0
 800d64a:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800d64c:	79fb      	ldrb	r3, [r7, #7]
 800d64e:	2b03      	cmp	r3, #3
 800d650:	d009      	beq.n	800d666 <isPublishOutgoing+0x2e>
 800d652:	2b03      	cmp	r3, #3
 800d654:	dc15      	bgt.n	800d682 <isPublishOutgoing+0x4a>
 800d656:	2b01      	cmp	r3, #1
 800d658:	dc02      	bgt.n	800d660 <isPublishOutgoing+0x28>
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	da03      	bge.n	800d666 <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800d65e:	e010      	b.n	800d682 <isPublishOutgoing+0x4a>
    switch( packetType )
 800d660:	2b02      	cmp	r3, #2
 800d662:	d007      	beq.n	800d674 <isPublishOutgoing+0x3c>
            break;
 800d664:	e00d      	b.n	800d682 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800d666:	79bb      	ldrb	r3, [r7, #6]
 800d668:	2b01      	cmp	r3, #1
 800d66a:	bf0c      	ite	eq
 800d66c:	2301      	moveq	r3, #1
 800d66e:	2300      	movne	r3, #0
 800d670:	73fb      	strb	r3, [r7, #15]
            break;
 800d672:	e007      	b.n	800d684 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800d674:	79bb      	ldrb	r3, [r7, #6]
 800d676:	2b00      	cmp	r3, #0
 800d678:	bf0c      	ite	eq
 800d67a:	2301      	moveq	r3, #1
 800d67c:	2300      	movne	r3, #0
 800d67e:	73fb      	strb	r3, [r7, #15]
            break;
 800d680:	e000      	b.n	800d684 <isPublishOutgoing+0x4c>
            break;
 800d682:	bf00      	nop
    }

    return isOutgoing;
 800d684:	7bfb      	ldrb	r3, [r7, #15]
}
 800d686:	4618      	mov	r0, r3
 800d688:	3714      	adds	r7, #20
 800d68a:	46bd      	mov	sp, r7
 800d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d690:	4770      	bx	lr
	...

0800d694 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b086      	sub	sp, #24
 800d698:	af00      	add	r7, sp, #0
 800d69a:	60f8      	str	r0, [r7, #12]
 800d69c:	60b9      	str	r1, [r7, #8]
 800d69e:	603b      	str	r3, [r7, #0]
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d6a8:	88fb      	ldrh	r3, [r7, #6]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d106      	bne.n	800d6bc <findInRecord+0x28>
 800d6ae:	4b1b      	ldr	r3, [pc, #108]	@ (800d71c <findInRecord+0x88>)
 800d6b0:	4a1b      	ldr	r2, [pc, #108]	@ (800d720 <findInRecord+0x8c>)
 800d6b2:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800d6b6:	481b      	ldr	r0, [pc, #108]	@ (800d724 <findInRecord+0x90>)
 800d6b8:	f004 f8c6 	bl	8011848 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800d6bc:	6a3b      	ldr	r3, [r7, #32]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	617b      	str	r3, [r7, #20]
 800d6c6:	e019      	b.n	800d6fc <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800d6c8:	697b      	ldr	r3, [r7, #20]
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	68fa      	ldr	r2, [r7, #12]
 800d6ce:	4413      	add	r3, r2
 800d6d0:	881b      	ldrh	r3, [r3, #0]
 800d6d2:	88fa      	ldrh	r2, [r7, #6]
 800d6d4:	429a      	cmp	r2, r3
 800d6d6:	d10e      	bne.n	800d6f6 <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	009b      	lsls	r3, r3, #2
 800d6dc:	68fa      	ldr	r2, [r7, #12]
 800d6de:	4413      	add	r3, r2
 800d6e0:	789a      	ldrb	r2, [r3, #2]
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	009b      	lsls	r3, r3, #2
 800d6ea:	68fa      	ldr	r2, [r7, #12]
 800d6ec:	4413      	add	r3, r2
 800d6ee:	78da      	ldrb	r2, [r3, #3]
 800d6f0:	6a3b      	ldr	r3, [r7, #32]
 800d6f2:	701a      	strb	r2, [r3, #0]
            break;
 800d6f4:	e006      	b.n	800d704 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	617b      	str	r3, [r7, #20]
 800d6fc:	697a      	ldr	r2, [r7, #20]
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	429a      	cmp	r2, r3
 800d702:	d3e1      	bcc.n	800d6c8 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800d704:	697a      	ldr	r2, [r7, #20]
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	429a      	cmp	r2, r3
 800d70a:	d102      	bne.n	800d712 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800d70c:	2300      	movs	r3, #0
 800d70e:	43db      	mvns	r3, r3
 800d710:	617b      	str	r3, [r7, #20]
    }

    return index;
 800d712:	697b      	ldr	r3, [r7, #20]
}
 800d714:	4618      	mov	r0, r3
 800d716:	3718      	adds	r7, #24
 800d718:	46bd      	mov	sp, r7
 800d71a:	bd80      	pop	{r7, pc}
 800d71c:	080142c4 	.word	0x080142c4
 800d720:	08014824 	.word	0x08014824
 800d724:	080142e8 	.word	0x080142e8

0800d728 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b084      	sub	sp, #16
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
 800d730:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800d732:	2300      	movs	r3, #0
 800d734:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800d736:	2300      	movs	r3, #0
 800d738:	43db      	mvns	r3, r3
 800d73a:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d150      	bne.n	800d7e4 <compactRecords+0xbc>
 800d742:	4b2d      	ldr	r3, [pc, #180]	@ (800d7f8 <compactRecords+0xd0>)
 800d744:	4a2d      	ldr	r2, [pc, #180]	@ (800d7fc <compactRecords+0xd4>)
 800d746:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d74a:	482d      	ldr	r0, [pc, #180]	@ (800d800 <compactRecords+0xd8>)
 800d74c:	f004 f87c 	bl	8011848 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	009b      	lsls	r3, r3, #2
 800d754:	687a      	ldr	r2, [r7, #4]
 800d756:	4413      	add	r3, r2
 800d758:	881b      	ldrh	r3, [r3, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d107      	bne.n	800d76e <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800d75e:	2300      	movs	r3, #0
 800d760:	43db      	mvns	r3, r3
 800d762:	68ba      	ldr	r2, [r7, #8]
 800d764:	429a      	cmp	r2, r3
 800d766:	d13a      	bne.n	800d7de <compactRecords+0xb6>
            {
                emptyIndex = index;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	60bb      	str	r3, [r7, #8]
 800d76c:	e037      	b.n	800d7de <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800d76e:	2300      	movs	r3, #0
 800d770:	43db      	mvns	r3, r3
 800d772:	68ba      	ldr	r2, [r7, #8]
 800d774:	429a      	cmp	r2, r3
 800d776:	d032      	beq.n	800d7de <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	009b      	lsls	r3, r3, #2
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	441a      	add	r2, r3
 800d780:	68bb      	ldr	r3, [r7, #8]
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	6879      	ldr	r1, [r7, #4]
 800d786:	440b      	add	r3, r1
 800d788:	8812      	ldrh	r2, [r2, #0]
 800d78a:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	009b      	lsls	r3, r3, #2
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	441a      	add	r2, r3
 800d794:	68bb      	ldr	r3, [r7, #8]
 800d796:	009b      	lsls	r3, r3, #2
 800d798:	6879      	ldr	r1, [r7, #4]
 800d79a:	440b      	add	r3, r1
 800d79c:	7892      	ldrb	r2, [r2, #2]
 800d79e:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	009b      	lsls	r3, r3, #2
 800d7a4:	687a      	ldr	r2, [r7, #4]
 800d7a6:	441a      	add	r2, r3
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	6879      	ldr	r1, [r7, #4]
 800d7ae:	440b      	add	r3, r1
 800d7b0:	78d2      	ldrb	r2, [r2, #3]
 800d7b2:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	009b      	lsls	r3, r3, #2
 800d7b8:	687a      	ldr	r2, [r7, #4]
 800d7ba:	4413      	add	r3, r2
 800d7bc:	2200      	movs	r2, #0
 800d7be:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	009b      	lsls	r3, r3, #2
 800d7c4:	687a      	ldr	r2, [r7, #4]
 800d7c6:	4413      	add	r3, r2
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	009b      	lsls	r3, r3, #2
 800d7d0:	687a      	ldr	r2, [r7, #4]
 800d7d2:	4413      	add	r3, r2
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	3301      	adds	r3, #1
 800d7dc:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	3301      	adds	r3, #1
 800d7e2:	60fb      	str	r3, [r7, #12]
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d3b1      	bcc.n	800d750 <compactRecords+0x28>
            }
        }
    }
}
 800d7ec:	bf00      	nop
 800d7ee:	bf00      	nop
 800d7f0:	3710      	adds	r7, #16
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}
 800d7f6:	bf00      	nop
 800d7f8:	08014318 	.word	0x08014318
 800d7fc:	08014834 	.word	0x08014834
 800d800:	080142e8 	.word	0x080142e8

0800d804 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b088      	sub	sp, #32
 800d808:	af00      	add	r7, sp, #0
 800d80a:	60f8      	str	r0, [r7, #12]
 800d80c:	60b9      	str	r1, [r7, #8]
 800d80e:	4611      	mov	r1, r2
 800d810:	461a      	mov	r2, r3
 800d812:	460b      	mov	r3, r1
 800d814:	80fb      	strh	r3, [r7, #6]
 800d816:	4613      	mov	r3, r2
 800d818:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800d81a:	2302      	movs	r3, #2
 800d81c:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800d81e:	2300      	movs	r3, #0
 800d820:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800d822:	68bb      	ldr	r3, [r7, #8]
 800d824:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800d826:	2300      	movs	r3, #0
 800d828:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d82a:	88fb      	ldrh	r3, [r7, #6]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d106      	bne.n	800d83e <addRecord+0x3a>
 800d830:	4b32      	ldr	r3, [pc, #200]	@ (800d8fc <addRecord+0xf8>)
 800d832:	4a33      	ldr	r2, [pc, #204]	@ (800d900 <addRecord+0xfc>)
 800d834:	f240 210d 	movw	r1, #525	@ 0x20d
 800d838:	4832      	ldr	r0, [pc, #200]	@ (800d904 <addRecord+0x100>)
 800d83a:	f004 f805 	bl	8011848 <__assert_func>
    assert( qos != MQTTQoS0 );
 800d83e:	797b      	ldrb	r3, [r7, #5]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d106      	bne.n	800d852 <addRecord+0x4e>
 800d844:	4b30      	ldr	r3, [pc, #192]	@ (800d908 <addRecord+0x104>)
 800d846:	4a2e      	ldr	r2, [pc, #184]	@ (800d900 <addRecord+0xfc>)
 800d848:	f240 210e 	movw	r1, #526	@ 0x20e
 800d84c:	482d      	ldr	r0, [pc, #180]	@ (800d904 <addRecord+0x100>)
 800d84e:	f003 fffb 	bl	8011848 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d858:	3b01      	subs	r3, #1
 800d85a:	009b      	lsls	r3, r3, #2
 800d85c:	68fa      	ldr	r2, [r7, #12]
 800d85e:	4413      	add	r3, r2
 800d860:	881b      	ldrh	r3, [r3, #0]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d003      	beq.n	800d86e <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800d866:	68b9      	ldr	r1, [r7, #8]
 800d868:	68f8      	ldr	r0, [r7, #12]
 800d86a:	f7ff ff5d 	bl	800d728 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800d86e:	68bb      	ldr	r3, [r7, #8]
 800d870:	3b01      	subs	r3, #1
 800d872:	61bb      	str	r3, [r7, #24]
 800d874:	e021      	b.n	800d8ba <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800d876:	69bb      	ldr	r3, [r7, #24]
 800d878:	009b      	lsls	r3, r3, #2
 800d87a:	68fa      	ldr	r2, [r7, #12]
 800d87c:	4413      	add	r3, r2
 800d87e:	881b      	ldrh	r3, [r3, #0]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d108      	bne.n	800d896 <addRecord+0x92>
        {
            if( validEntryFound == false )
 800d884:	7cfb      	ldrb	r3, [r7, #19]
 800d886:	f083 0301 	eor.w	r3, r3, #1
 800d88a:	b2db      	uxtb	r3, r3
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d011      	beq.n	800d8b4 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800d890:	69bb      	ldr	r3, [r7, #24]
 800d892:	617b      	str	r3, [r7, #20]
 800d894:	e00e      	b.n	800d8b4 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800d896:	2301      	movs	r3, #1
 800d898:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800d89a:	69bb      	ldr	r3, [r7, #24]
 800d89c:	009b      	lsls	r3, r3, #2
 800d89e:	68fa      	ldr	r2, [r7, #12]
 800d8a0:	4413      	add	r3, r2
 800d8a2:	881b      	ldrh	r3, [r3, #0]
 800d8a4:	88fa      	ldrh	r2, [r7, #6]
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d104      	bne.n	800d8b4 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800d8aa:	2309      	movs	r3, #9
 800d8ac:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	617b      	str	r3, [r7, #20]
                break;
 800d8b2:	e005      	b.n	800d8c0 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800d8b4:	69bb      	ldr	r3, [r7, #24]
 800d8b6:	3b01      	subs	r3, #1
 800d8b8:	61bb      	str	r3, [r7, #24]
 800d8ba:	69bb      	ldr	r3, [r7, #24]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	dada      	bge.n	800d876 <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800d8c0:	697a      	ldr	r2, [r7, #20]
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	d214      	bcs.n	800d8f2 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800d8c8:	697b      	ldr	r3, [r7, #20]
 800d8ca:	009b      	lsls	r3, r3, #2
 800d8cc:	68fa      	ldr	r2, [r7, #12]
 800d8ce:	4413      	add	r3, r2
 800d8d0:	88fa      	ldrh	r2, [r7, #6]
 800d8d2:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800d8d4:	697b      	ldr	r3, [r7, #20]
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	68fa      	ldr	r2, [r7, #12]
 800d8da:	4413      	add	r3, r2
 800d8dc:	797a      	ldrb	r2, [r7, #5]
 800d8de:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	009b      	lsls	r3, r3, #2
 800d8e4:	68fa      	ldr	r2, [r7, #12]
 800d8e6:	4413      	add	r3, r2
 800d8e8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800d8ec:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800d8f2:	7ffb      	ldrb	r3, [r7, #31]
}
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	3720      	adds	r7, #32
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}
 800d8fc:	080142c4 	.word	0x080142c4
 800d900:	08014844 	.word	0x08014844
 800d904:	080142e8 	.word	0x080142e8
 800d908:	08014328 	.word	0x08014328

0800d90c <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b084      	sub	sp, #16
 800d910:	af00      	add	r7, sp, #0
 800d912:	60f8      	str	r0, [r7, #12]
 800d914:	60b9      	str	r1, [r7, #8]
 800d916:	4611      	mov	r1, r2
 800d918:	461a      	mov	r2, r3
 800d91a:	460b      	mov	r3, r1
 800d91c:	71fb      	strb	r3, [r7, #7]
 800d91e:	4613      	mov	r3, r2
 800d920:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d106      	bne.n	800d936 <updateRecord+0x2a>
 800d928:	4b13      	ldr	r3, [pc, #76]	@ (800d978 <updateRecord+0x6c>)
 800d92a:	4a14      	ldr	r2, [pc, #80]	@ (800d97c <updateRecord+0x70>)
 800d92c:	f240 214a 	movw	r1, #586	@ 0x24a
 800d930:	4813      	ldr	r0, [pc, #76]	@ (800d980 <updateRecord+0x74>)
 800d932:	f003 ff89 	bl	8011848 <__assert_func>

    if( shouldDelete == true )
 800d936:	79bb      	ldrb	r3, [r7, #6]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d012      	beq.n	800d962 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	009b      	lsls	r3, r3, #2
 800d940:	68fa      	ldr	r2, [r7, #12]
 800d942:	4413      	add	r3, r2
 800d944:	2200      	movs	r2, #0
 800d946:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800d948:	68bb      	ldr	r3, [r7, #8]
 800d94a:	009b      	lsls	r3, r3, #2
 800d94c:	68fa      	ldr	r2, [r7, #12]
 800d94e:	4413      	add	r3, r2
 800d950:	2200      	movs	r2, #0
 800d952:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	009b      	lsls	r3, r3, #2
 800d958:	68fa      	ldr	r2, [r7, #12]
 800d95a:	4413      	add	r3, r2
 800d95c:	2200      	movs	r2, #0
 800d95e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800d960:	e005      	b.n	800d96e <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	009b      	lsls	r3, r3, #2
 800d966:	68fa      	ldr	r2, [r7, #12]
 800d968:	4413      	add	r3, r2
 800d96a:	79fa      	ldrb	r2, [r7, #7]
 800d96c:	70da      	strb	r2, [r3, #3]
}
 800d96e:	bf00      	nop
 800d970:	3710      	adds	r7, #16
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}
 800d976:	bf00      	nop
 800d978:	08014318 	.word	0x08014318
 800d97c:	08014850 	.word	0x08014850
 800d980:	080142e8 	.word	0x080142e8

0800d984 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b088      	sub	sp, #32
 800d988:	af00      	add	r7, sp, #0
 800d98a:	60f8      	str	r0, [r7, #12]
 800d98c:	460b      	mov	r3, r1
 800d98e:	607a      	str	r2, [r7, #4]
 800d990:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800d992:	2300      	movs	r3, #0
 800d994:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800d996:	2300      	movs	r3, #0
 800d998:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800d99a:	2300      	movs	r3, #0
 800d99c:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d106      	bne.n	800d9b6 <stateSelect+0x32>
 800d9a8:	4b43      	ldr	r3, [pc, #268]	@ (800dab8 <stateSelect+0x134>)
 800d9aa:	4a44      	ldr	r2, [pc, #272]	@ (800dabc <stateSelect+0x138>)
 800d9ac:	f240 2165 	movw	r1, #613	@ 0x265
 800d9b0:	4843      	ldr	r0, [pc, #268]	@ (800dac0 <stateSelect+0x13c>)
 800d9b2:	f003 ff49 	bl	8011848 <__assert_func>
    assert( searchStates != 0U );
 800d9b6:	897b      	ldrh	r3, [r7, #10]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d106      	bne.n	800d9ca <stateSelect+0x46>
 800d9bc:	4b41      	ldr	r3, [pc, #260]	@ (800dac4 <stateSelect+0x140>)
 800d9be:	4a3f      	ldr	r2, [pc, #252]	@ (800dabc <stateSelect+0x138>)
 800d9c0:	f240 2166 	movw	r1, #614	@ 0x266
 800d9c4:	483e      	ldr	r0, [pc, #248]	@ (800dac0 <stateSelect+0x13c>)
 800d9c6:	f003 ff3f 	bl	8011848 <__assert_func>
    assert( pCursor != NULL );
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d106      	bne.n	800d9de <stateSelect+0x5a>
 800d9d0:	4b3d      	ldr	r3, [pc, #244]	@ (800dac8 <stateSelect+0x144>)
 800d9d2:	4a3a      	ldr	r2, [pc, #232]	@ (800dabc <stateSelect+0x138>)
 800d9d4:	f240 2167 	movw	r1, #615	@ 0x267
 800d9d8:	4839      	ldr	r0, [pc, #228]	@ (800dac0 <stateSelect+0x13c>)
 800d9da:	f003 ff35 	bl	8011848 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800d9de:	8bbb      	ldrh	r3, [r7, #28]
 800d9e0:	f043 0302 	orr.w	r3, r3, #2
 800d9e4:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800d9e6:	8bbb      	ldrh	r3, [r7, #28]
 800d9e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ec:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800d9ee:	8bbb      	ldrh	r3, [r7, #28]
 800d9f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9f4:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800d9f6:	8bbb      	ldrh	r3, [r7, #28]
 800d9f8:	f043 0310 	orr.w	r3, r3, #16
 800d9fc:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800d9fe:	8bbb      	ldrh	r3, [r7, #28]
 800da00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800da04:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800da06:	8bba      	ldrh	r2, [r7, #28]
 800da08:	897b      	ldrh	r3, [r7, #10]
 800da0a:	4013      	ands	r3, r2
 800da0c:	b29b      	uxth	r3, r3
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d106      	bne.n	800da20 <stateSelect+0x9c>
 800da12:	4b2e      	ldr	r3, [pc, #184]	@ (800dacc <stateSelect+0x148>)
 800da14:	4a29      	ldr	r2, [pc, #164]	@ (800dabc <stateSelect+0x138>)
 800da16:	f240 2171 	movw	r1, #625	@ 0x271
 800da1a:	4829      	ldr	r0, [pc, #164]	@ (800dac0 <stateSelect+0x13c>)
 800da1c:	f003 ff14 	bl	8011848 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800da20:	8bbb      	ldrh	r3, [r7, #28]
 800da22:	43da      	mvns	r2, r3
 800da24:	897b      	ldrh	r3, [r7, #10]
 800da26:	4013      	ands	r3, r2
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d006      	beq.n	800da3a <stateSelect+0xb6>
 800da2c:	4b28      	ldr	r3, [pc, #160]	@ (800dad0 <stateSelect+0x14c>)
 800da2e:	4a23      	ldr	r2, [pc, #140]	@ (800dabc <stateSelect+0x138>)
 800da30:	f240 2172 	movw	r1, #626	@ 0x272
 800da34:	4822      	ldr	r0, [pc, #136]	@ (800dac0 <stateSelect+0x13c>)
 800da36:	f003 ff07 	bl	8011848 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	689b      	ldr	r3, [r3, #8]
 800da44:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800da46:	e02d      	b.n	800daa4 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800da48:	897a      	ldrh	r2, [r7, #10]
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	009b      	lsls	r3, r3, #2
 800da50:	69b9      	ldr	r1, [r7, #24]
 800da52:	440b      	add	r3, r1
 800da54:	78db      	ldrb	r3, [r3, #3]
 800da56:	4619      	mov	r1, r3
 800da58:	2301      	movs	r3, #1
 800da5a:	408b      	lsls	r3, r1
 800da5c:	401a      	ands	r2, r3
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	009b      	lsls	r3, r3, #2
 800da64:	69b9      	ldr	r1, [r7, #24]
 800da66:	440b      	add	r3, r1
 800da68:	78db      	ldrb	r3, [r3, #3]
 800da6a:	4619      	mov	r1, r3
 800da6c:	2301      	movs	r3, #1
 800da6e:	408b      	lsls	r3, r1
 800da70:	429a      	cmp	r2, r3
 800da72:	bf0c      	ite	eq
 800da74:	2301      	moveq	r3, #1
 800da76:	2300      	movne	r3, #0
 800da78:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800da7a:	7dfb      	ldrb	r3, [r7, #23]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d00c      	beq.n	800da9a <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	009b      	lsls	r3, r3, #2
 800da86:	69ba      	ldr	r2, [r7, #24]
 800da88:	4413      	add	r3, r2
 800da8a:	881b      	ldrh	r3, [r3, #0]
 800da8c:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	1c5a      	adds	r2, r3, #1
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	601a      	str	r2, [r3, #0]
            break;
 800da98:	e009      	b.n	800daae <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	1c5a      	adds	r2, r3, #1
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	693a      	ldr	r2, [r7, #16]
 800daaa:	429a      	cmp	r2, r3
 800daac:	d8cc      	bhi.n	800da48 <stateSelect+0xc4>
    }

    return packetId;
 800daae:	8bfb      	ldrh	r3, [r7, #30]
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	3720      	adds	r7, #32
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}
 800dab8:	08014338 	.word	0x08014338
 800dabc:	08014860 	.word	0x08014860
 800dac0:	080142e8 	.word	0x080142e8
 800dac4:	08014350 	.word	0x08014350
 800dac8:	08014364 	.word	0x08014364
 800dacc:	08014374 	.word	0x08014374
 800dad0:	0801439c 	.word	0x0801439c

0800dad4 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800dad4:	b480      	push	{r7}
 800dad6:	b085      	sub	sp, #20
 800dad8:	af00      	add	r7, sp, #0
 800dada:	4603      	mov	r3, r0
 800dadc:	71fb      	strb	r3, [r7, #7]
 800dade:	460b      	mov	r3, r1
 800dae0:	71bb      	strb	r3, [r7, #6]
 800dae2:	4613      	mov	r3, r2
 800dae4:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800dae6:	2300      	movs	r3, #0
 800dae8:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800daea:	797b      	ldrb	r3, [r7, #5]
 800daec:	2b02      	cmp	r3, #2
 800daee:	bf0c      	ite	eq
 800daf0:	2301      	moveq	r3, #1
 800daf2:	2300      	movne	r3, #0
 800daf4:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800daf6:	79fb      	ldrb	r3, [r7, #7]
 800daf8:	2b03      	cmp	r3, #3
 800dafa:	d827      	bhi.n	800db4c <MQTT_CalculateStateAck+0x78>
 800dafc:	a201      	add	r2, pc, #4	@ (adr r2, 800db04 <MQTT_CalculateStateAck+0x30>)
 800dafe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db02:	bf00      	nop
 800db04:	0800db15 	.word	0x0800db15
 800db08:	0800db27 	.word	0x0800db27
 800db0c:	0800db37 	.word	0x0800db37
 800db10:	0800db47 	.word	0x0800db47
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800db14:	797b      	ldrb	r3, [r7, #5]
 800db16:	2b01      	cmp	r3, #1
 800db18:	bf0c      	ite	eq
 800db1a:	2301      	moveq	r3, #1
 800db1c:	2300      	movne	r3, #0
 800db1e:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800db20:	230a      	movs	r3, #10
 800db22:	73fb      	strb	r3, [r7, #15]
            break;
 800db24:	e013      	b.n	800db4e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800db26:	79bb      	ldrb	r3, [r7, #6]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d101      	bne.n	800db30 <MQTT_CalculateStateAck+0x5c>
 800db2c:	2308      	movs	r3, #8
 800db2e:	e000      	b.n	800db32 <MQTT_CalculateStateAck+0x5e>
 800db30:	2304      	movs	r3, #4
 800db32:	73fb      	strb	r3, [r7, #15]
            break;
 800db34:	e00b      	b.n	800db4e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800db36:	79bb      	ldrb	r3, [r7, #6]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d101      	bne.n	800db40 <MQTT_CalculateStateAck+0x6c>
 800db3c:	2309      	movs	r3, #9
 800db3e:	e000      	b.n	800db42 <MQTT_CalculateStateAck+0x6e>
 800db40:	2305      	movs	r3, #5
 800db42:	73fb      	strb	r3, [r7, #15]
            break;
 800db44:	e003      	b.n	800db4e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800db46:	230a      	movs	r3, #10
 800db48:	73fb      	strb	r3, [r7, #15]
            break;
 800db4a:	e000      	b.n	800db4e <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800db4c:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800db4e:	7bbb      	ldrb	r3, [r7, #14]
 800db50:	f083 0301 	eor.w	r3, r3, #1
 800db54:	b2db      	uxtb	r3, r3
 800db56:	2b00      	cmp	r3, #0
 800db58:	d001      	beq.n	800db5e <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800db5a:	2300      	movs	r3, #0
 800db5c:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800db5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db60:	4618      	mov	r0, r3
 800db62:	3714      	adds	r7, #20
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr

0800db6c <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b088      	sub	sp, #32
 800db70:	af02      	add	r7, sp, #8
 800db72:	60f8      	str	r0, [r7, #12]
 800db74:	60b9      	str	r1, [r7, #8]
 800db76:	607a      	str	r2, [r7, #4]
 800db78:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800db7a:	2308      	movs	r3, #8
 800db7c:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800db7e:	2300      	movs	r3, #0
 800db80:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800db82:	2300      	movs	r3, #0
 800db84:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d106      	bne.n	800db9a <updateStateAck+0x2e>
 800db8c:	4b22      	ldr	r3, [pc, #136]	@ (800dc18 <updateStateAck+0xac>)
 800db8e:	4a23      	ldr	r2, [pc, #140]	@ (800dc1c <updateStateAck+0xb0>)
 800db90:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800db94:	4822      	ldr	r0, [pc, #136]	@ (800dc20 <updateStateAck+0xb4>)
 800db96:	f003 fe57 	bl	8011848 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800db9a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800db9e:	2b0a      	cmp	r3, #10
 800dba0:	d003      	beq.n	800dbaa <updateStateAck+0x3e>
 800dba2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dba6:	2b04      	cmp	r3, #4
 800dba8:	d101      	bne.n	800dbae <updateStateAck+0x42>
 800dbaa:	2301      	movs	r3, #1
 800dbac:	e000      	b.n	800dbb0 <updateStateAck+0x44>
 800dbae:	2300      	movs	r3, #0
 800dbb0:	75bb      	strb	r3, [r7, #22]
 800dbb2:	7dbb      	ldrb	r3, [r7, #22]
 800dbb4:	f003 0301 	and.w	r3, r3, #1
 800dbb8:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800dbba:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800dbbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dbc2:	4611      	mov	r1, r2
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	f7ff fcc3 	bl	800d550 <validateTransitionAck>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800dbce:	7d7b      	ldrb	r3, [r7, #21]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d01c      	beq.n	800dc0e <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800dbd8:	f897 2020 	ldrb.w	r2, [r7, #32]
 800dbdc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	d014      	beq.n	800dc0e <updateStateAck+0xa2>
        {
            updateRecord( records,
 800dbe4:	7dbb      	ldrb	r3, [r7, #22]
 800dbe6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800dbea:	6879      	ldr	r1, [r7, #4]
 800dbec:	68f8      	ldr	r0, [r7, #12]
 800dbee:	f7ff fe8d 	bl	800d90c <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800dbf2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dbf6:	2b04      	cmp	r3, #4
 800dbf8:	d109      	bne.n	800dc0e <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800dbfa:	887a      	ldrh	r2, [r7, #2]
 800dbfc:	2304      	movs	r3, #4
 800dbfe:	9300      	str	r3, [sp, #0]
 800dc00:	2302      	movs	r3, #2
 800dc02:	68b9      	ldr	r1, [r7, #8]
 800dc04:	68f8      	ldr	r0, [r7, #12]
 800dc06:	f7ff fdfd 	bl	800d804 <addRecord>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800dc0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	3718      	adds	r7, #24
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}
 800dc18:	08014318 	.word	0x08014318
 800dc1c:	0801486c 	.word	0x0801486c
 800dc20:	080142e8 	.word	0x080142e8

0800dc24 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800dc24:	b590      	push	{r4, r7, lr}
 800dc26:	b089      	sub	sp, #36	@ 0x24
 800dc28:	af02      	add	r7, sp, #8
 800dc2a:	60f8      	str	r0, [r7, #12]
 800dc2c:	60b9      	str	r1, [r7, #8]
 800dc2e:	4611      	mov	r1, r2
 800dc30:	461a      	mov	r2, r3
 800dc32:	460b      	mov	r3, r1
 800dc34:	80fb      	strh	r3, [r7, #6]
 800dc36:	4613      	mov	r3, r2
 800dc38:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d106      	bne.n	800dc56 <updateStatePublish+0x32>
 800dc48:	4b29      	ldr	r3, [pc, #164]	@ (800dcf0 <updateStatePublish+0xcc>)
 800dc4a:	4a2a      	ldr	r2, [pc, #168]	@ (800dcf4 <updateStatePublish+0xd0>)
 800dc4c:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800dc50:	4829      	ldr	r0, [pc, #164]	@ (800dcf8 <updateStatePublish+0xd4>)
 800dc52:	f003 fdf9 	bl	8011848 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800dc56:	88fb      	ldrh	r3, [r7, #6]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d106      	bne.n	800dc6a <updateStatePublish+0x46>
 800dc5c:	4b27      	ldr	r3, [pc, #156]	@ (800dcfc <updateStatePublish+0xd8>)
 800dc5e:	4a25      	ldr	r2, [pc, #148]	@ (800dcf4 <updateStatePublish+0xd0>)
 800dc60:	f240 3105 	movw	r1, #773	@ 0x305
 800dc64:	4824      	ldr	r0, [pc, #144]	@ (800dcf8 <updateStatePublish+0xd4>)
 800dc66:	f003 fdef 	bl	8011848 <__assert_func>
    assert( qos != MQTTQoS0 );
 800dc6a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d106      	bne.n	800dc80 <updateStatePublish+0x5c>
 800dc72:	4b23      	ldr	r3, [pc, #140]	@ (800dd00 <updateStatePublish+0xdc>)
 800dc74:	4a1f      	ldr	r2, [pc, #124]	@ (800dcf4 <updateStatePublish+0xd0>)
 800dc76:	f240 3106 	movw	r1, #774	@ 0x306
 800dc7a:	481f      	ldr	r0, [pc, #124]	@ (800dcf8 <updateStatePublish+0xd4>)
 800dc7c:	f003 fde4 	bl	8011848 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800dc80:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dc84:	797a      	ldrb	r2, [r7, #5]
 800dc86:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800dc8a:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800dc8e:	f7ff fbf9 	bl	800d484 <validateTransitionPublish>
 800dc92:	4603      	mov	r3, r0
 800dc94:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800dc96:	7dbb      	ldrb	r3, [r7, #22]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d021      	beq.n	800dce0 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800dc9c:	797b      	ldrb	r3, [r7, #5]
 800dc9e:	2b01      	cmp	r3, #1
 800dca0:	d10f      	bne.n	800dcc2 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800dcaa:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800dcae:	88fa      	ldrh	r2, [r7, #6]
 800dcb0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800dcb4:	9300      	str	r3, [sp, #0]
 800dcb6:	4623      	mov	r3, r4
 800dcb8:	f7ff fda4 	bl	800d804 <addRecord>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	75fb      	strb	r3, [r7, #23]
 800dcc0:	e010      	b.n	800dce4 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800dcc2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800dcc6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800dcca:	429a      	cmp	r2, r3
 800dccc:	d00a      	beq.n	800dce4 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	6818      	ldr	r0, [r3, #0]
 800dcd2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	68b9      	ldr	r1, [r7, #8]
 800dcda:	f7ff fe17 	bl	800d90c <updateRecord>
 800dcde:	e001      	b.n	800dce4 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800dce0:	2308      	movs	r3, #8
 800dce2:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800dce4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dce6:	4618      	mov	r0, r3
 800dce8:	371c      	adds	r7, #28
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd90      	pop	{r4, r7, pc}
 800dcee:	bf00      	nop
 800dcf0:	08014338 	.word	0x08014338
 800dcf4:	0801487c 	.word	0x0801487c
 800dcf8:	080142e8 	.word	0x080142e8
 800dcfc:	080142c4 	.word	0x080142c4
 800dd00:	08014328 	.word	0x08014328

0800dd04 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800dd04:	b590      	push	{r4, r7, lr}
 800dd06:	b087      	sub	sp, #28
 800dd08:	af02      	add	r7, sp, #8
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	460b      	mov	r3, r1
 800dd0e:	807b      	strh	r3, [r7, #2]
 800dd10:	4613      	mov	r3, r2
 800dd12:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800dd14:	2300      	movs	r3, #0
 800dd16:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800dd18:	787b      	ldrb	r3, [r7, #1]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d102      	bne.n	800dd24 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	73fb      	strb	r3, [r7, #15]
 800dd22:	e014      	b.n	800dd4e <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800dd24:	887b      	ldrh	r3, [r7, #2]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d002      	beq.n	800dd30 <MQTT_ReserveState+0x2c>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d102      	bne.n	800dd36 <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800dd30:	2301      	movs	r3, #1
 800dd32:	73fb      	strb	r3, [r7, #15]
 800dd34:	e00b      	b.n	800dd4e <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800dd3e:	787b      	ldrb	r3, [r7, #1]
 800dd40:	887a      	ldrh	r2, [r7, #2]
 800dd42:	2401      	movs	r4, #1
 800dd44:	9400      	str	r4, [sp, #0]
 800dd46:	f7ff fd5d 	bl	800d804 <addRecord>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800dd4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3714      	adds	r7, #20
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd90      	pop	{r4, r7, pc}

0800dd58 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800dd58:	b480      	push	{r7}
 800dd5a:	b085      	sub	sp, #20
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	4603      	mov	r3, r0
 800dd60:	460a      	mov	r2, r1
 800dd62:	71fb      	strb	r3, [r7, #7]
 800dd64:	4613      	mov	r3, r2
 800dd66:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800dd6c:	79bb      	ldrb	r3, [r7, #6]
 800dd6e:	2b02      	cmp	r3, #2
 800dd70:	d011      	beq.n	800dd96 <MQTT_CalculateStatePublish+0x3e>
 800dd72:	2b02      	cmp	r3, #2
 800dd74:	dc17      	bgt.n	800dda6 <MQTT_CalculateStatePublish+0x4e>
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d002      	beq.n	800dd80 <MQTT_CalculateStatePublish+0x28>
 800dd7a:	2b01      	cmp	r3, #1
 800dd7c:	d003      	beq.n	800dd86 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800dd7e:	e012      	b.n	800dda6 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800dd80:	230a      	movs	r3, #10
 800dd82:	73fb      	strb	r3, [r7, #15]
            break;
 800dd84:	e010      	b.n	800dda8 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800dd86:	79fb      	ldrb	r3, [r7, #7]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d101      	bne.n	800dd90 <MQTT_CalculateStatePublish+0x38>
 800dd8c:	2306      	movs	r3, #6
 800dd8e:	e000      	b.n	800dd92 <MQTT_CalculateStatePublish+0x3a>
 800dd90:	2302      	movs	r3, #2
 800dd92:	73fb      	strb	r3, [r7, #15]
            break;
 800dd94:	e008      	b.n	800dda8 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800dd96:	79fb      	ldrb	r3, [r7, #7]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d101      	bne.n	800dda0 <MQTT_CalculateStatePublish+0x48>
 800dd9c:	2307      	movs	r3, #7
 800dd9e:	e000      	b.n	800dda2 <MQTT_CalculateStatePublish+0x4a>
 800dda0:	2303      	movs	r3, #3
 800dda2:	73fb      	strb	r3, [r7, #15]
            break;
 800dda4:	e000      	b.n	800dda8 <MQTT_CalculateStatePublish+0x50>
            break;
 800dda6:	bf00      	nop
    }

    return calculatedState;
 800dda8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddaa:	4618      	mov	r0, r3
 800ddac:	3714      	adds	r7, #20
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb4:	4770      	bx	lr

0800ddb6 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800ddb6:	b590      	push	{r4, r7, lr}
 800ddb8:	b08b      	sub	sp, #44	@ 0x2c
 800ddba:	af04      	add	r7, sp, #16
 800ddbc:	6078      	str	r0, [r7, #4]
 800ddbe:	4608      	mov	r0, r1
 800ddc0:	4611      	mov	r1, r2
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	807b      	strh	r3, [r7, #2]
 800ddc8:	460b      	mov	r3, r1
 800ddca:	707b      	strb	r3, [r7, #1]
 800ddcc:	4613      	mov	r3, r2
 800ddce:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800dddc:	2300      	movs	r3, #0
 800ddde:	43db      	mvns	r3, r3
 800dde0:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800dde2:	2300      	movs	r3, #0
 800dde4:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d002      	beq.n	800ddf2 <MQTT_UpdateStatePublish+0x3c>
 800ddec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d102      	bne.n	800ddf8 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800ddf2:	2301      	movs	r3, #1
 800ddf4:	75fb      	strb	r3, [r7, #23]
 800ddf6:	e028      	b.n	800de4a <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800ddf8:	783b      	ldrb	r3, [r7, #0]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d103      	bne.n	800de06 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800ddfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de00:	220a      	movs	r2, #10
 800de02:	701a      	strb	r2, [r3, #0]
 800de04:	e021      	b.n	800de4a <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800de06:	887b      	ldrh	r3, [r7, #2]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d102      	bne.n	800de12 <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800de0c:	2301      	movs	r3, #1
 800de0e:	75fb      	strb	r3, [r7, #23]
 800de10:	e01b      	b.n	800de4a <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800de12:	787b      	ldrb	r3, [r7, #1]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d118      	bne.n	800de4a <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800de20:	f107 040d 	add.w	r4, r7, #13
 800de24:	887a      	ldrh	r2, [r7, #2]
 800de26:	f107 030e 	add.w	r3, r7, #14
 800de2a:	9300      	str	r3, [sp, #0]
 800de2c:	4623      	mov	r3, r4
 800de2e:	f7ff fc31 	bl	800d694 <findInRecord>
 800de32:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800de34:	2300      	movs	r3, #0
 800de36:	43db      	mvns	r3, r3
 800de38:	693a      	ldr	r2, [r7, #16]
 800de3a:	429a      	cmp	r2, r3
 800de3c:	d003      	beq.n	800de46 <MQTT_UpdateStatePublish+0x90>
 800de3e:	7b7b      	ldrb	r3, [r7, #13]
 800de40:	783a      	ldrb	r2, [r7, #0]
 800de42:	429a      	cmp	r2, r3
 800de44:	d001      	beq.n	800de4a <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800de46:	2301      	movs	r3, #1
 800de48:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800de4a:	783b      	ldrb	r3, [r7, #0]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d020      	beq.n	800de92 <MQTT_UpdateStatePublish+0xdc>
 800de50:	7dfb      	ldrb	r3, [r7, #23]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d11d      	bne.n	800de92 <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800de56:	783a      	ldrb	r2, [r7, #0]
 800de58:	787b      	ldrb	r3, [r7, #1]
 800de5a:	4611      	mov	r1, r2
 800de5c:	4618      	mov	r0, r3
 800de5e:	f7ff ff7b 	bl	800dd58 <MQTT_CalculateStatePublish>
 800de62:	4603      	mov	r3, r0
 800de64:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800de66:	7bbb      	ldrb	r3, [r7, #14]
 800de68:	7878      	ldrb	r0, [r7, #1]
 800de6a:	8879      	ldrh	r1, [r7, #2]
 800de6c:	7bfa      	ldrb	r2, [r7, #15]
 800de6e:	9202      	str	r2, [sp, #8]
 800de70:	9301      	str	r3, [sp, #4]
 800de72:	783b      	ldrb	r3, [r7, #0]
 800de74:	9300      	str	r3, [sp, #0]
 800de76:	4603      	mov	r3, r0
 800de78:	460a      	mov	r2, r1
 800de7a:	6939      	ldr	r1, [r7, #16]
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f7ff fed1 	bl	800dc24 <updateStatePublish>
 800de82:	4603      	mov	r3, r0
 800de84:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800de86:	7dfb      	ldrb	r3, [r7, #23]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d102      	bne.n	800de92 <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800de8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de8e:	7bfa      	ldrb	r2, [r7, #15]
 800de90:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800de92:	7dfb      	ldrb	r3, [r7, #23]
}
 800de94:	4618      	mov	r0, r3
 800de96:	371c      	adds	r7, #28
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd90      	pop	{r4, r7, pc}

0800de9c <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b08a      	sub	sp, #40	@ 0x28
 800dea0:	af02      	add	r7, sp, #8
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	4608      	mov	r0, r1
 800dea6:	4611      	mov	r1, r2
 800dea8:	461a      	mov	r2, r3
 800deaa:	4603      	mov	r3, r0
 800deac:	807b      	strh	r3, [r7, #2]
 800deae:	460b      	mov	r3, r1
 800deb0:	707b      	strb	r3, [r7, #1]
 800deb2:	4613      	mov	r3, r2
 800deb4:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800deb6:	2300      	movs	r3, #0
 800deb8:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800deba:	2300      	movs	r3, #0
 800debc:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800debe:	783a      	ldrb	r2, [r7, #0]
 800dec0:	787b      	ldrb	r3, [r7, #1]
 800dec2:	4611      	mov	r1, r2
 800dec4:	4618      	mov	r0, r3
 800dec6:	f7ff fbb7 	bl	800d638 <isPublishOutgoing>
 800deca:	4603      	mov	r3, r0
 800decc:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800dece:	2300      	movs	r3, #0
 800ded0:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800ded2:	2300      	movs	r3, #0
 800ded4:	43db      	mvns	r3, r3
 800ded6:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800ded8:	2300      	movs	r3, #0
 800deda:	43db      	mvns	r3, r3
 800dedc:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800dede:	2300      	movs	r3, #0
 800dee0:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800dee2:	2305      	movs	r3, #5
 800dee4:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d002      	beq.n	800def2 <MQTT_UpdateStateAck+0x56>
 800deec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deee:	2b00      	cmp	r3, #0
 800def0:	d102      	bne.n	800def8 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800def2:	2301      	movs	r3, #1
 800def4:	74fb      	strb	r3, [r7, #19]
 800def6:	e027      	b.n	800df48 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800def8:	887b      	ldrh	r3, [r7, #2]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d102      	bne.n	800df04 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800defe:	2301      	movs	r3, #1
 800df00:	74fb      	strb	r3, [r7, #19]
 800df02:	e021      	b.n	800df48 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800df04:	787b      	ldrb	r3, [r7, #1]
 800df06:	2b03      	cmp	r3, #3
 800df08:	d902      	bls.n	800df10 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800df0a:	2301      	movs	r3, #1
 800df0c:	74fb      	strb	r3, [r7, #19]
 800df0e:	e01b      	b.n	800df48 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800df10:	7c7b      	ldrb	r3, [r7, #17]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d006      	beq.n	800df24 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	689b      	ldr	r3, [r3, #8]
 800df20:	61fb      	str	r3, [r7, #28]
 800df22:	e005      	b.n	800df30 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	68db      	ldr	r3, [r3, #12]
 800df2e:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800df30:	f107 010f 	add.w	r1, r7, #15
 800df34:	887a      	ldrh	r2, [r7, #2]
 800df36:	f107 0310 	add.w	r3, r7, #16
 800df3a:	9300      	str	r3, [sp, #0]
 800df3c:	460b      	mov	r3, r1
 800df3e:	69f9      	ldr	r1, [r7, #28]
 800df40:	6978      	ldr	r0, [r7, #20]
 800df42:	f7ff fba7 	bl	800d694 <findInRecord>
 800df46:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800df48:	2300      	movs	r3, #0
 800df4a:	43db      	mvns	r3, r3
 800df4c:	69ba      	ldr	r2, [r7, #24]
 800df4e:	429a      	cmp	r2, r3
 800df50:	d01a      	beq.n	800df88 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800df52:	7bfa      	ldrb	r2, [r7, #15]
 800df54:	7839      	ldrb	r1, [r7, #0]
 800df56:	787b      	ldrb	r3, [r7, #1]
 800df58:	4618      	mov	r0, r3
 800df5a:	f7ff fdbb 	bl	800dad4 <MQTT_CalculateStateAck>
 800df5e:	4603      	mov	r3, r0
 800df60:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800df62:	7c3b      	ldrb	r3, [r7, #16]
 800df64:	8879      	ldrh	r1, [r7, #2]
 800df66:	7cba      	ldrb	r2, [r7, #18]
 800df68:	9201      	str	r2, [sp, #4]
 800df6a:	9300      	str	r3, [sp, #0]
 800df6c:	460b      	mov	r3, r1
 800df6e:	69ba      	ldr	r2, [r7, #24]
 800df70:	69f9      	ldr	r1, [r7, #28]
 800df72:	6978      	ldr	r0, [r7, #20]
 800df74:	f7ff fdfa 	bl	800db6c <updateStateAck>
 800df78:	4603      	mov	r3, r0
 800df7a:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800df7c:	7cfb      	ldrb	r3, [r7, #19]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d102      	bne.n	800df88 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800df82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df84:	7cba      	ldrb	r2, [r7, #18]
 800df86:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800df88:	7cfb      	ldrb	r3, [r7, #19]
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3720      	adds	r7, #32
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}

0800df92 <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800df92:	b580      	push	{r7, lr}
 800df94:	b086      	sub	sp, #24
 800df96:	af00      	add	r7, sp, #0
 800df98:	60f8      	str	r0, [r7, #12]
 800df9a:	60b9      	str	r1, [r7, #8]
 800df9c:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d01b      	beq.n	800dfe4 <MQTT_PubrelToResend+0x52>
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d018      	beq.n	800dfe4 <MQTT_PubrelToResend+0x52>
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d015      	beq.n	800dfe4 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800dfb8:	8abb      	ldrh	r3, [r7, #20]
 800dfba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dfbe:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800dfc0:	8abb      	ldrh	r3, [r7, #20]
 800dfc2:	f043 0310 	orr.w	r3, r3, #16
 800dfc6:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800dfc8:	8abb      	ldrh	r3, [r7, #20]
 800dfca:	68ba      	ldr	r2, [r7, #8]
 800dfcc:	4619      	mov	r1, r3
 800dfce:	68f8      	ldr	r0, [r7, #12]
 800dfd0:	f7ff fcd8 	bl	800d984 <stateSelect>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800dfd8:	8afb      	ldrh	r3, [r7, #22]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d002      	beq.n	800dfe4 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2204      	movs	r2, #4
 800dfe2:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800dfe4:	8afb      	ldrh	r3, [r7, #22]
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3718      	adds	r7, #24
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}

0800dfee <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800dfee:	b580      	push	{r7, lr}
 800dff0:	b084      	sub	sp, #16
 800dff2:	af00      	add	r7, sp, #0
 800dff4:	6078      	str	r0, [r7, #4]
 800dff6:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800dff8:	2300      	movs	r3, #0
 800dffa:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800dffc:	2300      	movs	r3, #0
 800dffe:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d016      	beq.n	800e034 <MQTT_PublishToResend+0x46>
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d013      	beq.n	800e034 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800e00c:	89bb      	ldrh	r3, [r7, #12]
 800e00e:	f043 0302 	orr.w	r3, r3, #2
 800e012:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800e014:	89bb      	ldrh	r3, [r7, #12]
 800e016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e01a:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800e01c:	89bb      	ldrh	r3, [r7, #12]
 800e01e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e022:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e024:	89bb      	ldrh	r3, [r7, #12]
 800e026:	683a      	ldr	r2, [r7, #0]
 800e028:	4619      	mov	r1, r3
 800e02a:	6878      	ldr	r0, [r7, #4]
 800e02c:	f7ff fcaa 	bl	800d984 <stateSelect>
 800e030:	4603      	mov	r3, r0
 800e032:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800e034:	89fb      	ldrh	r3, [r7, #14]
}
 800e036:	4618      	mov	r0, r3
 800e038:	3710      	adds	r7, #16
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}
	...

0800e040 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800e040:	b580      	push	{r7, lr}
 800e042:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800e046:	af02      	add	r7, sp, #8
 800e048:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e04c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e050:	6018      	str	r0, [r3, #0]
 800e052:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e056:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800e05a:	6019      	str	r1, [r3, #0]
 800e05c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e060:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e064:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800e066:	2301      	movs	r3, #1
 800e068:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e06c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e070:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	781a      	ldrb	r2, [r3, #0]
 800e078:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e07c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e080:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800e082:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e086:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	88da      	ldrh	r2, [r3, #6]
 800e08e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e092:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e096:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800e098:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e09c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e0a4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0a8:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e0b0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0b4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	789a      	ldrb	r2, [r3, #2]
 800e0bc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0c0:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e0c4:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800e0c6:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0ca:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	78da      	ldrb	r2, [r3, #3]
 800e0d2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0d6:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e0da:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800e0dc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0e0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	791a      	ldrb	r2, [r3, #4]
 800e0e8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0ec:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e0f0:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800e0f2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0f6:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	795a      	ldrb	r2, [r3, #5]
 800e0fe:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e102:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e106:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800e108:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e10c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	785b      	ldrb	r3, [r3, #1]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d115      	bne.n	800e144 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800e118:	f107 0314 	add.w	r3, r7, #20
 800e11c:	4619      	mov	r1, r3
 800e11e:	482a      	ldr	r0, [pc, #168]	@ (800e1c8 <transport_recv+0x188>)
 800e120:	f7f4 fd52 	bl	8002bc8 <ES_WIFI_StartClientConnection>
 800e124:	4603      	mov	r3, r0
 800e126:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800e12a:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d001      	beq.n	800e136 <transport_recv+0xf6>
			return 0;
 800e132:	2300      	movs	r3, #0
 800e134:	e042      	b.n	800e1bc <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800e136:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e13a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	2201      	movs	r2, #1
 800e142:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800e144:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e148:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	7819      	ldrb	r1, [r3, #0]
 800e150:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e154:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	b298      	uxth	r0, r3
 800e15c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e160:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800e164:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e168:	9301      	str	r3, [sp, #4]
 800e16a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800e16e:	9300      	str	r3, [sp, #0]
 800e170:	4603      	mov	r3, r0
 800e172:	6812      	ldr	r2, [r2, #0]
 800e174:	4814      	ldr	r0, [pc, #80]	@ (800e1c8 <transport_recv+0x188>)
 800e176:	f7f4 fecd 	bl	8002f14 <ES_WIFI_ReceiveData>
 800e17a:	4603      	mov	r3, r0
 800e17c:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800e180:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800e184:	2b00      	cmp	r3, #0
 800e186:	d00a      	beq.n	800e19e <transport_recv+0x15e>
		socketStatus=0;
 800e188:	2300      	movs	r3, #0
 800e18a:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800e18e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e192:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	2200      	movs	r2, #0
 800e19a:	705a      	strb	r2, [r3, #1]
 800e19c:	e00c      	b.n	800e1b8 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800e19e:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800e1a2:	461a      	mov	r2, r3
 800e1a4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1a8:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800e1ac:	2100      	movs	r1, #0
 800e1ae:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800e1b0:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800e1b4:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800e1b8:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bd80      	pop	{r7, pc}
 800e1c6:	bf00      	nop
 800e1c8:	20000d2c 	.word	0x20000d2c

0800e1cc <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b08e      	sub	sp, #56	@ 0x38
 800e1d0:	af02      	add	r7, sp, #8
 800e1d2:	60f8      	str	r0, [r7, #12]
 800e1d4:	60b9      	str	r1, [r7, #8]
 800e1d6:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800e1d8:	2300      	movs	r3, #0
 800e1da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	781b      	ldrb	r3, [r3, #0]
 800e1e0:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	88db      	ldrh	r3, [r3, #6]
 800e1e6:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	789b      	ldrb	r3, [r3, #2]
 800e1f4:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	78db      	ldrb	r3, [r3, #3]
 800e1fa:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	791b      	ldrb	r3, [r3, #4]
 800e200:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	795b      	ldrb	r3, [r3, #5]
 800e206:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	785b      	ldrb	r3, [r3, #1]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d111      	bne.n	800e234 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800e210:	f107 0314 	add.w	r3, r7, #20
 800e214:	4619      	mov	r1, r3
 800e216:	481c      	ldr	r0, [pc, #112]	@ (800e288 <transport_send+0xbc>)
 800e218:	f7f4 fcd6 	bl	8002bc8 <ES_WIFI_StartClientConnection>
 800e21c:	4603      	mov	r3, r0
 800e21e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800e222:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e226:	2b00      	cmp	r3, #0
 800e228:	d001      	beq.n	800e22e <transport_send+0x62>
			return 0;
 800e22a:	2300      	movs	r3, #0
 800e22c:	e027      	b.n	800e27e <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	2201      	movs	r2, #1
 800e232:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	7819      	ldrb	r1, [r3, #0]
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	b29a      	uxth	r2, r3
 800e23c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e240:	9301      	str	r3, [sp, #4]
 800e242:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e246:	9300      	str	r3, [sp, #0]
 800e248:	4613      	mov	r3, r2
 800e24a:	68ba      	ldr	r2, [r7, #8]
 800e24c:	480e      	ldr	r0, [pc, #56]	@ (800e288 <transport_send+0xbc>)
 800e24e:	f7f4 fda5 	bl	8002d9c <ES_WIFI_SendData>
 800e252:	4603      	mov	r3, r0
 800e254:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800e258:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d00a      	beq.n	800e276 <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	2200      	movs	r2, #0
 800e264:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800e266:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e26a:	4619      	mov	r1, r3
 800e26c:	4807      	ldr	r0, [pc, #28]	@ (800e28c <transport_send+0xc0>)
 800e26e:	f003 fbdd 	bl	8011a2c <iprintf>
		return 0;
 800e272:	2300      	movs	r3, #0
 800e274:	e003      	b.n	800e27e <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800e276:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800e27a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 800e27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e27e:	4618      	mov	r0, r3
 800e280:	3730      	adds	r7, #48	@ 0x30
 800e282:	46bd      	mov	sp, r7
 800e284:	bd80      	pop	{r7, pc}
 800e286:	bf00      	nop
 800e288:	20000d2c 	.word	0x20000d2c
 800e28c:	0801449c 	.word	0x0801449c

0800e290 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800e290:	b480      	push	{r7}
 800e292:	b085      	sub	sp, #20
 800e294:	af00      	add	r7, sp, #0
 800e296:	60ba      	str	r2, [r7, #8]
 800e298:	607b      	str	r3, [r7, #4]
 800e29a:	4603      	mov	r3, r0
 800e29c:	73fb      	strb	r3, [r7, #15]
 800e29e:	460b      	mov	r3, r1
 800e2a0:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800e2a2:	68bb      	ldr	r3, [r7, #8]
 800e2a4:	7bfa      	ldrb	r2, [r7, #15]
 800e2a6:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	7bba      	ldrb	r2, [r7, #14]
 800e2ac:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	4a08      	ldr	r2, [pc, #32]	@ (800e2d4 <init_transport_from_socket+0x44>)
 800e2b2:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	4a08      	ldr	r2, [pc, #32]	@ (800e2d8 <init_transport_from_socket+0x48>)
 800e2b8:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2200      	movs	r2, #0
 800e2be:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	68ba      	ldr	r2, [r7, #8]
 800e2c4:	60da      	str	r2, [r3, #12]
}
 800e2c6:	bf00      	nop
 800e2c8:	3714      	adds	r7, #20
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d0:	4770      	bx	lr
 800e2d2:	bf00      	nop
 800e2d4:	0800e041 	.word	0x0800e041
 800e2d8:	0800e1cd 	.word	0x0800e1cd

0800e2dc <__NVIC_SetPriority>:
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b083      	sub	sp, #12
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	6039      	str	r1, [r7, #0]
 800e2e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e2e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	db0a      	blt.n	800e306 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	b2da      	uxtb	r2, r3
 800e2f4:	490c      	ldr	r1, [pc, #48]	@ (800e328 <__NVIC_SetPriority+0x4c>)
 800e2f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e2fa:	0112      	lsls	r2, r2, #4
 800e2fc:	b2d2      	uxtb	r2, r2
 800e2fe:	440b      	add	r3, r1
 800e300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800e304:	e00a      	b.n	800e31c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	b2da      	uxtb	r2, r3
 800e30a:	4908      	ldr	r1, [pc, #32]	@ (800e32c <__NVIC_SetPriority+0x50>)
 800e30c:	79fb      	ldrb	r3, [r7, #7]
 800e30e:	f003 030f 	and.w	r3, r3, #15
 800e312:	3b04      	subs	r3, #4
 800e314:	0112      	lsls	r2, r2, #4
 800e316:	b2d2      	uxtb	r2, r2
 800e318:	440b      	add	r3, r1
 800e31a:	761a      	strb	r2, [r3, #24]
}
 800e31c:	bf00      	nop
 800e31e:	370c      	adds	r7, #12
 800e320:	46bd      	mov	sp, r7
 800e322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e326:	4770      	bx	lr
 800e328:	e000e100 	.word	0xe000e100
 800e32c:	e000ed00 	.word	0xe000ed00

0800e330 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e330:	b580      	push	{r7, lr}
 800e332:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e334:	4b05      	ldr	r3, [pc, #20]	@ (800e34c <SysTick_Handler+0x1c>)
 800e336:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e338:	f002 f804 	bl	8010344 <xTaskGetSchedulerState>
 800e33c:	4603      	mov	r3, r0
 800e33e:	2b01      	cmp	r3, #1
 800e340:	d001      	beq.n	800e346 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e342:	f003 f801 	bl	8011348 <xPortSysTickHandler>
  }
}
 800e346:	bf00      	nop
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	e000e010 	.word	0xe000e010

0800e350 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e350:	b580      	push	{r7, lr}
 800e352:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e354:	2100      	movs	r1, #0
 800e356:	f06f 0004 	mvn.w	r0, #4
 800e35a:	f7ff ffbf 	bl	800e2dc <__NVIC_SetPriority>
#endif
}
 800e35e:	bf00      	nop
 800e360:	bd80      	pop	{r7, pc}
	...

0800e364 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e364:	b480      	push	{r7}
 800e366:	b083      	sub	sp, #12
 800e368:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e36a:	f3ef 8305 	mrs	r3, IPSR
 800e36e:	603b      	str	r3, [r7, #0]
  return(result);
 800e370:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e372:	2b00      	cmp	r3, #0
 800e374:	d003      	beq.n	800e37e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e376:	f06f 0305 	mvn.w	r3, #5
 800e37a:	607b      	str	r3, [r7, #4]
 800e37c:	e00c      	b.n	800e398 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e37e:	4b0a      	ldr	r3, [pc, #40]	@ (800e3a8 <osKernelInitialize+0x44>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d105      	bne.n	800e392 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e386:	4b08      	ldr	r3, [pc, #32]	@ (800e3a8 <osKernelInitialize+0x44>)
 800e388:	2201      	movs	r2, #1
 800e38a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e38c:	2300      	movs	r3, #0
 800e38e:	607b      	str	r3, [r7, #4]
 800e390:	e002      	b.n	800e398 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e392:	f04f 33ff 	mov.w	r3, #4294967295
 800e396:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e398:	687b      	ldr	r3, [r7, #4]
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	370c      	adds	r7, #12
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a4:	4770      	bx	lr
 800e3a6:	bf00      	nop
 800e3a8:	200013fc 	.word	0x200013fc

0800e3ac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b082      	sub	sp, #8
 800e3b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e3b2:	f3ef 8305 	mrs	r3, IPSR
 800e3b6:	603b      	str	r3, [r7, #0]
  return(result);
 800e3b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d003      	beq.n	800e3c6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800e3be:	f06f 0305 	mvn.w	r3, #5
 800e3c2:	607b      	str	r3, [r7, #4]
 800e3c4:	e010      	b.n	800e3e8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e3c6:	4b0b      	ldr	r3, [pc, #44]	@ (800e3f4 <osKernelStart+0x48>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d109      	bne.n	800e3e2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e3ce:	f7ff ffbf 	bl	800e350 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e3d2:	4b08      	ldr	r3, [pc, #32]	@ (800e3f4 <osKernelStart+0x48>)
 800e3d4:	2202      	movs	r2, #2
 800e3d6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e3d8:	f001 fb50 	bl	800fa7c <vTaskStartScheduler>
      stat = osOK;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	607b      	str	r3, [r7, #4]
 800e3e0:	e002      	b.n	800e3e8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800e3e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e3e8:	687b      	ldr	r3, [r7, #4]
}
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	3708      	adds	r7, #8
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bd80      	pop	{r7, pc}
 800e3f2:	bf00      	nop
 800e3f4:	200013fc 	.word	0x200013fc

0800e3f8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b08e      	sub	sp, #56	@ 0x38
 800e3fc:	af04      	add	r7, sp, #16
 800e3fe:	60f8      	str	r0, [r7, #12]
 800e400:	60b9      	str	r1, [r7, #8]
 800e402:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e404:	2300      	movs	r3, #0
 800e406:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e408:	f3ef 8305 	mrs	r3, IPSR
 800e40c:	617b      	str	r3, [r7, #20]
  return(result);
 800e40e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e410:	2b00      	cmp	r3, #0
 800e412:	d17e      	bne.n	800e512 <osThreadNew+0x11a>
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d07b      	beq.n	800e512 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800e41a:	2380      	movs	r3, #128	@ 0x80
 800e41c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e41e:	2318      	movs	r3, #24
 800e420:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e422:	2300      	movs	r3, #0
 800e424:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800e426:	f04f 33ff 	mov.w	r3, #4294967295
 800e42a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d045      	beq.n	800e4be <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d002      	beq.n	800e440 <osThreadNew+0x48>
        name = attr->name;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	699b      	ldr	r3, [r3, #24]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d002      	beq.n	800e44e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	699b      	ldr	r3, [r3, #24]
 800e44c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e44e:	69fb      	ldr	r3, [r7, #28]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d008      	beq.n	800e466 <osThreadNew+0x6e>
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	2b38      	cmp	r3, #56	@ 0x38
 800e458:	d805      	bhi.n	800e466 <osThreadNew+0x6e>
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	685b      	ldr	r3, [r3, #4]
 800e45e:	f003 0301 	and.w	r3, r3, #1
 800e462:	2b00      	cmp	r3, #0
 800e464:	d001      	beq.n	800e46a <osThreadNew+0x72>
        return (NULL);
 800e466:	2300      	movs	r3, #0
 800e468:	e054      	b.n	800e514 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	695b      	ldr	r3, [r3, #20]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d003      	beq.n	800e47a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	695b      	ldr	r3, [r3, #20]
 800e476:	089b      	lsrs	r3, r3, #2
 800e478:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	689b      	ldr	r3, [r3, #8]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d00e      	beq.n	800e4a0 <osThreadNew+0xa8>
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	68db      	ldr	r3, [r3, #12]
 800e486:	2ba7      	cmp	r3, #167	@ 0xa7
 800e488:	d90a      	bls.n	800e4a0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d006      	beq.n	800e4a0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	695b      	ldr	r3, [r3, #20]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d002      	beq.n	800e4a0 <osThreadNew+0xa8>
        mem = 1;
 800e49a:	2301      	movs	r3, #1
 800e49c:	61bb      	str	r3, [r7, #24]
 800e49e:	e010      	b.n	800e4c2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	689b      	ldr	r3, [r3, #8]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d10c      	bne.n	800e4c2 <osThreadNew+0xca>
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	68db      	ldr	r3, [r3, #12]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d108      	bne.n	800e4c2 <osThreadNew+0xca>
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	691b      	ldr	r3, [r3, #16]
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d104      	bne.n	800e4c2 <osThreadNew+0xca>
          mem = 0;
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	61bb      	str	r3, [r7, #24]
 800e4bc:	e001      	b.n	800e4c2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e4c2:	69bb      	ldr	r3, [r7, #24]
 800e4c4:	2b01      	cmp	r3, #1
 800e4c6:	d110      	bne.n	800e4ea <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e4cc:	687a      	ldr	r2, [r7, #4]
 800e4ce:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e4d0:	9202      	str	r2, [sp, #8]
 800e4d2:	9301      	str	r3, [sp, #4]
 800e4d4:	69fb      	ldr	r3, [r7, #28]
 800e4d6:	9300      	str	r3, [sp, #0]
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	6a3a      	ldr	r2, [r7, #32]
 800e4dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e4de:	68f8      	ldr	r0, [r7, #12]
 800e4e0:	f001 f8d8 	bl	800f694 <xTaskCreateStatic>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	613b      	str	r3, [r7, #16]
 800e4e8:	e013      	b.n	800e512 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e4ea:	69bb      	ldr	r3, [r7, #24]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d110      	bne.n	800e512 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e4f0:	6a3b      	ldr	r3, [r7, #32]
 800e4f2:	b29a      	uxth	r2, r3
 800e4f4:	f107 0310 	add.w	r3, r7, #16
 800e4f8:	9301      	str	r3, [sp, #4]
 800e4fa:	69fb      	ldr	r3, [r7, #28]
 800e4fc:	9300      	str	r3, [sp, #0]
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e502:	68f8      	ldr	r0, [r7, #12]
 800e504:	f001 f926 	bl	800f754 <xTaskCreate>
 800e508:	4603      	mov	r3, r0
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	d001      	beq.n	800e512 <osThreadNew+0x11a>
            hTask = NULL;
 800e50e:	2300      	movs	r3, #0
 800e510:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e512:	693b      	ldr	r3, [r7, #16]
}
 800e514:	4618      	mov	r0, r3
 800e516:	3728      	adds	r7, #40	@ 0x28
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b088      	sub	sp, #32
 800e520:	af02      	add	r7, sp, #8
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d002      	beq.n	800e536 <osThreadFlagsSet+0x1a>
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	2b00      	cmp	r3, #0
 800e534:	da03      	bge.n	800e53e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e536:	f06f 0303 	mvn.w	r3, #3
 800e53a:	60fb      	str	r3, [r7, #12]
 800e53c:	e035      	b.n	800e5aa <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800e53e:	f04f 33ff 	mov.w	r3, #4294967295
 800e542:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e544:	f3ef 8305 	mrs	r3, IPSR
 800e548:	613b      	str	r3, [r7, #16]
  return(result);
 800e54a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d01f      	beq.n	800e590 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800e550:	2300      	movs	r3, #0
 800e552:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e554:	f107 0308 	add.w	r3, r7, #8
 800e558:	9300      	str	r3, [sp, #0]
 800e55a:	2300      	movs	r3, #0
 800e55c:	2201      	movs	r2, #1
 800e55e:	6839      	ldr	r1, [r7, #0]
 800e560:	6978      	ldr	r0, [r7, #20]
 800e562:	f002 f89f 	bl	80106a4 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e566:	f107 030c 	add.w	r3, r7, #12
 800e56a:	2200      	movs	r2, #0
 800e56c:	9200      	str	r2, [sp, #0]
 800e56e:	2200      	movs	r2, #0
 800e570:	2100      	movs	r1, #0
 800e572:	6978      	ldr	r0, [r7, #20]
 800e574:	f002 f896 	bl	80106a4 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d015      	beq.n	800e5aa <osThreadFlagsSet+0x8e>
 800e57e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b4 <osThreadFlagsSet+0x98>)
 800e580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e584:	601a      	str	r2, [r3, #0]
 800e586:	f3bf 8f4f 	dsb	sy
 800e58a:	f3bf 8f6f 	isb	sy
 800e58e:	e00c      	b.n	800e5aa <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e590:	2300      	movs	r3, #0
 800e592:	2201      	movs	r2, #1
 800e594:	6839      	ldr	r1, [r7, #0]
 800e596:	6978      	ldr	r0, [r7, #20]
 800e598:	f001 ffc2 	bl	8010520 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e59c:	f107 030c 	add.w	r3, r7, #12
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	2100      	movs	r1, #0
 800e5a4:	6978      	ldr	r0, [r7, #20]
 800e5a6:	f001 ffbb 	bl	8010520 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e5aa:	68fb      	ldr	r3, [r7, #12]
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3718      	adds	r7, #24
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	bd80      	pop	{r7, pc}
 800e5b4:	e000ed04 	.word	0xe000ed04

0800e5b8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b08c      	sub	sp, #48	@ 0x30
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	60f8      	str	r0, [r7, #12]
 800e5c0:	60b9      	str	r1, [r7, #8]
 800e5c2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5c4:	f3ef 8305 	mrs	r3, IPSR
 800e5c8:	617b      	str	r3, [r7, #20]
  return(result);
 800e5ca:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d003      	beq.n	800e5d8 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800e5d0:	f06f 0305 	mvn.w	r3, #5
 800e5d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e5d6:	e06b      	b.n	800e6b0 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	da03      	bge.n	800e5e6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800e5de:	f06f 0303 	mvn.w	r3, #3
 800e5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e5e4:	e064      	b.n	800e6b0 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	f003 0302 	and.w	r3, r3, #2
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d002      	beq.n	800e5f6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e5f4:	e001      	b.n	800e5fa <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800e602:	f001 fb57 	bl	800fcb4 <xTaskGetTickCount>
 800e606:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e608:	f107 0210 	add.w	r2, r7, #16
 800e60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e60e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e610:	2000      	movs	r0, #0
 800e612:	f001 ff25 	bl	8010460 <xTaskNotifyWait>
 800e616:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800e618:	69fb      	ldr	r3, [r7, #28]
 800e61a:	2b01      	cmp	r3, #1
 800e61c:	d137      	bne.n	800e68e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800e61e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	4013      	ands	r3, r2
 800e624:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e62a:	4313      	orrs	r3, r2
 800e62c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	f003 0301 	and.w	r3, r3, #1
 800e634:	2b00      	cmp	r3, #0
 800e636:	d00c      	beq.n	800e652 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800e638:	68fa      	ldr	r2, [r7, #12]
 800e63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e63c:	4013      	ands	r3, r2
 800e63e:	68fa      	ldr	r2, [r7, #12]
 800e640:	429a      	cmp	r2, r3
 800e642:	d032      	beq.n	800e6aa <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d10f      	bne.n	800e66a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e64a:	f06f 0302 	mvn.w	r3, #2
 800e64e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e650:	e02e      	b.n	800e6b0 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e652:	68fa      	ldr	r2, [r7, #12]
 800e654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e656:	4013      	ands	r3, r2
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d128      	bne.n	800e6ae <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d103      	bne.n	800e66a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e662:	f06f 0302 	mvn.w	r3, #2
 800e666:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e668:	e022      	b.n	800e6b0 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e66a:	f001 fb23 	bl	800fcb4 <xTaskGetTickCount>
 800e66e:	4602      	mov	r2, r0
 800e670:	6a3b      	ldr	r3, [r7, #32]
 800e672:	1ad3      	subs	r3, r2, r3
 800e674:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800e676:	69ba      	ldr	r2, [r7, #24]
 800e678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e67a:	429a      	cmp	r2, r3
 800e67c:	d902      	bls.n	800e684 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800e67e:	2300      	movs	r3, #0
 800e680:	627b      	str	r3, [r7, #36]	@ 0x24
 800e682:	e00e      	b.n	800e6a2 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800e684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e686:	69bb      	ldr	r3, [r7, #24]
 800e688:	1ad3      	subs	r3, r2, r3
 800e68a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e68c:	e009      	b.n	800e6a2 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d103      	bne.n	800e69c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800e694:	f06f 0302 	mvn.w	r3, #2
 800e698:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e69a:	e002      	b.n	800e6a2 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e69c:	f06f 0301 	mvn.w	r3, #1
 800e6a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800e6a2:	69fb      	ldr	r3, [r7, #28]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d1af      	bne.n	800e608 <osThreadFlagsWait+0x50>
 800e6a8:	e002      	b.n	800e6b0 <osThreadFlagsWait+0xf8>
            break;
 800e6aa:	bf00      	nop
 800e6ac:	e000      	b.n	800e6b0 <osThreadFlagsWait+0xf8>
            break;
 800e6ae:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800e6b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	3730      	adds	r7, #48	@ 0x30
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	bd80      	pop	{r7, pc}

0800e6ba <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800e6ba:	b580      	push	{r7, lr}
 800e6bc:	b084      	sub	sp, #16
 800e6be:	af00      	add	r7, sp, #0
 800e6c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e6c2:	f3ef 8305 	mrs	r3, IPSR
 800e6c6:	60bb      	str	r3, [r7, #8]
  return(result);
 800e6c8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d003      	beq.n	800e6d6 <osDelay+0x1c>
    stat = osErrorISR;
 800e6ce:	f06f 0305 	mvn.w	r3, #5
 800e6d2:	60fb      	str	r3, [r7, #12]
 800e6d4:	e007      	b.n	800e6e6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d002      	beq.n	800e6e6 <osDelay+0x2c>
      vTaskDelay(ticks);
 800e6e0:	6878      	ldr	r0, [r7, #4]
 800e6e2:	f001 f995 	bl	800fa10 <vTaskDelay>
    }
  }

  return (stat);
 800e6e6:	68fb      	ldr	r3, [r7, #12]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3710      	adds	r7, #16
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b08a      	sub	sp, #40	@ 0x28
 800e6f4:	af02      	add	r7, sp, #8
 800e6f6:	60f8      	str	r0, [r7, #12]
 800e6f8:	60b9      	str	r1, [r7, #8]
 800e6fa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e700:	f3ef 8305 	mrs	r3, IPSR
 800e704:	613b      	str	r3, [r7, #16]
  return(result);
 800e706:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d15f      	bne.n	800e7cc <osMessageQueueNew+0xdc>
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d05c      	beq.n	800e7cc <osMessageQueueNew+0xdc>
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d059      	beq.n	800e7cc <osMessageQueueNew+0xdc>
    mem = -1;
 800e718:	f04f 33ff 	mov.w	r3, #4294967295
 800e71c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d029      	beq.n	800e778 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	689b      	ldr	r3, [r3, #8]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d012      	beq.n	800e752 <osMessageQueueNew+0x62>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	68db      	ldr	r3, [r3, #12]
 800e730:	2b4f      	cmp	r3, #79	@ 0x4f
 800e732:	d90e      	bls.n	800e752 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d00a      	beq.n	800e752 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	695a      	ldr	r2, [r3, #20]
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	68b9      	ldr	r1, [r7, #8]
 800e744:	fb01 f303 	mul.w	r3, r1, r3
 800e748:	429a      	cmp	r2, r3
 800e74a:	d302      	bcc.n	800e752 <osMessageQueueNew+0x62>
        mem = 1;
 800e74c:	2301      	movs	r3, #1
 800e74e:	61bb      	str	r3, [r7, #24]
 800e750:	e014      	b.n	800e77c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	689b      	ldr	r3, [r3, #8]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d110      	bne.n	800e77c <osMessageQueueNew+0x8c>
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	68db      	ldr	r3, [r3, #12]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d10c      	bne.n	800e77c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e766:	2b00      	cmp	r3, #0
 800e768:	d108      	bne.n	800e77c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	695b      	ldr	r3, [r3, #20]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d104      	bne.n	800e77c <osMessageQueueNew+0x8c>
          mem = 0;
 800e772:	2300      	movs	r3, #0
 800e774:	61bb      	str	r3, [r7, #24]
 800e776:	e001      	b.n	800e77c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800e778:	2300      	movs	r3, #0
 800e77a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e77c:	69bb      	ldr	r3, [r7, #24]
 800e77e:	2b01      	cmp	r3, #1
 800e780:	d10b      	bne.n	800e79a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	691a      	ldr	r2, [r3, #16]
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	689b      	ldr	r3, [r3, #8]
 800e78a:	2100      	movs	r1, #0
 800e78c:	9100      	str	r1, [sp, #0]
 800e78e:	68b9      	ldr	r1, [r7, #8]
 800e790:	68f8      	ldr	r0, [r7, #12]
 800e792:	f000 fa31 	bl	800ebf8 <xQueueGenericCreateStatic>
 800e796:	61f8      	str	r0, [r7, #28]
 800e798:	e008      	b.n	800e7ac <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800e79a:	69bb      	ldr	r3, [r7, #24]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d105      	bne.n	800e7ac <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	68b9      	ldr	r1, [r7, #8]
 800e7a4:	68f8      	ldr	r0, [r7, #12]
 800e7a6:	f000 faa4 	bl	800ecf2 <xQueueGenericCreate>
 800e7aa:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800e7ac:	69fb      	ldr	r3, [r7, #28]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d00c      	beq.n	800e7cc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d003      	beq.n	800e7c0 <osMessageQueueNew+0xd0>
        name = attr->name;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	617b      	str	r3, [r7, #20]
 800e7be:	e001      	b.n	800e7c4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800e7c4:	6979      	ldr	r1, [r7, #20]
 800e7c6:	69f8      	ldr	r0, [r7, #28]
 800e7c8:	f000 ff06 	bl	800f5d8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800e7cc:	69fb      	ldr	r3, [r7, #28]
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	3720      	adds	r7, #32
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bd80      	pop	{r7, pc}
	...

0800e7d8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b088      	sub	sp, #32
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	60f8      	str	r0, [r7, #12]
 800e7e0:	60b9      	str	r1, [r7, #8]
 800e7e2:	603b      	str	r3, [r7, #0]
 800e7e4:	4613      	mov	r3, r2
 800e7e6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e7f0:	f3ef 8305 	mrs	r3, IPSR
 800e7f4:	617b      	str	r3, [r7, #20]
  return(result);
 800e7f6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d028      	beq.n	800e84e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e7fc:	69bb      	ldr	r3, [r7, #24]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d005      	beq.n	800e80e <osMessageQueuePut+0x36>
 800e802:	68bb      	ldr	r3, [r7, #8]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d002      	beq.n	800e80e <osMessageQueuePut+0x36>
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d003      	beq.n	800e816 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800e80e:	f06f 0303 	mvn.w	r3, #3
 800e812:	61fb      	str	r3, [r7, #28]
 800e814:	e038      	b.n	800e888 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800e816:	2300      	movs	r3, #0
 800e818:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800e81a:	f107 0210 	add.w	r2, r7, #16
 800e81e:	2300      	movs	r3, #0
 800e820:	68b9      	ldr	r1, [r7, #8]
 800e822:	69b8      	ldr	r0, [r7, #24]
 800e824:	f000 fbc6 	bl	800efb4 <xQueueGenericSendFromISR>
 800e828:	4603      	mov	r3, r0
 800e82a:	2b01      	cmp	r3, #1
 800e82c:	d003      	beq.n	800e836 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800e82e:	f06f 0302 	mvn.w	r3, #2
 800e832:	61fb      	str	r3, [r7, #28]
 800e834:	e028      	b.n	800e888 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d025      	beq.n	800e888 <osMessageQueuePut+0xb0>
 800e83c:	4b15      	ldr	r3, [pc, #84]	@ (800e894 <osMessageQueuePut+0xbc>)
 800e83e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e842:	601a      	str	r2, [r3, #0]
 800e844:	f3bf 8f4f 	dsb	sy
 800e848:	f3bf 8f6f 	isb	sy
 800e84c:	e01c      	b.n	800e888 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e84e:	69bb      	ldr	r3, [r7, #24]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d002      	beq.n	800e85a <osMessageQueuePut+0x82>
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d103      	bne.n	800e862 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800e85a:	f06f 0303 	mvn.w	r3, #3
 800e85e:	61fb      	str	r3, [r7, #28]
 800e860:	e012      	b.n	800e888 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e862:	2300      	movs	r3, #0
 800e864:	683a      	ldr	r2, [r7, #0]
 800e866:	68b9      	ldr	r1, [r7, #8]
 800e868:	69b8      	ldr	r0, [r7, #24]
 800e86a:	f000 faa1 	bl	800edb0 <xQueueGenericSend>
 800e86e:	4603      	mov	r3, r0
 800e870:	2b01      	cmp	r3, #1
 800e872:	d009      	beq.n	800e888 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d003      	beq.n	800e882 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800e87a:	f06f 0301 	mvn.w	r3, #1
 800e87e:	61fb      	str	r3, [r7, #28]
 800e880:	e002      	b.n	800e888 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800e882:	f06f 0302 	mvn.w	r3, #2
 800e886:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e888:	69fb      	ldr	r3, [r7, #28]
}
 800e88a:	4618      	mov	r0, r3
 800e88c:	3720      	adds	r7, #32
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	e000ed04 	.word	0xe000ed04

0800e898 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800e898:	b580      	push	{r7, lr}
 800e89a:	b088      	sub	sp, #32
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	60f8      	str	r0, [r7, #12]
 800e8a0:	60b9      	str	r1, [r7, #8]
 800e8a2:	607a      	str	r2, [r7, #4]
 800e8a4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e8ae:	f3ef 8305 	mrs	r3, IPSR
 800e8b2:	617b      	str	r3, [r7, #20]
  return(result);
 800e8b4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d028      	beq.n	800e90c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e8ba:	69bb      	ldr	r3, [r7, #24]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d005      	beq.n	800e8cc <osMessageQueueGet+0x34>
 800e8c0:	68bb      	ldr	r3, [r7, #8]
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d002      	beq.n	800e8cc <osMessageQueueGet+0x34>
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d003      	beq.n	800e8d4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800e8cc:	f06f 0303 	mvn.w	r3, #3
 800e8d0:	61fb      	str	r3, [r7, #28]
 800e8d2:	e037      	b.n	800e944 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800e8d8:	f107 0310 	add.w	r3, r7, #16
 800e8dc:	461a      	mov	r2, r3
 800e8de:	68b9      	ldr	r1, [r7, #8]
 800e8e0:	69b8      	ldr	r0, [r7, #24]
 800e8e2:	f000 fce7 	bl	800f2b4 <xQueueReceiveFromISR>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	2b01      	cmp	r3, #1
 800e8ea:	d003      	beq.n	800e8f4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800e8ec:	f06f 0302 	mvn.w	r3, #2
 800e8f0:	61fb      	str	r3, [r7, #28]
 800e8f2:	e027      	b.n	800e944 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800e8f4:	693b      	ldr	r3, [r7, #16]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d024      	beq.n	800e944 <osMessageQueueGet+0xac>
 800e8fa:	4b15      	ldr	r3, [pc, #84]	@ (800e950 <osMessageQueueGet+0xb8>)
 800e8fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e900:	601a      	str	r2, [r3, #0]
 800e902:	f3bf 8f4f 	dsb	sy
 800e906:	f3bf 8f6f 	isb	sy
 800e90a:	e01b      	b.n	800e944 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e90c:	69bb      	ldr	r3, [r7, #24]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d002      	beq.n	800e918 <osMessageQueueGet+0x80>
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d103      	bne.n	800e920 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800e918:	f06f 0303 	mvn.w	r3, #3
 800e91c:	61fb      	str	r3, [r7, #28]
 800e91e:	e011      	b.n	800e944 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e920:	683a      	ldr	r2, [r7, #0]
 800e922:	68b9      	ldr	r1, [r7, #8]
 800e924:	69b8      	ldr	r0, [r7, #24]
 800e926:	f000 fbe3 	bl	800f0f0 <xQueueReceive>
 800e92a:	4603      	mov	r3, r0
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d009      	beq.n	800e944 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d003      	beq.n	800e93e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800e936:	f06f 0301 	mvn.w	r3, #1
 800e93a:	61fb      	str	r3, [r7, #28]
 800e93c:	e002      	b.n	800e944 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800e93e:	f06f 0302 	mvn.w	r3, #2
 800e942:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e944:	69fb      	ldr	r3, [r7, #28]
}
 800e946:	4618      	mov	r0, r3
 800e948:	3720      	adds	r7, #32
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	e000ed04 	.word	0xe000ed04

0800e954 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e954:	b480      	push	{r7}
 800e956:	b085      	sub	sp, #20
 800e958:	af00      	add	r7, sp, #0
 800e95a:	60f8      	str	r0, [r7, #12]
 800e95c:	60b9      	str	r1, [r7, #8]
 800e95e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	4a07      	ldr	r2, [pc, #28]	@ (800e980 <vApplicationGetIdleTaskMemory+0x2c>)
 800e964:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	4a06      	ldr	r2, [pc, #24]	@ (800e984 <vApplicationGetIdleTaskMemory+0x30>)
 800e96a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2280      	movs	r2, #128	@ 0x80
 800e970:	601a      	str	r2, [r3, #0]
}
 800e972:	bf00      	nop
 800e974:	3714      	adds	r7, #20
 800e976:	46bd      	mov	sp, r7
 800e978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97c:	4770      	bx	lr
 800e97e:	bf00      	nop
 800e980:	20001400 	.word	0x20001400
 800e984:	200014a8 	.word	0x200014a8

0800e988 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e988:	b480      	push	{r7}
 800e98a:	b085      	sub	sp, #20
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	60f8      	str	r0, [r7, #12]
 800e990:	60b9      	str	r1, [r7, #8]
 800e992:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	4a07      	ldr	r2, [pc, #28]	@ (800e9b4 <vApplicationGetTimerTaskMemory+0x2c>)
 800e998:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e99a:	68bb      	ldr	r3, [r7, #8]
 800e99c:	4a06      	ldr	r2, [pc, #24]	@ (800e9b8 <vApplicationGetTimerTaskMemory+0x30>)
 800e99e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e9a6:	601a      	str	r2, [r3, #0]
}
 800e9a8:	bf00      	nop
 800e9aa:	3714      	adds	r7, #20
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b2:	4770      	bx	lr
 800e9b4:	200016a8 	.word	0x200016a8
 800e9b8:	20001750 	.word	0x20001750

0800e9bc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e9bc:	b480      	push	{r7}
 800e9be:	b083      	sub	sp, #12
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f103 0208 	add.w	r2, r3, #8
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	f04f 32ff 	mov.w	r2, #4294967295
 800e9d4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f103 0208 	add.w	r2, r3, #8
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f103 0208 	add.w	r2, r3, #8
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e9f0:	bf00      	nop
 800e9f2:	370c      	adds	r7, #12
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fa:	4770      	bx	lr

0800e9fc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b083      	sub	sp, #12
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2200      	movs	r2, #0
 800ea08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ea0a:	bf00      	nop
 800ea0c:	370c      	adds	r7, #12
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr

0800ea16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ea16:	b480      	push	{r7}
 800ea18:	b085      	sub	sp, #20
 800ea1a:	af00      	add	r7, sp, #0
 800ea1c:	6078      	str	r0, [r7, #4]
 800ea1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	685b      	ldr	r3, [r3, #4]
 800ea24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	68fa      	ldr	r2, [r7, #12]
 800ea2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	689a      	ldr	r2, [r3, #8]
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	683a      	ldr	r2, [r7, #0]
 800ea3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	683a      	ldr	r2, [r7, #0]
 800ea40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	687a      	ldr	r2, [r7, #4]
 800ea46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	1c5a      	adds	r2, r3, #1
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	601a      	str	r2, [r3, #0]
}
 800ea52:	bf00      	nop
 800ea54:	3714      	adds	r7, #20
 800ea56:	46bd      	mov	sp, r7
 800ea58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5c:	4770      	bx	lr

0800ea5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ea5e:	b480      	push	{r7}
 800ea60:	b085      	sub	sp, #20
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	6078      	str	r0, [r7, #4]
 800ea66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ea6e:	68bb      	ldr	r3, [r7, #8]
 800ea70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea74:	d103      	bne.n	800ea7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	691b      	ldr	r3, [r3, #16]
 800ea7a:	60fb      	str	r3, [r7, #12]
 800ea7c:	e00c      	b.n	800ea98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	3308      	adds	r3, #8
 800ea82:	60fb      	str	r3, [r7, #12]
 800ea84:	e002      	b.n	800ea8c <vListInsert+0x2e>
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	685b      	ldr	r3, [r3, #4]
 800ea8a:	60fb      	str	r3, [r7, #12]
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	685b      	ldr	r3, [r3, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	68ba      	ldr	r2, [r7, #8]
 800ea94:	429a      	cmp	r2, r3
 800ea96:	d2f6      	bcs.n	800ea86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	685a      	ldr	r2, [r3, #4]
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	685b      	ldr	r3, [r3, #4]
 800eaa4:	683a      	ldr	r2, [r7, #0]
 800eaa6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	68fa      	ldr	r2, [r7, #12]
 800eaac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	683a      	ldr	r2, [r7, #0]
 800eab2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	687a      	ldr	r2, [r7, #4]
 800eab8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	1c5a      	adds	r2, r3, #1
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	601a      	str	r2, [r3, #0]
}
 800eac4:	bf00      	nop
 800eac6:	3714      	adds	r7, #20
 800eac8:	46bd      	mov	sp, r7
 800eaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eace:	4770      	bx	lr

0800ead0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ead0:	b480      	push	{r7}
 800ead2:	b085      	sub	sp, #20
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	691b      	ldr	r3, [r3, #16]
 800eadc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	685b      	ldr	r3, [r3, #4]
 800eae2:	687a      	ldr	r2, [r7, #4]
 800eae4:	6892      	ldr	r2, [r2, #8]
 800eae6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	689b      	ldr	r3, [r3, #8]
 800eaec:	687a      	ldr	r2, [r7, #4]
 800eaee:	6852      	ldr	r2, [r2, #4]
 800eaf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	685b      	ldr	r3, [r3, #4]
 800eaf6:	687a      	ldr	r2, [r7, #4]
 800eaf8:	429a      	cmp	r2, r3
 800eafa:	d103      	bne.n	800eb04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	689a      	ldr	r2, [r3, #8]
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	2200      	movs	r2, #0
 800eb08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	1e5a      	subs	r2, r3, #1
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	681b      	ldr	r3, [r3, #0]
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	3714      	adds	r7, #20
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr

0800eb24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b084      	sub	sp, #16
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
 800eb2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d10b      	bne.n	800eb50 <xQueueGenericReset+0x2c>
	__asm volatile
 800eb38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb3c:	f383 8811 	msr	BASEPRI, r3
 800eb40:	f3bf 8f6f 	isb	sy
 800eb44:	f3bf 8f4f 	dsb	sy
 800eb48:	60bb      	str	r3, [r7, #8]
}
 800eb4a:	bf00      	nop
 800eb4c:	bf00      	nop
 800eb4e:	e7fd      	b.n	800eb4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800eb50:	f002 fb6a 	bl	8011228 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	681a      	ldr	r2, [r3, #0]
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb5c:	68f9      	ldr	r1, [r7, #12]
 800eb5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800eb60:	fb01 f303 	mul.w	r3, r1, r3
 800eb64:	441a      	add	r2, r3
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	681a      	ldr	r2, [r3, #0]
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	681a      	ldr	r2, [r3, #0]
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb80:	3b01      	subs	r3, #1
 800eb82:	68f9      	ldr	r1, [r7, #12]
 800eb84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800eb86:	fb01 f303 	mul.w	r3, r1, r3
 800eb8a:	441a      	add	r2, r3
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	22ff      	movs	r2, #255	@ 0xff
 800eb94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	22ff      	movs	r2, #255	@ 0xff
 800eb9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d114      	bne.n	800ebd0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	691b      	ldr	r3, [r3, #16]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d01a      	beq.n	800ebe4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	3310      	adds	r3, #16
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	f001 fa00 	bl	800ffb8 <xTaskRemoveFromEventList>
 800ebb8:	4603      	mov	r3, r0
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d012      	beq.n	800ebe4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ebbe:	4b0d      	ldr	r3, [pc, #52]	@ (800ebf4 <xQueueGenericReset+0xd0>)
 800ebc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ebc4:	601a      	str	r2, [r3, #0]
 800ebc6:	f3bf 8f4f 	dsb	sy
 800ebca:	f3bf 8f6f 	isb	sy
 800ebce:	e009      	b.n	800ebe4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	3310      	adds	r3, #16
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7ff fef1 	bl	800e9bc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	3324      	adds	r3, #36	@ 0x24
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7ff feec 	bl	800e9bc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ebe4:	f002 fb52 	bl	801128c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ebe8:	2301      	movs	r3, #1
}
 800ebea:	4618      	mov	r0, r3
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	e000ed04 	.word	0xe000ed04

0800ebf8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b08e      	sub	sp, #56	@ 0x38
 800ebfc:	af02      	add	r7, sp, #8
 800ebfe:	60f8      	str	r0, [r7, #12]
 800ec00:	60b9      	str	r1, [r7, #8]
 800ec02:	607a      	str	r2, [r7, #4]
 800ec04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d10b      	bne.n	800ec24 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ec0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec10:	f383 8811 	msr	BASEPRI, r3
 800ec14:	f3bf 8f6f 	isb	sy
 800ec18:	f3bf 8f4f 	dsb	sy
 800ec1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ec1e:	bf00      	nop
 800ec20:	bf00      	nop
 800ec22:	e7fd      	b.n	800ec20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d10b      	bne.n	800ec42 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ec2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec2e:	f383 8811 	msr	BASEPRI, r3
 800ec32:	f3bf 8f6f 	isb	sy
 800ec36:	f3bf 8f4f 	dsb	sy
 800ec3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ec3c:	bf00      	nop
 800ec3e:	bf00      	nop
 800ec40:	e7fd      	b.n	800ec3e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d002      	beq.n	800ec4e <xQueueGenericCreateStatic+0x56>
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d001      	beq.n	800ec52 <xQueueGenericCreateStatic+0x5a>
 800ec4e:	2301      	movs	r3, #1
 800ec50:	e000      	b.n	800ec54 <xQueueGenericCreateStatic+0x5c>
 800ec52:	2300      	movs	r3, #0
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d10b      	bne.n	800ec70 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ec58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec5c:	f383 8811 	msr	BASEPRI, r3
 800ec60:	f3bf 8f6f 	isb	sy
 800ec64:	f3bf 8f4f 	dsb	sy
 800ec68:	623b      	str	r3, [r7, #32]
}
 800ec6a:	bf00      	nop
 800ec6c:	bf00      	nop
 800ec6e:	e7fd      	b.n	800ec6c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d102      	bne.n	800ec7c <xQueueGenericCreateStatic+0x84>
 800ec76:	68bb      	ldr	r3, [r7, #8]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d101      	bne.n	800ec80 <xQueueGenericCreateStatic+0x88>
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	e000      	b.n	800ec82 <xQueueGenericCreateStatic+0x8a>
 800ec80:	2300      	movs	r3, #0
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d10b      	bne.n	800ec9e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ec86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec8a:	f383 8811 	msr	BASEPRI, r3
 800ec8e:	f3bf 8f6f 	isb	sy
 800ec92:	f3bf 8f4f 	dsb	sy
 800ec96:	61fb      	str	r3, [r7, #28]
}
 800ec98:	bf00      	nop
 800ec9a:	bf00      	nop
 800ec9c:	e7fd      	b.n	800ec9a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ec9e:	2350      	movs	r3, #80	@ 0x50
 800eca0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800eca2:	697b      	ldr	r3, [r7, #20]
 800eca4:	2b50      	cmp	r3, #80	@ 0x50
 800eca6:	d00b      	beq.n	800ecc0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800eca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecac:	f383 8811 	msr	BASEPRI, r3
 800ecb0:	f3bf 8f6f 	isb	sy
 800ecb4:	f3bf 8f4f 	dsb	sy
 800ecb8:	61bb      	str	r3, [r7, #24]
}
 800ecba:	bf00      	nop
 800ecbc:	bf00      	nop
 800ecbe:	e7fd      	b.n	800ecbc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ecc0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ecc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d00d      	beq.n	800ece8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800eccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecce:	2201      	movs	r2, #1
 800ecd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ecd4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ecd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecda:	9300      	str	r3, [sp, #0]
 800ecdc:	4613      	mov	r3, r2
 800ecde:	687a      	ldr	r2, [r7, #4]
 800ece0:	68b9      	ldr	r1, [r7, #8]
 800ece2:	68f8      	ldr	r0, [r7, #12]
 800ece4:	f000 f840 	bl	800ed68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ece8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ecea:	4618      	mov	r0, r3
 800ecec:	3730      	adds	r7, #48	@ 0x30
 800ecee:	46bd      	mov	sp, r7
 800ecf0:	bd80      	pop	{r7, pc}

0800ecf2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ecf2:	b580      	push	{r7, lr}
 800ecf4:	b08a      	sub	sp, #40	@ 0x28
 800ecf6:	af02      	add	r7, sp, #8
 800ecf8:	60f8      	str	r0, [r7, #12]
 800ecfa:	60b9      	str	r1, [r7, #8]
 800ecfc:	4613      	mov	r3, r2
 800ecfe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d10b      	bne.n	800ed1e <xQueueGenericCreate+0x2c>
	__asm volatile
 800ed06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed0a:	f383 8811 	msr	BASEPRI, r3
 800ed0e:	f3bf 8f6f 	isb	sy
 800ed12:	f3bf 8f4f 	dsb	sy
 800ed16:	613b      	str	r3, [r7, #16]
}
 800ed18:	bf00      	nop
 800ed1a:	bf00      	nop
 800ed1c:	e7fd      	b.n	800ed1a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	68ba      	ldr	r2, [r7, #8]
 800ed22:	fb02 f303 	mul.w	r3, r2, r3
 800ed26:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ed28:	69fb      	ldr	r3, [r7, #28]
 800ed2a:	3350      	adds	r3, #80	@ 0x50
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	f002 fb9d 	bl	801146c <pvPortMalloc>
 800ed32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ed34:	69bb      	ldr	r3, [r7, #24]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d011      	beq.n	800ed5e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ed3a:	69bb      	ldr	r3, [r7, #24]
 800ed3c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	3350      	adds	r3, #80	@ 0x50
 800ed42:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ed44:	69bb      	ldr	r3, [r7, #24]
 800ed46:	2200      	movs	r2, #0
 800ed48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ed4c:	79fa      	ldrb	r2, [r7, #7]
 800ed4e:	69bb      	ldr	r3, [r7, #24]
 800ed50:	9300      	str	r3, [sp, #0]
 800ed52:	4613      	mov	r3, r2
 800ed54:	697a      	ldr	r2, [r7, #20]
 800ed56:	68b9      	ldr	r1, [r7, #8]
 800ed58:	68f8      	ldr	r0, [r7, #12]
 800ed5a:	f000 f805 	bl	800ed68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ed5e:	69bb      	ldr	r3, [r7, #24]
	}
 800ed60:	4618      	mov	r0, r3
 800ed62:	3720      	adds	r7, #32
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}

0800ed68 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b084      	sub	sp, #16
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	60f8      	str	r0, [r7, #12]
 800ed70:	60b9      	str	r1, [r7, #8]
 800ed72:	607a      	str	r2, [r7, #4]
 800ed74:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ed76:	68bb      	ldr	r3, [r7, #8]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d103      	bne.n	800ed84 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ed7c:	69bb      	ldr	r3, [r7, #24]
 800ed7e:	69ba      	ldr	r2, [r7, #24]
 800ed80:	601a      	str	r2, [r3, #0]
 800ed82:	e002      	b.n	800ed8a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ed84:	69bb      	ldr	r3, [r7, #24]
 800ed86:	687a      	ldr	r2, [r7, #4]
 800ed88:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ed8a:	69bb      	ldr	r3, [r7, #24]
 800ed8c:	68fa      	ldr	r2, [r7, #12]
 800ed8e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ed90:	69bb      	ldr	r3, [r7, #24]
 800ed92:	68ba      	ldr	r2, [r7, #8]
 800ed94:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ed96:	2101      	movs	r1, #1
 800ed98:	69b8      	ldr	r0, [r7, #24]
 800ed9a:	f7ff fec3 	bl	800eb24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ed9e:	69bb      	ldr	r3, [r7, #24]
 800eda0:	78fa      	ldrb	r2, [r7, #3]
 800eda2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800eda6:	bf00      	nop
 800eda8:	3710      	adds	r7, #16
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
	...

0800edb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b08e      	sub	sp, #56	@ 0x38
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	60f8      	str	r0, [r7, #12]
 800edb8:	60b9      	str	r1, [r7, #8]
 800edba:	607a      	str	r2, [r7, #4]
 800edbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800edbe:	2300      	movs	r3, #0
 800edc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800edc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d10b      	bne.n	800ede4 <xQueueGenericSend+0x34>
	__asm volatile
 800edcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edd0:	f383 8811 	msr	BASEPRI, r3
 800edd4:	f3bf 8f6f 	isb	sy
 800edd8:	f3bf 8f4f 	dsb	sy
 800eddc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800edde:	bf00      	nop
 800ede0:	bf00      	nop
 800ede2:	e7fd      	b.n	800ede0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d103      	bne.n	800edf2 <xQueueGenericSend+0x42>
 800edea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d101      	bne.n	800edf6 <xQueueGenericSend+0x46>
 800edf2:	2301      	movs	r3, #1
 800edf4:	e000      	b.n	800edf8 <xQueueGenericSend+0x48>
 800edf6:	2300      	movs	r3, #0
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d10b      	bne.n	800ee14 <xQueueGenericSend+0x64>
	__asm volatile
 800edfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee00:	f383 8811 	msr	BASEPRI, r3
 800ee04:	f3bf 8f6f 	isb	sy
 800ee08:	f3bf 8f4f 	dsb	sy
 800ee0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ee0e:	bf00      	nop
 800ee10:	bf00      	nop
 800ee12:	e7fd      	b.n	800ee10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	2b02      	cmp	r3, #2
 800ee18:	d103      	bne.n	800ee22 <xQueueGenericSend+0x72>
 800ee1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee1e:	2b01      	cmp	r3, #1
 800ee20:	d101      	bne.n	800ee26 <xQueueGenericSend+0x76>
 800ee22:	2301      	movs	r3, #1
 800ee24:	e000      	b.n	800ee28 <xQueueGenericSend+0x78>
 800ee26:	2300      	movs	r3, #0
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d10b      	bne.n	800ee44 <xQueueGenericSend+0x94>
	__asm volatile
 800ee2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee30:	f383 8811 	msr	BASEPRI, r3
 800ee34:	f3bf 8f6f 	isb	sy
 800ee38:	f3bf 8f4f 	dsb	sy
 800ee3c:	623b      	str	r3, [r7, #32]
}
 800ee3e:	bf00      	nop
 800ee40:	bf00      	nop
 800ee42:	e7fd      	b.n	800ee40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ee44:	f001 fa7e 	bl	8010344 <xTaskGetSchedulerState>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d102      	bne.n	800ee54 <xQueueGenericSend+0xa4>
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d101      	bne.n	800ee58 <xQueueGenericSend+0xa8>
 800ee54:	2301      	movs	r3, #1
 800ee56:	e000      	b.n	800ee5a <xQueueGenericSend+0xaa>
 800ee58:	2300      	movs	r3, #0
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d10b      	bne.n	800ee76 <xQueueGenericSend+0xc6>
	__asm volatile
 800ee5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee62:	f383 8811 	msr	BASEPRI, r3
 800ee66:	f3bf 8f6f 	isb	sy
 800ee6a:	f3bf 8f4f 	dsb	sy
 800ee6e:	61fb      	str	r3, [r7, #28]
}
 800ee70:	bf00      	nop
 800ee72:	bf00      	nop
 800ee74:	e7fd      	b.n	800ee72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ee76:	f002 f9d7 	bl	8011228 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ee7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ee7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee82:	429a      	cmp	r2, r3
 800ee84:	d302      	bcc.n	800ee8c <xQueueGenericSend+0xdc>
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	2b02      	cmp	r3, #2
 800ee8a:	d129      	bne.n	800eee0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ee8c:	683a      	ldr	r2, [r7, #0]
 800ee8e:	68b9      	ldr	r1, [r7, #8]
 800ee90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ee92:	f000 fa91 	bl	800f3b8 <prvCopyDataToQueue>
 800ee96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ee98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d010      	beq.n	800eec2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea2:	3324      	adds	r3, #36	@ 0x24
 800eea4:	4618      	mov	r0, r3
 800eea6:	f001 f887 	bl	800ffb8 <xTaskRemoveFromEventList>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d013      	beq.n	800eed8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800eeb0:	4b3f      	ldr	r3, [pc, #252]	@ (800efb0 <xQueueGenericSend+0x200>)
 800eeb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eeb6:	601a      	str	r2, [r3, #0]
 800eeb8:	f3bf 8f4f 	dsb	sy
 800eebc:	f3bf 8f6f 	isb	sy
 800eec0:	e00a      	b.n	800eed8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800eec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d007      	beq.n	800eed8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800eec8:	4b39      	ldr	r3, [pc, #228]	@ (800efb0 <xQueueGenericSend+0x200>)
 800eeca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eece:	601a      	str	r2, [r3, #0]
 800eed0:	f3bf 8f4f 	dsb	sy
 800eed4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800eed8:	f002 f9d8 	bl	801128c <vPortExitCritical>
				return pdPASS;
 800eedc:	2301      	movs	r3, #1
 800eede:	e063      	b.n	800efa8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d103      	bne.n	800eeee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800eee6:	f002 f9d1 	bl	801128c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800eeea:	2300      	movs	r3, #0
 800eeec:	e05c      	b.n	800efa8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800eeee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d106      	bne.n	800ef02 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800eef4:	f107 0314 	add.w	r3, r7, #20
 800eef8:	4618      	mov	r0, r3
 800eefa:	f001 f8c1 	bl	8010080 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800eefe:	2301      	movs	r3, #1
 800ef00:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ef02:	f002 f9c3 	bl	801128c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ef06:	f000 fe29 	bl	800fb5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ef0a:	f002 f98d 	bl	8011228 <vPortEnterCritical>
 800ef0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ef14:	b25b      	sxtb	r3, r3
 800ef16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef1a:	d103      	bne.n	800ef24 <xQueueGenericSend+0x174>
 800ef1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef1e:	2200      	movs	r2, #0
 800ef20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef2a:	b25b      	sxtb	r3, r3
 800ef2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef30:	d103      	bne.n	800ef3a <xQueueGenericSend+0x18a>
 800ef32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef34:	2200      	movs	r2, #0
 800ef36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef3a:	f002 f9a7 	bl	801128c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ef3e:	1d3a      	adds	r2, r7, #4
 800ef40:	f107 0314 	add.w	r3, r7, #20
 800ef44:	4611      	mov	r1, r2
 800ef46:	4618      	mov	r0, r3
 800ef48:	f001 f8b0 	bl	80100ac <xTaskCheckForTimeOut>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d124      	bne.n	800ef9c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ef52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef54:	f000 fb28 	bl	800f5a8 <prvIsQueueFull>
 800ef58:	4603      	mov	r3, r0
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d018      	beq.n	800ef90 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ef5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef60:	3310      	adds	r3, #16
 800ef62:	687a      	ldr	r2, [r7, #4]
 800ef64:	4611      	mov	r1, r2
 800ef66:	4618      	mov	r0, r3
 800ef68:	f000 ffd4 	bl	800ff14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ef6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef6e:	f000 fab3 	bl	800f4d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ef72:	f000 fe01 	bl	800fb78 <xTaskResumeAll>
 800ef76:	4603      	mov	r3, r0
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	f47f af7c 	bne.w	800ee76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ef7e:	4b0c      	ldr	r3, [pc, #48]	@ (800efb0 <xQueueGenericSend+0x200>)
 800ef80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef84:	601a      	str	r2, [r3, #0]
 800ef86:	f3bf 8f4f 	dsb	sy
 800ef8a:	f3bf 8f6f 	isb	sy
 800ef8e:	e772      	b.n	800ee76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ef90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef92:	f000 faa1 	bl	800f4d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ef96:	f000 fdef 	bl	800fb78 <xTaskResumeAll>
 800ef9a:	e76c      	b.n	800ee76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ef9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef9e:	f000 fa9b 	bl	800f4d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800efa2:	f000 fde9 	bl	800fb78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800efa6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800efa8:	4618      	mov	r0, r3
 800efaa:	3738      	adds	r7, #56	@ 0x38
 800efac:	46bd      	mov	sp, r7
 800efae:	bd80      	pop	{r7, pc}
 800efb0:	e000ed04 	.word	0xe000ed04

0800efb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b090      	sub	sp, #64	@ 0x40
 800efb8:	af00      	add	r7, sp, #0
 800efba:	60f8      	str	r0, [r7, #12]
 800efbc:	60b9      	str	r1, [r7, #8]
 800efbe:	607a      	str	r2, [r7, #4]
 800efc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800efc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d10b      	bne.n	800efe4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800efcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efd0:	f383 8811 	msr	BASEPRI, r3
 800efd4:	f3bf 8f6f 	isb	sy
 800efd8:	f3bf 8f4f 	dsb	sy
 800efdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800efde:	bf00      	nop
 800efe0:	bf00      	nop
 800efe2:	e7fd      	b.n	800efe0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800efe4:	68bb      	ldr	r3, [r7, #8]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d103      	bne.n	800eff2 <xQueueGenericSendFromISR+0x3e>
 800efea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d101      	bne.n	800eff6 <xQueueGenericSendFromISR+0x42>
 800eff2:	2301      	movs	r3, #1
 800eff4:	e000      	b.n	800eff8 <xQueueGenericSendFromISR+0x44>
 800eff6:	2300      	movs	r3, #0
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d10b      	bne.n	800f014 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800effc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f000:	f383 8811 	msr	BASEPRI, r3
 800f004:	f3bf 8f6f 	isb	sy
 800f008:	f3bf 8f4f 	dsb	sy
 800f00c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f00e:	bf00      	nop
 800f010:	bf00      	nop
 800f012:	e7fd      	b.n	800f010 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f014:	683b      	ldr	r3, [r7, #0]
 800f016:	2b02      	cmp	r3, #2
 800f018:	d103      	bne.n	800f022 <xQueueGenericSendFromISR+0x6e>
 800f01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f01c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f01e:	2b01      	cmp	r3, #1
 800f020:	d101      	bne.n	800f026 <xQueueGenericSendFromISR+0x72>
 800f022:	2301      	movs	r3, #1
 800f024:	e000      	b.n	800f028 <xQueueGenericSendFromISR+0x74>
 800f026:	2300      	movs	r3, #0
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d10b      	bne.n	800f044 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f02c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f030:	f383 8811 	msr	BASEPRI, r3
 800f034:	f3bf 8f6f 	isb	sy
 800f038:	f3bf 8f4f 	dsb	sy
 800f03c:	623b      	str	r3, [r7, #32]
}
 800f03e:	bf00      	nop
 800f040:	bf00      	nop
 800f042:	e7fd      	b.n	800f040 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f044:	f002 f9d0 	bl	80113e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f048:	f3ef 8211 	mrs	r2, BASEPRI
 800f04c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f050:	f383 8811 	msr	BASEPRI, r3
 800f054:	f3bf 8f6f 	isb	sy
 800f058:	f3bf 8f4f 	dsb	sy
 800f05c:	61fa      	str	r2, [r7, #28]
 800f05e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f060:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f062:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f066:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f06a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f06c:	429a      	cmp	r2, r3
 800f06e:	d302      	bcc.n	800f076 <xQueueGenericSendFromISR+0xc2>
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	2b02      	cmp	r3, #2
 800f074:	d12f      	bne.n	800f0d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f07c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f084:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f086:	683a      	ldr	r2, [r7, #0]
 800f088:	68b9      	ldr	r1, [r7, #8]
 800f08a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f08c:	f000 f994 	bl	800f3b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f090:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f094:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f098:	d112      	bne.n	800f0c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f09a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f09c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d016      	beq.n	800f0d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0a4:	3324      	adds	r3, #36	@ 0x24
 800f0a6:	4618      	mov	r0, r3
 800f0a8:	f000 ff86 	bl	800ffb8 <xTaskRemoveFromEventList>
 800f0ac:	4603      	mov	r3, r0
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d00e      	beq.n	800f0d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d00b      	beq.n	800f0d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2201      	movs	r2, #1
 800f0bc:	601a      	str	r2, [r3, #0]
 800f0be:	e007      	b.n	800f0d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f0c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f0c4:	3301      	adds	r3, #1
 800f0c6:	b2db      	uxtb	r3, r3
 800f0c8:	b25a      	sxtb	r2, r3
 800f0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f0d4:	e001      	b.n	800f0da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f0da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f0de:	697b      	ldr	r3, [r7, #20]
 800f0e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f0e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f0e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	3740      	adds	r7, #64	@ 0x40
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}

0800f0f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b08c      	sub	sp, #48	@ 0x30
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	60f8      	str	r0, [r7, #12]
 800f0f8:	60b9      	str	r1, [r7, #8]
 800f0fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f106:	2b00      	cmp	r3, #0
 800f108:	d10b      	bne.n	800f122 <xQueueReceive+0x32>
	__asm volatile
 800f10a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f10e:	f383 8811 	msr	BASEPRI, r3
 800f112:	f3bf 8f6f 	isb	sy
 800f116:	f3bf 8f4f 	dsb	sy
 800f11a:	623b      	str	r3, [r7, #32]
}
 800f11c:	bf00      	nop
 800f11e:	bf00      	nop
 800f120:	e7fd      	b.n	800f11e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f122:	68bb      	ldr	r3, [r7, #8]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d103      	bne.n	800f130 <xQueueReceive+0x40>
 800f128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f12a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d101      	bne.n	800f134 <xQueueReceive+0x44>
 800f130:	2301      	movs	r3, #1
 800f132:	e000      	b.n	800f136 <xQueueReceive+0x46>
 800f134:	2300      	movs	r3, #0
 800f136:	2b00      	cmp	r3, #0
 800f138:	d10b      	bne.n	800f152 <xQueueReceive+0x62>
	__asm volatile
 800f13a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f13e:	f383 8811 	msr	BASEPRI, r3
 800f142:	f3bf 8f6f 	isb	sy
 800f146:	f3bf 8f4f 	dsb	sy
 800f14a:	61fb      	str	r3, [r7, #28]
}
 800f14c:	bf00      	nop
 800f14e:	bf00      	nop
 800f150:	e7fd      	b.n	800f14e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f152:	f001 f8f7 	bl	8010344 <xTaskGetSchedulerState>
 800f156:	4603      	mov	r3, r0
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d102      	bne.n	800f162 <xQueueReceive+0x72>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d101      	bne.n	800f166 <xQueueReceive+0x76>
 800f162:	2301      	movs	r3, #1
 800f164:	e000      	b.n	800f168 <xQueueReceive+0x78>
 800f166:	2300      	movs	r3, #0
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d10b      	bne.n	800f184 <xQueueReceive+0x94>
	__asm volatile
 800f16c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f170:	f383 8811 	msr	BASEPRI, r3
 800f174:	f3bf 8f6f 	isb	sy
 800f178:	f3bf 8f4f 	dsb	sy
 800f17c:	61bb      	str	r3, [r7, #24]
}
 800f17e:	bf00      	nop
 800f180:	bf00      	nop
 800f182:	e7fd      	b.n	800f180 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f184:	f002 f850 	bl	8011228 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f18a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f18c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f190:	2b00      	cmp	r3, #0
 800f192:	d01f      	beq.n	800f1d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f194:	68b9      	ldr	r1, [r7, #8]
 800f196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f198:	f000 f978 	bl	800f48c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f19e:	1e5a      	subs	r2, r3, #1
 800f1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a6:	691b      	ldr	r3, [r3, #16]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d00f      	beq.n	800f1cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f1ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1ae:	3310      	adds	r3, #16
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	f000 ff01 	bl	800ffb8 <xTaskRemoveFromEventList>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d007      	beq.n	800f1cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f1bc:	4b3c      	ldr	r3, [pc, #240]	@ (800f2b0 <xQueueReceive+0x1c0>)
 800f1be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1c2:	601a      	str	r2, [r3, #0]
 800f1c4:	f3bf 8f4f 	dsb	sy
 800f1c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f1cc:	f002 f85e 	bl	801128c <vPortExitCritical>
				return pdPASS;
 800f1d0:	2301      	movs	r3, #1
 800f1d2:	e069      	b.n	800f2a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d103      	bne.n	800f1e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f1da:	f002 f857 	bl	801128c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	e062      	b.n	800f2a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d106      	bne.n	800f1f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f1e8:	f107 0310 	add.w	r3, r7, #16
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f000 ff47 	bl	8010080 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f1f2:	2301      	movs	r3, #1
 800f1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f1f6:	f002 f849 	bl	801128c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f1fa:	f000 fcaf 	bl	800fb5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f1fe:	f002 f813 	bl	8011228 <vPortEnterCritical>
 800f202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f208:	b25b      	sxtb	r3, r3
 800f20a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f20e:	d103      	bne.n	800f218 <xQueueReceive+0x128>
 800f210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f212:	2200      	movs	r2, #0
 800f214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f21a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f21e:	b25b      	sxtb	r3, r3
 800f220:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f224:	d103      	bne.n	800f22e <xQueueReceive+0x13e>
 800f226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f228:	2200      	movs	r2, #0
 800f22a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f22e:	f002 f82d 	bl	801128c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f232:	1d3a      	adds	r2, r7, #4
 800f234:	f107 0310 	add.w	r3, r7, #16
 800f238:	4611      	mov	r1, r2
 800f23a:	4618      	mov	r0, r3
 800f23c:	f000 ff36 	bl	80100ac <xTaskCheckForTimeOut>
 800f240:	4603      	mov	r3, r0
 800f242:	2b00      	cmp	r3, #0
 800f244:	d123      	bne.n	800f28e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f248:	f000 f998 	bl	800f57c <prvIsQueueEmpty>
 800f24c:	4603      	mov	r3, r0
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d017      	beq.n	800f282 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f254:	3324      	adds	r3, #36	@ 0x24
 800f256:	687a      	ldr	r2, [r7, #4]
 800f258:	4611      	mov	r1, r2
 800f25a:	4618      	mov	r0, r3
 800f25c:	f000 fe5a 	bl	800ff14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f260:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f262:	f000 f939 	bl	800f4d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f266:	f000 fc87 	bl	800fb78 <xTaskResumeAll>
 800f26a:	4603      	mov	r3, r0
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d189      	bne.n	800f184 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f270:	4b0f      	ldr	r3, [pc, #60]	@ (800f2b0 <xQueueReceive+0x1c0>)
 800f272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f276:	601a      	str	r2, [r3, #0]
 800f278:	f3bf 8f4f 	dsb	sy
 800f27c:	f3bf 8f6f 	isb	sy
 800f280:	e780      	b.n	800f184 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f284:	f000 f928 	bl	800f4d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f288:	f000 fc76 	bl	800fb78 <xTaskResumeAll>
 800f28c:	e77a      	b.n	800f184 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f28e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f290:	f000 f922 	bl	800f4d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f294:	f000 fc70 	bl	800fb78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f29a:	f000 f96f 	bl	800f57c <prvIsQueueEmpty>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	f43f af6f 	beq.w	800f184 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f2a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	3730      	adds	r7, #48	@ 0x30
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	bd80      	pop	{r7, pc}
 800f2b0:	e000ed04 	.word	0xe000ed04

0800f2b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b08e      	sub	sp, #56	@ 0x38
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60f8      	str	r0, [r7, #12]
 800f2bc:	60b9      	str	r1, [r7, #8]
 800f2be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d10b      	bne.n	800f2e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2ce:	f383 8811 	msr	BASEPRI, r3
 800f2d2:	f3bf 8f6f 	isb	sy
 800f2d6:	f3bf 8f4f 	dsb	sy
 800f2da:	623b      	str	r3, [r7, #32]
}
 800f2dc:	bf00      	nop
 800f2de:	bf00      	nop
 800f2e0:	e7fd      	b.n	800f2de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f2e2:	68bb      	ldr	r3, [r7, #8]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d103      	bne.n	800f2f0 <xQueueReceiveFromISR+0x3c>
 800f2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d101      	bne.n	800f2f4 <xQueueReceiveFromISR+0x40>
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	e000      	b.n	800f2f6 <xQueueReceiveFromISR+0x42>
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d10b      	bne.n	800f312 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f2fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2fe:	f383 8811 	msr	BASEPRI, r3
 800f302:	f3bf 8f6f 	isb	sy
 800f306:	f3bf 8f4f 	dsb	sy
 800f30a:	61fb      	str	r3, [r7, #28]
}
 800f30c:	bf00      	nop
 800f30e:	bf00      	nop
 800f310:	e7fd      	b.n	800f30e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f312:	f002 f869 	bl	80113e8 <vPortValidateInterruptPriority>
	__asm volatile
 800f316:	f3ef 8211 	mrs	r2, BASEPRI
 800f31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f31e:	f383 8811 	msr	BASEPRI, r3
 800f322:	f3bf 8f6f 	isb	sy
 800f326:	f3bf 8f4f 	dsb	sy
 800f32a:	61ba      	str	r2, [r7, #24]
 800f32c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f32e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f330:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f336:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d02f      	beq.n	800f39e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f340:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f348:	68b9      	ldr	r1, [r7, #8]
 800f34a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f34c:	f000 f89e 	bl	800f48c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f352:	1e5a      	subs	r2, r3, #1
 800f354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f356:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f358:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f35c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f360:	d112      	bne.n	800f388 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f364:	691b      	ldr	r3, [r3, #16]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d016      	beq.n	800f398 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f36c:	3310      	adds	r3, #16
 800f36e:	4618      	mov	r0, r3
 800f370:	f000 fe22 	bl	800ffb8 <xTaskRemoveFromEventList>
 800f374:	4603      	mov	r3, r0
 800f376:	2b00      	cmp	r3, #0
 800f378:	d00e      	beq.n	800f398 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d00b      	beq.n	800f398 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2201      	movs	r2, #1
 800f384:	601a      	str	r2, [r3, #0]
 800f386:	e007      	b.n	800f398 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f38c:	3301      	adds	r3, #1
 800f38e:	b2db      	uxtb	r3, r3
 800f390:	b25a      	sxtb	r2, r3
 800f392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f398:	2301      	movs	r3, #1
 800f39a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f39c:	e001      	b.n	800f3a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	f383 8811 	msr	BASEPRI, r3
}
 800f3ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f3ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	3738      	adds	r7, #56	@ 0x38
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}

0800f3b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b086      	sub	sp, #24
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	60f8      	str	r0, [r7, #12]
 800f3c0:	60b9      	str	r1, [r7, #8]
 800f3c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d10d      	bne.n	800f3f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d14d      	bne.n	800f47a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	689b      	ldr	r3, [r3, #8]
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f000 ffcc 	bl	8010380 <xTaskPriorityDisinherit>
 800f3e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	609a      	str	r2, [r3, #8]
 800f3f0:	e043      	b.n	800f47a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d119      	bne.n	800f42c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	6858      	ldr	r0, [r3, #4]
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f400:	461a      	mov	r2, r3
 800f402:	68b9      	ldr	r1, [r7, #8]
 800f404:	f002 fe3b 	bl	801207e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	685a      	ldr	r2, [r3, #4]
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f410:	441a      	add	r2, r3
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	685a      	ldr	r2, [r3, #4]
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	689b      	ldr	r3, [r3, #8]
 800f41e:	429a      	cmp	r2, r3
 800f420:	d32b      	bcc.n	800f47a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	681a      	ldr	r2, [r3, #0]
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	605a      	str	r2, [r3, #4]
 800f42a:	e026      	b.n	800f47a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	68d8      	ldr	r0, [r3, #12]
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f434:	461a      	mov	r2, r3
 800f436:	68b9      	ldr	r1, [r7, #8]
 800f438:	f002 fe21 	bl	801207e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	68da      	ldr	r2, [r3, #12]
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f444:	425b      	negs	r3, r3
 800f446:	441a      	add	r2, r3
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	68da      	ldr	r2, [r3, #12]
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	429a      	cmp	r2, r3
 800f456:	d207      	bcs.n	800f468 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	689a      	ldr	r2, [r3, #8]
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f460:	425b      	negs	r3, r3
 800f462:	441a      	add	r2, r3
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2b02      	cmp	r3, #2
 800f46c:	d105      	bne.n	800f47a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f46e:	693b      	ldr	r3, [r7, #16]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d002      	beq.n	800f47a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f474:	693b      	ldr	r3, [r7, #16]
 800f476:	3b01      	subs	r3, #1
 800f478:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f47a:	693b      	ldr	r3, [r7, #16]
 800f47c:	1c5a      	adds	r2, r3, #1
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f482:	697b      	ldr	r3, [r7, #20]
}
 800f484:	4618      	mov	r0, r3
 800f486:	3718      	adds	r7, #24
 800f488:	46bd      	mov	sp, r7
 800f48a:	bd80      	pop	{r7, pc}

0800f48c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b082      	sub	sp, #8
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
 800f494:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d018      	beq.n	800f4d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	68da      	ldr	r2, [r3, #12]
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4a6:	441a      	add	r2, r3
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	68da      	ldr	r2, [r3, #12]
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	689b      	ldr	r3, [r3, #8]
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	d303      	bcc.n	800f4c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681a      	ldr	r2, [r3, #0]
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	68d9      	ldr	r1, [r3, #12]
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4c8:	461a      	mov	r2, r3
 800f4ca:	6838      	ldr	r0, [r7, #0]
 800f4cc:	f002 fdd7 	bl	801207e <memcpy>
	}
}
 800f4d0:	bf00      	nop
 800f4d2:	3708      	adds	r7, #8
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd80      	pop	{r7, pc}

0800f4d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b084      	sub	sp, #16
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f4e0:	f001 fea2 	bl	8011228 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f4ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f4ec:	e011      	b.n	800f512 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d012      	beq.n	800f51c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	3324      	adds	r3, #36	@ 0x24
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f000 fd5c 	bl	800ffb8 <xTaskRemoveFromEventList>
 800f500:	4603      	mov	r3, r0
 800f502:	2b00      	cmp	r3, #0
 800f504:	d001      	beq.n	800f50a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f506:	f000 fe35 	bl	8010174 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f50a:	7bfb      	ldrb	r3, [r7, #15]
 800f50c:	3b01      	subs	r3, #1
 800f50e:	b2db      	uxtb	r3, r3
 800f510:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f516:	2b00      	cmp	r3, #0
 800f518:	dce9      	bgt.n	800f4ee <prvUnlockQueue+0x16>
 800f51a:	e000      	b.n	800f51e <prvUnlockQueue+0x46>
					break;
 800f51c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	22ff      	movs	r2, #255	@ 0xff
 800f522:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f526:	f001 feb1 	bl	801128c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f52a:	f001 fe7d 	bl	8011228 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f534:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f536:	e011      	b.n	800f55c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	691b      	ldr	r3, [r3, #16]
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d012      	beq.n	800f566 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	3310      	adds	r3, #16
 800f544:	4618      	mov	r0, r3
 800f546:	f000 fd37 	bl	800ffb8 <xTaskRemoveFromEventList>
 800f54a:	4603      	mov	r3, r0
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d001      	beq.n	800f554 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f550:	f000 fe10 	bl	8010174 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f554:	7bbb      	ldrb	r3, [r7, #14]
 800f556:	3b01      	subs	r3, #1
 800f558:	b2db      	uxtb	r3, r3
 800f55a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f55c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f560:	2b00      	cmp	r3, #0
 800f562:	dce9      	bgt.n	800f538 <prvUnlockQueue+0x60>
 800f564:	e000      	b.n	800f568 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f566:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	22ff      	movs	r2, #255	@ 0xff
 800f56c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f570:	f001 fe8c 	bl	801128c <vPortExitCritical>
}
 800f574:	bf00      	nop
 800f576:	3710      	adds	r7, #16
 800f578:	46bd      	mov	sp, r7
 800f57a:	bd80      	pop	{r7, pc}

0800f57c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b084      	sub	sp, #16
 800f580:	af00      	add	r7, sp, #0
 800f582:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f584:	f001 fe50 	bl	8011228 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d102      	bne.n	800f596 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f590:	2301      	movs	r3, #1
 800f592:	60fb      	str	r3, [r7, #12]
 800f594:	e001      	b.n	800f59a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f596:	2300      	movs	r3, #0
 800f598:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f59a:	f001 fe77 	bl	801128c <vPortExitCritical>

	return xReturn;
 800f59e:	68fb      	ldr	r3, [r7, #12]
}
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	3710      	adds	r7, #16
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	bd80      	pop	{r7, pc}

0800f5a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b084      	sub	sp, #16
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f5b0:	f001 fe3a 	bl	8011228 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5bc:	429a      	cmp	r2, r3
 800f5be:	d102      	bne.n	800f5c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	60fb      	str	r3, [r7, #12]
 800f5c4:	e001      	b.n	800f5ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f5ca:	f001 fe5f 	bl	801128c <vPortExitCritical>

	return xReturn;
 800f5ce:	68fb      	ldr	r3, [r7, #12]
}
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	3710      	adds	r7, #16
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	bd80      	pop	{r7, pc}

0800f5d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f5d8:	b480      	push	{r7}
 800f5da:	b085      	sub	sp, #20
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	60fb      	str	r3, [r7, #12]
 800f5e6:	e014      	b.n	800f612 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f5e8:	4a0f      	ldr	r2, [pc, #60]	@ (800f628 <vQueueAddToRegistry+0x50>)
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d10b      	bne.n	800f60c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f5f4:	490c      	ldr	r1, [pc, #48]	@ (800f628 <vQueueAddToRegistry+0x50>)
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	683a      	ldr	r2, [r7, #0]
 800f5fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f5fe:	4a0a      	ldr	r2, [pc, #40]	@ (800f628 <vQueueAddToRegistry+0x50>)
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	00db      	lsls	r3, r3, #3
 800f604:	4413      	add	r3, r2
 800f606:	687a      	ldr	r2, [r7, #4]
 800f608:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f60a:	e006      	b.n	800f61a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	3301      	adds	r3, #1
 800f610:	60fb      	str	r3, [r7, #12]
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	2b07      	cmp	r3, #7
 800f616:	d9e7      	bls.n	800f5e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f618:	bf00      	nop
 800f61a:	bf00      	nop
 800f61c:	3714      	adds	r7, #20
 800f61e:	46bd      	mov	sp, r7
 800f620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f624:	4770      	bx	lr
 800f626:	bf00      	nop
 800f628:	20001b50 	.word	0x20001b50

0800f62c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b086      	sub	sp, #24
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f63c:	f001 fdf4 	bl	8011228 <vPortEnterCritical>
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f646:	b25b      	sxtb	r3, r3
 800f648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f64c:	d103      	bne.n	800f656 <vQueueWaitForMessageRestricted+0x2a>
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	2200      	movs	r2, #0
 800f652:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f65c:	b25b      	sxtb	r3, r3
 800f65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f662:	d103      	bne.n	800f66c <vQueueWaitForMessageRestricted+0x40>
 800f664:	697b      	ldr	r3, [r7, #20]
 800f666:	2200      	movs	r2, #0
 800f668:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f66c:	f001 fe0e 	bl	801128c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f674:	2b00      	cmp	r3, #0
 800f676:	d106      	bne.n	800f686 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f678:	697b      	ldr	r3, [r7, #20]
 800f67a:	3324      	adds	r3, #36	@ 0x24
 800f67c:	687a      	ldr	r2, [r7, #4]
 800f67e:	68b9      	ldr	r1, [r7, #8]
 800f680:	4618      	mov	r0, r3
 800f682:	f000 fc6d 	bl	800ff60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f686:	6978      	ldr	r0, [r7, #20]
 800f688:	f7ff ff26 	bl	800f4d8 <prvUnlockQueue>
	}
 800f68c:	bf00      	nop
 800f68e:	3718      	adds	r7, #24
 800f690:	46bd      	mov	sp, r7
 800f692:	bd80      	pop	{r7, pc}

0800f694 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f694:	b580      	push	{r7, lr}
 800f696:	b08e      	sub	sp, #56	@ 0x38
 800f698:	af04      	add	r7, sp, #16
 800f69a:	60f8      	str	r0, [r7, #12]
 800f69c:	60b9      	str	r1, [r7, #8]
 800f69e:	607a      	str	r2, [r7, #4]
 800f6a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d10b      	bne.n	800f6c0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f6a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ac:	f383 8811 	msr	BASEPRI, r3
 800f6b0:	f3bf 8f6f 	isb	sy
 800f6b4:	f3bf 8f4f 	dsb	sy
 800f6b8:	623b      	str	r3, [r7, #32]
}
 800f6ba:	bf00      	nop
 800f6bc:	bf00      	nop
 800f6be:	e7fd      	b.n	800f6bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f6c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d10b      	bne.n	800f6de <xTaskCreateStatic+0x4a>
	__asm volatile
 800f6c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ca:	f383 8811 	msr	BASEPRI, r3
 800f6ce:	f3bf 8f6f 	isb	sy
 800f6d2:	f3bf 8f4f 	dsb	sy
 800f6d6:	61fb      	str	r3, [r7, #28]
}
 800f6d8:	bf00      	nop
 800f6da:	bf00      	nop
 800f6dc:	e7fd      	b.n	800f6da <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f6de:	23a8      	movs	r3, #168	@ 0xa8
 800f6e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f6e2:	693b      	ldr	r3, [r7, #16]
 800f6e4:	2ba8      	cmp	r3, #168	@ 0xa8
 800f6e6:	d00b      	beq.n	800f700 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ec:	f383 8811 	msr	BASEPRI, r3
 800f6f0:	f3bf 8f6f 	isb	sy
 800f6f4:	f3bf 8f4f 	dsb	sy
 800f6f8:	61bb      	str	r3, [r7, #24]
}
 800f6fa:	bf00      	nop
 800f6fc:	bf00      	nop
 800f6fe:	e7fd      	b.n	800f6fc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f700:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f704:	2b00      	cmp	r3, #0
 800f706:	d01e      	beq.n	800f746 <xTaskCreateStatic+0xb2>
 800f708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d01b      	beq.n	800f746 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f710:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f714:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f716:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f71a:	2202      	movs	r2, #2
 800f71c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f720:	2300      	movs	r3, #0
 800f722:	9303      	str	r3, [sp, #12]
 800f724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f726:	9302      	str	r3, [sp, #8]
 800f728:	f107 0314 	add.w	r3, r7, #20
 800f72c:	9301      	str	r3, [sp, #4]
 800f72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f730:	9300      	str	r3, [sp, #0]
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	687a      	ldr	r2, [r7, #4]
 800f736:	68b9      	ldr	r1, [r7, #8]
 800f738:	68f8      	ldr	r0, [r7, #12]
 800f73a:	f000 f851 	bl	800f7e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f73e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f740:	f000 f8f6 	bl	800f930 <prvAddNewTaskToReadyList>
 800f744:	e001      	b.n	800f74a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f746:	2300      	movs	r3, #0
 800f748:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f74a:	697b      	ldr	r3, [r7, #20]
	}
 800f74c:	4618      	mov	r0, r3
 800f74e:	3728      	adds	r7, #40	@ 0x28
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}

0800f754 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f754:	b580      	push	{r7, lr}
 800f756:	b08c      	sub	sp, #48	@ 0x30
 800f758:	af04      	add	r7, sp, #16
 800f75a:	60f8      	str	r0, [r7, #12]
 800f75c:	60b9      	str	r1, [r7, #8]
 800f75e:	603b      	str	r3, [r7, #0]
 800f760:	4613      	mov	r3, r2
 800f762:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f764:	88fb      	ldrh	r3, [r7, #6]
 800f766:	009b      	lsls	r3, r3, #2
 800f768:	4618      	mov	r0, r3
 800f76a:	f001 fe7f 	bl	801146c <pvPortMalloc>
 800f76e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	2b00      	cmp	r3, #0
 800f774:	d00e      	beq.n	800f794 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f776:	20a8      	movs	r0, #168	@ 0xa8
 800f778:	f001 fe78 	bl	801146c <pvPortMalloc>
 800f77c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f77e:	69fb      	ldr	r3, [r7, #28]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d003      	beq.n	800f78c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f784:	69fb      	ldr	r3, [r7, #28]
 800f786:	697a      	ldr	r2, [r7, #20]
 800f788:	631a      	str	r2, [r3, #48]	@ 0x30
 800f78a:	e005      	b.n	800f798 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f78c:	6978      	ldr	r0, [r7, #20]
 800f78e:	f001 ff3b 	bl	8011608 <vPortFree>
 800f792:	e001      	b.n	800f798 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f794:	2300      	movs	r3, #0
 800f796:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f798:	69fb      	ldr	r3, [r7, #28]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d017      	beq.n	800f7ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f79e:	69fb      	ldr	r3, [r7, #28]
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f7a6:	88fa      	ldrh	r2, [r7, #6]
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	9303      	str	r3, [sp, #12]
 800f7ac:	69fb      	ldr	r3, [r7, #28]
 800f7ae:	9302      	str	r3, [sp, #8]
 800f7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7b2:	9301      	str	r3, [sp, #4]
 800f7b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7b6:	9300      	str	r3, [sp, #0]
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	68b9      	ldr	r1, [r7, #8]
 800f7bc:	68f8      	ldr	r0, [r7, #12]
 800f7be:	f000 f80f 	bl	800f7e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f7c2:	69f8      	ldr	r0, [r7, #28]
 800f7c4:	f000 f8b4 	bl	800f930 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	61bb      	str	r3, [r7, #24]
 800f7cc:	e002      	b.n	800f7d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f7ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f7d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f7d4:	69bb      	ldr	r3, [r7, #24]
	}
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	3720      	adds	r7, #32
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	bd80      	pop	{r7, pc}
	...

0800f7e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b088      	sub	sp, #32
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	60f8      	str	r0, [r7, #12]
 800f7e8:	60b9      	str	r1, [r7, #8]
 800f7ea:	607a      	str	r2, [r7, #4]
 800f7ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	009b      	lsls	r3, r3, #2
 800f7f6:	461a      	mov	r2, r3
 800f7f8:	21a5      	movs	r1, #165	@ 0xa5
 800f7fa:	f002 fae1 	bl	8011dc0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f7fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f800:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f808:	3b01      	subs	r3, #1
 800f80a:	009b      	lsls	r3, r3, #2
 800f80c:	4413      	add	r3, r2
 800f80e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f810:	69bb      	ldr	r3, [r7, #24]
 800f812:	f023 0307 	bic.w	r3, r3, #7
 800f816:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f818:	69bb      	ldr	r3, [r7, #24]
 800f81a:	f003 0307 	and.w	r3, r3, #7
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d00b      	beq.n	800f83a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f826:	f383 8811 	msr	BASEPRI, r3
 800f82a:	f3bf 8f6f 	isb	sy
 800f82e:	f3bf 8f4f 	dsb	sy
 800f832:	617b      	str	r3, [r7, #20]
}
 800f834:	bf00      	nop
 800f836:	bf00      	nop
 800f838:	e7fd      	b.n	800f836 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f83a:	68bb      	ldr	r3, [r7, #8]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d01f      	beq.n	800f880 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f840:	2300      	movs	r3, #0
 800f842:	61fb      	str	r3, [r7, #28]
 800f844:	e012      	b.n	800f86c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f846:	68ba      	ldr	r2, [r7, #8]
 800f848:	69fb      	ldr	r3, [r7, #28]
 800f84a:	4413      	add	r3, r2
 800f84c:	7819      	ldrb	r1, [r3, #0]
 800f84e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f850:	69fb      	ldr	r3, [r7, #28]
 800f852:	4413      	add	r3, r2
 800f854:	3334      	adds	r3, #52	@ 0x34
 800f856:	460a      	mov	r2, r1
 800f858:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f85a:	68ba      	ldr	r2, [r7, #8]
 800f85c:	69fb      	ldr	r3, [r7, #28]
 800f85e:	4413      	add	r3, r2
 800f860:	781b      	ldrb	r3, [r3, #0]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d006      	beq.n	800f874 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f866:	69fb      	ldr	r3, [r7, #28]
 800f868:	3301      	adds	r3, #1
 800f86a:	61fb      	str	r3, [r7, #28]
 800f86c:	69fb      	ldr	r3, [r7, #28]
 800f86e:	2b0f      	cmp	r3, #15
 800f870:	d9e9      	bls.n	800f846 <prvInitialiseNewTask+0x66>
 800f872:	e000      	b.n	800f876 <prvInitialiseNewTask+0x96>
			{
				break;
 800f874:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f878:	2200      	movs	r2, #0
 800f87a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f87e:	e003      	b.n	800f888 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f882:	2200      	movs	r2, #0
 800f884:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f88a:	2b37      	cmp	r3, #55	@ 0x37
 800f88c:	d901      	bls.n	800f892 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f88e:	2337      	movs	r3, #55	@ 0x37
 800f890:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f894:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f896:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f89a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f89c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f8a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8a6:	3304      	adds	r3, #4
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f7ff f8a7 	bl	800e9fc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8b0:	3318      	adds	r3, #24
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	f7ff f8a2 	bl	800e9fc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f8be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f8c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f8d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8d8:	2200      	movs	r2, #0
 800f8da:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8e0:	3354      	adds	r3, #84	@ 0x54
 800f8e2:	224c      	movs	r2, #76	@ 0x4c
 800f8e4:	2100      	movs	r1, #0
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	f002 fa6a 	bl	8011dc0 <memset>
 800f8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8ee:	4a0d      	ldr	r2, [pc, #52]	@ (800f924 <prvInitialiseNewTask+0x144>)
 800f8f0:	659a      	str	r2, [r3, #88]	@ 0x58
 800f8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8f4:	4a0c      	ldr	r2, [pc, #48]	@ (800f928 <prvInitialiseNewTask+0x148>)
 800f8f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f8f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8fa:	4a0c      	ldr	r2, [pc, #48]	@ (800f92c <prvInitialiseNewTask+0x14c>)
 800f8fc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f8fe:	683a      	ldr	r2, [r7, #0]
 800f900:	68f9      	ldr	r1, [r7, #12]
 800f902:	69b8      	ldr	r0, [r7, #24]
 800f904:	f001 fb62 	bl	8010fcc <pxPortInitialiseStack>
 800f908:	4602      	mov	r2, r0
 800f90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f90c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f910:	2b00      	cmp	r3, #0
 800f912:	d002      	beq.n	800f91a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f918:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f91a:	bf00      	nop
 800f91c:	3720      	adds	r7, #32
 800f91e:	46bd      	mov	sp, r7
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	20006064 	.word	0x20006064
 800f928:	200060cc 	.word	0x200060cc
 800f92c:	20006134 	.word	0x20006134

0800f930 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f930:	b580      	push	{r7, lr}
 800f932:	b082      	sub	sp, #8
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f938:	f001 fc76 	bl	8011228 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f93c:	4b2d      	ldr	r3, [pc, #180]	@ (800f9f4 <prvAddNewTaskToReadyList+0xc4>)
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	3301      	adds	r3, #1
 800f942:	4a2c      	ldr	r2, [pc, #176]	@ (800f9f4 <prvAddNewTaskToReadyList+0xc4>)
 800f944:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f946:	4b2c      	ldr	r3, [pc, #176]	@ (800f9f8 <prvAddNewTaskToReadyList+0xc8>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d109      	bne.n	800f962 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f94e:	4a2a      	ldr	r2, [pc, #168]	@ (800f9f8 <prvAddNewTaskToReadyList+0xc8>)
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f954:	4b27      	ldr	r3, [pc, #156]	@ (800f9f4 <prvAddNewTaskToReadyList+0xc4>)
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	2b01      	cmp	r3, #1
 800f95a:	d110      	bne.n	800f97e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f95c:	f000 fc2e 	bl	80101bc <prvInitialiseTaskLists>
 800f960:	e00d      	b.n	800f97e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f962:	4b26      	ldr	r3, [pc, #152]	@ (800f9fc <prvAddNewTaskToReadyList+0xcc>)
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d109      	bne.n	800f97e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f96a:	4b23      	ldr	r3, [pc, #140]	@ (800f9f8 <prvAddNewTaskToReadyList+0xc8>)
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f974:	429a      	cmp	r2, r3
 800f976:	d802      	bhi.n	800f97e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f978:	4a1f      	ldr	r2, [pc, #124]	@ (800f9f8 <prvAddNewTaskToReadyList+0xc8>)
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f97e:	4b20      	ldr	r3, [pc, #128]	@ (800fa00 <prvAddNewTaskToReadyList+0xd0>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	3301      	adds	r3, #1
 800f984:	4a1e      	ldr	r2, [pc, #120]	@ (800fa00 <prvAddNewTaskToReadyList+0xd0>)
 800f986:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f988:	4b1d      	ldr	r3, [pc, #116]	@ (800fa00 <prvAddNewTaskToReadyList+0xd0>)
 800f98a:	681a      	ldr	r2, [r3, #0]
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f994:	4b1b      	ldr	r3, [pc, #108]	@ (800fa04 <prvAddNewTaskToReadyList+0xd4>)
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	429a      	cmp	r2, r3
 800f99a:	d903      	bls.n	800f9a4 <prvAddNewTaskToReadyList+0x74>
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9a0:	4a18      	ldr	r2, [pc, #96]	@ (800fa04 <prvAddNewTaskToReadyList+0xd4>)
 800f9a2:	6013      	str	r3, [r2, #0]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f9a8:	4613      	mov	r3, r2
 800f9aa:	009b      	lsls	r3, r3, #2
 800f9ac:	4413      	add	r3, r2
 800f9ae:	009b      	lsls	r3, r3, #2
 800f9b0:	4a15      	ldr	r2, [pc, #84]	@ (800fa08 <prvAddNewTaskToReadyList+0xd8>)
 800f9b2:	441a      	add	r2, r3
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	3304      	adds	r3, #4
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	4610      	mov	r0, r2
 800f9bc:	f7ff f82b 	bl	800ea16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f9c0:	f001 fc64 	bl	801128c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f9c4:	4b0d      	ldr	r3, [pc, #52]	@ (800f9fc <prvAddNewTaskToReadyList+0xcc>)
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d00e      	beq.n	800f9ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800f9f8 <prvAddNewTaskToReadyList+0xc8>)
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9d6:	429a      	cmp	r2, r3
 800f9d8:	d207      	bcs.n	800f9ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f9da:	4b0c      	ldr	r3, [pc, #48]	@ (800fa0c <prvAddNewTaskToReadyList+0xdc>)
 800f9dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9e0:	601a      	str	r2, [r3, #0]
 800f9e2:	f3bf 8f4f 	dsb	sy
 800f9e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f9ea:	bf00      	nop
 800f9ec:	3708      	adds	r7, #8
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}
 800f9f2:	bf00      	nop
 800f9f4:	20002064 	.word	0x20002064
 800f9f8:	20001b90 	.word	0x20001b90
 800f9fc:	20002070 	.word	0x20002070
 800fa00:	20002080 	.word	0x20002080
 800fa04:	2000206c 	.word	0x2000206c
 800fa08:	20001b94 	.word	0x20001b94
 800fa0c:	e000ed04 	.word	0xe000ed04

0800fa10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b084      	sub	sp, #16
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fa18:	2300      	movs	r3, #0
 800fa1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d018      	beq.n	800fa54 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fa22:	4b14      	ldr	r3, [pc, #80]	@ (800fa74 <vTaskDelay+0x64>)
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d00b      	beq.n	800fa42 <vTaskDelay+0x32>
	__asm volatile
 800fa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa2e:	f383 8811 	msr	BASEPRI, r3
 800fa32:	f3bf 8f6f 	isb	sy
 800fa36:	f3bf 8f4f 	dsb	sy
 800fa3a:	60bb      	str	r3, [r7, #8]
}
 800fa3c:	bf00      	nop
 800fa3e:	bf00      	nop
 800fa40:	e7fd      	b.n	800fa3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fa42:	f000 f88b 	bl	800fb5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fa46:	2100      	movs	r1, #0
 800fa48:	6878      	ldr	r0, [r7, #4]
 800fa4a:	f000 ff11 	bl	8010870 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fa4e:	f000 f893 	bl	800fb78 <xTaskResumeAll>
 800fa52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d107      	bne.n	800fa6a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800fa5a:	4b07      	ldr	r3, [pc, #28]	@ (800fa78 <vTaskDelay+0x68>)
 800fa5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa60:	601a      	str	r2, [r3, #0]
 800fa62:	f3bf 8f4f 	dsb	sy
 800fa66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fa6a:	bf00      	nop
 800fa6c:	3710      	adds	r7, #16
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	bd80      	pop	{r7, pc}
 800fa72:	bf00      	nop
 800fa74:	2000208c 	.word	0x2000208c
 800fa78:	e000ed04 	.word	0xe000ed04

0800fa7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b08a      	sub	sp, #40	@ 0x28
 800fa80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fa82:	2300      	movs	r3, #0
 800fa84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fa86:	2300      	movs	r3, #0
 800fa88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fa8a:	463a      	mov	r2, r7
 800fa8c:	1d39      	adds	r1, r7, #4
 800fa8e:	f107 0308 	add.w	r3, r7, #8
 800fa92:	4618      	mov	r0, r3
 800fa94:	f7fe ff5e 	bl	800e954 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fa98:	6839      	ldr	r1, [r7, #0]
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	68ba      	ldr	r2, [r7, #8]
 800fa9e:	9202      	str	r2, [sp, #8]
 800faa0:	9301      	str	r3, [sp, #4]
 800faa2:	2300      	movs	r3, #0
 800faa4:	9300      	str	r3, [sp, #0]
 800faa6:	2300      	movs	r3, #0
 800faa8:	460a      	mov	r2, r1
 800faaa:	4924      	ldr	r1, [pc, #144]	@ (800fb3c <vTaskStartScheduler+0xc0>)
 800faac:	4824      	ldr	r0, [pc, #144]	@ (800fb40 <vTaskStartScheduler+0xc4>)
 800faae:	f7ff fdf1 	bl	800f694 <xTaskCreateStatic>
 800fab2:	4603      	mov	r3, r0
 800fab4:	4a23      	ldr	r2, [pc, #140]	@ (800fb44 <vTaskStartScheduler+0xc8>)
 800fab6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fab8:	4b22      	ldr	r3, [pc, #136]	@ (800fb44 <vTaskStartScheduler+0xc8>)
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d002      	beq.n	800fac6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fac0:	2301      	movs	r3, #1
 800fac2:	617b      	str	r3, [r7, #20]
 800fac4:	e001      	b.n	800faca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fac6:	2300      	movs	r3, #0
 800fac8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	2b01      	cmp	r3, #1
 800face:	d102      	bne.n	800fad6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800fad0:	f000 ff22 	bl	8010918 <xTimerCreateTimerTask>
 800fad4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fad6:	697b      	ldr	r3, [r7, #20]
 800fad8:	2b01      	cmp	r3, #1
 800fada:	d11b      	bne.n	800fb14 <vTaskStartScheduler+0x98>
	__asm volatile
 800fadc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fae0:	f383 8811 	msr	BASEPRI, r3
 800fae4:	f3bf 8f6f 	isb	sy
 800fae8:	f3bf 8f4f 	dsb	sy
 800faec:	613b      	str	r3, [r7, #16]
}
 800faee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800faf0:	4b15      	ldr	r3, [pc, #84]	@ (800fb48 <vTaskStartScheduler+0xcc>)
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	3354      	adds	r3, #84	@ 0x54
 800faf6:	4a15      	ldr	r2, [pc, #84]	@ (800fb4c <vTaskStartScheduler+0xd0>)
 800faf8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fafa:	4b15      	ldr	r3, [pc, #84]	@ (800fb50 <vTaskStartScheduler+0xd4>)
 800fafc:	f04f 32ff 	mov.w	r2, #4294967295
 800fb00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fb02:	4b14      	ldr	r3, [pc, #80]	@ (800fb54 <vTaskStartScheduler+0xd8>)
 800fb04:	2201      	movs	r2, #1
 800fb06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fb08:	4b13      	ldr	r3, [pc, #76]	@ (800fb58 <vTaskStartScheduler+0xdc>)
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fb0e:	f001 fae7 	bl	80110e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fb12:	e00f      	b.n	800fb34 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fb14:	697b      	ldr	r3, [r7, #20]
 800fb16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb1a:	d10b      	bne.n	800fb34 <vTaskStartScheduler+0xb8>
	__asm volatile
 800fb1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb20:	f383 8811 	msr	BASEPRI, r3
 800fb24:	f3bf 8f6f 	isb	sy
 800fb28:	f3bf 8f4f 	dsb	sy
 800fb2c:	60fb      	str	r3, [r7, #12]
}
 800fb2e:	bf00      	nop
 800fb30:	bf00      	nop
 800fb32:	e7fd      	b.n	800fb30 <vTaskStartScheduler+0xb4>
}
 800fb34:	bf00      	nop
 800fb36:	3718      	adds	r7, #24
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd80      	pop	{r7, pc}
 800fb3c:	080144cc 	.word	0x080144cc
 800fb40:	0801018d 	.word	0x0801018d
 800fb44:	20002088 	.word	0x20002088
 800fb48:	20001b90 	.word	0x20001b90
 800fb4c:	20000044 	.word	0x20000044
 800fb50:	20002084 	.word	0x20002084
 800fb54:	20002070 	.word	0x20002070
 800fb58:	20002068 	.word	0x20002068

0800fb5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fb5c:	b480      	push	{r7}
 800fb5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fb60:	4b04      	ldr	r3, [pc, #16]	@ (800fb74 <vTaskSuspendAll+0x18>)
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	3301      	adds	r3, #1
 800fb66:	4a03      	ldr	r2, [pc, #12]	@ (800fb74 <vTaskSuspendAll+0x18>)
 800fb68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fb6a:	bf00      	nop
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb72:	4770      	bx	lr
 800fb74:	2000208c 	.word	0x2000208c

0800fb78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fb78:	b580      	push	{r7, lr}
 800fb7a:	b084      	sub	sp, #16
 800fb7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fb7e:	2300      	movs	r3, #0
 800fb80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fb82:	2300      	movs	r3, #0
 800fb84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fb86:	4b42      	ldr	r3, [pc, #264]	@ (800fc90 <xTaskResumeAll+0x118>)
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d10b      	bne.n	800fba6 <xTaskResumeAll+0x2e>
	__asm volatile
 800fb8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb92:	f383 8811 	msr	BASEPRI, r3
 800fb96:	f3bf 8f6f 	isb	sy
 800fb9a:	f3bf 8f4f 	dsb	sy
 800fb9e:	603b      	str	r3, [r7, #0]
}
 800fba0:	bf00      	nop
 800fba2:	bf00      	nop
 800fba4:	e7fd      	b.n	800fba2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fba6:	f001 fb3f 	bl	8011228 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fbaa:	4b39      	ldr	r3, [pc, #228]	@ (800fc90 <xTaskResumeAll+0x118>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	3b01      	subs	r3, #1
 800fbb0:	4a37      	ldr	r2, [pc, #220]	@ (800fc90 <xTaskResumeAll+0x118>)
 800fbb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fbb4:	4b36      	ldr	r3, [pc, #216]	@ (800fc90 <xTaskResumeAll+0x118>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d162      	bne.n	800fc82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fbbc:	4b35      	ldr	r3, [pc, #212]	@ (800fc94 <xTaskResumeAll+0x11c>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d05e      	beq.n	800fc82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fbc4:	e02f      	b.n	800fc26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fbc6:	4b34      	ldr	r3, [pc, #208]	@ (800fc98 <xTaskResumeAll+0x120>)
 800fbc8:	68db      	ldr	r3, [r3, #12]
 800fbca:	68db      	ldr	r3, [r3, #12]
 800fbcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	3318      	adds	r3, #24
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f7fe ff7c 	bl	800ead0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	3304      	adds	r3, #4
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f7fe ff77 	bl	800ead0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbe6:	4b2d      	ldr	r3, [pc, #180]	@ (800fc9c <xTaskResumeAll+0x124>)
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	429a      	cmp	r2, r3
 800fbec:	d903      	bls.n	800fbf6 <xTaskResumeAll+0x7e>
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbf2:	4a2a      	ldr	r2, [pc, #168]	@ (800fc9c <xTaskResumeAll+0x124>)
 800fbf4:	6013      	str	r3, [r2, #0]
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbfa:	4613      	mov	r3, r2
 800fbfc:	009b      	lsls	r3, r3, #2
 800fbfe:	4413      	add	r3, r2
 800fc00:	009b      	lsls	r3, r3, #2
 800fc02:	4a27      	ldr	r2, [pc, #156]	@ (800fca0 <xTaskResumeAll+0x128>)
 800fc04:	441a      	add	r2, r3
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	3304      	adds	r3, #4
 800fc0a:	4619      	mov	r1, r3
 800fc0c:	4610      	mov	r0, r2
 800fc0e:	f7fe ff02 	bl	800ea16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc16:	4b23      	ldr	r3, [pc, #140]	@ (800fca4 <xTaskResumeAll+0x12c>)
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc1c:	429a      	cmp	r2, r3
 800fc1e:	d302      	bcc.n	800fc26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800fc20:	4b21      	ldr	r3, [pc, #132]	@ (800fca8 <xTaskResumeAll+0x130>)
 800fc22:	2201      	movs	r2, #1
 800fc24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fc26:	4b1c      	ldr	r3, [pc, #112]	@ (800fc98 <xTaskResumeAll+0x120>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d1cb      	bne.n	800fbc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d001      	beq.n	800fc38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fc34:	f000 fb66 	bl	8010304 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fc38:	4b1c      	ldr	r3, [pc, #112]	@ (800fcac <xTaskResumeAll+0x134>)
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d010      	beq.n	800fc66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fc44:	f000 f846 	bl	800fcd4 <xTaskIncrementTick>
 800fc48:	4603      	mov	r3, r0
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d002      	beq.n	800fc54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800fc4e:	4b16      	ldr	r3, [pc, #88]	@ (800fca8 <xTaskResumeAll+0x130>)
 800fc50:	2201      	movs	r2, #1
 800fc52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	3b01      	subs	r3, #1
 800fc58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d1f1      	bne.n	800fc44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800fc60:	4b12      	ldr	r3, [pc, #72]	@ (800fcac <xTaskResumeAll+0x134>)
 800fc62:	2200      	movs	r2, #0
 800fc64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fc66:	4b10      	ldr	r3, [pc, #64]	@ (800fca8 <xTaskResumeAll+0x130>)
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d009      	beq.n	800fc82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fc6e:	2301      	movs	r3, #1
 800fc70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fc72:	4b0f      	ldr	r3, [pc, #60]	@ (800fcb0 <xTaskResumeAll+0x138>)
 800fc74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc78:	601a      	str	r2, [r3, #0]
 800fc7a:	f3bf 8f4f 	dsb	sy
 800fc7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fc82:	f001 fb03 	bl	801128c <vPortExitCritical>

	return xAlreadyYielded;
 800fc86:	68bb      	ldr	r3, [r7, #8]
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3710      	adds	r7, #16
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}
 800fc90:	2000208c 	.word	0x2000208c
 800fc94:	20002064 	.word	0x20002064
 800fc98:	20002024 	.word	0x20002024
 800fc9c:	2000206c 	.word	0x2000206c
 800fca0:	20001b94 	.word	0x20001b94
 800fca4:	20001b90 	.word	0x20001b90
 800fca8:	20002078 	.word	0x20002078
 800fcac:	20002074 	.word	0x20002074
 800fcb0:	e000ed04 	.word	0xe000ed04

0800fcb4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fcb4:	b480      	push	{r7}
 800fcb6:	b083      	sub	sp, #12
 800fcb8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fcba:	4b05      	ldr	r3, [pc, #20]	@ (800fcd0 <xTaskGetTickCount+0x1c>)
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fcc0:	687b      	ldr	r3, [r7, #4]
}
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	370c      	adds	r7, #12
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fccc:	4770      	bx	lr
 800fcce:	bf00      	nop
 800fcd0:	20002068 	.word	0x20002068

0800fcd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b086      	sub	sp, #24
 800fcd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fcde:	4b4f      	ldr	r3, [pc, #316]	@ (800fe1c <xTaskIncrementTick+0x148>)
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	f040 8090 	bne.w	800fe08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fce8:	4b4d      	ldr	r3, [pc, #308]	@ (800fe20 <xTaskIncrementTick+0x14c>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	3301      	adds	r3, #1
 800fcee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fcf0:	4a4b      	ldr	r2, [pc, #300]	@ (800fe20 <xTaskIncrementTick+0x14c>)
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d121      	bne.n	800fd40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800fcfc:	4b49      	ldr	r3, [pc, #292]	@ (800fe24 <xTaskIncrementTick+0x150>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d00b      	beq.n	800fd1e <xTaskIncrementTick+0x4a>
	__asm volatile
 800fd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd0a:	f383 8811 	msr	BASEPRI, r3
 800fd0e:	f3bf 8f6f 	isb	sy
 800fd12:	f3bf 8f4f 	dsb	sy
 800fd16:	603b      	str	r3, [r7, #0]
}
 800fd18:	bf00      	nop
 800fd1a:	bf00      	nop
 800fd1c:	e7fd      	b.n	800fd1a <xTaskIncrementTick+0x46>
 800fd1e:	4b41      	ldr	r3, [pc, #260]	@ (800fe24 <xTaskIncrementTick+0x150>)
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	60fb      	str	r3, [r7, #12]
 800fd24:	4b40      	ldr	r3, [pc, #256]	@ (800fe28 <xTaskIncrementTick+0x154>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4a3e      	ldr	r2, [pc, #248]	@ (800fe24 <xTaskIncrementTick+0x150>)
 800fd2a:	6013      	str	r3, [r2, #0]
 800fd2c:	4a3e      	ldr	r2, [pc, #248]	@ (800fe28 <xTaskIncrementTick+0x154>)
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	6013      	str	r3, [r2, #0]
 800fd32:	4b3e      	ldr	r3, [pc, #248]	@ (800fe2c <xTaskIncrementTick+0x158>)
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	3301      	adds	r3, #1
 800fd38:	4a3c      	ldr	r2, [pc, #240]	@ (800fe2c <xTaskIncrementTick+0x158>)
 800fd3a:	6013      	str	r3, [r2, #0]
 800fd3c:	f000 fae2 	bl	8010304 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fd40:	4b3b      	ldr	r3, [pc, #236]	@ (800fe30 <xTaskIncrementTick+0x15c>)
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	693a      	ldr	r2, [r7, #16]
 800fd46:	429a      	cmp	r2, r3
 800fd48:	d349      	bcc.n	800fdde <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fd4a:	4b36      	ldr	r3, [pc, #216]	@ (800fe24 <xTaskIncrementTick+0x150>)
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d104      	bne.n	800fd5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd54:	4b36      	ldr	r3, [pc, #216]	@ (800fe30 <xTaskIncrementTick+0x15c>)
 800fd56:	f04f 32ff 	mov.w	r2, #4294967295
 800fd5a:	601a      	str	r2, [r3, #0]
					break;
 800fd5c:	e03f      	b.n	800fdde <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd5e:	4b31      	ldr	r3, [pc, #196]	@ (800fe24 <xTaskIncrementTick+0x150>)
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	68db      	ldr	r3, [r3, #12]
 800fd64:	68db      	ldr	r3, [r3, #12]
 800fd66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fd68:	68bb      	ldr	r3, [r7, #8]
 800fd6a:	685b      	ldr	r3, [r3, #4]
 800fd6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fd6e:	693a      	ldr	r2, [r7, #16]
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	429a      	cmp	r2, r3
 800fd74:	d203      	bcs.n	800fd7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fd76:	4a2e      	ldr	r2, [pc, #184]	@ (800fe30 <xTaskIncrementTick+0x15c>)
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fd7c:	e02f      	b.n	800fdde <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fd7e:	68bb      	ldr	r3, [r7, #8]
 800fd80:	3304      	adds	r3, #4
 800fd82:	4618      	mov	r0, r3
 800fd84:	f7fe fea4 	bl	800ead0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fd88:	68bb      	ldr	r3, [r7, #8]
 800fd8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d004      	beq.n	800fd9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	3318      	adds	r3, #24
 800fd94:	4618      	mov	r0, r3
 800fd96:	f7fe fe9b 	bl	800ead0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fd9a:	68bb      	ldr	r3, [r7, #8]
 800fd9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd9e:	4b25      	ldr	r3, [pc, #148]	@ (800fe34 <xTaskIncrementTick+0x160>)
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	429a      	cmp	r2, r3
 800fda4:	d903      	bls.n	800fdae <xTaskIncrementTick+0xda>
 800fda6:	68bb      	ldr	r3, [r7, #8]
 800fda8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdaa:	4a22      	ldr	r2, [pc, #136]	@ (800fe34 <xTaskIncrementTick+0x160>)
 800fdac:	6013      	str	r3, [r2, #0]
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdb2:	4613      	mov	r3, r2
 800fdb4:	009b      	lsls	r3, r3, #2
 800fdb6:	4413      	add	r3, r2
 800fdb8:	009b      	lsls	r3, r3, #2
 800fdba:	4a1f      	ldr	r2, [pc, #124]	@ (800fe38 <xTaskIncrementTick+0x164>)
 800fdbc:	441a      	add	r2, r3
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	3304      	adds	r3, #4
 800fdc2:	4619      	mov	r1, r3
 800fdc4:	4610      	mov	r0, r2
 800fdc6:	f7fe fe26 	bl	800ea16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdce:	4b1b      	ldr	r3, [pc, #108]	@ (800fe3c <xTaskIncrementTick+0x168>)
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdd4:	429a      	cmp	r2, r3
 800fdd6:	d3b8      	bcc.n	800fd4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800fdd8:	2301      	movs	r3, #1
 800fdda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fddc:	e7b5      	b.n	800fd4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fdde:	4b17      	ldr	r3, [pc, #92]	@ (800fe3c <xTaskIncrementTick+0x168>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fde4:	4914      	ldr	r1, [pc, #80]	@ (800fe38 <xTaskIncrementTick+0x164>)
 800fde6:	4613      	mov	r3, r2
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	4413      	add	r3, r2
 800fdec:	009b      	lsls	r3, r3, #2
 800fdee:	440b      	add	r3, r1
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d901      	bls.n	800fdfa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800fdf6:	2301      	movs	r3, #1
 800fdf8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fdfa:	4b11      	ldr	r3, [pc, #68]	@ (800fe40 <xTaskIncrementTick+0x16c>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d007      	beq.n	800fe12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800fe02:	2301      	movs	r3, #1
 800fe04:	617b      	str	r3, [r7, #20]
 800fe06:	e004      	b.n	800fe12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fe08:	4b0e      	ldr	r3, [pc, #56]	@ (800fe44 <xTaskIncrementTick+0x170>)
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	4a0d      	ldr	r2, [pc, #52]	@ (800fe44 <xTaskIncrementTick+0x170>)
 800fe10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fe12:	697b      	ldr	r3, [r7, #20]
}
 800fe14:	4618      	mov	r0, r3
 800fe16:	3718      	adds	r7, #24
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	bd80      	pop	{r7, pc}
 800fe1c:	2000208c 	.word	0x2000208c
 800fe20:	20002068 	.word	0x20002068
 800fe24:	2000201c 	.word	0x2000201c
 800fe28:	20002020 	.word	0x20002020
 800fe2c:	2000207c 	.word	0x2000207c
 800fe30:	20002084 	.word	0x20002084
 800fe34:	2000206c 	.word	0x2000206c
 800fe38:	20001b94 	.word	0x20001b94
 800fe3c:	20001b90 	.word	0x20001b90
 800fe40:	20002078 	.word	0x20002078
 800fe44:	20002074 	.word	0x20002074

0800fe48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fe48:	b480      	push	{r7}
 800fe4a:	b085      	sub	sp, #20
 800fe4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fe4e:	4b2b      	ldr	r3, [pc, #172]	@ (800fefc <vTaskSwitchContext+0xb4>)
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d003      	beq.n	800fe5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fe56:	4b2a      	ldr	r3, [pc, #168]	@ (800ff00 <vTaskSwitchContext+0xb8>)
 800fe58:	2201      	movs	r2, #1
 800fe5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fe5c:	e047      	b.n	800feee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800fe5e:	4b28      	ldr	r3, [pc, #160]	@ (800ff00 <vTaskSwitchContext+0xb8>)
 800fe60:	2200      	movs	r2, #0
 800fe62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe64:	4b27      	ldr	r3, [pc, #156]	@ (800ff04 <vTaskSwitchContext+0xbc>)
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	60fb      	str	r3, [r7, #12]
 800fe6a:	e011      	b.n	800fe90 <vTaskSwitchContext+0x48>
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d10b      	bne.n	800fe8a <vTaskSwitchContext+0x42>
	__asm volatile
 800fe72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe76:	f383 8811 	msr	BASEPRI, r3
 800fe7a:	f3bf 8f6f 	isb	sy
 800fe7e:	f3bf 8f4f 	dsb	sy
 800fe82:	607b      	str	r3, [r7, #4]
}
 800fe84:	bf00      	nop
 800fe86:	bf00      	nop
 800fe88:	e7fd      	b.n	800fe86 <vTaskSwitchContext+0x3e>
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	3b01      	subs	r3, #1
 800fe8e:	60fb      	str	r3, [r7, #12]
 800fe90:	491d      	ldr	r1, [pc, #116]	@ (800ff08 <vTaskSwitchContext+0xc0>)
 800fe92:	68fa      	ldr	r2, [r7, #12]
 800fe94:	4613      	mov	r3, r2
 800fe96:	009b      	lsls	r3, r3, #2
 800fe98:	4413      	add	r3, r2
 800fe9a:	009b      	lsls	r3, r3, #2
 800fe9c:	440b      	add	r3, r1
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d0e3      	beq.n	800fe6c <vTaskSwitchContext+0x24>
 800fea4:	68fa      	ldr	r2, [r7, #12]
 800fea6:	4613      	mov	r3, r2
 800fea8:	009b      	lsls	r3, r3, #2
 800feaa:	4413      	add	r3, r2
 800feac:	009b      	lsls	r3, r3, #2
 800feae:	4a16      	ldr	r2, [pc, #88]	@ (800ff08 <vTaskSwitchContext+0xc0>)
 800feb0:	4413      	add	r3, r2
 800feb2:	60bb      	str	r3, [r7, #8]
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	685b      	ldr	r3, [r3, #4]
 800feb8:	685a      	ldr	r2, [r3, #4]
 800feba:	68bb      	ldr	r3, [r7, #8]
 800febc:	605a      	str	r2, [r3, #4]
 800febe:	68bb      	ldr	r3, [r7, #8]
 800fec0:	685a      	ldr	r2, [r3, #4]
 800fec2:	68bb      	ldr	r3, [r7, #8]
 800fec4:	3308      	adds	r3, #8
 800fec6:	429a      	cmp	r2, r3
 800fec8:	d104      	bne.n	800fed4 <vTaskSwitchContext+0x8c>
 800feca:	68bb      	ldr	r3, [r7, #8]
 800fecc:	685b      	ldr	r3, [r3, #4]
 800fece:	685a      	ldr	r2, [r3, #4]
 800fed0:	68bb      	ldr	r3, [r7, #8]
 800fed2:	605a      	str	r2, [r3, #4]
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	685b      	ldr	r3, [r3, #4]
 800fed8:	68db      	ldr	r3, [r3, #12]
 800feda:	4a0c      	ldr	r2, [pc, #48]	@ (800ff0c <vTaskSwitchContext+0xc4>)
 800fedc:	6013      	str	r3, [r2, #0]
 800fede:	4a09      	ldr	r2, [pc, #36]	@ (800ff04 <vTaskSwitchContext+0xbc>)
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fee4:	4b09      	ldr	r3, [pc, #36]	@ (800ff0c <vTaskSwitchContext+0xc4>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	3354      	adds	r3, #84	@ 0x54
 800feea:	4a09      	ldr	r2, [pc, #36]	@ (800ff10 <vTaskSwitchContext+0xc8>)
 800feec:	6013      	str	r3, [r2, #0]
}
 800feee:	bf00      	nop
 800fef0:	3714      	adds	r7, #20
 800fef2:	46bd      	mov	sp, r7
 800fef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef8:	4770      	bx	lr
 800fefa:	bf00      	nop
 800fefc:	2000208c 	.word	0x2000208c
 800ff00:	20002078 	.word	0x20002078
 800ff04:	2000206c 	.word	0x2000206c
 800ff08:	20001b94 	.word	0x20001b94
 800ff0c:	20001b90 	.word	0x20001b90
 800ff10:	20000044 	.word	0x20000044

0800ff14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b084      	sub	sp, #16
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
 800ff1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d10b      	bne.n	800ff3c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ff24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff28:	f383 8811 	msr	BASEPRI, r3
 800ff2c:	f3bf 8f6f 	isb	sy
 800ff30:	f3bf 8f4f 	dsb	sy
 800ff34:	60fb      	str	r3, [r7, #12]
}
 800ff36:	bf00      	nop
 800ff38:	bf00      	nop
 800ff3a:	e7fd      	b.n	800ff38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ff3c:	4b07      	ldr	r3, [pc, #28]	@ (800ff5c <vTaskPlaceOnEventList+0x48>)
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	3318      	adds	r3, #24
 800ff42:	4619      	mov	r1, r3
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f7fe fd8a 	bl	800ea5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ff4a:	2101      	movs	r1, #1
 800ff4c:	6838      	ldr	r0, [r7, #0]
 800ff4e:	f000 fc8f 	bl	8010870 <prvAddCurrentTaskToDelayedList>
}
 800ff52:	bf00      	nop
 800ff54:	3710      	adds	r7, #16
 800ff56:	46bd      	mov	sp, r7
 800ff58:	bd80      	pop	{r7, pc}
 800ff5a:	bf00      	nop
 800ff5c:	20001b90 	.word	0x20001b90

0800ff60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b086      	sub	sp, #24
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	60f8      	str	r0, [r7, #12]
 800ff68:	60b9      	str	r1, [r7, #8]
 800ff6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d10b      	bne.n	800ff8a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ff72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff76:	f383 8811 	msr	BASEPRI, r3
 800ff7a:	f3bf 8f6f 	isb	sy
 800ff7e:	f3bf 8f4f 	dsb	sy
 800ff82:	617b      	str	r3, [r7, #20]
}
 800ff84:	bf00      	nop
 800ff86:	bf00      	nop
 800ff88:	e7fd      	b.n	800ff86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ff8a:	4b0a      	ldr	r3, [pc, #40]	@ (800ffb4 <vTaskPlaceOnEventListRestricted+0x54>)
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	3318      	adds	r3, #24
 800ff90:	4619      	mov	r1, r3
 800ff92:	68f8      	ldr	r0, [r7, #12]
 800ff94:	f7fe fd3f 	bl	800ea16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d002      	beq.n	800ffa4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ff9e:	f04f 33ff 	mov.w	r3, #4294967295
 800ffa2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ffa4:	6879      	ldr	r1, [r7, #4]
 800ffa6:	68b8      	ldr	r0, [r7, #8]
 800ffa8:	f000 fc62 	bl	8010870 <prvAddCurrentTaskToDelayedList>
	}
 800ffac:	bf00      	nop
 800ffae:	3718      	adds	r7, #24
 800ffb0:	46bd      	mov	sp, r7
 800ffb2:	bd80      	pop	{r7, pc}
 800ffb4:	20001b90 	.word	0x20001b90

0800ffb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b086      	sub	sp, #24
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	68db      	ldr	r3, [r3, #12]
 800ffc4:	68db      	ldr	r3, [r3, #12]
 800ffc6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ffc8:	693b      	ldr	r3, [r7, #16]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d10b      	bne.n	800ffe6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ffce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffd2:	f383 8811 	msr	BASEPRI, r3
 800ffd6:	f3bf 8f6f 	isb	sy
 800ffda:	f3bf 8f4f 	dsb	sy
 800ffde:	60fb      	str	r3, [r7, #12]
}
 800ffe0:	bf00      	nop
 800ffe2:	bf00      	nop
 800ffe4:	e7fd      	b.n	800ffe2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ffe6:	693b      	ldr	r3, [r7, #16]
 800ffe8:	3318      	adds	r3, #24
 800ffea:	4618      	mov	r0, r3
 800ffec:	f7fe fd70 	bl	800ead0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fff0:	4b1d      	ldr	r3, [pc, #116]	@ (8010068 <xTaskRemoveFromEventList+0xb0>)
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d11d      	bne.n	8010034 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800fff8:	693b      	ldr	r3, [r7, #16]
 800fffa:	3304      	adds	r3, #4
 800fffc:	4618      	mov	r0, r3
 800fffe:	f7fe fd67 	bl	800ead0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010002:	693b      	ldr	r3, [r7, #16]
 8010004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010006:	4b19      	ldr	r3, [pc, #100]	@ (801006c <xTaskRemoveFromEventList+0xb4>)
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	429a      	cmp	r2, r3
 801000c:	d903      	bls.n	8010016 <xTaskRemoveFromEventList+0x5e>
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010012:	4a16      	ldr	r2, [pc, #88]	@ (801006c <xTaskRemoveFromEventList+0xb4>)
 8010014:	6013      	str	r3, [r2, #0]
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801001a:	4613      	mov	r3, r2
 801001c:	009b      	lsls	r3, r3, #2
 801001e:	4413      	add	r3, r2
 8010020:	009b      	lsls	r3, r3, #2
 8010022:	4a13      	ldr	r2, [pc, #76]	@ (8010070 <xTaskRemoveFromEventList+0xb8>)
 8010024:	441a      	add	r2, r3
 8010026:	693b      	ldr	r3, [r7, #16]
 8010028:	3304      	adds	r3, #4
 801002a:	4619      	mov	r1, r3
 801002c:	4610      	mov	r0, r2
 801002e:	f7fe fcf2 	bl	800ea16 <vListInsertEnd>
 8010032:	e005      	b.n	8010040 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010034:	693b      	ldr	r3, [r7, #16]
 8010036:	3318      	adds	r3, #24
 8010038:	4619      	mov	r1, r3
 801003a:	480e      	ldr	r0, [pc, #56]	@ (8010074 <xTaskRemoveFromEventList+0xbc>)
 801003c:	f7fe fceb 	bl	800ea16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010040:	693b      	ldr	r3, [r7, #16]
 8010042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010044:	4b0c      	ldr	r3, [pc, #48]	@ (8010078 <xTaskRemoveFromEventList+0xc0>)
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801004a:	429a      	cmp	r2, r3
 801004c:	d905      	bls.n	801005a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801004e:	2301      	movs	r3, #1
 8010050:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010052:	4b0a      	ldr	r3, [pc, #40]	@ (801007c <xTaskRemoveFromEventList+0xc4>)
 8010054:	2201      	movs	r2, #1
 8010056:	601a      	str	r2, [r3, #0]
 8010058:	e001      	b.n	801005e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801005a:	2300      	movs	r3, #0
 801005c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801005e:	697b      	ldr	r3, [r7, #20]
}
 8010060:	4618      	mov	r0, r3
 8010062:	3718      	adds	r7, #24
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}
 8010068:	2000208c 	.word	0x2000208c
 801006c:	2000206c 	.word	0x2000206c
 8010070:	20001b94 	.word	0x20001b94
 8010074:	20002024 	.word	0x20002024
 8010078:	20001b90 	.word	0x20001b90
 801007c:	20002078 	.word	0x20002078

08010080 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010080:	b480      	push	{r7}
 8010082:	b083      	sub	sp, #12
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010088:	4b06      	ldr	r3, [pc, #24]	@ (80100a4 <vTaskInternalSetTimeOutState+0x24>)
 801008a:	681a      	ldr	r2, [r3, #0]
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010090:	4b05      	ldr	r3, [pc, #20]	@ (80100a8 <vTaskInternalSetTimeOutState+0x28>)
 8010092:	681a      	ldr	r2, [r3, #0]
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	605a      	str	r2, [r3, #4]
}
 8010098:	bf00      	nop
 801009a:	370c      	adds	r7, #12
 801009c:	46bd      	mov	sp, r7
 801009e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a2:	4770      	bx	lr
 80100a4:	2000207c 	.word	0x2000207c
 80100a8:	20002068 	.word	0x20002068

080100ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80100ac:	b580      	push	{r7, lr}
 80100ae:	b088      	sub	sp, #32
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
 80100b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d10b      	bne.n	80100d4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80100bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100c0:	f383 8811 	msr	BASEPRI, r3
 80100c4:	f3bf 8f6f 	isb	sy
 80100c8:	f3bf 8f4f 	dsb	sy
 80100cc:	613b      	str	r3, [r7, #16]
}
 80100ce:	bf00      	nop
 80100d0:	bf00      	nop
 80100d2:	e7fd      	b.n	80100d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80100d4:	683b      	ldr	r3, [r7, #0]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d10b      	bne.n	80100f2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80100da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100de:	f383 8811 	msr	BASEPRI, r3
 80100e2:	f3bf 8f6f 	isb	sy
 80100e6:	f3bf 8f4f 	dsb	sy
 80100ea:	60fb      	str	r3, [r7, #12]
}
 80100ec:	bf00      	nop
 80100ee:	bf00      	nop
 80100f0:	e7fd      	b.n	80100ee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80100f2:	f001 f899 	bl	8011228 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80100f6:	4b1d      	ldr	r3, [pc, #116]	@ (801016c <xTaskCheckForTimeOut+0xc0>)
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	685b      	ldr	r3, [r3, #4]
 8010100:	69ba      	ldr	r2, [r7, #24]
 8010102:	1ad3      	subs	r3, r2, r3
 8010104:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010106:	683b      	ldr	r3, [r7, #0]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801010e:	d102      	bne.n	8010116 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010110:	2300      	movs	r3, #0
 8010112:	61fb      	str	r3, [r7, #28]
 8010114:	e023      	b.n	801015e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	681a      	ldr	r2, [r3, #0]
 801011a:	4b15      	ldr	r3, [pc, #84]	@ (8010170 <xTaskCheckForTimeOut+0xc4>)
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	429a      	cmp	r2, r3
 8010120:	d007      	beq.n	8010132 <xTaskCheckForTimeOut+0x86>
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	685b      	ldr	r3, [r3, #4]
 8010126:	69ba      	ldr	r2, [r7, #24]
 8010128:	429a      	cmp	r2, r3
 801012a:	d302      	bcc.n	8010132 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801012c:	2301      	movs	r3, #1
 801012e:	61fb      	str	r3, [r7, #28]
 8010130:	e015      	b.n	801015e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	697a      	ldr	r2, [r7, #20]
 8010138:	429a      	cmp	r2, r3
 801013a:	d20b      	bcs.n	8010154 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801013c:	683b      	ldr	r3, [r7, #0]
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	697b      	ldr	r3, [r7, #20]
 8010142:	1ad2      	subs	r2, r2, r3
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010148:	6878      	ldr	r0, [r7, #4]
 801014a:	f7ff ff99 	bl	8010080 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801014e:	2300      	movs	r3, #0
 8010150:	61fb      	str	r3, [r7, #28]
 8010152:	e004      	b.n	801015e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	2200      	movs	r2, #0
 8010158:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801015a:	2301      	movs	r3, #1
 801015c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801015e:	f001 f895 	bl	801128c <vPortExitCritical>

	return xReturn;
 8010162:	69fb      	ldr	r3, [r7, #28]
}
 8010164:	4618      	mov	r0, r3
 8010166:	3720      	adds	r7, #32
 8010168:	46bd      	mov	sp, r7
 801016a:	bd80      	pop	{r7, pc}
 801016c:	20002068 	.word	0x20002068
 8010170:	2000207c 	.word	0x2000207c

08010174 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010174:	b480      	push	{r7}
 8010176:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010178:	4b03      	ldr	r3, [pc, #12]	@ (8010188 <vTaskMissedYield+0x14>)
 801017a:	2201      	movs	r2, #1
 801017c:	601a      	str	r2, [r3, #0]
}
 801017e:	bf00      	nop
 8010180:	46bd      	mov	sp, r7
 8010182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010186:	4770      	bx	lr
 8010188:	20002078 	.word	0x20002078

0801018c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801018c:	b580      	push	{r7, lr}
 801018e:	b082      	sub	sp, #8
 8010190:	af00      	add	r7, sp, #0
 8010192:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010194:	f000 f852 	bl	801023c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010198:	4b06      	ldr	r3, [pc, #24]	@ (80101b4 <prvIdleTask+0x28>)
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	2b01      	cmp	r3, #1
 801019e:	d9f9      	bls.n	8010194 <prvIdleTask+0x8>
			{
				taskYIELD();
 80101a0:	4b05      	ldr	r3, [pc, #20]	@ (80101b8 <prvIdleTask+0x2c>)
 80101a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101a6:	601a      	str	r2, [r3, #0]
 80101a8:	f3bf 8f4f 	dsb	sy
 80101ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80101b0:	e7f0      	b.n	8010194 <prvIdleTask+0x8>
 80101b2:	bf00      	nop
 80101b4:	20001b94 	.word	0x20001b94
 80101b8:	e000ed04 	.word	0xe000ed04

080101bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b082      	sub	sp, #8
 80101c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80101c2:	2300      	movs	r3, #0
 80101c4:	607b      	str	r3, [r7, #4]
 80101c6:	e00c      	b.n	80101e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80101c8:	687a      	ldr	r2, [r7, #4]
 80101ca:	4613      	mov	r3, r2
 80101cc:	009b      	lsls	r3, r3, #2
 80101ce:	4413      	add	r3, r2
 80101d0:	009b      	lsls	r3, r3, #2
 80101d2:	4a12      	ldr	r2, [pc, #72]	@ (801021c <prvInitialiseTaskLists+0x60>)
 80101d4:	4413      	add	r3, r2
 80101d6:	4618      	mov	r0, r3
 80101d8:	f7fe fbf0 	bl	800e9bc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	3301      	adds	r3, #1
 80101e0:	607b      	str	r3, [r7, #4]
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	2b37      	cmp	r3, #55	@ 0x37
 80101e6:	d9ef      	bls.n	80101c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80101e8:	480d      	ldr	r0, [pc, #52]	@ (8010220 <prvInitialiseTaskLists+0x64>)
 80101ea:	f7fe fbe7 	bl	800e9bc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80101ee:	480d      	ldr	r0, [pc, #52]	@ (8010224 <prvInitialiseTaskLists+0x68>)
 80101f0:	f7fe fbe4 	bl	800e9bc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80101f4:	480c      	ldr	r0, [pc, #48]	@ (8010228 <prvInitialiseTaskLists+0x6c>)
 80101f6:	f7fe fbe1 	bl	800e9bc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80101fa:	480c      	ldr	r0, [pc, #48]	@ (801022c <prvInitialiseTaskLists+0x70>)
 80101fc:	f7fe fbde 	bl	800e9bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010200:	480b      	ldr	r0, [pc, #44]	@ (8010230 <prvInitialiseTaskLists+0x74>)
 8010202:	f7fe fbdb 	bl	800e9bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010206:	4b0b      	ldr	r3, [pc, #44]	@ (8010234 <prvInitialiseTaskLists+0x78>)
 8010208:	4a05      	ldr	r2, [pc, #20]	@ (8010220 <prvInitialiseTaskLists+0x64>)
 801020a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801020c:	4b0a      	ldr	r3, [pc, #40]	@ (8010238 <prvInitialiseTaskLists+0x7c>)
 801020e:	4a05      	ldr	r2, [pc, #20]	@ (8010224 <prvInitialiseTaskLists+0x68>)
 8010210:	601a      	str	r2, [r3, #0]
}
 8010212:	bf00      	nop
 8010214:	3708      	adds	r7, #8
 8010216:	46bd      	mov	sp, r7
 8010218:	bd80      	pop	{r7, pc}
 801021a:	bf00      	nop
 801021c:	20001b94 	.word	0x20001b94
 8010220:	20001ff4 	.word	0x20001ff4
 8010224:	20002008 	.word	0x20002008
 8010228:	20002024 	.word	0x20002024
 801022c:	20002038 	.word	0x20002038
 8010230:	20002050 	.word	0x20002050
 8010234:	2000201c 	.word	0x2000201c
 8010238:	20002020 	.word	0x20002020

0801023c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b082      	sub	sp, #8
 8010240:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010242:	e019      	b.n	8010278 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010244:	f000 fff0 	bl	8011228 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010248:	4b10      	ldr	r3, [pc, #64]	@ (801028c <prvCheckTasksWaitingTermination+0x50>)
 801024a:	68db      	ldr	r3, [r3, #12]
 801024c:	68db      	ldr	r3, [r3, #12]
 801024e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	3304      	adds	r3, #4
 8010254:	4618      	mov	r0, r3
 8010256:	f7fe fc3b 	bl	800ead0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801025a:	4b0d      	ldr	r3, [pc, #52]	@ (8010290 <prvCheckTasksWaitingTermination+0x54>)
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	3b01      	subs	r3, #1
 8010260:	4a0b      	ldr	r2, [pc, #44]	@ (8010290 <prvCheckTasksWaitingTermination+0x54>)
 8010262:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010264:	4b0b      	ldr	r3, [pc, #44]	@ (8010294 <prvCheckTasksWaitingTermination+0x58>)
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	3b01      	subs	r3, #1
 801026a:	4a0a      	ldr	r2, [pc, #40]	@ (8010294 <prvCheckTasksWaitingTermination+0x58>)
 801026c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801026e:	f001 f80d 	bl	801128c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010272:	6878      	ldr	r0, [r7, #4]
 8010274:	f000 f810 	bl	8010298 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010278:	4b06      	ldr	r3, [pc, #24]	@ (8010294 <prvCheckTasksWaitingTermination+0x58>)
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d1e1      	bne.n	8010244 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010280:	bf00      	nop
 8010282:	bf00      	nop
 8010284:	3708      	adds	r7, #8
 8010286:	46bd      	mov	sp, r7
 8010288:	bd80      	pop	{r7, pc}
 801028a:	bf00      	nop
 801028c:	20002038 	.word	0x20002038
 8010290:	20002064 	.word	0x20002064
 8010294:	2000204c 	.word	0x2000204c

08010298 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010298:	b580      	push	{r7, lr}
 801029a:	b084      	sub	sp, #16
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	3354      	adds	r3, #84	@ 0x54
 80102a4:	4618      	mov	r0, r3
 80102a6:	f001 fe29 	bl	8011efc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d108      	bne.n	80102c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80102b8:	4618      	mov	r0, r3
 80102ba:	f001 f9a5 	bl	8011608 <vPortFree>
				vPortFree( pxTCB );
 80102be:	6878      	ldr	r0, [r7, #4]
 80102c0:	f001 f9a2 	bl	8011608 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80102c4:	e019      	b.n	80102fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80102cc:	2b01      	cmp	r3, #1
 80102ce:	d103      	bne.n	80102d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80102d0:	6878      	ldr	r0, [r7, #4]
 80102d2:	f001 f999 	bl	8011608 <vPortFree>
	}
 80102d6:	e010      	b.n	80102fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80102de:	2b02      	cmp	r3, #2
 80102e0:	d00b      	beq.n	80102fa <prvDeleteTCB+0x62>
	__asm volatile
 80102e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102e6:	f383 8811 	msr	BASEPRI, r3
 80102ea:	f3bf 8f6f 	isb	sy
 80102ee:	f3bf 8f4f 	dsb	sy
 80102f2:	60fb      	str	r3, [r7, #12]
}
 80102f4:	bf00      	nop
 80102f6:	bf00      	nop
 80102f8:	e7fd      	b.n	80102f6 <prvDeleteTCB+0x5e>
	}
 80102fa:	bf00      	nop
 80102fc:	3710      	adds	r7, #16
 80102fe:	46bd      	mov	sp, r7
 8010300:	bd80      	pop	{r7, pc}
	...

08010304 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010304:	b480      	push	{r7}
 8010306:	b083      	sub	sp, #12
 8010308:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801030a:	4b0c      	ldr	r3, [pc, #48]	@ (801033c <prvResetNextTaskUnblockTime+0x38>)
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d104      	bne.n	801031e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010314:	4b0a      	ldr	r3, [pc, #40]	@ (8010340 <prvResetNextTaskUnblockTime+0x3c>)
 8010316:	f04f 32ff 	mov.w	r2, #4294967295
 801031a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801031c:	e008      	b.n	8010330 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801031e:	4b07      	ldr	r3, [pc, #28]	@ (801033c <prvResetNextTaskUnblockTime+0x38>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	68db      	ldr	r3, [r3, #12]
 8010324:	68db      	ldr	r3, [r3, #12]
 8010326:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	685b      	ldr	r3, [r3, #4]
 801032c:	4a04      	ldr	r2, [pc, #16]	@ (8010340 <prvResetNextTaskUnblockTime+0x3c>)
 801032e:	6013      	str	r3, [r2, #0]
}
 8010330:	bf00      	nop
 8010332:	370c      	adds	r7, #12
 8010334:	46bd      	mov	sp, r7
 8010336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033a:	4770      	bx	lr
 801033c:	2000201c 	.word	0x2000201c
 8010340:	20002084 	.word	0x20002084

08010344 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010344:	b480      	push	{r7}
 8010346:	b083      	sub	sp, #12
 8010348:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801034a:	4b0b      	ldr	r3, [pc, #44]	@ (8010378 <xTaskGetSchedulerState+0x34>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d102      	bne.n	8010358 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010352:	2301      	movs	r3, #1
 8010354:	607b      	str	r3, [r7, #4]
 8010356:	e008      	b.n	801036a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010358:	4b08      	ldr	r3, [pc, #32]	@ (801037c <xTaskGetSchedulerState+0x38>)
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d102      	bne.n	8010366 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010360:	2302      	movs	r3, #2
 8010362:	607b      	str	r3, [r7, #4]
 8010364:	e001      	b.n	801036a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010366:	2300      	movs	r3, #0
 8010368:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801036a:	687b      	ldr	r3, [r7, #4]
	}
 801036c:	4618      	mov	r0, r3
 801036e:	370c      	adds	r7, #12
 8010370:	46bd      	mov	sp, r7
 8010372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010376:	4770      	bx	lr
 8010378:	20002070 	.word	0x20002070
 801037c:	2000208c 	.word	0x2000208c

08010380 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010380:	b580      	push	{r7, lr}
 8010382:	b086      	sub	sp, #24
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801038c:	2300      	movs	r3, #0
 801038e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2b00      	cmp	r3, #0
 8010394:	d058      	beq.n	8010448 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010396:	4b2f      	ldr	r3, [pc, #188]	@ (8010454 <xTaskPriorityDisinherit+0xd4>)
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	693a      	ldr	r2, [r7, #16]
 801039c:	429a      	cmp	r2, r3
 801039e:	d00b      	beq.n	80103b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80103a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103a4:	f383 8811 	msr	BASEPRI, r3
 80103a8:	f3bf 8f6f 	isb	sy
 80103ac:	f3bf 8f4f 	dsb	sy
 80103b0:	60fb      	str	r3, [r7, #12]
}
 80103b2:	bf00      	nop
 80103b4:	bf00      	nop
 80103b6:	e7fd      	b.n	80103b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80103b8:	693b      	ldr	r3, [r7, #16]
 80103ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d10b      	bne.n	80103d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80103c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103c4:	f383 8811 	msr	BASEPRI, r3
 80103c8:	f3bf 8f6f 	isb	sy
 80103cc:	f3bf 8f4f 	dsb	sy
 80103d0:	60bb      	str	r3, [r7, #8]
}
 80103d2:	bf00      	nop
 80103d4:	bf00      	nop
 80103d6:	e7fd      	b.n	80103d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103dc:	1e5a      	subs	r2, r3, #1
 80103de:	693b      	ldr	r3, [r7, #16]
 80103e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80103e2:	693b      	ldr	r3, [r7, #16]
 80103e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80103ea:	429a      	cmp	r2, r3
 80103ec:	d02c      	beq.n	8010448 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d128      	bne.n	8010448 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103f6:	693b      	ldr	r3, [r7, #16]
 80103f8:	3304      	adds	r3, #4
 80103fa:	4618      	mov	r0, r3
 80103fc:	f7fe fb68 	bl	800ead0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010400:	693b      	ldr	r3, [r7, #16]
 8010402:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010404:	693b      	ldr	r3, [r7, #16]
 8010406:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010408:	693b      	ldr	r3, [r7, #16]
 801040a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801040c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010414:	693b      	ldr	r3, [r7, #16]
 8010416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010418:	4b0f      	ldr	r3, [pc, #60]	@ (8010458 <xTaskPriorityDisinherit+0xd8>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	429a      	cmp	r2, r3
 801041e:	d903      	bls.n	8010428 <xTaskPriorityDisinherit+0xa8>
 8010420:	693b      	ldr	r3, [r7, #16]
 8010422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010424:	4a0c      	ldr	r2, [pc, #48]	@ (8010458 <xTaskPriorityDisinherit+0xd8>)
 8010426:	6013      	str	r3, [r2, #0]
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801042c:	4613      	mov	r3, r2
 801042e:	009b      	lsls	r3, r3, #2
 8010430:	4413      	add	r3, r2
 8010432:	009b      	lsls	r3, r3, #2
 8010434:	4a09      	ldr	r2, [pc, #36]	@ (801045c <xTaskPriorityDisinherit+0xdc>)
 8010436:	441a      	add	r2, r3
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	3304      	adds	r3, #4
 801043c:	4619      	mov	r1, r3
 801043e:	4610      	mov	r0, r2
 8010440:	f7fe fae9 	bl	800ea16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010444:	2301      	movs	r3, #1
 8010446:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010448:	697b      	ldr	r3, [r7, #20]
	}
 801044a:	4618      	mov	r0, r3
 801044c:	3718      	adds	r7, #24
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}
 8010452:	bf00      	nop
 8010454:	20001b90 	.word	0x20001b90
 8010458:	2000206c 	.word	0x2000206c
 801045c:	20001b94 	.word	0x20001b94

08010460 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010460:	b580      	push	{r7, lr}
 8010462:	b086      	sub	sp, #24
 8010464:	af00      	add	r7, sp, #0
 8010466:	60f8      	str	r0, [r7, #12]
 8010468:	60b9      	str	r1, [r7, #8]
 801046a:	607a      	str	r2, [r7, #4]
 801046c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801046e:	f000 fedb 	bl	8011228 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010472:	4b29      	ldr	r3, [pc, #164]	@ (8010518 <xTaskNotifyWait+0xb8>)
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801047a:	b2db      	uxtb	r3, r3
 801047c:	2b02      	cmp	r3, #2
 801047e:	d01c      	beq.n	80104ba <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010480:	4b25      	ldr	r3, [pc, #148]	@ (8010518 <xTaskNotifyWait+0xb8>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8010488:	68fa      	ldr	r2, [r7, #12]
 801048a:	43d2      	mvns	r2, r2
 801048c:	400a      	ands	r2, r1
 801048e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010492:	4b21      	ldr	r3, [pc, #132]	@ (8010518 <xTaskNotifyWait+0xb8>)
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	2201      	movs	r2, #1
 8010498:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 801049c:	683b      	ldr	r3, [r7, #0]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d00b      	beq.n	80104ba <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80104a2:	2101      	movs	r1, #1
 80104a4:	6838      	ldr	r0, [r7, #0]
 80104a6:	f000 f9e3 	bl	8010870 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80104aa:	4b1c      	ldr	r3, [pc, #112]	@ (801051c <xTaskNotifyWait+0xbc>)
 80104ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104b0:	601a      	str	r2, [r3, #0]
 80104b2:	f3bf 8f4f 	dsb	sy
 80104b6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80104ba:	f000 fee7 	bl	801128c <vPortExitCritical>

		taskENTER_CRITICAL();
 80104be:	f000 feb3 	bl	8011228 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d005      	beq.n	80104d4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80104c8:	4b13      	ldr	r3, [pc, #76]	@ (8010518 <xTaskNotifyWait+0xb8>)
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80104d4:	4b10      	ldr	r3, [pc, #64]	@ (8010518 <xTaskNotifyWait+0xb8>)
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80104dc:	b2db      	uxtb	r3, r3
 80104de:	2b02      	cmp	r3, #2
 80104e0:	d002      	beq.n	80104e8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80104e2:	2300      	movs	r3, #0
 80104e4:	617b      	str	r3, [r7, #20]
 80104e6:	e00a      	b.n	80104fe <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80104e8:	4b0b      	ldr	r3, [pc, #44]	@ (8010518 <xTaskNotifyWait+0xb8>)
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80104f0:	68ba      	ldr	r2, [r7, #8]
 80104f2:	43d2      	mvns	r2, r2
 80104f4:	400a      	ands	r2, r1
 80104f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80104fa:	2301      	movs	r3, #1
 80104fc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80104fe:	4b06      	ldr	r3, [pc, #24]	@ (8010518 <xTaskNotifyWait+0xb8>)
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	2200      	movs	r2, #0
 8010504:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8010508:	f000 fec0 	bl	801128c <vPortExitCritical>

		return xReturn;
 801050c:	697b      	ldr	r3, [r7, #20]
	}
 801050e:	4618      	mov	r0, r3
 8010510:	3718      	adds	r7, #24
 8010512:	46bd      	mov	sp, r7
 8010514:	bd80      	pop	{r7, pc}
 8010516:	bf00      	nop
 8010518:	20001b90 	.word	0x20001b90
 801051c:	e000ed04 	.word	0xe000ed04

08010520 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010520:	b580      	push	{r7, lr}
 8010522:	b08a      	sub	sp, #40	@ 0x28
 8010524:	af00      	add	r7, sp, #0
 8010526:	60f8      	str	r0, [r7, #12]
 8010528:	60b9      	str	r1, [r7, #8]
 801052a:	603b      	str	r3, [r7, #0]
 801052c:	4613      	mov	r3, r2
 801052e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010530:	2301      	movs	r3, #1
 8010532:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	2b00      	cmp	r3, #0
 8010538:	d10b      	bne.n	8010552 <xTaskGenericNotify+0x32>
	__asm volatile
 801053a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801053e:	f383 8811 	msr	BASEPRI, r3
 8010542:	f3bf 8f6f 	isb	sy
 8010546:	f3bf 8f4f 	dsb	sy
 801054a:	61bb      	str	r3, [r7, #24]
}
 801054c:	bf00      	nop
 801054e:	bf00      	nop
 8010550:	e7fd      	b.n	801054e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8010556:	f000 fe67 	bl	8011228 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d004      	beq.n	801056a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010560:	6a3b      	ldr	r3, [r7, #32]
 8010562:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010566:	683b      	ldr	r3, [r7, #0]
 8010568:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801056a:	6a3b      	ldr	r3, [r7, #32]
 801056c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010570:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010572:	6a3b      	ldr	r3, [r7, #32]
 8010574:	2202      	movs	r2, #2
 8010576:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801057a:	79fb      	ldrb	r3, [r7, #7]
 801057c:	2b04      	cmp	r3, #4
 801057e:	d82e      	bhi.n	80105de <xTaskGenericNotify+0xbe>
 8010580:	a201      	add	r2, pc, #4	@ (adr r2, 8010588 <xTaskGenericNotify+0x68>)
 8010582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010586:	bf00      	nop
 8010588:	08010603 	.word	0x08010603
 801058c:	0801059d 	.word	0x0801059d
 8010590:	080105af 	.word	0x080105af
 8010594:	080105bf 	.word	0x080105bf
 8010598:	080105c9 	.word	0x080105c9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801059c:	6a3b      	ldr	r3, [r7, #32]
 801059e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80105a2:	68bb      	ldr	r3, [r7, #8]
 80105a4:	431a      	orrs	r2, r3
 80105a6:	6a3b      	ldr	r3, [r7, #32]
 80105a8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80105ac:	e02c      	b.n	8010608 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80105ae:	6a3b      	ldr	r3, [r7, #32]
 80105b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80105b4:	1c5a      	adds	r2, r3, #1
 80105b6:	6a3b      	ldr	r3, [r7, #32]
 80105b8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80105bc:	e024      	b.n	8010608 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80105be:	6a3b      	ldr	r3, [r7, #32]
 80105c0:	68ba      	ldr	r2, [r7, #8]
 80105c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80105c6:	e01f      	b.n	8010608 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80105c8:	7ffb      	ldrb	r3, [r7, #31]
 80105ca:	2b02      	cmp	r3, #2
 80105cc:	d004      	beq.n	80105d8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80105ce:	6a3b      	ldr	r3, [r7, #32]
 80105d0:	68ba      	ldr	r2, [r7, #8]
 80105d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80105d6:	e017      	b.n	8010608 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80105d8:	2300      	movs	r3, #0
 80105da:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80105dc:	e014      	b.n	8010608 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80105de:	6a3b      	ldr	r3, [r7, #32]
 80105e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80105e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105e8:	d00d      	beq.n	8010606 <xTaskGenericNotify+0xe6>
	__asm volatile
 80105ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105ee:	f383 8811 	msr	BASEPRI, r3
 80105f2:	f3bf 8f6f 	isb	sy
 80105f6:	f3bf 8f4f 	dsb	sy
 80105fa:	617b      	str	r3, [r7, #20]
}
 80105fc:	bf00      	nop
 80105fe:	bf00      	nop
 8010600:	e7fd      	b.n	80105fe <xTaskGenericNotify+0xde>
					break;
 8010602:	bf00      	nop
 8010604:	e000      	b.n	8010608 <xTaskGenericNotify+0xe8>

					break;
 8010606:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010608:	7ffb      	ldrb	r3, [r7, #31]
 801060a:	2b01      	cmp	r3, #1
 801060c:	d13b      	bne.n	8010686 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801060e:	6a3b      	ldr	r3, [r7, #32]
 8010610:	3304      	adds	r3, #4
 8010612:	4618      	mov	r0, r3
 8010614:	f7fe fa5c 	bl	800ead0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8010618:	6a3b      	ldr	r3, [r7, #32]
 801061a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801061c:	4b1d      	ldr	r3, [pc, #116]	@ (8010694 <xTaskGenericNotify+0x174>)
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	429a      	cmp	r2, r3
 8010622:	d903      	bls.n	801062c <xTaskGenericNotify+0x10c>
 8010624:	6a3b      	ldr	r3, [r7, #32]
 8010626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010628:	4a1a      	ldr	r2, [pc, #104]	@ (8010694 <xTaskGenericNotify+0x174>)
 801062a:	6013      	str	r3, [r2, #0]
 801062c:	6a3b      	ldr	r3, [r7, #32]
 801062e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010630:	4613      	mov	r3, r2
 8010632:	009b      	lsls	r3, r3, #2
 8010634:	4413      	add	r3, r2
 8010636:	009b      	lsls	r3, r3, #2
 8010638:	4a17      	ldr	r2, [pc, #92]	@ (8010698 <xTaskGenericNotify+0x178>)
 801063a:	441a      	add	r2, r3
 801063c:	6a3b      	ldr	r3, [r7, #32]
 801063e:	3304      	adds	r3, #4
 8010640:	4619      	mov	r1, r3
 8010642:	4610      	mov	r0, r2
 8010644:	f7fe f9e7 	bl	800ea16 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010648:	6a3b      	ldr	r3, [r7, #32]
 801064a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801064c:	2b00      	cmp	r3, #0
 801064e:	d00b      	beq.n	8010668 <xTaskGenericNotify+0x148>
	__asm volatile
 8010650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010654:	f383 8811 	msr	BASEPRI, r3
 8010658:	f3bf 8f6f 	isb	sy
 801065c:	f3bf 8f4f 	dsb	sy
 8010660:	613b      	str	r3, [r7, #16]
}
 8010662:	bf00      	nop
 8010664:	bf00      	nop
 8010666:	e7fd      	b.n	8010664 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010668:	6a3b      	ldr	r3, [r7, #32]
 801066a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801066c:	4b0b      	ldr	r3, [pc, #44]	@ (801069c <xTaskGenericNotify+0x17c>)
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010672:	429a      	cmp	r2, r3
 8010674:	d907      	bls.n	8010686 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8010676:	4b0a      	ldr	r3, [pc, #40]	@ (80106a0 <xTaskGenericNotify+0x180>)
 8010678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801067c:	601a      	str	r2, [r3, #0]
 801067e:	f3bf 8f4f 	dsb	sy
 8010682:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010686:	f000 fe01 	bl	801128c <vPortExitCritical>

		return xReturn;
 801068a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 801068c:	4618      	mov	r0, r3
 801068e:	3728      	adds	r7, #40	@ 0x28
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}
 8010694:	2000206c 	.word	0x2000206c
 8010698:	20001b94 	.word	0x20001b94
 801069c:	20001b90 	.word	0x20001b90
 80106a0:	e000ed04 	.word	0xe000ed04

080106a4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b08e      	sub	sp, #56	@ 0x38
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	60f8      	str	r0, [r7, #12]
 80106ac:	60b9      	str	r1, [r7, #8]
 80106ae:	603b      	str	r3, [r7, #0]
 80106b0:	4613      	mov	r3, r2
 80106b2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80106b4:	2301      	movs	r3, #1
 80106b6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d10b      	bne.n	80106d6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80106be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106c2:	f383 8811 	msr	BASEPRI, r3
 80106c6:	f3bf 8f6f 	isb	sy
 80106ca:	f3bf 8f4f 	dsb	sy
 80106ce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80106d0:	bf00      	nop
 80106d2:	bf00      	nop
 80106d4:	e7fd      	b.n	80106d2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80106d6:	f000 fe87 	bl	80113e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80106de:	f3ef 8211 	mrs	r2, BASEPRI
 80106e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106e6:	f383 8811 	msr	BASEPRI, r3
 80106ea:	f3bf 8f6f 	isb	sy
 80106ee:	f3bf 8f4f 	dsb	sy
 80106f2:	623a      	str	r2, [r7, #32]
 80106f4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80106f6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80106f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80106fa:	683b      	ldr	r3, [r7, #0]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d004      	beq.n	801070a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010702:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010706:	683b      	ldr	r3, [r7, #0]
 8010708:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010710:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010716:	2202      	movs	r2, #2
 8010718:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801071c:	79fb      	ldrb	r3, [r7, #7]
 801071e:	2b04      	cmp	r3, #4
 8010720:	d82e      	bhi.n	8010780 <xTaskGenericNotifyFromISR+0xdc>
 8010722:	a201      	add	r2, pc, #4	@ (adr r2, 8010728 <xTaskGenericNotifyFromISR+0x84>)
 8010724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010728:	080107a5 	.word	0x080107a5
 801072c:	0801073d 	.word	0x0801073d
 8010730:	0801074f 	.word	0x0801074f
 8010734:	0801075f 	.word	0x0801075f
 8010738:	08010769 	.word	0x08010769
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801073c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010742:	68bb      	ldr	r3, [r7, #8]
 8010744:	431a      	orrs	r2, r3
 8010746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010748:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801074c:	e02d      	b.n	80107aa <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801074e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010750:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010754:	1c5a      	adds	r2, r3, #1
 8010756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010758:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801075c:	e025      	b.n	80107aa <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801075e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010760:	68ba      	ldr	r2, [r7, #8]
 8010762:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010766:	e020      	b.n	80107aa <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010768:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801076c:	2b02      	cmp	r3, #2
 801076e:	d004      	beq.n	801077a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010772:	68ba      	ldr	r2, [r7, #8]
 8010774:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010778:	e017      	b.n	80107aa <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 801077a:	2300      	movs	r3, #0
 801077c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801077e:	e014      	b.n	80107aa <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010782:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010786:	f1b3 3fff 	cmp.w	r3, #4294967295
 801078a:	d00d      	beq.n	80107a8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 801078c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010790:	f383 8811 	msr	BASEPRI, r3
 8010794:	f3bf 8f6f 	isb	sy
 8010798:	f3bf 8f4f 	dsb	sy
 801079c:	61bb      	str	r3, [r7, #24]
}
 801079e:	bf00      	nop
 80107a0:	bf00      	nop
 80107a2:	e7fd      	b.n	80107a0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80107a4:	bf00      	nop
 80107a6:	e000      	b.n	80107aa <xTaskGenericNotifyFromISR+0x106>
					break;
 80107a8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80107aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80107ae:	2b01      	cmp	r3, #1
 80107b0:	d147      	bne.n	8010842 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80107b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d00b      	beq.n	80107d2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80107ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107be:	f383 8811 	msr	BASEPRI, r3
 80107c2:	f3bf 8f6f 	isb	sy
 80107c6:	f3bf 8f4f 	dsb	sy
 80107ca:	617b      	str	r3, [r7, #20]
}
 80107cc:	bf00      	nop
 80107ce:	bf00      	nop
 80107d0:	e7fd      	b.n	80107ce <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107d2:	4b21      	ldr	r3, [pc, #132]	@ (8010858 <xTaskGenericNotifyFromISR+0x1b4>)
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d11d      	bne.n	8010816 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107dc:	3304      	adds	r3, #4
 80107de:	4618      	mov	r0, r3
 80107e0:	f7fe f976 	bl	800ead0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80107e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107e8:	4b1c      	ldr	r3, [pc, #112]	@ (801085c <xTaskGenericNotifyFromISR+0x1b8>)
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	429a      	cmp	r2, r3
 80107ee:	d903      	bls.n	80107f8 <xTaskGenericNotifyFromISR+0x154>
 80107f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107f4:	4a19      	ldr	r2, [pc, #100]	@ (801085c <xTaskGenericNotifyFromISR+0x1b8>)
 80107f6:	6013      	str	r3, [r2, #0]
 80107f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107fc:	4613      	mov	r3, r2
 80107fe:	009b      	lsls	r3, r3, #2
 8010800:	4413      	add	r3, r2
 8010802:	009b      	lsls	r3, r3, #2
 8010804:	4a16      	ldr	r2, [pc, #88]	@ (8010860 <xTaskGenericNotifyFromISR+0x1bc>)
 8010806:	441a      	add	r2, r3
 8010808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801080a:	3304      	adds	r3, #4
 801080c:	4619      	mov	r1, r3
 801080e:	4610      	mov	r0, r2
 8010810:	f7fe f901 	bl	800ea16 <vListInsertEnd>
 8010814:	e005      	b.n	8010822 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010818:	3318      	adds	r3, #24
 801081a:	4619      	mov	r1, r3
 801081c:	4811      	ldr	r0, [pc, #68]	@ (8010864 <xTaskGenericNotifyFromISR+0x1c0>)
 801081e:	f7fe f8fa 	bl	800ea16 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010826:	4b10      	ldr	r3, [pc, #64]	@ (8010868 <xTaskGenericNotifyFromISR+0x1c4>)
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801082c:	429a      	cmp	r2, r3
 801082e:	d908      	bls.n	8010842 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010832:	2b00      	cmp	r3, #0
 8010834:	d002      	beq.n	801083c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010838:	2201      	movs	r2, #1
 801083a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801083c:	4b0b      	ldr	r3, [pc, #44]	@ (801086c <xTaskGenericNotifyFromISR+0x1c8>)
 801083e:	2201      	movs	r2, #1
 8010840:	601a      	str	r2, [r3, #0]
 8010842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010844:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	f383 8811 	msr	BASEPRI, r3
}
 801084c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801084e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8010850:	4618      	mov	r0, r3
 8010852:	3738      	adds	r7, #56	@ 0x38
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}
 8010858:	2000208c 	.word	0x2000208c
 801085c:	2000206c 	.word	0x2000206c
 8010860:	20001b94 	.word	0x20001b94
 8010864:	20002024 	.word	0x20002024
 8010868:	20001b90 	.word	0x20001b90
 801086c:	20002078 	.word	0x20002078

08010870 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b084      	sub	sp, #16
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
 8010878:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801087a:	4b21      	ldr	r3, [pc, #132]	@ (8010900 <prvAddCurrentTaskToDelayedList+0x90>)
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010880:	4b20      	ldr	r3, [pc, #128]	@ (8010904 <prvAddCurrentTaskToDelayedList+0x94>)
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	3304      	adds	r3, #4
 8010886:	4618      	mov	r0, r3
 8010888:	f7fe f922 	bl	800ead0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010892:	d10a      	bne.n	80108aa <prvAddCurrentTaskToDelayedList+0x3a>
 8010894:	683b      	ldr	r3, [r7, #0]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d007      	beq.n	80108aa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801089a:	4b1a      	ldr	r3, [pc, #104]	@ (8010904 <prvAddCurrentTaskToDelayedList+0x94>)
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	3304      	adds	r3, #4
 80108a0:	4619      	mov	r1, r3
 80108a2:	4819      	ldr	r0, [pc, #100]	@ (8010908 <prvAddCurrentTaskToDelayedList+0x98>)
 80108a4:	f7fe f8b7 	bl	800ea16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80108a8:	e026      	b.n	80108f8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80108aa:	68fa      	ldr	r2, [r7, #12]
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	4413      	add	r3, r2
 80108b0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80108b2:	4b14      	ldr	r3, [pc, #80]	@ (8010904 <prvAddCurrentTaskToDelayedList+0x94>)
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	68ba      	ldr	r2, [r7, #8]
 80108b8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80108ba:	68ba      	ldr	r2, [r7, #8]
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	429a      	cmp	r2, r3
 80108c0:	d209      	bcs.n	80108d6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108c2:	4b12      	ldr	r3, [pc, #72]	@ (801090c <prvAddCurrentTaskToDelayedList+0x9c>)
 80108c4:	681a      	ldr	r2, [r3, #0]
 80108c6:	4b0f      	ldr	r3, [pc, #60]	@ (8010904 <prvAddCurrentTaskToDelayedList+0x94>)
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	3304      	adds	r3, #4
 80108cc:	4619      	mov	r1, r3
 80108ce:	4610      	mov	r0, r2
 80108d0:	f7fe f8c5 	bl	800ea5e <vListInsert>
}
 80108d4:	e010      	b.n	80108f8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108d6:	4b0e      	ldr	r3, [pc, #56]	@ (8010910 <prvAddCurrentTaskToDelayedList+0xa0>)
 80108d8:	681a      	ldr	r2, [r3, #0]
 80108da:	4b0a      	ldr	r3, [pc, #40]	@ (8010904 <prvAddCurrentTaskToDelayedList+0x94>)
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	3304      	adds	r3, #4
 80108e0:	4619      	mov	r1, r3
 80108e2:	4610      	mov	r0, r2
 80108e4:	f7fe f8bb 	bl	800ea5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80108e8:	4b0a      	ldr	r3, [pc, #40]	@ (8010914 <prvAddCurrentTaskToDelayedList+0xa4>)
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	68ba      	ldr	r2, [r7, #8]
 80108ee:	429a      	cmp	r2, r3
 80108f0:	d202      	bcs.n	80108f8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80108f2:	4a08      	ldr	r2, [pc, #32]	@ (8010914 <prvAddCurrentTaskToDelayedList+0xa4>)
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	6013      	str	r3, [r2, #0]
}
 80108f8:	bf00      	nop
 80108fa:	3710      	adds	r7, #16
 80108fc:	46bd      	mov	sp, r7
 80108fe:	bd80      	pop	{r7, pc}
 8010900:	20002068 	.word	0x20002068
 8010904:	20001b90 	.word	0x20001b90
 8010908:	20002050 	.word	0x20002050
 801090c:	20002020 	.word	0x20002020
 8010910:	2000201c 	.word	0x2000201c
 8010914:	20002084 	.word	0x20002084

08010918 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b08a      	sub	sp, #40	@ 0x28
 801091c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801091e:	2300      	movs	r3, #0
 8010920:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010922:	f000 fb13 	bl	8010f4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010926:	4b1d      	ldr	r3, [pc, #116]	@ (801099c <xTimerCreateTimerTask+0x84>)
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d021      	beq.n	8010972 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801092e:	2300      	movs	r3, #0
 8010930:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010932:	2300      	movs	r3, #0
 8010934:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010936:	1d3a      	adds	r2, r7, #4
 8010938:	f107 0108 	add.w	r1, r7, #8
 801093c:	f107 030c 	add.w	r3, r7, #12
 8010940:	4618      	mov	r0, r3
 8010942:	f7fe f821 	bl	800e988 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010946:	6879      	ldr	r1, [r7, #4]
 8010948:	68bb      	ldr	r3, [r7, #8]
 801094a:	68fa      	ldr	r2, [r7, #12]
 801094c:	9202      	str	r2, [sp, #8]
 801094e:	9301      	str	r3, [sp, #4]
 8010950:	2302      	movs	r3, #2
 8010952:	9300      	str	r3, [sp, #0]
 8010954:	2300      	movs	r3, #0
 8010956:	460a      	mov	r2, r1
 8010958:	4911      	ldr	r1, [pc, #68]	@ (80109a0 <xTimerCreateTimerTask+0x88>)
 801095a:	4812      	ldr	r0, [pc, #72]	@ (80109a4 <xTimerCreateTimerTask+0x8c>)
 801095c:	f7fe fe9a 	bl	800f694 <xTaskCreateStatic>
 8010960:	4603      	mov	r3, r0
 8010962:	4a11      	ldr	r2, [pc, #68]	@ (80109a8 <xTimerCreateTimerTask+0x90>)
 8010964:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010966:	4b10      	ldr	r3, [pc, #64]	@ (80109a8 <xTimerCreateTimerTask+0x90>)
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	2b00      	cmp	r3, #0
 801096c:	d001      	beq.n	8010972 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801096e:	2301      	movs	r3, #1
 8010970:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d10b      	bne.n	8010990 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801097c:	f383 8811 	msr	BASEPRI, r3
 8010980:	f3bf 8f6f 	isb	sy
 8010984:	f3bf 8f4f 	dsb	sy
 8010988:	613b      	str	r3, [r7, #16]
}
 801098a:	bf00      	nop
 801098c:	bf00      	nop
 801098e:	e7fd      	b.n	801098c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010990:	697b      	ldr	r3, [r7, #20]
}
 8010992:	4618      	mov	r0, r3
 8010994:	3718      	adds	r7, #24
 8010996:	46bd      	mov	sp, r7
 8010998:	bd80      	pop	{r7, pc}
 801099a:	bf00      	nop
 801099c:	200020c0 	.word	0x200020c0
 80109a0:	080144d4 	.word	0x080144d4
 80109a4:	08010ae5 	.word	0x08010ae5
 80109a8:	200020c4 	.word	0x200020c4

080109ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80109ac:	b580      	push	{r7, lr}
 80109ae:	b08a      	sub	sp, #40	@ 0x28
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	60f8      	str	r0, [r7, #12]
 80109b4:	60b9      	str	r1, [r7, #8]
 80109b6:	607a      	str	r2, [r7, #4]
 80109b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80109ba:	2300      	movs	r3, #0
 80109bc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d10b      	bne.n	80109dc <xTimerGenericCommand+0x30>
	__asm volatile
 80109c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109c8:	f383 8811 	msr	BASEPRI, r3
 80109cc:	f3bf 8f6f 	isb	sy
 80109d0:	f3bf 8f4f 	dsb	sy
 80109d4:	623b      	str	r3, [r7, #32]
}
 80109d6:	bf00      	nop
 80109d8:	bf00      	nop
 80109da:	e7fd      	b.n	80109d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80109dc:	4b19      	ldr	r3, [pc, #100]	@ (8010a44 <xTimerGenericCommand+0x98>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d02a      	beq.n	8010a3a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80109e4:	68bb      	ldr	r3, [r7, #8]
 80109e6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80109f0:	68bb      	ldr	r3, [r7, #8]
 80109f2:	2b05      	cmp	r3, #5
 80109f4:	dc18      	bgt.n	8010a28 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80109f6:	f7ff fca5 	bl	8010344 <xTaskGetSchedulerState>
 80109fa:	4603      	mov	r3, r0
 80109fc:	2b02      	cmp	r3, #2
 80109fe:	d109      	bne.n	8010a14 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010a00:	4b10      	ldr	r3, [pc, #64]	@ (8010a44 <xTimerGenericCommand+0x98>)
 8010a02:	6818      	ldr	r0, [r3, #0]
 8010a04:	f107 0110 	add.w	r1, r7, #16
 8010a08:	2300      	movs	r3, #0
 8010a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a0c:	f7fe f9d0 	bl	800edb0 <xQueueGenericSend>
 8010a10:	6278      	str	r0, [r7, #36]	@ 0x24
 8010a12:	e012      	b.n	8010a3a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010a14:	4b0b      	ldr	r3, [pc, #44]	@ (8010a44 <xTimerGenericCommand+0x98>)
 8010a16:	6818      	ldr	r0, [r3, #0]
 8010a18:	f107 0110 	add.w	r1, r7, #16
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	2200      	movs	r2, #0
 8010a20:	f7fe f9c6 	bl	800edb0 <xQueueGenericSend>
 8010a24:	6278      	str	r0, [r7, #36]	@ 0x24
 8010a26:	e008      	b.n	8010a3a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010a28:	4b06      	ldr	r3, [pc, #24]	@ (8010a44 <xTimerGenericCommand+0x98>)
 8010a2a:	6818      	ldr	r0, [r3, #0]
 8010a2c:	f107 0110 	add.w	r1, r7, #16
 8010a30:	2300      	movs	r3, #0
 8010a32:	683a      	ldr	r2, [r7, #0]
 8010a34:	f7fe fabe 	bl	800efb4 <xQueueGenericSendFromISR>
 8010a38:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	3728      	adds	r7, #40	@ 0x28
 8010a40:	46bd      	mov	sp, r7
 8010a42:	bd80      	pop	{r7, pc}
 8010a44:	200020c0 	.word	0x200020c0

08010a48 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b088      	sub	sp, #32
 8010a4c:	af02      	add	r7, sp, #8
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a52:	4b23      	ldr	r3, [pc, #140]	@ (8010ae0 <prvProcessExpiredTimer+0x98>)
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	68db      	ldr	r3, [r3, #12]
 8010a58:	68db      	ldr	r3, [r3, #12]
 8010a5a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	3304      	adds	r3, #4
 8010a60:	4618      	mov	r0, r3
 8010a62:	f7fe f835 	bl	800ead0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010a66:	697b      	ldr	r3, [r7, #20]
 8010a68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010a6c:	f003 0304 	and.w	r3, r3, #4
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d023      	beq.n	8010abc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010a74:	697b      	ldr	r3, [r7, #20]
 8010a76:	699a      	ldr	r2, [r3, #24]
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	18d1      	adds	r1, r2, r3
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	683a      	ldr	r2, [r7, #0]
 8010a80:	6978      	ldr	r0, [r7, #20]
 8010a82:	f000 f8d5 	bl	8010c30 <prvInsertTimerInActiveList>
 8010a86:	4603      	mov	r3, r0
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d020      	beq.n	8010ace <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	9300      	str	r3, [sp, #0]
 8010a90:	2300      	movs	r3, #0
 8010a92:	687a      	ldr	r2, [r7, #4]
 8010a94:	2100      	movs	r1, #0
 8010a96:	6978      	ldr	r0, [r7, #20]
 8010a98:	f7ff ff88 	bl	80109ac <xTimerGenericCommand>
 8010a9c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010a9e:	693b      	ldr	r3, [r7, #16]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d114      	bne.n	8010ace <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa8:	f383 8811 	msr	BASEPRI, r3
 8010aac:	f3bf 8f6f 	isb	sy
 8010ab0:	f3bf 8f4f 	dsb	sy
 8010ab4:	60fb      	str	r3, [r7, #12]
}
 8010ab6:	bf00      	nop
 8010ab8:	bf00      	nop
 8010aba:	e7fd      	b.n	8010ab8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010abc:	697b      	ldr	r3, [r7, #20]
 8010abe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010ac2:	f023 0301 	bic.w	r3, r3, #1
 8010ac6:	b2da      	uxtb	r2, r3
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010ace:	697b      	ldr	r3, [r7, #20]
 8010ad0:	6a1b      	ldr	r3, [r3, #32]
 8010ad2:	6978      	ldr	r0, [r7, #20]
 8010ad4:	4798      	blx	r3
}
 8010ad6:	bf00      	nop
 8010ad8:	3718      	adds	r7, #24
 8010ada:	46bd      	mov	sp, r7
 8010adc:	bd80      	pop	{r7, pc}
 8010ade:	bf00      	nop
 8010ae0:	200020b8 	.word	0x200020b8

08010ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b084      	sub	sp, #16
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010aec:	f107 0308 	add.w	r3, r7, #8
 8010af0:	4618      	mov	r0, r3
 8010af2:	f000 f859 	bl	8010ba8 <prvGetNextExpireTime>
 8010af6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010af8:	68bb      	ldr	r3, [r7, #8]
 8010afa:	4619      	mov	r1, r3
 8010afc:	68f8      	ldr	r0, [r7, #12]
 8010afe:	f000 f805 	bl	8010b0c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010b02:	f000 f8d7 	bl	8010cb4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b06:	bf00      	nop
 8010b08:	e7f0      	b.n	8010aec <prvTimerTask+0x8>
	...

08010b0c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b084      	sub	sp, #16
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
 8010b14:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010b16:	f7ff f821 	bl	800fb5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010b1a:	f107 0308 	add.w	r3, r7, #8
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f000 f866 	bl	8010bf0 <prvSampleTimeNow>
 8010b24:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010b26:	68bb      	ldr	r3, [r7, #8]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d130      	bne.n	8010b8e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d10a      	bne.n	8010b48 <prvProcessTimerOrBlockTask+0x3c>
 8010b32:	687a      	ldr	r2, [r7, #4]
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d806      	bhi.n	8010b48 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010b3a:	f7ff f81d 	bl	800fb78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010b3e:	68f9      	ldr	r1, [r7, #12]
 8010b40:	6878      	ldr	r0, [r7, #4]
 8010b42:	f7ff ff81 	bl	8010a48 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010b46:	e024      	b.n	8010b92 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d008      	beq.n	8010b60 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010b4e:	4b13      	ldr	r3, [pc, #76]	@ (8010b9c <prvProcessTimerOrBlockTask+0x90>)
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d101      	bne.n	8010b5c <prvProcessTimerOrBlockTask+0x50>
 8010b58:	2301      	movs	r3, #1
 8010b5a:	e000      	b.n	8010b5e <prvProcessTimerOrBlockTask+0x52>
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010b60:	4b0f      	ldr	r3, [pc, #60]	@ (8010ba0 <prvProcessTimerOrBlockTask+0x94>)
 8010b62:	6818      	ldr	r0, [r3, #0]
 8010b64:	687a      	ldr	r2, [r7, #4]
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	1ad3      	subs	r3, r2, r3
 8010b6a:	683a      	ldr	r2, [r7, #0]
 8010b6c:	4619      	mov	r1, r3
 8010b6e:	f7fe fd5d 	bl	800f62c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010b72:	f7ff f801 	bl	800fb78 <xTaskResumeAll>
 8010b76:	4603      	mov	r3, r0
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d10a      	bne.n	8010b92 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010b7c:	4b09      	ldr	r3, [pc, #36]	@ (8010ba4 <prvProcessTimerOrBlockTask+0x98>)
 8010b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b82:	601a      	str	r2, [r3, #0]
 8010b84:	f3bf 8f4f 	dsb	sy
 8010b88:	f3bf 8f6f 	isb	sy
}
 8010b8c:	e001      	b.n	8010b92 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010b8e:	f7fe fff3 	bl	800fb78 <xTaskResumeAll>
}
 8010b92:	bf00      	nop
 8010b94:	3710      	adds	r7, #16
 8010b96:	46bd      	mov	sp, r7
 8010b98:	bd80      	pop	{r7, pc}
 8010b9a:	bf00      	nop
 8010b9c:	200020bc 	.word	0x200020bc
 8010ba0:	200020c0 	.word	0x200020c0
 8010ba4:	e000ed04 	.word	0xe000ed04

08010ba8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010ba8:	b480      	push	{r7}
 8010baa:	b085      	sub	sp, #20
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8010bec <prvGetNextExpireTime+0x44>)
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d101      	bne.n	8010bbe <prvGetNextExpireTime+0x16>
 8010bba:	2201      	movs	r2, #1
 8010bbc:	e000      	b.n	8010bc0 <prvGetNextExpireTime+0x18>
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d105      	bne.n	8010bd8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010bcc:	4b07      	ldr	r3, [pc, #28]	@ (8010bec <prvGetNextExpireTime+0x44>)
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	68db      	ldr	r3, [r3, #12]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	60fb      	str	r3, [r7, #12]
 8010bd6:	e001      	b.n	8010bdc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010bd8:	2300      	movs	r3, #0
 8010bda:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
}
 8010bde:	4618      	mov	r0, r3
 8010be0:	3714      	adds	r7, #20
 8010be2:	46bd      	mov	sp, r7
 8010be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be8:	4770      	bx	lr
 8010bea:	bf00      	nop
 8010bec:	200020b8 	.word	0x200020b8

08010bf0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b084      	sub	sp, #16
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010bf8:	f7ff f85c 	bl	800fcb4 <xTaskGetTickCount>
 8010bfc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8010c2c <prvSampleTimeNow+0x3c>)
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	68fa      	ldr	r2, [r7, #12]
 8010c04:	429a      	cmp	r2, r3
 8010c06:	d205      	bcs.n	8010c14 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010c08:	f000 f93a 	bl	8010e80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	2201      	movs	r2, #1
 8010c10:	601a      	str	r2, [r3, #0]
 8010c12:	e002      	b.n	8010c1a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	2200      	movs	r2, #0
 8010c18:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010c1a:	4a04      	ldr	r2, [pc, #16]	@ (8010c2c <prvSampleTimeNow+0x3c>)
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010c20:	68fb      	ldr	r3, [r7, #12]
}
 8010c22:	4618      	mov	r0, r3
 8010c24:	3710      	adds	r7, #16
 8010c26:	46bd      	mov	sp, r7
 8010c28:	bd80      	pop	{r7, pc}
 8010c2a:	bf00      	nop
 8010c2c:	200020c8 	.word	0x200020c8

08010c30 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b086      	sub	sp, #24
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	60f8      	str	r0, [r7, #12]
 8010c38:	60b9      	str	r1, [r7, #8]
 8010c3a:	607a      	str	r2, [r7, #4]
 8010c3c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010c3e:	2300      	movs	r3, #0
 8010c40:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	68ba      	ldr	r2, [r7, #8]
 8010c46:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	68fa      	ldr	r2, [r7, #12]
 8010c4c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010c4e:	68ba      	ldr	r2, [r7, #8]
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d812      	bhi.n	8010c7c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c56:	687a      	ldr	r2, [r7, #4]
 8010c58:	683b      	ldr	r3, [r7, #0]
 8010c5a:	1ad2      	subs	r2, r2, r3
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	699b      	ldr	r3, [r3, #24]
 8010c60:	429a      	cmp	r2, r3
 8010c62:	d302      	bcc.n	8010c6a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010c64:	2301      	movs	r3, #1
 8010c66:	617b      	str	r3, [r7, #20]
 8010c68:	e01b      	b.n	8010ca2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010c6a:	4b10      	ldr	r3, [pc, #64]	@ (8010cac <prvInsertTimerInActiveList+0x7c>)
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	3304      	adds	r3, #4
 8010c72:	4619      	mov	r1, r3
 8010c74:	4610      	mov	r0, r2
 8010c76:	f7fd fef2 	bl	800ea5e <vListInsert>
 8010c7a:	e012      	b.n	8010ca2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010c7c:	687a      	ldr	r2, [r7, #4]
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	429a      	cmp	r2, r3
 8010c82:	d206      	bcs.n	8010c92 <prvInsertTimerInActiveList+0x62>
 8010c84:	68ba      	ldr	r2, [r7, #8]
 8010c86:	683b      	ldr	r3, [r7, #0]
 8010c88:	429a      	cmp	r2, r3
 8010c8a:	d302      	bcc.n	8010c92 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010c8c:	2301      	movs	r3, #1
 8010c8e:	617b      	str	r3, [r7, #20]
 8010c90:	e007      	b.n	8010ca2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010c92:	4b07      	ldr	r3, [pc, #28]	@ (8010cb0 <prvInsertTimerInActiveList+0x80>)
 8010c94:	681a      	ldr	r2, [r3, #0]
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	3304      	adds	r3, #4
 8010c9a:	4619      	mov	r1, r3
 8010c9c:	4610      	mov	r0, r2
 8010c9e:	f7fd fede 	bl	800ea5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010ca2:	697b      	ldr	r3, [r7, #20]
}
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	3718      	adds	r7, #24
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}
 8010cac:	200020bc 	.word	0x200020bc
 8010cb0:	200020b8 	.word	0x200020b8

08010cb4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b08e      	sub	sp, #56	@ 0x38
 8010cb8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010cba:	e0ce      	b.n	8010e5a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	da19      	bge.n	8010cf6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010cc2:	1d3b      	adds	r3, r7, #4
 8010cc4:	3304      	adds	r3, #4
 8010cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d10b      	bne.n	8010ce6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cd2:	f383 8811 	msr	BASEPRI, r3
 8010cd6:	f3bf 8f6f 	isb	sy
 8010cda:	f3bf 8f4f 	dsb	sy
 8010cde:	61fb      	str	r3, [r7, #28]
}
 8010ce0:	bf00      	nop
 8010ce2:	bf00      	nop
 8010ce4:	e7fd      	b.n	8010ce2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cec:	6850      	ldr	r0, [r2, #4]
 8010cee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cf0:	6892      	ldr	r2, [r2, #8]
 8010cf2:	4611      	mov	r1, r2
 8010cf4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	f2c0 80ae 	blt.w	8010e5a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d04:	695b      	ldr	r3, [r3, #20]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d004      	beq.n	8010d14 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d0c:	3304      	adds	r3, #4
 8010d0e:	4618      	mov	r0, r3
 8010d10:	f7fd fede 	bl	800ead0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010d14:	463b      	mov	r3, r7
 8010d16:	4618      	mov	r0, r3
 8010d18:	f7ff ff6a 	bl	8010bf0 <prvSampleTimeNow>
 8010d1c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2b09      	cmp	r3, #9
 8010d22:	f200 8097 	bhi.w	8010e54 <prvProcessReceivedCommands+0x1a0>
 8010d26:	a201      	add	r2, pc, #4	@ (adr r2, 8010d2c <prvProcessReceivedCommands+0x78>)
 8010d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d2c:	08010d55 	.word	0x08010d55
 8010d30:	08010d55 	.word	0x08010d55
 8010d34:	08010d55 	.word	0x08010d55
 8010d38:	08010dcb 	.word	0x08010dcb
 8010d3c:	08010ddf 	.word	0x08010ddf
 8010d40:	08010e2b 	.word	0x08010e2b
 8010d44:	08010d55 	.word	0x08010d55
 8010d48:	08010d55 	.word	0x08010d55
 8010d4c:	08010dcb 	.word	0x08010dcb
 8010d50:	08010ddf 	.word	0x08010ddf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d5a:	f043 0301 	orr.w	r3, r3, #1
 8010d5e:	b2da      	uxtb	r2, r3
 8010d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010d66:	68ba      	ldr	r2, [r7, #8]
 8010d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d6a:	699b      	ldr	r3, [r3, #24]
 8010d6c:	18d1      	adds	r1, r2, r3
 8010d6e:	68bb      	ldr	r3, [r7, #8]
 8010d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010d74:	f7ff ff5c 	bl	8010c30 <prvInsertTimerInActiveList>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d06c      	beq.n	8010e58 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d80:	6a1b      	ldr	r3, [r3, #32]
 8010d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010d84:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d8c:	f003 0304 	and.w	r3, r3, #4
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d061      	beq.n	8010e58 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010d94:	68ba      	ldr	r2, [r7, #8]
 8010d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d98:	699b      	ldr	r3, [r3, #24]
 8010d9a:	441a      	add	r2, r3
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	9300      	str	r3, [sp, #0]
 8010da0:	2300      	movs	r3, #0
 8010da2:	2100      	movs	r1, #0
 8010da4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010da6:	f7ff fe01 	bl	80109ac <xTimerGenericCommand>
 8010daa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010dac:	6a3b      	ldr	r3, [r7, #32]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d152      	bne.n	8010e58 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010db6:	f383 8811 	msr	BASEPRI, r3
 8010dba:	f3bf 8f6f 	isb	sy
 8010dbe:	f3bf 8f4f 	dsb	sy
 8010dc2:	61bb      	str	r3, [r7, #24]
}
 8010dc4:	bf00      	nop
 8010dc6:	bf00      	nop
 8010dc8:	e7fd      	b.n	8010dc6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010dd0:	f023 0301 	bic.w	r3, r3, #1
 8010dd4:	b2da      	uxtb	r2, r3
 8010dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dd8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010ddc:	e03d      	b.n	8010e5a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010de4:	f043 0301 	orr.w	r3, r3, #1
 8010de8:	b2da      	uxtb	r2, r3
 8010dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010df0:	68ba      	ldr	r2, [r7, #8]
 8010df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df8:	699b      	ldr	r3, [r3, #24]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d10b      	bne.n	8010e16 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e02:	f383 8811 	msr	BASEPRI, r3
 8010e06:	f3bf 8f6f 	isb	sy
 8010e0a:	f3bf 8f4f 	dsb	sy
 8010e0e:	617b      	str	r3, [r7, #20]
}
 8010e10:	bf00      	nop
 8010e12:	bf00      	nop
 8010e14:	e7fd      	b.n	8010e12 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e18:	699a      	ldr	r2, [r3, #24]
 8010e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e1c:	18d1      	adds	r1, r2, r3
 8010e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e24:	f7ff ff04 	bl	8010c30 <prvInsertTimerInActiveList>
					break;
 8010e28:	e017      	b.n	8010e5a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e30:	f003 0302 	and.w	r3, r3, #2
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d103      	bne.n	8010e40 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010e38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e3a:	f000 fbe5 	bl	8011608 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010e3e:	e00c      	b.n	8010e5a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e46:	f023 0301 	bic.w	r3, r3, #1
 8010e4a:	b2da      	uxtb	r2, r3
 8010e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010e52:	e002      	b.n	8010e5a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010e54:	bf00      	nop
 8010e56:	e000      	b.n	8010e5a <prvProcessReceivedCommands+0x1a6>
					break;
 8010e58:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010e5a:	4b08      	ldr	r3, [pc, #32]	@ (8010e7c <prvProcessReceivedCommands+0x1c8>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	1d39      	adds	r1, r7, #4
 8010e60:	2200      	movs	r2, #0
 8010e62:	4618      	mov	r0, r3
 8010e64:	f7fe f944 	bl	800f0f0 <xQueueReceive>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	f47f af26 	bne.w	8010cbc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010e70:	bf00      	nop
 8010e72:	bf00      	nop
 8010e74:	3730      	adds	r7, #48	@ 0x30
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}
 8010e7a:	bf00      	nop
 8010e7c:	200020c0 	.word	0x200020c0

08010e80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b088      	sub	sp, #32
 8010e84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010e86:	e049      	b.n	8010f1c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010e88:	4b2e      	ldr	r3, [pc, #184]	@ (8010f44 <prvSwitchTimerLists+0xc4>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	68db      	ldr	r3, [r3, #12]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e92:	4b2c      	ldr	r3, [pc, #176]	@ (8010f44 <prvSwitchTimerLists+0xc4>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	68db      	ldr	r3, [r3, #12]
 8010e98:	68db      	ldr	r3, [r3, #12]
 8010e9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	3304      	adds	r3, #4
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	f7fd fe15 	bl	800ead0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	6a1b      	ldr	r3, [r3, #32]
 8010eaa:	68f8      	ldr	r0, [r7, #12]
 8010eac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010eb4:	f003 0304 	and.w	r3, r3, #4
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d02f      	beq.n	8010f1c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	699b      	ldr	r3, [r3, #24]
 8010ec0:	693a      	ldr	r2, [r7, #16]
 8010ec2:	4413      	add	r3, r2
 8010ec4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010ec6:	68ba      	ldr	r2, [r7, #8]
 8010ec8:	693b      	ldr	r3, [r7, #16]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d90e      	bls.n	8010eec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	68ba      	ldr	r2, [r7, #8]
 8010ed2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	68fa      	ldr	r2, [r7, #12]
 8010ed8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010eda:	4b1a      	ldr	r3, [pc, #104]	@ (8010f44 <prvSwitchTimerLists+0xc4>)
 8010edc:	681a      	ldr	r2, [r3, #0]
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	3304      	adds	r3, #4
 8010ee2:	4619      	mov	r1, r3
 8010ee4:	4610      	mov	r0, r2
 8010ee6:	f7fd fdba 	bl	800ea5e <vListInsert>
 8010eea:	e017      	b.n	8010f1c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010eec:	2300      	movs	r3, #0
 8010eee:	9300      	str	r3, [sp, #0]
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	693a      	ldr	r2, [r7, #16]
 8010ef4:	2100      	movs	r1, #0
 8010ef6:	68f8      	ldr	r0, [r7, #12]
 8010ef8:	f7ff fd58 	bl	80109ac <xTimerGenericCommand>
 8010efc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d10b      	bne.n	8010f1c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8010f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f08:	f383 8811 	msr	BASEPRI, r3
 8010f0c:	f3bf 8f6f 	isb	sy
 8010f10:	f3bf 8f4f 	dsb	sy
 8010f14:	603b      	str	r3, [r7, #0]
}
 8010f16:	bf00      	nop
 8010f18:	bf00      	nop
 8010f1a:	e7fd      	b.n	8010f18 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010f1c:	4b09      	ldr	r3, [pc, #36]	@ (8010f44 <prvSwitchTimerLists+0xc4>)
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d1b0      	bne.n	8010e88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010f26:	4b07      	ldr	r3, [pc, #28]	@ (8010f44 <prvSwitchTimerLists+0xc4>)
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010f2c:	4b06      	ldr	r3, [pc, #24]	@ (8010f48 <prvSwitchTimerLists+0xc8>)
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	4a04      	ldr	r2, [pc, #16]	@ (8010f44 <prvSwitchTimerLists+0xc4>)
 8010f32:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010f34:	4a04      	ldr	r2, [pc, #16]	@ (8010f48 <prvSwitchTimerLists+0xc8>)
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	6013      	str	r3, [r2, #0]
}
 8010f3a:	bf00      	nop
 8010f3c:	3718      	adds	r7, #24
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	bd80      	pop	{r7, pc}
 8010f42:	bf00      	nop
 8010f44:	200020b8 	.word	0x200020b8
 8010f48:	200020bc 	.word	0x200020bc

08010f4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010f4c:	b580      	push	{r7, lr}
 8010f4e:	b082      	sub	sp, #8
 8010f50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010f52:	f000 f969 	bl	8011228 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010f56:	4b15      	ldr	r3, [pc, #84]	@ (8010fac <prvCheckForValidListAndQueue+0x60>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d120      	bne.n	8010fa0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010f5e:	4814      	ldr	r0, [pc, #80]	@ (8010fb0 <prvCheckForValidListAndQueue+0x64>)
 8010f60:	f7fd fd2c 	bl	800e9bc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010f64:	4813      	ldr	r0, [pc, #76]	@ (8010fb4 <prvCheckForValidListAndQueue+0x68>)
 8010f66:	f7fd fd29 	bl	800e9bc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010f6a:	4b13      	ldr	r3, [pc, #76]	@ (8010fb8 <prvCheckForValidListAndQueue+0x6c>)
 8010f6c:	4a10      	ldr	r2, [pc, #64]	@ (8010fb0 <prvCheckForValidListAndQueue+0x64>)
 8010f6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010f70:	4b12      	ldr	r3, [pc, #72]	@ (8010fbc <prvCheckForValidListAndQueue+0x70>)
 8010f72:	4a10      	ldr	r2, [pc, #64]	@ (8010fb4 <prvCheckForValidListAndQueue+0x68>)
 8010f74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010f76:	2300      	movs	r3, #0
 8010f78:	9300      	str	r3, [sp, #0]
 8010f7a:	4b11      	ldr	r3, [pc, #68]	@ (8010fc0 <prvCheckForValidListAndQueue+0x74>)
 8010f7c:	4a11      	ldr	r2, [pc, #68]	@ (8010fc4 <prvCheckForValidListAndQueue+0x78>)
 8010f7e:	2110      	movs	r1, #16
 8010f80:	200a      	movs	r0, #10
 8010f82:	f7fd fe39 	bl	800ebf8 <xQueueGenericCreateStatic>
 8010f86:	4603      	mov	r3, r0
 8010f88:	4a08      	ldr	r2, [pc, #32]	@ (8010fac <prvCheckForValidListAndQueue+0x60>)
 8010f8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010f8c:	4b07      	ldr	r3, [pc, #28]	@ (8010fac <prvCheckForValidListAndQueue+0x60>)
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d005      	beq.n	8010fa0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010f94:	4b05      	ldr	r3, [pc, #20]	@ (8010fac <prvCheckForValidListAndQueue+0x60>)
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	490b      	ldr	r1, [pc, #44]	@ (8010fc8 <prvCheckForValidListAndQueue+0x7c>)
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	f7fe fb1c 	bl	800f5d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010fa0:	f000 f974 	bl	801128c <vPortExitCritical>
}
 8010fa4:	bf00      	nop
 8010fa6:	46bd      	mov	sp, r7
 8010fa8:	bd80      	pop	{r7, pc}
 8010faa:	bf00      	nop
 8010fac:	200020c0 	.word	0x200020c0
 8010fb0:	20002090 	.word	0x20002090
 8010fb4:	200020a4 	.word	0x200020a4
 8010fb8:	200020b8 	.word	0x200020b8
 8010fbc:	200020bc 	.word	0x200020bc
 8010fc0:	2000216c 	.word	0x2000216c
 8010fc4:	200020cc 	.word	0x200020cc
 8010fc8:	080144dc 	.word	0x080144dc

08010fcc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010fcc:	b480      	push	{r7}
 8010fce:	b085      	sub	sp, #20
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	60f8      	str	r0, [r7, #12]
 8010fd4:	60b9      	str	r1, [r7, #8]
 8010fd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	3b04      	subs	r3, #4
 8010fdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010fe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	3b04      	subs	r3, #4
 8010fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010fec:	68bb      	ldr	r3, [r7, #8]
 8010fee:	f023 0201 	bic.w	r2, r3, #1
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	3b04      	subs	r3, #4
 8010ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8011030 <pxPortInitialiseStack+0x64>)
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	3b14      	subs	r3, #20
 8011006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011008:	687a      	ldr	r2, [r7, #4]
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	3b04      	subs	r3, #4
 8011012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	f06f 0202 	mvn.w	r2, #2
 801101a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	3b20      	subs	r3, #32
 8011020:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011022:	68fb      	ldr	r3, [r7, #12]
}
 8011024:	4618      	mov	r0, r3
 8011026:	3714      	adds	r7, #20
 8011028:	46bd      	mov	sp, r7
 801102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102e:	4770      	bx	lr
 8011030:	08011035 	.word	0x08011035

08011034 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011034:	b480      	push	{r7}
 8011036:	b085      	sub	sp, #20
 8011038:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801103a:	2300      	movs	r3, #0
 801103c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801103e:	4b13      	ldr	r3, [pc, #76]	@ (801108c <prvTaskExitError+0x58>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011046:	d00b      	beq.n	8011060 <prvTaskExitError+0x2c>
	__asm volatile
 8011048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801104c:	f383 8811 	msr	BASEPRI, r3
 8011050:	f3bf 8f6f 	isb	sy
 8011054:	f3bf 8f4f 	dsb	sy
 8011058:	60fb      	str	r3, [r7, #12]
}
 801105a:	bf00      	nop
 801105c:	bf00      	nop
 801105e:	e7fd      	b.n	801105c <prvTaskExitError+0x28>
	__asm volatile
 8011060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011064:	f383 8811 	msr	BASEPRI, r3
 8011068:	f3bf 8f6f 	isb	sy
 801106c:	f3bf 8f4f 	dsb	sy
 8011070:	60bb      	str	r3, [r7, #8]
}
 8011072:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011074:	bf00      	nop
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d0fc      	beq.n	8011076 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801107c:	bf00      	nop
 801107e:	bf00      	nop
 8011080:	3714      	adds	r7, #20
 8011082:	46bd      	mov	sp, r7
 8011084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011088:	4770      	bx	lr
 801108a:	bf00      	nop
 801108c:	20000034 	.word	0x20000034

08011090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011090:	4b07      	ldr	r3, [pc, #28]	@ (80110b0 <pxCurrentTCBConst2>)
 8011092:	6819      	ldr	r1, [r3, #0]
 8011094:	6808      	ldr	r0, [r1, #0]
 8011096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801109a:	f380 8809 	msr	PSP, r0
 801109e:	f3bf 8f6f 	isb	sy
 80110a2:	f04f 0000 	mov.w	r0, #0
 80110a6:	f380 8811 	msr	BASEPRI, r0
 80110aa:	4770      	bx	lr
 80110ac:	f3af 8000 	nop.w

080110b0 <pxCurrentTCBConst2>:
 80110b0:	20001b90 	.word	0x20001b90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80110b4:	bf00      	nop
 80110b6:	bf00      	nop

080110b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80110b8:	4808      	ldr	r0, [pc, #32]	@ (80110dc <prvPortStartFirstTask+0x24>)
 80110ba:	6800      	ldr	r0, [r0, #0]
 80110bc:	6800      	ldr	r0, [r0, #0]
 80110be:	f380 8808 	msr	MSP, r0
 80110c2:	f04f 0000 	mov.w	r0, #0
 80110c6:	f380 8814 	msr	CONTROL, r0
 80110ca:	b662      	cpsie	i
 80110cc:	b661      	cpsie	f
 80110ce:	f3bf 8f4f 	dsb	sy
 80110d2:	f3bf 8f6f 	isb	sy
 80110d6:	df00      	svc	0
 80110d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80110da:	bf00      	nop
 80110dc:	e000ed08 	.word	0xe000ed08

080110e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b086      	sub	sp, #24
 80110e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80110e6:	4b47      	ldr	r3, [pc, #284]	@ (8011204 <xPortStartScheduler+0x124>)
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	4a47      	ldr	r2, [pc, #284]	@ (8011208 <xPortStartScheduler+0x128>)
 80110ec:	4293      	cmp	r3, r2
 80110ee:	d10b      	bne.n	8011108 <xPortStartScheduler+0x28>
	__asm volatile
 80110f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110f4:	f383 8811 	msr	BASEPRI, r3
 80110f8:	f3bf 8f6f 	isb	sy
 80110fc:	f3bf 8f4f 	dsb	sy
 8011100:	60fb      	str	r3, [r7, #12]
}
 8011102:	bf00      	nop
 8011104:	bf00      	nop
 8011106:	e7fd      	b.n	8011104 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011108:	4b3e      	ldr	r3, [pc, #248]	@ (8011204 <xPortStartScheduler+0x124>)
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	4a3f      	ldr	r2, [pc, #252]	@ (801120c <xPortStartScheduler+0x12c>)
 801110e:	4293      	cmp	r3, r2
 8011110:	d10b      	bne.n	801112a <xPortStartScheduler+0x4a>
	__asm volatile
 8011112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011116:	f383 8811 	msr	BASEPRI, r3
 801111a:	f3bf 8f6f 	isb	sy
 801111e:	f3bf 8f4f 	dsb	sy
 8011122:	613b      	str	r3, [r7, #16]
}
 8011124:	bf00      	nop
 8011126:	bf00      	nop
 8011128:	e7fd      	b.n	8011126 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801112a:	4b39      	ldr	r3, [pc, #228]	@ (8011210 <xPortStartScheduler+0x130>)
 801112c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801112e:	697b      	ldr	r3, [r7, #20]
 8011130:	781b      	ldrb	r3, [r3, #0]
 8011132:	b2db      	uxtb	r3, r3
 8011134:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011136:	697b      	ldr	r3, [r7, #20]
 8011138:	22ff      	movs	r2, #255	@ 0xff
 801113a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801113c:	697b      	ldr	r3, [r7, #20]
 801113e:	781b      	ldrb	r3, [r3, #0]
 8011140:	b2db      	uxtb	r3, r3
 8011142:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011144:	78fb      	ldrb	r3, [r7, #3]
 8011146:	b2db      	uxtb	r3, r3
 8011148:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801114c:	b2da      	uxtb	r2, r3
 801114e:	4b31      	ldr	r3, [pc, #196]	@ (8011214 <xPortStartScheduler+0x134>)
 8011150:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011152:	4b31      	ldr	r3, [pc, #196]	@ (8011218 <xPortStartScheduler+0x138>)
 8011154:	2207      	movs	r2, #7
 8011156:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011158:	e009      	b.n	801116e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801115a:	4b2f      	ldr	r3, [pc, #188]	@ (8011218 <xPortStartScheduler+0x138>)
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	3b01      	subs	r3, #1
 8011160:	4a2d      	ldr	r2, [pc, #180]	@ (8011218 <xPortStartScheduler+0x138>)
 8011162:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011164:	78fb      	ldrb	r3, [r7, #3]
 8011166:	b2db      	uxtb	r3, r3
 8011168:	005b      	lsls	r3, r3, #1
 801116a:	b2db      	uxtb	r3, r3
 801116c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801116e:	78fb      	ldrb	r3, [r7, #3]
 8011170:	b2db      	uxtb	r3, r3
 8011172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011176:	2b80      	cmp	r3, #128	@ 0x80
 8011178:	d0ef      	beq.n	801115a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801117a:	4b27      	ldr	r3, [pc, #156]	@ (8011218 <xPortStartScheduler+0x138>)
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	f1c3 0307 	rsb	r3, r3, #7
 8011182:	2b04      	cmp	r3, #4
 8011184:	d00b      	beq.n	801119e <xPortStartScheduler+0xbe>
	__asm volatile
 8011186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801118a:	f383 8811 	msr	BASEPRI, r3
 801118e:	f3bf 8f6f 	isb	sy
 8011192:	f3bf 8f4f 	dsb	sy
 8011196:	60bb      	str	r3, [r7, #8]
}
 8011198:	bf00      	nop
 801119a:	bf00      	nop
 801119c:	e7fd      	b.n	801119a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801119e:	4b1e      	ldr	r3, [pc, #120]	@ (8011218 <xPortStartScheduler+0x138>)
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	021b      	lsls	r3, r3, #8
 80111a4:	4a1c      	ldr	r2, [pc, #112]	@ (8011218 <xPortStartScheduler+0x138>)
 80111a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80111a8:	4b1b      	ldr	r3, [pc, #108]	@ (8011218 <xPortStartScheduler+0x138>)
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80111b0:	4a19      	ldr	r2, [pc, #100]	@ (8011218 <xPortStartScheduler+0x138>)
 80111b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	b2da      	uxtb	r2, r3
 80111b8:	697b      	ldr	r3, [r7, #20]
 80111ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80111bc:	4b17      	ldr	r3, [pc, #92]	@ (801121c <xPortStartScheduler+0x13c>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	4a16      	ldr	r2, [pc, #88]	@ (801121c <xPortStartScheduler+0x13c>)
 80111c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80111c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80111c8:	4b14      	ldr	r3, [pc, #80]	@ (801121c <xPortStartScheduler+0x13c>)
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	4a13      	ldr	r2, [pc, #76]	@ (801121c <xPortStartScheduler+0x13c>)
 80111ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80111d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80111d4:	f000 f8da 	bl	801138c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80111d8:	4b11      	ldr	r3, [pc, #68]	@ (8011220 <xPortStartScheduler+0x140>)
 80111da:	2200      	movs	r2, #0
 80111dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80111de:	f000 f8f9 	bl	80113d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80111e2:	4b10      	ldr	r3, [pc, #64]	@ (8011224 <xPortStartScheduler+0x144>)
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	4a0f      	ldr	r2, [pc, #60]	@ (8011224 <xPortStartScheduler+0x144>)
 80111e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80111ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80111ee:	f7ff ff63 	bl	80110b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80111f2:	f7fe fe29 	bl	800fe48 <vTaskSwitchContext>
	prvTaskExitError();
 80111f6:	f7ff ff1d 	bl	8011034 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80111fa:	2300      	movs	r3, #0
}
 80111fc:	4618      	mov	r0, r3
 80111fe:	3718      	adds	r7, #24
 8011200:	46bd      	mov	sp, r7
 8011202:	bd80      	pop	{r7, pc}
 8011204:	e000ed00 	.word	0xe000ed00
 8011208:	410fc271 	.word	0x410fc271
 801120c:	410fc270 	.word	0x410fc270
 8011210:	e000e400 	.word	0xe000e400
 8011214:	200021bc 	.word	0x200021bc
 8011218:	200021c0 	.word	0x200021c0
 801121c:	e000ed20 	.word	0xe000ed20
 8011220:	20000034 	.word	0x20000034
 8011224:	e000ef34 	.word	0xe000ef34

08011228 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011228:	b480      	push	{r7}
 801122a:	b083      	sub	sp, #12
 801122c:	af00      	add	r7, sp, #0
	__asm volatile
 801122e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011232:	f383 8811 	msr	BASEPRI, r3
 8011236:	f3bf 8f6f 	isb	sy
 801123a:	f3bf 8f4f 	dsb	sy
 801123e:	607b      	str	r3, [r7, #4]
}
 8011240:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011242:	4b10      	ldr	r3, [pc, #64]	@ (8011284 <vPortEnterCritical+0x5c>)
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	3301      	adds	r3, #1
 8011248:	4a0e      	ldr	r2, [pc, #56]	@ (8011284 <vPortEnterCritical+0x5c>)
 801124a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801124c:	4b0d      	ldr	r3, [pc, #52]	@ (8011284 <vPortEnterCritical+0x5c>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b01      	cmp	r3, #1
 8011252:	d110      	bne.n	8011276 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011254:	4b0c      	ldr	r3, [pc, #48]	@ (8011288 <vPortEnterCritical+0x60>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	b2db      	uxtb	r3, r3
 801125a:	2b00      	cmp	r3, #0
 801125c:	d00b      	beq.n	8011276 <vPortEnterCritical+0x4e>
	__asm volatile
 801125e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011262:	f383 8811 	msr	BASEPRI, r3
 8011266:	f3bf 8f6f 	isb	sy
 801126a:	f3bf 8f4f 	dsb	sy
 801126e:	603b      	str	r3, [r7, #0]
}
 8011270:	bf00      	nop
 8011272:	bf00      	nop
 8011274:	e7fd      	b.n	8011272 <vPortEnterCritical+0x4a>
	}
}
 8011276:	bf00      	nop
 8011278:	370c      	adds	r7, #12
 801127a:	46bd      	mov	sp, r7
 801127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011280:	4770      	bx	lr
 8011282:	bf00      	nop
 8011284:	20000034 	.word	0x20000034
 8011288:	e000ed04 	.word	0xe000ed04

0801128c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801128c:	b480      	push	{r7}
 801128e:	b083      	sub	sp, #12
 8011290:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011292:	4b12      	ldr	r3, [pc, #72]	@ (80112dc <vPortExitCritical+0x50>)
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d10b      	bne.n	80112b2 <vPortExitCritical+0x26>
	__asm volatile
 801129a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801129e:	f383 8811 	msr	BASEPRI, r3
 80112a2:	f3bf 8f6f 	isb	sy
 80112a6:	f3bf 8f4f 	dsb	sy
 80112aa:	607b      	str	r3, [r7, #4]
}
 80112ac:	bf00      	nop
 80112ae:	bf00      	nop
 80112b0:	e7fd      	b.n	80112ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80112b2:	4b0a      	ldr	r3, [pc, #40]	@ (80112dc <vPortExitCritical+0x50>)
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	3b01      	subs	r3, #1
 80112b8:	4a08      	ldr	r2, [pc, #32]	@ (80112dc <vPortExitCritical+0x50>)
 80112ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80112bc:	4b07      	ldr	r3, [pc, #28]	@ (80112dc <vPortExitCritical+0x50>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d105      	bne.n	80112d0 <vPortExitCritical+0x44>
 80112c4:	2300      	movs	r3, #0
 80112c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80112c8:	683b      	ldr	r3, [r7, #0]
 80112ca:	f383 8811 	msr	BASEPRI, r3
}
 80112ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80112d0:	bf00      	nop
 80112d2:	370c      	adds	r7, #12
 80112d4:	46bd      	mov	sp, r7
 80112d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112da:	4770      	bx	lr
 80112dc:	20000034 	.word	0x20000034

080112e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80112e0:	f3ef 8009 	mrs	r0, PSP
 80112e4:	f3bf 8f6f 	isb	sy
 80112e8:	4b15      	ldr	r3, [pc, #84]	@ (8011340 <pxCurrentTCBConst>)
 80112ea:	681a      	ldr	r2, [r3, #0]
 80112ec:	f01e 0f10 	tst.w	lr, #16
 80112f0:	bf08      	it	eq
 80112f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80112f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112fa:	6010      	str	r0, [r2, #0]
 80112fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011300:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011304:	f380 8811 	msr	BASEPRI, r0
 8011308:	f3bf 8f4f 	dsb	sy
 801130c:	f3bf 8f6f 	isb	sy
 8011310:	f7fe fd9a 	bl	800fe48 <vTaskSwitchContext>
 8011314:	f04f 0000 	mov.w	r0, #0
 8011318:	f380 8811 	msr	BASEPRI, r0
 801131c:	bc09      	pop	{r0, r3}
 801131e:	6819      	ldr	r1, [r3, #0]
 8011320:	6808      	ldr	r0, [r1, #0]
 8011322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011326:	f01e 0f10 	tst.w	lr, #16
 801132a:	bf08      	it	eq
 801132c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011330:	f380 8809 	msr	PSP, r0
 8011334:	f3bf 8f6f 	isb	sy
 8011338:	4770      	bx	lr
 801133a:	bf00      	nop
 801133c:	f3af 8000 	nop.w

08011340 <pxCurrentTCBConst>:
 8011340:	20001b90 	.word	0x20001b90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011344:	bf00      	nop
 8011346:	bf00      	nop

08011348 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b082      	sub	sp, #8
 801134c:	af00      	add	r7, sp, #0
	__asm volatile
 801134e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011352:	f383 8811 	msr	BASEPRI, r3
 8011356:	f3bf 8f6f 	isb	sy
 801135a:	f3bf 8f4f 	dsb	sy
 801135e:	607b      	str	r3, [r7, #4]
}
 8011360:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011362:	f7fe fcb7 	bl	800fcd4 <xTaskIncrementTick>
 8011366:	4603      	mov	r3, r0
 8011368:	2b00      	cmp	r3, #0
 801136a:	d003      	beq.n	8011374 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801136c:	4b06      	ldr	r3, [pc, #24]	@ (8011388 <xPortSysTickHandler+0x40>)
 801136e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011372:	601a      	str	r2, [r3, #0]
 8011374:	2300      	movs	r3, #0
 8011376:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	f383 8811 	msr	BASEPRI, r3
}
 801137e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011380:	bf00      	nop
 8011382:	3708      	adds	r7, #8
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	e000ed04 	.word	0xe000ed04

0801138c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801138c:	b480      	push	{r7}
 801138e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011390:	4b0b      	ldr	r3, [pc, #44]	@ (80113c0 <vPortSetupTimerInterrupt+0x34>)
 8011392:	2200      	movs	r2, #0
 8011394:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011396:	4b0b      	ldr	r3, [pc, #44]	@ (80113c4 <vPortSetupTimerInterrupt+0x38>)
 8011398:	2200      	movs	r2, #0
 801139a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801139c:	4b0a      	ldr	r3, [pc, #40]	@ (80113c8 <vPortSetupTimerInterrupt+0x3c>)
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	4a0a      	ldr	r2, [pc, #40]	@ (80113cc <vPortSetupTimerInterrupt+0x40>)
 80113a2:	fba2 2303 	umull	r2, r3, r2, r3
 80113a6:	099b      	lsrs	r3, r3, #6
 80113a8:	4a09      	ldr	r2, [pc, #36]	@ (80113d0 <vPortSetupTimerInterrupt+0x44>)
 80113aa:	3b01      	subs	r3, #1
 80113ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80113ae:	4b04      	ldr	r3, [pc, #16]	@ (80113c0 <vPortSetupTimerInterrupt+0x34>)
 80113b0:	2207      	movs	r2, #7
 80113b2:	601a      	str	r2, [r3, #0]
}
 80113b4:	bf00      	nop
 80113b6:	46bd      	mov	sp, r7
 80113b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113bc:	4770      	bx	lr
 80113be:	bf00      	nop
 80113c0:	e000e010 	.word	0xe000e010
 80113c4:	e000e018 	.word	0xe000e018
 80113c8:	20000008 	.word	0x20000008
 80113cc:	10624dd3 	.word	0x10624dd3
 80113d0:	e000e014 	.word	0xe000e014

080113d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80113d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80113e4 <vPortEnableVFP+0x10>
 80113d8:	6801      	ldr	r1, [r0, #0]
 80113da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80113de:	6001      	str	r1, [r0, #0]
 80113e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80113e2:	bf00      	nop
 80113e4:	e000ed88 	.word	0xe000ed88

080113e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80113e8:	b480      	push	{r7}
 80113ea:	b085      	sub	sp, #20
 80113ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80113ee:	f3ef 8305 	mrs	r3, IPSR
 80113f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	2b0f      	cmp	r3, #15
 80113f8:	d915      	bls.n	8011426 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80113fa:	4a18      	ldr	r2, [pc, #96]	@ (801145c <vPortValidateInterruptPriority+0x74>)
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	4413      	add	r3, r2
 8011400:	781b      	ldrb	r3, [r3, #0]
 8011402:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011404:	4b16      	ldr	r3, [pc, #88]	@ (8011460 <vPortValidateInterruptPriority+0x78>)
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	7afa      	ldrb	r2, [r7, #11]
 801140a:	429a      	cmp	r2, r3
 801140c:	d20b      	bcs.n	8011426 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801140e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011412:	f383 8811 	msr	BASEPRI, r3
 8011416:	f3bf 8f6f 	isb	sy
 801141a:	f3bf 8f4f 	dsb	sy
 801141e:	607b      	str	r3, [r7, #4]
}
 8011420:	bf00      	nop
 8011422:	bf00      	nop
 8011424:	e7fd      	b.n	8011422 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011426:	4b0f      	ldr	r3, [pc, #60]	@ (8011464 <vPortValidateInterruptPriority+0x7c>)
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801142e:	4b0e      	ldr	r3, [pc, #56]	@ (8011468 <vPortValidateInterruptPriority+0x80>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	429a      	cmp	r2, r3
 8011434:	d90b      	bls.n	801144e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801143a:	f383 8811 	msr	BASEPRI, r3
 801143e:	f3bf 8f6f 	isb	sy
 8011442:	f3bf 8f4f 	dsb	sy
 8011446:	603b      	str	r3, [r7, #0]
}
 8011448:	bf00      	nop
 801144a:	bf00      	nop
 801144c:	e7fd      	b.n	801144a <vPortValidateInterruptPriority+0x62>
	}
 801144e:	bf00      	nop
 8011450:	3714      	adds	r7, #20
 8011452:	46bd      	mov	sp, r7
 8011454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011458:	4770      	bx	lr
 801145a:	bf00      	nop
 801145c:	e000e3f0 	.word	0xe000e3f0
 8011460:	200021bc 	.word	0x200021bc
 8011464:	e000ed0c 	.word	0xe000ed0c
 8011468:	200021c0 	.word	0x200021c0

0801146c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b08a      	sub	sp, #40	@ 0x28
 8011470:	af00      	add	r7, sp, #0
 8011472:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011474:	2300      	movs	r3, #0
 8011476:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011478:	f7fe fb70 	bl	800fb5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801147c:	4b5c      	ldr	r3, [pc, #368]	@ (80115f0 <pvPortMalloc+0x184>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	2b00      	cmp	r3, #0
 8011482:	d101      	bne.n	8011488 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011484:	f000 f924 	bl	80116d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011488:	4b5a      	ldr	r3, [pc, #360]	@ (80115f4 <pvPortMalloc+0x188>)
 801148a:	681a      	ldr	r2, [r3, #0]
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	4013      	ands	r3, r2
 8011490:	2b00      	cmp	r3, #0
 8011492:	f040 8095 	bne.w	80115c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	2b00      	cmp	r3, #0
 801149a:	d01e      	beq.n	80114da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801149c:	2208      	movs	r2, #8
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	4413      	add	r3, r2
 80114a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	f003 0307 	and.w	r3, r3, #7
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d015      	beq.n	80114da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	f023 0307 	bic.w	r3, r3, #7
 80114b4:	3308      	adds	r3, #8
 80114b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	f003 0307 	and.w	r3, r3, #7
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d00b      	beq.n	80114da <pvPortMalloc+0x6e>
	__asm volatile
 80114c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114c6:	f383 8811 	msr	BASEPRI, r3
 80114ca:	f3bf 8f6f 	isb	sy
 80114ce:	f3bf 8f4f 	dsb	sy
 80114d2:	617b      	str	r3, [r7, #20]
}
 80114d4:	bf00      	nop
 80114d6:	bf00      	nop
 80114d8:	e7fd      	b.n	80114d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d06f      	beq.n	80115c0 <pvPortMalloc+0x154>
 80114e0:	4b45      	ldr	r3, [pc, #276]	@ (80115f8 <pvPortMalloc+0x18c>)
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	687a      	ldr	r2, [r7, #4]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d86a      	bhi.n	80115c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80114ea:	4b44      	ldr	r3, [pc, #272]	@ (80115fc <pvPortMalloc+0x190>)
 80114ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80114ee:	4b43      	ldr	r3, [pc, #268]	@ (80115fc <pvPortMalloc+0x190>)
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80114f4:	e004      	b.n	8011500 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80114f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80114fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011502:	685b      	ldr	r3, [r3, #4]
 8011504:	687a      	ldr	r2, [r7, #4]
 8011506:	429a      	cmp	r2, r3
 8011508:	d903      	bls.n	8011512 <pvPortMalloc+0xa6>
 801150a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d1f1      	bne.n	80114f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011512:	4b37      	ldr	r3, [pc, #220]	@ (80115f0 <pvPortMalloc+0x184>)
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011518:	429a      	cmp	r2, r3
 801151a:	d051      	beq.n	80115c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801151c:	6a3b      	ldr	r3, [r7, #32]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	2208      	movs	r2, #8
 8011522:	4413      	add	r3, r2
 8011524:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011528:	681a      	ldr	r2, [r3, #0]
 801152a:	6a3b      	ldr	r3, [r7, #32]
 801152c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801152e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011530:	685a      	ldr	r2, [r3, #4]
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	1ad2      	subs	r2, r2, r3
 8011536:	2308      	movs	r3, #8
 8011538:	005b      	lsls	r3, r3, #1
 801153a:	429a      	cmp	r2, r3
 801153c:	d920      	bls.n	8011580 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801153e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	4413      	add	r3, r2
 8011544:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011546:	69bb      	ldr	r3, [r7, #24]
 8011548:	f003 0307 	and.w	r3, r3, #7
 801154c:	2b00      	cmp	r3, #0
 801154e:	d00b      	beq.n	8011568 <pvPortMalloc+0xfc>
	__asm volatile
 8011550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011554:	f383 8811 	msr	BASEPRI, r3
 8011558:	f3bf 8f6f 	isb	sy
 801155c:	f3bf 8f4f 	dsb	sy
 8011560:	613b      	str	r3, [r7, #16]
}
 8011562:	bf00      	nop
 8011564:	bf00      	nop
 8011566:	e7fd      	b.n	8011564 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801156a:	685a      	ldr	r2, [r3, #4]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	1ad2      	subs	r2, r2, r3
 8011570:	69bb      	ldr	r3, [r7, #24]
 8011572:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011576:	687a      	ldr	r2, [r7, #4]
 8011578:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801157a:	69b8      	ldr	r0, [r7, #24]
 801157c:	f000 f90a 	bl	8011794 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011580:	4b1d      	ldr	r3, [pc, #116]	@ (80115f8 <pvPortMalloc+0x18c>)
 8011582:	681a      	ldr	r2, [r3, #0]
 8011584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011586:	685b      	ldr	r3, [r3, #4]
 8011588:	1ad3      	subs	r3, r2, r3
 801158a:	4a1b      	ldr	r2, [pc, #108]	@ (80115f8 <pvPortMalloc+0x18c>)
 801158c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801158e:	4b1a      	ldr	r3, [pc, #104]	@ (80115f8 <pvPortMalloc+0x18c>)
 8011590:	681a      	ldr	r2, [r3, #0]
 8011592:	4b1b      	ldr	r3, [pc, #108]	@ (8011600 <pvPortMalloc+0x194>)
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	429a      	cmp	r2, r3
 8011598:	d203      	bcs.n	80115a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801159a:	4b17      	ldr	r3, [pc, #92]	@ (80115f8 <pvPortMalloc+0x18c>)
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	4a18      	ldr	r2, [pc, #96]	@ (8011600 <pvPortMalloc+0x194>)
 80115a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80115a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115a4:	685a      	ldr	r2, [r3, #4]
 80115a6:	4b13      	ldr	r3, [pc, #76]	@ (80115f4 <pvPortMalloc+0x188>)
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	431a      	orrs	r2, r3
 80115ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80115b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115b2:	2200      	movs	r2, #0
 80115b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80115b6:	4b13      	ldr	r3, [pc, #76]	@ (8011604 <pvPortMalloc+0x198>)
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	3301      	adds	r3, #1
 80115bc:	4a11      	ldr	r2, [pc, #68]	@ (8011604 <pvPortMalloc+0x198>)
 80115be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80115c0:	f7fe fada 	bl	800fb78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80115c4:	69fb      	ldr	r3, [r7, #28]
 80115c6:	f003 0307 	and.w	r3, r3, #7
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d00b      	beq.n	80115e6 <pvPortMalloc+0x17a>
	__asm volatile
 80115ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115d2:	f383 8811 	msr	BASEPRI, r3
 80115d6:	f3bf 8f6f 	isb	sy
 80115da:	f3bf 8f4f 	dsb	sy
 80115de:	60fb      	str	r3, [r7, #12]
}
 80115e0:	bf00      	nop
 80115e2:	bf00      	nop
 80115e4:	e7fd      	b.n	80115e2 <pvPortMalloc+0x176>
	return pvReturn;
 80115e6:	69fb      	ldr	r3, [r7, #28]
}
 80115e8:	4618      	mov	r0, r3
 80115ea:	3728      	adds	r7, #40	@ 0x28
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}
 80115f0:	2000604c 	.word	0x2000604c
 80115f4:	20006060 	.word	0x20006060
 80115f8:	20006050 	.word	0x20006050
 80115fc:	20006044 	.word	0x20006044
 8011600:	20006054 	.word	0x20006054
 8011604:	20006058 	.word	0x20006058

08011608 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b086      	sub	sp, #24
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d04f      	beq.n	80116ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801161a:	2308      	movs	r3, #8
 801161c:	425b      	negs	r3, r3
 801161e:	697a      	ldr	r2, [r7, #20]
 8011620:	4413      	add	r3, r2
 8011622:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011624:	697b      	ldr	r3, [r7, #20]
 8011626:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011628:	693b      	ldr	r3, [r7, #16]
 801162a:	685a      	ldr	r2, [r3, #4]
 801162c:	4b25      	ldr	r3, [pc, #148]	@ (80116c4 <vPortFree+0xbc>)
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	4013      	ands	r3, r2
 8011632:	2b00      	cmp	r3, #0
 8011634:	d10b      	bne.n	801164e <vPortFree+0x46>
	__asm volatile
 8011636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801163a:	f383 8811 	msr	BASEPRI, r3
 801163e:	f3bf 8f6f 	isb	sy
 8011642:	f3bf 8f4f 	dsb	sy
 8011646:	60fb      	str	r3, [r7, #12]
}
 8011648:	bf00      	nop
 801164a:	bf00      	nop
 801164c:	e7fd      	b.n	801164a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d00b      	beq.n	801166e <vPortFree+0x66>
	__asm volatile
 8011656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801165a:	f383 8811 	msr	BASEPRI, r3
 801165e:	f3bf 8f6f 	isb	sy
 8011662:	f3bf 8f4f 	dsb	sy
 8011666:	60bb      	str	r3, [r7, #8]
}
 8011668:	bf00      	nop
 801166a:	bf00      	nop
 801166c:	e7fd      	b.n	801166a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801166e:	693b      	ldr	r3, [r7, #16]
 8011670:	685a      	ldr	r2, [r3, #4]
 8011672:	4b14      	ldr	r3, [pc, #80]	@ (80116c4 <vPortFree+0xbc>)
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	4013      	ands	r3, r2
 8011678:	2b00      	cmp	r3, #0
 801167a:	d01e      	beq.n	80116ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801167c:	693b      	ldr	r3, [r7, #16]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d11a      	bne.n	80116ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	685a      	ldr	r2, [r3, #4]
 8011688:	4b0e      	ldr	r3, [pc, #56]	@ (80116c4 <vPortFree+0xbc>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	43db      	mvns	r3, r3
 801168e:	401a      	ands	r2, r3
 8011690:	693b      	ldr	r3, [r7, #16]
 8011692:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011694:	f7fe fa62 	bl	800fb5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011698:	693b      	ldr	r3, [r7, #16]
 801169a:	685a      	ldr	r2, [r3, #4]
 801169c:	4b0a      	ldr	r3, [pc, #40]	@ (80116c8 <vPortFree+0xc0>)
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	4413      	add	r3, r2
 80116a2:	4a09      	ldr	r2, [pc, #36]	@ (80116c8 <vPortFree+0xc0>)
 80116a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80116a6:	6938      	ldr	r0, [r7, #16]
 80116a8:	f000 f874 	bl	8011794 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80116ac:	4b07      	ldr	r3, [pc, #28]	@ (80116cc <vPortFree+0xc4>)
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	3301      	adds	r3, #1
 80116b2:	4a06      	ldr	r2, [pc, #24]	@ (80116cc <vPortFree+0xc4>)
 80116b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80116b6:	f7fe fa5f 	bl	800fb78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80116ba:	bf00      	nop
 80116bc:	3718      	adds	r7, #24
 80116be:	46bd      	mov	sp, r7
 80116c0:	bd80      	pop	{r7, pc}
 80116c2:	bf00      	nop
 80116c4:	20006060 	.word	0x20006060
 80116c8:	20006050 	.word	0x20006050
 80116cc:	2000605c 	.word	0x2000605c

080116d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80116d0:	b480      	push	{r7}
 80116d2:	b085      	sub	sp, #20
 80116d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80116d6:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 80116da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80116dc:	4b27      	ldr	r3, [pc, #156]	@ (801177c <prvHeapInit+0xac>)
 80116de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	f003 0307 	and.w	r3, r3, #7
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d00c      	beq.n	8011704 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	3307      	adds	r3, #7
 80116ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	f023 0307 	bic.w	r3, r3, #7
 80116f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80116f8:	68ba      	ldr	r2, [r7, #8]
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	1ad3      	subs	r3, r2, r3
 80116fe:	4a1f      	ldr	r2, [pc, #124]	@ (801177c <prvHeapInit+0xac>)
 8011700:	4413      	add	r3, r2
 8011702:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011708:	4a1d      	ldr	r2, [pc, #116]	@ (8011780 <prvHeapInit+0xb0>)
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801170e:	4b1c      	ldr	r3, [pc, #112]	@ (8011780 <prvHeapInit+0xb0>)
 8011710:	2200      	movs	r2, #0
 8011712:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	68ba      	ldr	r2, [r7, #8]
 8011718:	4413      	add	r3, r2
 801171a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801171c:	2208      	movs	r2, #8
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	1a9b      	subs	r3, r3, r2
 8011722:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	f023 0307 	bic.w	r3, r3, #7
 801172a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	4a15      	ldr	r2, [pc, #84]	@ (8011784 <prvHeapInit+0xb4>)
 8011730:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011732:	4b14      	ldr	r3, [pc, #80]	@ (8011784 <prvHeapInit+0xb4>)
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	2200      	movs	r2, #0
 8011738:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801173a:	4b12      	ldr	r3, [pc, #72]	@ (8011784 <prvHeapInit+0xb4>)
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	2200      	movs	r2, #0
 8011740:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011746:	683b      	ldr	r3, [r7, #0]
 8011748:	68fa      	ldr	r2, [r7, #12]
 801174a:	1ad2      	subs	r2, r2, r3
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011750:	4b0c      	ldr	r3, [pc, #48]	@ (8011784 <prvHeapInit+0xb4>)
 8011752:	681a      	ldr	r2, [r3, #0]
 8011754:	683b      	ldr	r3, [r7, #0]
 8011756:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011758:	683b      	ldr	r3, [r7, #0]
 801175a:	685b      	ldr	r3, [r3, #4]
 801175c:	4a0a      	ldr	r2, [pc, #40]	@ (8011788 <prvHeapInit+0xb8>)
 801175e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	685b      	ldr	r3, [r3, #4]
 8011764:	4a09      	ldr	r2, [pc, #36]	@ (801178c <prvHeapInit+0xbc>)
 8011766:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011768:	4b09      	ldr	r3, [pc, #36]	@ (8011790 <prvHeapInit+0xc0>)
 801176a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801176e:	601a      	str	r2, [r3, #0]
}
 8011770:	bf00      	nop
 8011772:	3714      	adds	r7, #20
 8011774:	46bd      	mov	sp, r7
 8011776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177a:	4770      	bx	lr
 801177c:	200021c4 	.word	0x200021c4
 8011780:	20006044 	.word	0x20006044
 8011784:	2000604c 	.word	0x2000604c
 8011788:	20006054 	.word	0x20006054
 801178c:	20006050 	.word	0x20006050
 8011790:	20006060 	.word	0x20006060

08011794 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011794:	b480      	push	{r7}
 8011796:	b085      	sub	sp, #20
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801179c:	4b28      	ldr	r3, [pc, #160]	@ (8011840 <prvInsertBlockIntoFreeList+0xac>)
 801179e:	60fb      	str	r3, [r7, #12]
 80117a0:	e002      	b.n	80117a8 <prvInsertBlockIntoFreeList+0x14>
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	681b      	ldr	r3, [r3, #0]
 80117a6:	60fb      	str	r3, [r7, #12]
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	687a      	ldr	r2, [r7, #4]
 80117ae:	429a      	cmp	r2, r3
 80117b0:	d8f7      	bhi.n	80117a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	685b      	ldr	r3, [r3, #4]
 80117ba:	68ba      	ldr	r2, [r7, #8]
 80117bc:	4413      	add	r3, r2
 80117be:	687a      	ldr	r2, [r7, #4]
 80117c0:	429a      	cmp	r2, r3
 80117c2:	d108      	bne.n	80117d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	685a      	ldr	r2, [r3, #4]
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	685b      	ldr	r3, [r3, #4]
 80117cc:	441a      	add	r2, r3
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	685b      	ldr	r3, [r3, #4]
 80117de:	68ba      	ldr	r2, [r7, #8]
 80117e0:	441a      	add	r2, r3
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	429a      	cmp	r2, r3
 80117e8:	d118      	bne.n	801181c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	681a      	ldr	r2, [r3, #0]
 80117ee:	4b15      	ldr	r3, [pc, #84]	@ (8011844 <prvInsertBlockIntoFreeList+0xb0>)
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	429a      	cmp	r2, r3
 80117f4:	d00d      	beq.n	8011812 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	685a      	ldr	r2, [r3, #4]
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	685b      	ldr	r3, [r3, #4]
 8011800:	441a      	add	r2, r3
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	681a      	ldr	r2, [r3, #0]
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	601a      	str	r2, [r3, #0]
 8011810:	e008      	b.n	8011824 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011812:	4b0c      	ldr	r3, [pc, #48]	@ (8011844 <prvInsertBlockIntoFreeList+0xb0>)
 8011814:	681a      	ldr	r2, [r3, #0]
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	601a      	str	r2, [r3, #0]
 801181a:	e003      	b.n	8011824 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	681a      	ldr	r2, [r3, #0]
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011824:	68fa      	ldr	r2, [r7, #12]
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	429a      	cmp	r2, r3
 801182a:	d002      	beq.n	8011832 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	687a      	ldr	r2, [r7, #4]
 8011830:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011832:	bf00      	nop
 8011834:	3714      	adds	r7, #20
 8011836:	46bd      	mov	sp, r7
 8011838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183c:	4770      	bx	lr
 801183e:	bf00      	nop
 8011840:	20006044 	.word	0x20006044
 8011844:	2000604c 	.word	0x2000604c

08011848 <__assert_func>:
 8011848:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801184a:	4614      	mov	r4, r2
 801184c:	461a      	mov	r2, r3
 801184e:	4b09      	ldr	r3, [pc, #36]	@ (8011874 <__assert_func+0x2c>)
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	4605      	mov	r5, r0
 8011854:	68d8      	ldr	r0, [r3, #12]
 8011856:	b14c      	cbz	r4, 801186c <__assert_func+0x24>
 8011858:	4b07      	ldr	r3, [pc, #28]	@ (8011878 <__assert_func+0x30>)
 801185a:	9100      	str	r1, [sp, #0]
 801185c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011860:	4906      	ldr	r1, [pc, #24]	@ (801187c <__assert_func+0x34>)
 8011862:	462b      	mov	r3, r5
 8011864:	f000 f8b2 	bl	80119cc <fiprintf>
 8011868:	f000 fc17 	bl	801209a <abort>
 801186c:	4b04      	ldr	r3, [pc, #16]	@ (8011880 <__assert_func+0x38>)
 801186e:	461c      	mov	r4, r3
 8011870:	e7f3      	b.n	801185a <__assert_func+0x12>
 8011872:	bf00      	nop
 8011874:	20000044 	.word	0x20000044
 8011878:	0801488f 	.word	0x0801488f
 801187c:	0801489c 	.word	0x0801489c
 8011880:	080148ca 	.word	0x080148ca

08011884 <std>:
 8011884:	2300      	movs	r3, #0
 8011886:	b510      	push	{r4, lr}
 8011888:	4604      	mov	r4, r0
 801188a:	e9c0 3300 	strd	r3, r3, [r0]
 801188e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011892:	6083      	str	r3, [r0, #8]
 8011894:	8181      	strh	r1, [r0, #12]
 8011896:	6643      	str	r3, [r0, #100]	@ 0x64
 8011898:	81c2      	strh	r2, [r0, #14]
 801189a:	6183      	str	r3, [r0, #24]
 801189c:	4619      	mov	r1, r3
 801189e:	2208      	movs	r2, #8
 80118a0:	305c      	adds	r0, #92	@ 0x5c
 80118a2:	f000 fa8d 	bl	8011dc0 <memset>
 80118a6:	4b0d      	ldr	r3, [pc, #52]	@ (80118dc <std+0x58>)
 80118a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80118aa:	4b0d      	ldr	r3, [pc, #52]	@ (80118e0 <std+0x5c>)
 80118ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80118ae:	4b0d      	ldr	r3, [pc, #52]	@ (80118e4 <std+0x60>)
 80118b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80118b2:	4b0d      	ldr	r3, [pc, #52]	@ (80118e8 <std+0x64>)
 80118b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80118b6:	4b0d      	ldr	r3, [pc, #52]	@ (80118ec <std+0x68>)
 80118b8:	6224      	str	r4, [r4, #32]
 80118ba:	429c      	cmp	r4, r3
 80118bc:	d006      	beq.n	80118cc <std+0x48>
 80118be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80118c2:	4294      	cmp	r4, r2
 80118c4:	d002      	beq.n	80118cc <std+0x48>
 80118c6:	33d0      	adds	r3, #208	@ 0xd0
 80118c8:	429c      	cmp	r4, r3
 80118ca:	d105      	bne.n	80118d8 <std+0x54>
 80118cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80118d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80118d4:	f000 bbd0 	b.w	8012078 <__retarget_lock_init_recursive>
 80118d8:	bd10      	pop	{r4, pc}
 80118da:	bf00      	nop
 80118dc:	08011bbd 	.word	0x08011bbd
 80118e0:	08011bdf 	.word	0x08011bdf
 80118e4:	08011c17 	.word	0x08011c17
 80118e8:	08011c3b 	.word	0x08011c3b
 80118ec:	20006064 	.word	0x20006064

080118f0 <stdio_exit_handler>:
 80118f0:	4a02      	ldr	r2, [pc, #8]	@ (80118fc <stdio_exit_handler+0xc>)
 80118f2:	4903      	ldr	r1, [pc, #12]	@ (8011900 <stdio_exit_handler+0x10>)
 80118f4:	4803      	ldr	r0, [pc, #12]	@ (8011904 <stdio_exit_handler+0x14>)
 80118f6:	f000 b87b 	b.w	80119f0 <_fwalk_sglue>
 80118fa:	bf00      	nop
 80118fc:	20000038 	.word	0x20000038
 8011900:	08012bfd 	.word	0x08012bfd
 8011904:	20000048 	.word	0x20000048

08011908 <cleanup_stdio>:
 8011908:	6841      	ldr	r1, [r0, #4]
 801190a:	4b0c      	ldr	r3, [pc, #48]	@ (801193c <cleanup_stdio+0x34>)
 801190c:	4299      	cmp	r1, r3
 801190e:	b510      	push	{r4, lr}
 8011910:	4604      	mov	r4, r0
 8011912:	d001      	beq.n	8011918 <cleanup_stdio+0x10>
 8011914:	f001 f972 	bl	8012bfc <_fflush_r>
 8011918:	68a1      	ldr	r1, [r4, #8]
 801191a:	4b09      	ldr	r3, [pc, #36]	@ (8011940 <cleanup_stdio+0x38>)
 801191c:	4299      	cmp	r1, r3
 801191e:	d002      	beq.n	8011926 <cleanup_stdio+0x1e>
 8011920:	4620      	mov	r0, r4
 8011922:	f001 f96b 	bl	8012bfc <_fflush_r>
 8011926:	68e1      	ldr	r1, [r4, #12]
 8011928:	4b06      	ldr	r3, [pc, #24]	@ (8011944 <cleanup_stdio+0x3c>)
 801192a:	4299      	cmp	r1, r3
 801192c:	d004      	beq.n	8011938 <cleanup_stdio+0x30>
 801192e:	4620      	mov	r0, r4
 8011930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011934:	f001 b962 	b.w	8012bfc <_fflush_r>
 8011938:	bd10      	pop	{r4, pc}
 801193a:	bf00      	nop
 801193c:	20006064 	.word	0x20006064
 8011940:	200060cc 	.word	0x200060cc
 8011944:	20006134 	.word	0x20006134

08011948 <global_stdio_init.part.0>:
 8011948:	b510      	push	{r4, lr}
 801194a:	4b0b      	ldr	r3, [pc, #44]	@ (8011978 <global_stdio_init.part.0+0x30>)
 801194c:	4c0b      	ldr	r4, [pc, #44]	@ (801197c <global_stdio_init.part.0+0x34>)
 801194e:	4a0c      	ldr	r2, [pc, #48]	@ (8011980 <global_stdio_init.part.0+0x38>)
 8011950:	601a      	str	r2, [r3, #0]
 8011952:	4620      	mov	r0, r4
 8011954:	2200      	movs	r2, #0
 8011956:	2104      	movs	r1, #4
 8011958:	f7ff ff94 	bl	8011884 <std>
 801195c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011960:	2201      	movs	r2, #1
 8011962:	2109      	movs	r1, #9
 8011964:	f7ff ff8e 	bl	8011884 <std>
 8011968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801196c:	2202      	movs	r2, #2
 801196e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011972:	2112      	movs	r1, #18
 8011974:	f7ff bf86 	b.w	8011884 <std>
 8011978:	2000619c 	.word	0x2000619c
 801197c:	20006064 	.word	0x20006064
 8011980:	080118f1 	.word	0x080118f1

08011984 <__sfp_lock_acquire>:
 8011984:	4801      	ldr	r0, [pc, #4]	@ (801198c <__sfp_lock_acquire+0x8>)
 8011986:	f000 bb78 	b.w	801207a <__retarget_lock_acquire_recursive>
 801198a:	bf00      	nop
 801198c:	200061a5 	.word	0x200061a5

08011990 <__sfp_lock_release>:
 8011990:	4801      	ldr	r0, [pc, #4]	@ (8011998 <__sfp_lock_release+0x8>)
 8011992:	f000 bb73 	b.w	801207c <__retarget_lock_release_recursive>
 8011996:	bf00      	nop
 8011998:	200061a5 	.word	0x200061a5

0801199c <__sinit>:
 801199c:	b510      	push	{r4, lr}
 801199e:	4604      	mov	r4, r0
 80119a0:	f7ff fff0 	bl	8011984 <__sfp_lock_acquire>
 80119a4:	6a23      	ldr	r3, [r4, #32]
 80119a6:	b11b      	cbz	r3, 80119b0 <__sinit+0x14>
 80119a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80119ac:	f7ff bff0 	b.w	8011990 <__sfp_lock_release>
 80119b0:	4b04      	ldr	r3, [pc, #16]	@ (80119c4 <__sinit+0x28>)
 80119b2:	6223      	str	r3, [r4, #32]
 80119b4:	4b04      	ldr	r3, [pc, #16]	@ (80119c8 <__sinit+0x2c>)
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d1f5      	bne.n	80119a8 <__sinit+0xc>
 80119bc:	f7ff ffc4 	bl	8011948 <global_stdio_init.part.0>
 80119c0:	e7f2      	b.n	80119a8 <__sinit+0xc>
 80119c2:	bf00      	nop
 80119c4:	08011909 	.word	0x08011909
 80119c8:	2000619c 	.word	0x2000619c

080119cc <fiprintf>:
 80119cc:	b40e      	push	{r1, r2, r3}
 80119ce:	b503      	push	{r0, r1, lr}
 80119d0:	4601      	mov	r1, r0
 80119d2:	ab03      	add	r3, sp, #12
 80119d4:	4805      	ldr	r0, [pc, #20]	@ (80119ec <fiprintf+0x20>)
 80119d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80119da:	6800      	ldr	r0, [r0, #0]
 80119dc:	9301      	str	r3, [sp, #4]
 80119de:	f000 fde5 	bl	80125ac <_vfiprintf_r>
 80119e2:	b002      	add	sp, #8
 80119e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80119e8:	b003      	add	sp, #12
 80119ea:	4770      	bx	lr
 80119ec:	20000044 	.word	0x20000044

080119f0 <_fwalk_sglue>:
 80119f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119f4:	4607      	mov	r7, r0
 80119f6:	4688      	mov	r8, r1
 80119f8:	4614      	mov	r4, r2
 80119fa:	2600      	movs	r6, #0
 80119fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011a00:	f1b9 0901 	subs.w	r9, r9, #1
 8011a04:	d505      	bpl.n	8011a12 <_fwalk_sglue+0x22>
 8011a06:	6824      	ldr	r4, [r4, #0]
 8011a08:	2c00      	cmp	r4, #0
 8011a0a:	d1f7      	bne.n	80119fc <_fwalk_sglue+0xc>
 8011a0c:	4630      	mov	r0, r6
 8011a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a12:	89ab      	ldrh	r3, [r5, #12]
 8011a14:	2b01      	cmp	r3, #1
 8011a16:	d907      	bls.n	8011a28 <_fwalk_sglue+0x38>
 8011a18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011a1c:	3301      	adds	r3, #1
 8011a1e:	d003      	beq.n	8011a28 <_fwalk_sglue+0x38>
 8011a20:	4629      	mov	r1, r5
 8011a22:	4638      	mov	r0, r7
 8011a24:	47c0      	blx	r8
 8011a26:	4306      	orrs	r6, r0
 8011a28:	3568      	adds	r5, #104	@ 0x68
 8011a2a:	e7e9      	b.n	8011a00 <_fwalk_sglue+0x10>

08011a2c <iprintf>:
 8011a2c:	b40f      	push	{r0, r1, r2, r3}
 8011a2e:	b507      	push	{r0, r1, r2, lr}
 8011a30:	4906      	ldr	r1, [pc, #24]	@ (8011a4c <iprintf+0x20>)
 8011a32:	ab04      	add	r3, sp, #16
 8011a34:	6808      	ldr	r0, [r1, #0]
 8011a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a3a:	6881      	ldr	r1, [r0, #8]
 8011a3c:	9301      	str	r3, [sp, #4]
 8011a3e:	f000 fdb5 	bl	80125ac <_vfiprintf_r>
 8011a42:	b003      	add	sp, #12
 8011a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a48:	b004      	add	sp, #16
 8011a4a:	4770      	bx	lr
 8011a4c:	20000044 	.word	0x20000044

08011a50 <_puts_r>:
 8011a50:	6a03      	ldr	r3, [r0, #32]
 8011a52:	b570      	push	{r4, r5, r6, lr}
 8011a54:	6884      	ldr	r4, [r0, #8]
 8011a56:	4605      	mov	r5, r0
 8011a58:	460e      	mov	r6, r1
 8011a5a:	b90b      	cbnz	r3, 8011a60 <_puts_r+0x10>
 8011a5c:	f7ff ff9e 	bl	801199c <__sinit>
 8011a60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a62:	07db      	lsls	r3, r3, #31
 8011a64:	d405      	bmi.n	8011a72 <_puts_r+0x22>
 8011a66:	89a3      	ldrh	r3, [r4, #12]
 8011a68:	0598      	lsls	r0, r3, #22
 8011a6a:	d402      	bmi.n	8011a72 <_puts_r+0x22>
 8011a6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a6e:	f000 fb04 	bl	801207a <__retarget_lock_acquire_recursive>
 8011a72:	89a3      	ldrh	r3, [r4, #12]
 8011a74:	0719      	lsls	r1, r3, #28
 8011a76:	d502      	bpl.n	8011a7e <_puts_r+0x2e>
 8011a78:	6923      	ldr	r3, [r4, #16]
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d135      	bne.n	8011aea <_puts_r+0x9a>
 8011a7e:	4621      	mov	r1, r4
 8011a80:	4628      	mov	r0, r5
 8011a82:	f000 f91d 	bl	8011cc0 <__swsetup_r>
 8011a86:	b380      	cbz	r0, 8011aea <_puts_r+0x9a>
 8011a88:	f04f 35ff 	mov.w	r5, #4294967295
 8011a8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a8e:	07da      	lsls	r2, r3, #31
 8011a90:	d405      	bmi.n	8011a9e <_puts_r+0x4e>
 8011a92:	89a3      	ldrh	r3, [r4, #12]
 8011a94:	059b      	lsls	r3, r3, #22
 8011a96:	d402      	bmi.n	8011a9e <_puts_r+0x4e>
 8011a98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a9a:	f000 faef 	bl	801207c <__retarget_lock_release_recursive>
 8011a9e:	4628      	mov	r0, r5
 8011aa0:	bd70      	pop	{r4, r5, r6, pc}
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	da04      	bge.n	8011ab0 <_puts_r+0x60>
 8011aa6:	69a2      	ldr	r2, [r4, #24]
 8011aa8:	429a      	cmp	r2, r3
 8011aaa:	dc17      	bgt.n	8011adc <_puts_r+0x8c>
 8011aac:	290a      	cmp	r1, #10
 8011aae:	d015      	beq.n	8011adc <_puts_r+0x8c>
 8011ab0:	6823      	ldr	r3, [r4, #0]
 8011ab2:	1c5a      	adds	r2, r3, #1
 8011ab4:	6022      	str	r2, [r4, #0]
 8011ab6:	7019      	strb	r1, [r3, #0]
 8011ab8:	68a3      	ldr	r3, [r4, #8]
 8011aba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011abe:	3b01      	subs	r3, #1
 8011ac0:	60a3      	str	r3, [r4, #8]
 8011ac2:	2900      	cmp	r1, #0
 8011ac4:	d1ed      	bne.n	8011aa2 <_puts_r+0x52>
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	da11      	bge.n	8011aee <_puts_r+0x9e>
 8011aca:	4622      	mov	r2, r4
 8011acc:	210a      	movs	r1, #10
 8011ace:	4628      	mov	r0, r5
 8011ad0:	f000 f8b7 	bl	8011c42 <__swbuf_r>
 8011ad4:	3001      	adds	r0, #1
 8011ad6:	d0d7      	beq.n	8011a88 <_puts_r+0x38>
 8011ad8:	250a      	movs	r5, #10
 8011ada:	e7d7      	b.n	8011a8c <_puts_r+0x3c>
 8011adc:	4622      	mov	r2, r4
 8011ade:	4628      	mov	r0, r5
 8011ae0:	f000 f8af 	bl	8011c42 <__swbuf_r>
 8011ae4:	3001      	adds	r0, #1
 8011ae6:	d1e7      	bne.n	8011ab8 <_puts_r+0x68>
 8011ae8:	e7ce      	b.n	8011a88 <_puts_r+0x38>
 8011aea:	3e01      	subs	r6, #1
 8011aec:	e7e4      	b.n	8011ab8 <_puts_r+0x68>
 8011aee:	6823      	ldr	r3, [r4, #0]
 8011af0:	1c5a      	adds	r2, r3, #1
 8011af2:	6022      	str	r2, [r4, #0]
 8011af4:	220a      	movs	r2, #10
 8011af6:	701a      	strb	r2, [r3, #0]
 8011af8:	e7ee      	b.n	8011ad8 <_puts_r+0x88>
	...

08011afc <puts>:
 8011afc:	4b02      	ldr	r3, [pc, #8]	@ (8011b08 <puts+0xc>)
 8011afe:	4601      	mov	r1, r0
 8011b00:	6818      	ldr	r0, [r3, #0]
 8011b02:	f7ff bfa5 	b.w	8011a50 <_puts_r>
 8011b06:	bf00      	nop
 8011b08:	20000044 	.word	0x20000044

08011b0c <sniprintf>:
 8011b0c:	b40c      	push	{r2, r3}
 8011b0e:	b530      	push	{r4, r5, lr}
 8011b10:	4b18      	ldr	r3, [pc, #96]	@ (8011b74 <sniprintf+0x68>)
 8011b12:	1e0c      	subs	r4, r1, #0
 8011b14:	681d      	ldr	r5, [r3, #0]
 8011b16:	b09d      	sub	sp, #116	@ 0x74
 8011b18:	da08      	bge.n	8011b2c <sniprintf+0x20>
 8011b1a:	238b      	movs	r3, #139	@ 0x8b
 8011b1c:	602b      	str	r3, [r5, #0]
 8011b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8011b22:	b01d      	add	sp, #116	@ 0x74
 8011b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011b28:	b002      	add	sp, #8
 8011b2a:	4770      	bx	lr
 8011b2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011b30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011b34:	f04f 0300 	mov.w	r3, #0
 8011b38:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011b3a:	bf14      	ite	ne
 8011b3c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011b40:	4623      	moveq	r3, r4
 8011b42:	9304      	str	r3, [sp, #16]
 8011b44:	9307      	str	r3, [sp, #28]
 8011b46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011b4a:	9002      	str	r0, [sp, #8]
 8011b4c:	9006      	str	r0, [sp, #24]
 8011b4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011b52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011b54:	ab21      	add	r3, sp, #132	@ 0x84
 8011b56:	a902      	add	r1, sp, #8
 8011b58:	4628      	mov	r0, r5
 8011b5a:	9301      	str	r3, [sp, #4]
 8011b5c:	f000 fc00 	bl	8012360 <_svfiprintf_r>
 8011b60:	1c43      	adds	r3, r0, #1
 8011b62:	bfbc      	itt	lt
 8011b64:	238b      	movlt	r3, #139	@ 0x8b
 8011b66:	602b      	strlt	r3, [r5, #0]
 8011b68:	2c00      	cmp	r4, #0
 8011b6a:	d0da      	beq.n	8011b22 <sniprintf+0x16>
 8011b6c:	9b02      	ldr	r3, [sp, #8]
 8011b6e:	2200      	movs	r2, #0
 8011b70:	701a      	strb	r2, [r3, #0]
 8011b72:	e7d6      	b.n	8011b22 <sniprintf+0x16>
 8011b74:	20000044 	.word	0x20000044

08011b78 <siprintf>:
 8011b78:	b40e      	push	{r1, r2, r3}
 8011b7a:	b510      	push	{r4, lr}
 8011b7c:	b09d      	sub	sp, #116	@ 0x74
 8011b7e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011b80:	9002      	str	r0, [sp, #8]
 8011b82:	9006      	str	r0, [sp, #24]
 8011b84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011b88:	480a      	ldr	r0, [pc, #40]	@ (8011bb4 <siprintf+0x3c>)
 8011b8a:	9107      	str	r1, [sp, #28]
 8011b8c:	9104      	str	r1, [sp, #16]
 8011b8e:	490a      	ldr	r1, [pc, #40]	@ (8011bb8 <siprintf+0x40>)
 8011b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b94:	9105      	str	r1, [sp, #20]
 8011b96:	2400      	movs	r4, #0
 8011b98:	a902      	add	r1, sp, #8
 8011b9a:	6800      	ldr	r0, [r0, #0]
 8011b9c:	9301      	str	r3, [sp, #4]
 8011b9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011ba0:	f000 fbde 	bl	8012360 <_svfiprintf_r>
 8011ba4:	9b02      	ldr	r3, [sp, #8]
 8011ba6:	701c      	strb	r4, [r3, #0]
 8011ba8:	b01d      	add	sp, #116	@ 0x74
 8011baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011bae:	b003      	add	sp, #12
 8011bb0:	4770      	bx	lr
 8011bb2:	bf00      	nop
 8011bb4:	20000044 	.word	0x20000044
 8011bb8:	ffff0208 	.word	0xffff0208

08011bbc <__sread>:
 8011bbc:	b510      	push	{r4, lr}
 8011bbe:	460c      	mov	r4, r1
 8011bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bc4:	f000 fa0a 	bl	8011fdc <_read_r>
 8011bc8:	2800      	cmp	r0, #0
 8011bca:	bfab      	itete	ge
 8011bcc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011bce:	89a3      	ldrhlt	r3, [r4, #12]
 8011bd0:	181b      	addge	r3, r3, r0
 8011bd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011bd6:	bfac      	ite	ge
 8011bd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011bda:	81a3      	strhlt	r3, [r4, #12]
 8011bdc:	bd10      	pop	{r4, pc}

08011bde <__swrite>:
 8011bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011be2:	461f      	mov	r7, r3
 8011be4:	898b      	ldrh	r3, [r1, #12]
 8011be6:	05db      	lsls	r3, r3, #23
 8011be8:	4605      	mov	r5, r0
 8011bea:	460c      	mov	r4, r1
 8011bec:	4616      	mov	r6, r2
 8011bee:	d505      	bpl.n	8011bfc <__swrite+0x1e>
 8011bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bf4:	2302      	movs	r3, #2
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	f000 f9de 	bl	8011fb8 <_lseek_r>
 8011bfc:	89a3      	ldrh	r3, [r4, #12]
 8011bfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011c06:	81a3      	strh	r3, [r4, #12]
 8011c08:	4632      	mov	r2, r6
 8011c0a:	463b      	mov	r3, r7
 8011c0c:	4628      	mov	r0, r5
 8011c0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c12:	f000 b9f5 	b.w	8012000 <_write_r>

08011c16 <__sseek>:
 8011c16:	b510      	push	{r4, lr}
 8011c18:	460c      	mov	r4, r1
 8011c1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c1e:	f000 f9cb 	bl	8011fb8 <_lseek_r>
 8011c22:	1c43      	adds	r3, r0, #1
 8011c24:	89a3      	ldrh	r3, [r4, #12]
 8011c26:	bf15      	itete	ne
 8011c28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011c2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011c2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011c32:	81a3      	strheq	r3, [r4, #12]
 8011c34:	bf18      	it	ne
 8011c36:	81a3      	strhne	r3, [r4, #12]
 8011c38:	bd10      	pop	{r4, pc}

08011c3a <__sclose>:
 8011c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c3e:	f000 b94d 	b.w	8011edc <_close_r>

08011c42 <__swbuf_r>:
 8011c42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c44:	460e      	mov	r6, r1
 8011c46:	4614      	mov	r4, r2
 8011c48:	4605      	mov	r5, r0
 8011c4a:	b118      	cbz	r0, 8011c54 <__swbuf_r+0x12>
 8011c4c:	6a03      	ldr	r3, [r0, #32]
 8011c4e:	b90b      	cbnz	r3, 8011c54 <__swbuf_r+0x12>
 8011c50:	f7ff fea4 	bl	801199c <__sinit>
 8011c54:	69a3      	ldr	r3, [r4, #24]
 8011c56:	60a3      	str	r3, [r4, #8]
 8011c58:	89a3      	ldrh	r3, [r4, #12]
 8011c5a:	071a      	lsls	r2, r3, #28
 8011c5c:	d501      	bpl.n	8011c62 <__swbuf_r+0x20>
 8011c5e:	6923      	ldr	r3, [r4, #16]
 8011c60:	b943      	cbnz	r3, 8011c74 <__swbuf_r+0x32>
 8011c62:	4621      	mov	r1, r4
 8011c64:	4628      	mov	r0, r5
 8011c66:	f000 f82b 	bl	8011cc0 <__swsetup_r>
 8011c6a:	b118      	cbz	r0, 8011c74 <__swbuf_r+0x32>
 8011c6c:	f04f 37ff 	mov.w	r7, #4294967295
 8011c70:	4638      	mov	r0, r7
 8011c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c74:	6823      	ldr	r3, [r4, #0]
 8011c76:	6922      	ldr	r2, [r4, #16]
 8011c78:	1a98      	subs	r0, r3, r2
 8011c7a:	6963      	ldr	r3, [r4, #20]
 8011c7c:	b2f6      	uxtb	r6, r6
 8011c7e:	4283      	cmp	r3, r0
 8011c80:	4637      	mov	r7, r6
 8011c82:	dc05      	bgt.n	8011c90 <__swbuf_r+0x4e>
 8011c84:	4621      	mov	r1, r4
 8011c86:	4628      	mov	r0, r5
 8011c88:	f000 ffb8 	bl	8012bfc <_fflush_r>
 8011c8c:	2800      	cmp	r0, #0
 8011c8e:	d1ed      	bne.n	8011c6c <__swbuf_r+0x2a>
 8011c90:	68a3      	ldr	r3, [r4, #8]
 8011c92:	3b01      	subs	r3, #1
 8011c94:	60a3      	str	r3, [r4, #8]
 8011c96:	6823      	ldr	r3, [r4, #0]
 8011c98:	1c5a      	adds	r2, r3, #1
 8011c9a:	6022      	str	r2, [r4, #0]
 8011c9c:	701e      	strb	r6, [r3, #0]
 8011c9e:	6962      	ldr	r2, [r4, #20]
 8011ca0:	1c43      	adds	r3, r0, #1
 8011ca2:	429a      	cmp	r2, r3
 8011ca4:	d004      	beq.n	8011cb0 <__swbuf_r+0x6e>
 8011ca6:	89a3      	ldrh	r3, [r4, #12]
 8011ca8:	07db      	lsls	r3, r3, #31
 8011caa:	d5e1      	bpl.n	8011c70 <__swbuf_r+0x2e>
 8011cac:	2e0a      	cmp	r6, #10
 8011cae:	d1df      	bne.n	8011c70 <__swbuf_r+0x2e>
 8011cb0:	4621      	mov	r1, r4
 8011cb2:	4628      	mov	r0, r5
 8011cb4:	f000 ffa2 	bl	8012bfc <_fflush_r>
 8011cb8:	2800      	cmp	r0, #0
 8011cba:	d0d9      	beq.n	8011c70 <__swbuf_r+0x2e>
 8011cbc:	e7d6      	b.n	8011c6c <__swbuf_r+0x2a>
	...

08011cc0 <__swsetup_r>:
 8011cc0:	b538      	push	{r3, r4, r5, lr}
 8011cc2:	4b29      	ldr	r3, [pc, #164]	@ (8011d68 <__swsetup_r+0xa8>)
 8011cc4:	4605      	mov	r5, r0
 8011cc6:	6818      	ldr	r0, [r3, #0]
 8011cc8:	460c      	mov	r4, r1
 8011cca:	b118      	cbz	r0, 8011cd4 <__swsetup_r+0x14>
 8011ccc:	6a03      	ldr	r3, [r0, #32]
 8011cce:	b90b      	cbnz	r3, 8011cd4 <__swsetup_r+0x14>
 8011cd0:	f7ff fe64 	bl	801199c <__sinit>
 8011cd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cd8:	0719      	lsls	r1, r3, #28
 8011cda:	d422      	bmi.n	8011d22 <__swsetup_r+0x62>
 8011cdc:	06da      	lsls	r2, r3, #27
 8011cde:	d407      	bmi.n	8011cf0 <__swsetup_r+0x30>
 8011ce0:	2209      	movs	r2, #9
 8011ce2:	602a      	str	r2, [r5, #0]
 8011ce4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ce8:	81a3      	strh	r3, [r4, #12]
 8011cea:	f04f 30ff 	mov.w	r0, #4294967295
 8011cee:	e033      	b.n	8011d58 <__swsetup_r+0x98>
 8011cf0:	0758      	lsls	r0, r3, #29
 8011cf2:	d512      	bpl.n	8011d1a <__swsetup_r+0x5a>
 8011cf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011cf6:	b141      	cbz	r1, 8011d0a <__swsetup_r+0x4a>
 8011cf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011cfc:	4299      	cmp	r1, r3
 8011cfe:	d002      	beq.n	8011d06 <__swsetup_r+0x46>
 8011d00:	4628      	mov	r0, r5
 8011d02:	f000 f9d1 	bl	80120a8 <_free_r>
 8011d06:	2300      	movs	r3, #0
 8011d08:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d0a:	89a3      	ldrh	r3, [r4, #12]
 8011d0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011d10:	81a3      	strh	r3, [r4, #12]
 8011d12:	2300      	movs	r3, #0
 8011d14:	6063      	str	r3, [r4, #4]
 8011d16:	6923      	ldr	r3, [r4, #16]
 8011d18:	6023      	str	r3, [r4, #0]
 8011d1a:	89a3      	ldrh	r3, [r4, #12]
 8011d1c:	f043 0308 	orr.w	r3, r3, #8
 8011d20:	81a3      	strh	r3, [r4, #12]
 8011d22:	6923      	ldr	r3, [r4, #16]
 8011d24:	b94b      	cbnz	r3, 8011d3a <__swsetup_r+0x7a>
 8011d26:	89a3      	ldrh	r3, [r4, #12]
 8011d28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011d2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011d30:	d003      	beq.n	8011d3a <__swsetup_r+0x7a>
 8011d32:	4621      	mov	r1, r4
 8011d34:	4628      	mov	r0, r5
 8011d36:	f000 ffaf 	bl	8012c98 <__smakebuf_r>
 8011d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d3e:	f013 0201 	ands.w	r2, r3, #1
 8011d42:	d00a      	beq.n	8011d5a <__swsetup_r+0x9a>
 8011d44:	2200      	movs	r2, #0
 8011d46:	60a2      	str	r2, [r4, #8]
 8011d48:	6962      	ldr	r2, [r4, #20]
 8011d4a:	4252      	negs	r2, r2
 8011d4c:	61a2      	str	r2, [r4, #24]
 8011d4e:	6922      	ldr	r2, [r4, #16]
 8011d50:	b942      	cbnz	r2, 8011d64 <__swsetup_r+0xa4>
 8011d52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011d56:	d1c5      	bne.n	8011ce4 <__swsetup_r+0x24>
 8011d58:	bd38      	pop	{r3, r4, r5, pc}
 8011d5a:	0799      	lsls	r1, r3, #30
 8011d5c:	bf58      	it	pl
 8011d5e:	6962      	ldrpl	r2, [r4, #20]
 8011d60:	60a2      	str	r2, [r4, #8]
 8011d62:	e7f4      	b.n	8011d4e <__swsetup_r+0x8e>
 8011d64:	2000      	movs	r0, #0
 8011d66:	e7f7      	b.n	8011d58 <__swsetup_r+0x98>
 8011d68:	20000044 	.word	0x20000044

08011d6c <memcmp>:
 8011d6c:	b510      	push	{r4, lr}
 8011d6e:	3901      	subs	r1, #1
 8011d70:	4402      	add	r2, r0
 8011d72:	4290      	cmp	r0, r2
 8011d74:	d101      	bne.n	8011d7a <memcmp+0xe>
 8011d76:	2000      	movs	r0, #0
 8011d78:	e005      	b.n	8011d86 <memcmp+0x1a>
 8011d7a:	7803      	ldrb	r3, [r0, #0]
 8011d7c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011d80:	42a3      	cmp	r3, r4
 8011d82:	d001      	beq.n	8011d88 <memcmp+0x1c>
 8011d84:	1b18      	subs	r0, r3, r4
 8011d86:	bd10      	pop	{r4, pc}
 8011d88:	3001      	adds	r0, #1
 8011d8a:	e7f2      	b.n	8011d72 <memcmp+0x6>

08011d8c <memmove>:
 8011d8c:	4288      	cmp	r0, r1
 8011d8e:	b510      	push	{r4, lr}
 8011d90:	eb01 0402 	add.w	r4, r1, r2
 8011d94:	d902      	bls.n	8011d9c <memmove+0x10>
 8011d96:	4284      	cmp	r4, r0
 8011d98:	4623      	mov	r3, r4
 8011d9a:	d807      	bhi.n	8011dac <memmove+0x20>
 8011d9c:	1e43      	subs	r3, r0, #1
 8011d9e:	42a1      	cmp	r1, r4
 8011da0:	d008      	beq.n	8011db4 <memmove+0x28>
 8011da2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011da6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011daa:	e7f8      	b.n	8011d9e <memmove+0x12>
 8011dac:	4402      	add	r2, r0
 8011dae:	4601      	mov	r1, r0
 8011db0:	428a      	cmp	r2, r1
 8011db2:	d100      	bne.n	8011db6 <memmove+0x2a>
 8011db4:	bd10      	pop	{r4, pc}
 8011db6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011dba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011dbe:	e7f7      	b.n	8011db0 <memmove+0x24>

08011dc0 <memset>:
 8011dc0:	4402      	add	r2, r0
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	4293      	cmp	r3, r2
 8011dc6:	d100      	bne.n	8011dca <memset+0xa>
 8011dc8:	4770      	bx	lr
 8011dca:	f803 1b01 	strb.w	r1, [r3], #1
 8011dce:	e7f9      	b.n	8011dc4 <memset+0x4>

08011dd0 <strncpy>:
 8011dd0:	b510      	push	{r4, lr}
 8011dd2:	3901      	subs	r1, #1
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	b132      	cbz	r2, 8011de6 <strncpy+0x16>
 8011dd8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011ddc:	f803 4b01 	strb.w	r4, [r3], #1
 8011de0:	3a01      	subs	r2, #1
 8011de2:	2c00      	cmp	r4, #0
 8011de4:	d1f7      	bne.n	8011dd6 <strncpy+0x6>
 8011de6:	441a      	add	r2, r3
 8011de8:	2100      	movs	r1, #0
 8011dea:	4293      	cmp	r3, r2
 8011dec:	d100      	bne.n	8011df0 <strncpy+0x20>
 8011dee:	bd10      	pop	{r4, pc}
 8011df0:	f803 1b01 	strb.w	r1, [r3], #1
 8011df4:	e7f9      	b.n	8011dea <strncpy+0x1a>
	...

08011df8 <strtok>:
 8011df8:	4b16      	ldr	r3, [pc, #88]	@ (8011e54 <strtok+0x5c>)
 8011dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dfe:	681f      	ldr	r7, [r3, #0]
 8011e00:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8011e02:	4605      	mov	r5, r0
 8011e04:	460e      	mov	r6, r1
 8011e06:	b9ec      	cbnz	r4, 8011e44 <strtok+0x4c>
 8011e08:	2050      	movs	r0, #80	@ 0x50
 8011e0a:	f000 f997 	bl	801213c <malloc>
 8011e0e:	4602      	mov	r2, r0
 8011e10:	6478      	str	r0, [r7, #68]	@ 0x44
 8011e12:	b920      	cbnz	r0, 8011e1e <strtok+0x26>
 8011e14:	4b10      	ldr	r3, [pc, #64]	@ (8011e58 <strtok+0x60>)
 8011e16:	4811      	ldr	r0, [pc, #68]	@ (8011e5c <strtok+0x64>)
 8011e18:	215b      	movs	r1, #91	@ 0x5b
 8011e1a:	f7ff fd15 	bl	8011848 <__assert_func>
 8011e1e:	e9c0 4400 	strd	r4, r4, [r0]
 8011e22:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8011e26:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8011e2a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8011e2e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8011e32:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8011e36:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8011e3a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8011e3e:	6184      	str	r4, [r0, #24]
 8011e40:	7704      	strb	r4, [r0, #28]
 8011e42:	6244      	str	r4, [r0, #36]	@ 0x24
 8011e44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011e46:	4631      	mov	r1, r6
 8011e48:	4628      	mov	r0, r5
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e50:	f000 b806 	b.w	8011e60 <__strtok_r>
 8011e54:	20000044 	.word	0x20000044
 8011e58:	080148cb 	.word	0x080148cb
 8011e5c:	080148e2 	.word	0x080148e2

08011e60 <__strtok_r>:
 8011e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e62:	4604      	mov	r4, r0
 8011e64:	b908      	cbnz	r0, 8011e6a <__strtok_r+0xa>
 8011e66:	6814      	ldr	r4, [r2, #0]
 8011e68:	b144      	cbz	r4, 8011e7c <__strtok_r+0x1c>
 8011e6a:	4620      	mov	r0, r4
 8011e6c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011e70:	460f      	mov	r7, r1
 8011e72:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011e76:	b91e      	cbnz	r6, 8011e80 <__strtok_r+0x20>
 8011e78:	b965      	cbnz	r5, 8011e94 <__strtok_r+0x34>
 8011e7a:	6015      	str	r5, [r2, #0]
 8011e7c:	2000      	movs	r0, #0
 8011e7e:	e005      	b.n	8011e8c <__strtok_r+0x2c>
 8011e80:	42b5      	cmp	r5, r6
 8011e82:	d1f6      	bne.n	8011e72 <__strtok_r+0x12>
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d1f0      	bne.n	8011e6a <__strtok_r+0xa>
 8011e88:	6014      	str	r4, [r2, #0]
 8011e8a:	7003      	strb	r3, [r0, #0]
 8011e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e8e:	461c      	mov	r4, r3
 8011e90:	e00c      	b.n	8011eac <__strtok_r+0x4c>
 8011e92:	b91d      	cbnz	r5, 8011e9c <__strtok_r+0x3c>
 8011e94:	4627      	mov	r7, r4
 8011e96:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011e9a:	460e      	mov	r6, r1
 8011e9c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011ea0:	42ab      	cmp	r3, r5
 8011ea2:	d1f6      	bne.n	8011e92 <__strtok_r+0x32>
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d0f2      	beq.n	8011e8e <__strtok_r+0x2e>
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	703b      	strb	r3, [r7, #0]
 8011eac:	6014      	str	r4, [r2, #0]
 8011eae:	e7ed      	b.n	8011e8c <__strtok_r+0x2c>

08011eb0 <strstr>:
 8011eb0:	780a      	ldrb	r2, [r1, #0]
 8011eb2:	b570      	push	{r4, r5, r6, lr}
 8011eb4:	b96a      	cbnz	r2, 8011ed2 <strstr+0x22>
 8011eb6:	bd70      	pop	{r4, r5, r6, pc}
 8011eb8:	429a      	cmp	r2, r3
 8011eba:	d109      	bne.n	8011ed0 <strstr+0x20>
 8011ebc:	460c      	mov	r4, r1
 8011ebe:	4605      	mov	r5, r0
 8011ec0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d0f6      	beq.n	8011eb6 <strstr+0x6>
 8011ec8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011ecc:	429e      	cmp	r6, r3
 8011ece:	d0f7      	beq.n	8011ec0 <strstr+0x10>
 8011ed0:	3001      	adds	r0, #1
 8011ed2:	7803      	ldrb	r3, [r0, #0]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d1ef      	bne.n	8011eb8 <strstr+0x8>
 8011ed8:	4618      	mov	r0, r3
 8011eda:	e7ec      	b.n	8011eb6 <strstr+0x6>

08011edc <_close_r>:
 8011edc:	b538      	push	{r3, r4, r5, lr}
 8011ede:	4d06      	ldr	r5, [pc, #24]	@ (8011ef8 <_close_r+0x1c>)
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	4604      	mov	r4, r0
 8011ee4:	4608      	mov	r0, r1
 8011ee6:	602b      	str	r3, [r5, #0]
 8011ee8:	f7f0 f8b4 	bl	8002054 <_close>
 8011eec:	1c43      	adds	r3, r0, #1
 8011eee:	d102      	bne.n	8011ef6 <_close_r+0x1a>
 8011ef0:	682b      	ldr	r3, [r5, #0]
 8011ef2:	b103      	cbz	r3, 8011ef6 <_close_r+0x1a>
 8011ef4:	6023      	str	r3, [r4, #0]
 8011ef6:	bd38      	pop	{r3, r4, r5, pc}
 8011ef8:	200061a0 	.word	0x200061a0

08011efc <_reclaim_reent>:
 8011efc:	4b2d      	ldr	r3, [pc, #180]	@ (8011fb4 <_reclaim_reent+0xb8>)
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	4283      	cmp	r3, r0
 8011f02:	b570      	push	{r4, r5, r6, lr}
 8011f04:	4604      	mov	r4, r0
 8011f06:	d053      	beq.n	8011fb0 <_reclaim_reent+0xb4>
 8011f08:	69c3      	ldr	r3, [r0, #28]
 8011f0a:	b31b      	cbz	r3, 8011f54 <_reclaim_reent+0x58>
 8011f0c:	68db      	ldr	r3, [r3, #12]
 8011f0e:	b163      	cbz	r3, 8011f2a <_reclaim_reent+0x2e>
 8011f10:	2500      	movs	r5, #0
 8011f12:	69e3      	ldr	r3, [r4, #28]
 8011f14:	68db      	ldr	r3, [r3, #12]
 8011f16:	5959      	ldr	r1, [r3, r5]
 8011f18:	b9b1      	cbnz	r1, 8011f48 <_reclaim_reent+0x4c>
 8011f1a:	3504      	adds	r5, #4
 8011f1c:	2d80      	cmp	r5, #128	@ 0x80
 8011f1e:	d1f8      	bne.n	8011f12 <_reclaim_reent+0x16>
 8011f20:	69e3      	ldr	r3, [r4, #28]
 8011f22:	4620      	mov	r0, r4
 8011f24:	68d9      	ldr	r1, [r3, #12]
 8011f26:	f000 f8bf 	bl	80120a8 <_free_r>
 8011f2a:	69e3      	ldr	r3, [r4, #28]
 8011f2c:	6819      	ldr	r1, [r3, #0]
 8011f2e:	b111      	cbz	r1, 8011f36 <_reclaim_reent+0x3a>
 8011f30:	4620      	mov	r0, r4
 8011f32:	f000 f8b9 	bl	80120a8 <_free_r>
 8011f36:	69e3      	ldr	r3, [r4, #28]
 8011f38:	689d      	ldr	r5, [r3, #8]
 8011f3a:	b15d      	cbz	r5, 8011f54 <_reclaim_reent+0x58>
 8011f3c:	4629      	mov	r1, r5
 8011f3e:	4620      	mov	r0, r4
 8011f40:	682d      	ldr	r5, [r5, #0]
 8011f42:	f000 f8b1 	bl	80120a8 <_free_r>
 8011f46:	e7f8      	b.n	8011f3a <_reclaim_reent+0x3e>
 8011f48:	680e      	ldr	r6, [r1, #0]
 8011f4a:	4620      	mov	r0, r4
 8011f4c:	f000 f8ac 	bl	80120a8 <_free_r>
 8011f50:	4631      	mov	r1, r6
 8011f52:	e7e1      	b.n	8011f18 <_reclaim_reent+0x1c>
 8011f54:	6961      	ldr	r1, [r4, #20]
 8011f56:	b111      	cbz	r1, 8011f5e <_reclaim_reent+0x62>
 8011f58:	4620      	mov	r0, r4
 8011f5a:	f000 f8a5 	bl	80120a8 <_free_r>
 8011f5e:	69e1      	ldr	r1, [r4, #28]
 8011f60:	b111      	cbz	r1, 8011f68 <_reclaim_reent+0x6c>
 8011f62:	4620      	mov	r0, r4
 8011f64:	f000 f8a0 	bl	80120a8 <_free_r>
 8011f68:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011f6a:	b111      	cbz	r1, 8011f72 <_reclaim_reent+0x76>
 8011f6c:	4620      	mov	r0, r4
 8011f6e:	f000 f89b 	bl	80120a8 <_free_r>
 8011f72:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011f74:	b111      	cbz	r1, 8011f7c <_reclaim_reent+0x80>
 8011f76:	4620      	mov	r0, r4
 8011f78:	f000 f896 	bl	80120a8 <_free_r>
 8011f7c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8011f7e:	b111      	cbz	r1, 8011f86 <_reclaim_reent+0x8a>
 8011f80:	4620      	mov	r0, r4
 8011f82:	f000 f891 	bl	80120a8 <_free_r>
 8011f86:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8011f88:	b111      	cbz	r1, 8011f90 <_reclaim_reent+0x94>
 8011f8a:	4620      	mov	r0, r4
 8011f8c:	f000 f88c 	bl	80120a8 <_free_r>
 8011f90:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8011f92:	b111      	cbz	r1, 8011f9a <_reclaim_reent+0x9e>
 8011f94:	4620      	mov	r0, r4
 8011f96:	f000 f887 	bl	80120a8 <_free_r>
 8011f9a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8011f9c:	b111      	cbz	r1, 8011fa4 <_reclaim_reent+0xa8>
 8011f9e:	4620      	mov	r0, r4
 8011fa0:	f000 f882 	bl	80120a8 <_free_r>
 8011fa4:	6a23      	ldr	r3, [r4, #32]
 8011fa6:	b11b      	cbz	r3, 8011fb0 <_reclaim_reent+0xb4>
 8011fa8:	4620      	mov	r0, r4
 8011faa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011fae:	4718      	bx	r3
 8011fb0:	bd70      	pop	{r4, r5, r6, pc}
 8011fb2:	bf00      	nop
 8011fb4:	20000044 	.word	0x20000044

08011fb8 <_lseek_r>:
 8011fb8:	b538      	push	{r3, r4, r5, lr}
 8011fba:	4d07      	ldr	r5, [pc, #28]	@ (8011fd8 <_lseek_r+0x20>)
 8011fbc:	4604      	mov	r4, r0
 8011fbe:	4608      	mov	r0, r1
 8011fc0:	4611      	mov	r1, r2
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	602a      	str	r2, [r5, #0]
 8011fc6:	461a      	mov	r2, r3
 8011fc8:	f7f0 f86b 	bl	80020a2 <_lseek>
 8011fcc:	1c43      	adds	r3, r0, #1
 8011fce:	d102      	bne.n	8011fd6 <_lseek_r+0x1e>
 8011fd0:	682b      	ldr	r3, [r5, #0]
 8011fd2:	b103      	cbz	r3, 8011fd6 <_lseek_r+0x1e>
 8011fd4:	6023      	str	r3, [r4, #0]
 8011fd6:	bd38      	pop	{r3, r4, r5, pc}
 8011fd8:	200061a0 	.word	0x200061a0

08011fdc <_read_r>:
 8011fdc:	b538      	push	{r3, r4, r5, lr}
 8011fde:	4d07      	ldr	r5, [pc, #28]	@ (8011ffc <_read_r+0x20>)
 8011fe0:	4604      	mov	r4, r0
 8011fe2:	4608      	mov	r0, r1
 8011fe4:	4611      	mov	r1, r2
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	602a      	str	r2, [r5, #0]
 8011fea:	461a      	mov	r2, r3
 8011fec:	f7f0 f815 	bl	800201a <_read>
 8011ff0:	1c43      	adds	r3, r0, #1
 8011ff2:	d102      	bne.n	8011ffa <_read_r+0x1e>
 8011ff4:	682b      	ldr	r3, [r5, #0]
 8011ff6:	b103      	cbz	r3, 8011ffa <_read_r+0x1e>
 8011ff8:	6023      	str	r3, [r4, #0]
 8011ffa:	bd38      	pop	{r3, r4, r5, pc}
 8011ffc:	200061a0 	.word	0x200061a0

08012000 <_write_r>:
 8012000:	b538      	push	{r3, r4, r5, lr}
 8012002:	4d07      	ldr	r5, [pc, #28]	@ (8012020 <_write_r+0x20>)
 8012004:	4604      	mov	r4, r0
 8012006:	4608      	mov	r0, r1
 8012008:	4611      	mov	r1, r2
 801200a:	2200      	movs	r2, #0
 801200c:	602a      	str	r2, [r5, #0]
 801200e:	461a      	mov	r2, r3
 8012010:	f7ef f864 	bl	80010dc <_write>
 8012014:	1c43      	adds	r3, r0, #1
 8012016:	d102      	bne.n	801201e <_write_r+0x1e>
 8012018:	682b      	ldr	r3, [r5, #0]
 801201a:	b103      	cbz	r3, 801201e <_write_r+0x1e>
 801201c:	6023      	str	r3, [r4, #0]
 801201e:	bd38      	pop	{r3, r4, r5, pc}
 8012020:	200061a0 	.word	0x200061a0

08012024 <__errno>:
 8012024:	4b01      	ldr	r3, [pc, #4]	@ (801202c <__errno+0x8>)
 8012026:	6818      	ldr	r0, [r3, #0]
 8012028:	4770      	bx	lr
 801202a:	bf00      	nop
 801202c:	20000044 	.word	0x20000044

08012030 <__libc_init_array>:
 8012030:	b570      	push	{r4, r5, r6, lr}
 8012032:	4d0d      	ldr	r5, [pc, #52]	@ (8012068 <__libc_init_array+0x38>)
 8012034:	4c0d      	ldr	r4, [pc, #52]	@ (801206c <__libc_init_array+0x3c>)
 8012036:	1b64      	subs	r4, r4, r5
 8012038:	10a4      	asrs	r4, r4, #2
 801203a:	2600      	movs	r6, #0
 801203c:	42a6      	cmp	r6, r4
 801203e:	d109      	bne.n	8012054 <__libc_init_array+0x24>
 8012040:	4d0b      	ldr	r5, [pc, #44]	@ (8012070 <__libc_init_array+0x40>)
 8012042:	4c0c      	ldr	r4, [pc, #48]	@ (8012074 <__libc_init_array+0x44>)
 8012044:	f000 ff10 	bl	8012e68 <_init>
 8012048:	1b64      	subs	r4, r4, r5
 801204a:	10a4      	asrs	r4, r4, #2
 801204c:	2600      	movs	r6, #0
 801204e:	42a6      	cmp	r6, r4
 8012050:	d105      	bne.n	801205e <__libc_init_array+0x2e>
 8012052:	bd70      	pop	{r4, r5, r6, pc}
 8012054:	f855 3b04 	ldr.w	r3, [r5], #4
 8012058:	4798      	blx	r3
 801205a:	3601      	adds	r6, #1
 801205c:	e7ee      	b.n	801203c <__libc_init_array+0xc>
 801205e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012062:	4798      	blx	r3
 8012064:	3601      	adds	r6, #1
 8012066:	e7f2      	b.n	801204e <__libc_init_array+0x1e>
 8012068:	08014978 	.word	0x08014978
 801206c:	08014978 	.word	0x08014978
 8012070:	08014978 	.word	0x08014978
 8012074:	0801497c 	.word	0x0801497c

08012078 <__retarget_lock_init_recursive>:
 8012078:	4770      	bx	lr

0801207a <__retarget_lock_acquire_recursive>:
 801207a:	4770      	bx	lr

0801207c <__retarget_lock_release_recursive>:
 801207c:	4770      	bx	lr

0801207e <memcpy>:
 801207e:	440a      	add	r2, r1
 8012080:	4291      	cmp	r1, r2
 8012082:	f100 33ff 	add.w	r3, r0, #4294967295
 8012086:	d100      	bne.n	801208a <memcpy+0xc>
 8012088:	4770      	bx	lr
 801208a:	b510      	push	{r4, lr}
 801208c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012090:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012094:	4291      	cmp	r1, r2
 8012096:	d1f9      	bne.n	801208c <memcpy+0xe>
 8012098:	bd10      	pop	{r4, pc}

0801209a <abort>:
 801209a:	b508      	push	{r3, lr}
 801209c:	2006      	movs	r0, #6
 801209e:	f000 fe5f 	bl	8012d60 <raise>
 80120a2:	2001      	movs	r0, #1
 80120a4:	f7ef ffae 	bl	8002004 <_exit>

080120a8 <_free_r>:
 80120a8:	b538      	push	{r3, r4, r5, lr}
 80120aa:	4605      	mov	r5, r0
 80120ac:	2900      	cmp	r1, #0
 80120ae:	d041      	beq.n	8012134 <_free_r+0x8c>
 80120b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80120b4:	1f0c      	subs	r4, r1, #4
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	bfb8      	it	lt
 80120ba:	18e4      	addlt	r4, r4, r3
 80120bc:	f000 f8e8 	bl	8012290 <__malloc_lock>
 80120c0:	4a1d      	ldr	r2, [pc, #116]	@ (8012138 <_free_r+0x90>)
 80120c2:	6813      	ldr	r3, [r2, #0]
 80120c4:	b933      	cbnz	r3, 80120d4 <_free_r+0x2c>
 80120c6:	6063      	str	r3, [r4, #4]
 80120c8:	6014      	str	r4, [r2, #0]
 80120ca:	4628      	mov	r0, r5
 80120cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120d0:	f000 b8e4 	b.w	801229c <__malloc_unlock>
 80120d4:	42a3      	cmp	r3, r4
 80120d6:	d908      	bls.n	80120ea <_free_r+0x42>
 80120d8:	6820      	ldr	r0, [r4, #0]
 80120da:	1821      	adds	r1, r4, r0
 80120dc:	428b      	cmp	r3, r1
 80120de:	bf01      	itttt	eq
 80120e0:	6819      	ldreq	r1, [r3, #0]
 80120e2:	685b      	ldreq	r3, [r3, #4]
 80120e4:	1809      	addeq	r1, r1, r0
 80120e6:	6021      	streq	r1, [r4, #0]
 80120e8:	e7ed      	b.n	80120c6 <_free_r+0x1e>
 80120ea:	461a      	mov	r2, r3
 80120ec:	685b      	ldr	r3, [r3, #4]
 80120ee:	b10b      	cbz	r3, 80120f4 <_free_r+0x4c>
 80120f0:	42a3      	cmp	r3, r4
 80120f2:	d9fa      	bls.n	80120ea <_free_r+0x42>
 80120f4:	6811      	ldr	r1, [r2, #0]
 80120f6:	1850      	adds	r0, r2, r1
 80120f8:	42a0      	cmp	r0, r4
 80120fa:	d10b      	bne.n	8012114 <_free_r+0x6c>
 80120fc:	6820      	ldr	r0, [r4, #0]
 80120fe:	4401      	add	r1, r0
 8012100:	1850      	adds	r0, r2, r1
 8012102:	4283      	cmp	r3, r0
 8012104:	6011      	str	r1, [r2, #0]
 8012106:	d1e0      	bne.n	80120ca <_free_r+0x22>
 8012108:	6818      	ldr	r0, [r3, #0]
 801210a:	685b      	ldr	r3, [r3, #4]
 801210c:	6053      	str	r3, [r2, #4]
 801210e:	4408      	add	r0, r1
 8012110:	6010      	str	r0, [r2, #0]
 8012112:	e7da      	b.n	80120ca <_free_r+0x22>
 8012114:	d902      	bls.n	801211c <_free_r+0x74>
 8012116:	230c      	movs	r3, #12
 8012118:	602b      	str	r3, [r5, #0]
 801211a:	e7d6      	b.n	80120ca <_free_r+0x22>
 801211c:	6820      	ldr	r0, [r4, #0]
 801211e:	1821      	adds	r1, r4, r0
 8012120:	428b      	cmp	r3, r1
 8012122:	bf04      	itt	eq
 8012124:	6819      	ldreq	r1, [r3, #0]
 8012126:	685b      	ldreq	r3, [r3, #4]
 8012128:	6063      	str	r3, [r4, #4]
 801212a:	bf04      	itt	eq
 801212c:	1809      	addeq	r1, r1, r0
 801212e:	6021      	streq	r1, [r4, #0]
 8012130:	6054      	str	r4, [r2, #4]
 8012132:	e7ca      	b.n	80120ca <_free_r+0x22>
 8012134:	bd38      	pop	{r3, r4, r5, pc}
 8012136:	bf00      	nop
 8012138:	200061ac 	.word	0x200061ac

0801213c <malloc>:
 801213c:	4b02      	ldr	r3, [pc, #8]	@ (8012148 <malloc+0xc>)
 801213e:	4601      	mov	r1, r0
 8012140:	6818      	ldr	r0, [r3, #0]
 8012142:	f000 b825 	b.w	8012190 <_malloc_r>
 8012146:	bf00      	nop
 8012148:	20000044 	.word	0x20000044

0801214c <sbrk_aligned>:
 801214c:	b570      	push	{r4, r5, r6, lr}
 801214e:	4e0f      	ldr	r6, [pc, #60]	@ (801218c <sbrk_aligned+0x40>)
 8012150:	460c      	mov	r4, r1
 8012152:	6831      	ldr	r1, [r6, #0]
 8012154:	4605      	mov	r5, r0
 8012156:	b911      	cbnz	r1, 801215e <sbrk_aligned+0x12>
 8012158:	f000 fe40 	bl	8012ddc <_sbrk_r>
 801215c:	6030      	str	r0, [r6, #0]
 801215e:	4621      	mov	r1, r4
 8012160:	4628      	mov	r0, r5
 8012162:	f000 fe3b 	bl	8012ddc <_sbrk_r>
 8012166:	1c43      	adds	r3, r0, #1
 8012168:	d103      	bne.n	8012172 <sbrk_aligned+0x26>
 801216a:	f04f 34ff 	mov.w	r4, #4294967295
 801216e:	4620      	mov	r0, r4
 8012170:	bd70      	pop	{r4, r5, r6, pc}
 8012172:	1cc4      	adds	r4, r0, #3
 8012174:	f024 0403 	bic.w	r4, r4, #3
 8012178:	42a0      	cmp	r0, r4
 801217a:	d0f8      	beq.n	801216e <sbrk_aligned+0x22>
 801217c:	1a21      	subs	r1, r4, r0
 801217e:	4628      	mov	r0, r5
 8012180:	f000 fe2c 	bl	8012ddc <_sbrk_r>
 8012184:	3001      	adds	r0, #1
 8012186:	d1f2      	bne.n	801216e <sbrk_aligned+0x22>
 8012188:	e7ef      	b.n	801216a <sbrk_aligned+0x1e>
 801218a:	bf00      	nop
 801218c:	200061a8 	.word	0x200061a8

08012190 <_malloc_r>:
 8012190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012194:	1ccd      	adds	r5, r1, #3
 8012196:	f025 0503 	bic.w	r5, r5, #3
 801219a:	3508      	adds	r5, #8
 801219c:	2d0c      	cmp	r5, #12
 801219e:	bf38      	it	cc
 80121a0:	250c      	movcc	r5, #12
 80121a2:	2d00      	cmp	r5, #0
 80121a4:	4606      	mov	r6, r0
 80121a6:	db01      	blt.n	80121ac <_malloc_r+0x1c>
 80121a8:	42a9      	cmp	r1, r5
 80121aa:	d904      	bls.n	80121b6 <_malloc_r+0x26>
 80121ac:	230c      	movs	r3, #12
 80121ae:	6033      	str	r3, [r6, #0]
 80121b0:	2000      	movs	r0, #0
 80121b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801228c <_malloc_r+0xfc>
 80121ba:	f000 f869 	bl	8012290 <__malloc_lock>
 80121be:	f8d8 3000 	ldr.w	r3, [r8]
 80121c2:	461c      	mov	r4, r3
 80121c4:	bb44      	cbnz	r4, 8012218 <_malloc_r+0x88>
 80121c6:	4629      	mov	r1, r5
 80121c8:	4630      	mov	r0, r6
 80121ca:	f7ff ffbf 	bl	801214c <sbrk_aligned>
 80121ce:	1c43      	adds	r3, r0, #1
 80121d0:	4604      	mov	r4, r0
 80121d2:	d158      	bne.n	8012286 <_malloc_r+0xf6>
 80121d4:	f8d8 4000 	ldr.w	r4, [r8]
 80121d8:	4627      	mov	r7, r4
 80121da:	2f00      	cmp	r7, #0
 80121dc:	d143      	bne.n	8012266 <_malloc_r+0xd6>
 80121de:	2c00      	cmp	r4, #0
 80121e0:	d04b      	beq.n	801227a <_malloc_r+0xea>
 80121e2:	6823      	ldr	r3, [r4, #0]
 80121e4:	4639      	mov	r1, r7
 80121e6:	4630      	mov	r0, r6
 80121e8:	eb04 0903 	add.w	r9, r4, r3
 80121ec:	f000 fdf6 	bl	8012ddc <_sbrk_r>
 80121f0:	4581      	cmp	r9, r0
 80121f2:	d142      	bne.n	801227a <_malloc_r+0xea>
 80121f4:	6821      	ldr	r1, [r4, #0]
 80121f6:	1a6d      	subs	r5, r5, r1
 80121f8:	4629      	mov	r1, r5
 80121fa:	4630      	mov	r0, r6
 80121fc:	f7ff ffa6 	bl	801214c <sbrk_aligned>
 8012200:	3001      	adds	r0, #1
 8012202:	d03a      	beq.n	801227a <_malloc_r+0xea>
 8012204:	6823      	ldr	r3, [r4, #0]
 8012206:	442b      	add	r3, r5
 8012208:	6023      	str	r3, [r4, #0]
 801220a:	f8d8 3000 	ldr.w	r3, [r8]
 801220e:	685a      	ldr	r2, [r3, #4]
 8012210:	bb62      	cbnz	r2, 801226c <_malloc_r+0xdc>
 8012212:	f8c8 7000 	str.w	r7, [r8]
 8012216:	e00f      	b.n	8012238 <_malloc_r+0xa8>
 8012218:	6822      	ldr	r2, [r4, #0]
 801221a:	1b52      	subs	r2, r2, r5
 801221c:	d420      	bmi.n	8012260 <_malloc_r+0xd0>
 801221e:	2a0b      	cmp	r2, #11
 8012220:	d917      	bls.n	8012252 <_malloc_r+0xc2>
 8012222:	1961      	adds	r1, r4, r5
 8012224:	42a3      	cmp	r3, r4
 8012226:	6025      	str	r5, [r4, #0]
 8012228:	bf18      	it	ne
 801222a:	6059      	strne	r1, [r3, #4]
 801222c:	6863      	ldr	r3, [r4, #4]
 801222e:	bf08      	it	eq
 8012230:	f8c8 1000 	streq.w	r1, [r8]
 8012234:	5162      	str	r2, [r4, r5]
 8012236:	604b      	str	r3, [r1, #4]
 8012238:	4630      	mov	r0, r6
 801223a:	f000 f82f 	bl	801229c <__malloc_unlock>
 801223e:	f104 000b 	add.w	r0, r4, #11
 8012242:	1d23      	adds	r3, r4, #4
 8012244:	f020 0007 	bic.w	r0, r0, #7
 8012248:	1ac2      	subs	r2, r0, r3
 801224a:	bf1c      	itt	ne
 801224c:	1a1b      	subne	r3, r3, r0
 801224e:	50a3      	strne	r3, [r4, r2]
 8012250:	e7af      	b.n	80121b2 <_malloc_r+0x22>
 8012252:	6862      	ldr	r2, [r4, #4]
 8012254:	42a3      	cmp	r3, r4
 8012256:	bf0c      	ite	eq
 8012258:	f8c8 2000 	streq.w	r2, [r8]
 801225c:	605a      	strne	r2, [r3, #4]
 801225e:	e7eb      	b.n	8012238 <_malloc_r+0xa8>
 8012260:	4623      	mov	r3, r4
 8012262:	6864      	ldr	r4, [r4, #4]
 8012264:	e7ae      	b.n	80121c4 <_malloc_r+0x34>
 8012266:	463c      	mov	r4, r7
 8012268:	687f      	ldr	r7, [r7, #4]
 801226a:	e7b6      	b.n	80121da <_malloc_r+0x4a>
 801226c:	461a      	mov	r2, r3
 801226e:	685b      	ldr	r3, [r3, #4]
 8012270:	42a3      	cmp	r3, r4
 8012272:	d1fb      	bne.n	801226c <_malloc_r+0xdc>
 8012274:	2300      	movs	r3, #0
 8012276:	6053      	str	r3, [r2, #4]
 8012278:	e7de      	b.n	8012238 <_malloc_r+0xa8>
 801227a:	230c      	movs	r3, #12
 801227c:	6033      	str	r3, [r6, #0]
 801227e:	4630      	mov	r0, r6
 8012280:	f000 f80c 	bl	801229c <__malloc_unlock>
 8012284:	e794      	b.n	80121b0 <_malloc_r+0x20>
 8012286:	6005      	str	r5, [r0, #0]
 8012288:	e7d6      	b.n	8012238 <_malloc_r+0xa8>
 801228a:	bf00      	nop
 801228c:	200061ac 	.word	0x200061ac

08012290 <__malloc_lock>:
 8012290:	4801      	ldr	r0, [pc, #4]	@ (8012298 <__malloc_lock+0x8>)
 8012292:	f7ff bef2 	b.w	801207a <__retarget_lock_acquire_recursive>
 8012296:	bf00      	nop
 8012298:	200061a4 	.word	0x200061a4

0801229c <__malloc_unlock>:
 801229c:	4801      	ldr	r0, [pc, #4]	@ (80122a4 <__malloc_unlock+0x8>)
 801229e:	f7ff beed 	b.w	801207c <__retarget_lock_release_recursive>
 80122a2:	bf00      	nop
 80122a4:	200061a4 	.word	0x200061a4

080122a8 <__ssputs_r>:
 80122a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122ac:	688e      	ldr	r6, [r1, #8]
 80122ae:	461f      	mov	r7, r3
 80122b0:	42be      	cmp	r6, r7
 80122b2:	680b      	ldr	r3, [r1, #0]
 80122b4:	4682      	mov	sl, r0
 80122b6:	460c      	mov	r4, r1
 80122b8:	4690      	mov	r8, r2
 80122ba:	d82d      	bhi.n	8012318 <__ssputs_r+0x70>
 80122bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80122c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80122c4:	d026      	beq.n	8012314 <__ssputs_r+0x6c>
 80122c6:	6965      	ldr	r5, [r4, #20]
 80122c8:	6909      	ldr	r1, [r1, #16]
 80122ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80122ce:	eba3 0901 	sub.w	r9, r3, r1
 80122d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80122d6:	1c7b      	adds	r3, r7, #1
 80122d8:	444b      	add	r3, r9
 80122da:	106d      	asrs	r5, r5, #1
 80122dc:	429d      	cmp	r5, r3
 80122de:	bf38      	it	cc
 80122e0:	461d      	movcc	r5, r3
 80122e2:	0553      	lsls	r3, r2, #21
 80122e4:	d527      	bpl.n	8012336 <__ssputs_r+0x8e>
 80122e6:	4629      	mov	r1, r5
 80122e8:	f7ff ff52 	bl	8012190 <_malloc_r>
 80122ec:	4606      	mov	r6, r0
 80122ee:	b360      	cbz	r0, 801234a <__ssputs_r+0xa2>
 80122f0:	6921      	ldr	r1, [r4, #16]
 80122f2:	464a      	mov	r2, r9
 80122f4:	f7ff fec3 	bl	801207e <memcpy>
 80122f8:	89a3      	ldrh	r3, [r4, #12]
 80122fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80122fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012302:	81a3      	strh	r3, [r4, #12]
 8012304:	6126      	str	r6, [r4, #16]
 8012306:	6165      	str	r5, [r4, #20]
 8012308:	444e      	add	r6, r9
 801230a:	eba5 0509 	sub.w	r5, r5, r9
 801230e:	6026      	str	r6, [r4, #0]
 8012310:	60a5      	str	r5, [r4, #8]
 8012312:	463e      	mov	r6, r7
 8012314:	42be      	cmp	r6, r7
 8012316:	d900      	bls.n	801231a <__ssputs_r+0x72>
 8012318:	463e      	mov	r6, r7
 801231a:	6820      	ldr	r0, [r4, #0]
 801231c:	4632      	mov	r2, r6
 801231e:	4641      	mov	r1, r8
 8012320:	f7ff fd34 	bl	8011d8c <memmove>
 8012324:	68a3      	ldr	r3, [r4, #8]
 8012326:	1b9b      	subs	r3, r3, r6
 8012328:	60a3      	str	r3, [r4, #8]
 801232a:	6823      	ldr	r3, [r4, #0]
 801232c:	4433      	add	r3, r6
 801232e:	6023      	str	r3, [r4, #0]
 8012330:	2000      	movs	r0, #0
 8012332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012336:	462a      	mov	r2, r5
 8012338:	f000 fd60 	bl	8012dfc <_realloc_r>
 801233c:	4606      	mov	r6, r0
 801233e:	2800      	cmp	r0, #0
 8012340:	d1e0      	bne.n	8012304 <__ssputs_r+0x5c>
 8012342:	6921      	ldr	r1, [r4, #16]
 8012344:	4650      	mov	r0, sl
 8012346:	f7ff feaf 	bl	80120a8 <_free_r>
 801234a:	230c      	movs	r3, #12
 801234c:	f8ca 3000 	str.w	r3, [sl]
 8012350:	89a3      	ldrh	r3, [r4, #12]
 8012352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012356:	81a3      	strh	r3, [r4, #12]
 8012358:	f04f 30ff 	mov.w	r0, #4294967295
 801235c:	e7e9      	b.n	8012332 <__ssputs_r+0x8a>
	...

08012360 <_svfiprintf_r>:
 8012360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012364:	4698      	mov	r8, r3
 8012366:	898b      	ldrh	r3, [r1, #12]
 8012368:	061b      	lsls	r3, r3, #24
 801236a:	b09d      	sub	sp, #116	@ 0x74
 801236c:	4607      	mov	r7, r0
 801236e:	460d      	mov	r5, r1
 8012370:	4614      	mov	r4, r2
 8012372:	d510      	bpl.n	8012396 <_svfiprintf_r+0x36>
 8012374:	690b      	ldr	r3, [r1, #16]
 8012376:	b973      	cbnz	r3, 8012396 <_svfiprintf_r+0x36>
 8012378:	2140      	movs	r1, #64	@ 0x40
 801237a:	f7ff ff09 	bl	8012190 <_malloc_r>
 801237e:	6028      	str	r0, [r5, #0]
 8012380:	6128      	str	r0, [r5, #16]
 8012382:	b930      	cbnz	r0, 8012392 <_svfiprintf_r+0x32>
 8012384:	230c      	movs	r3, #12
 8012386:	603b      	str	r3, [r7, #0]
 8012388:	f04f 30ff 	mov.w	r0, #4294967295
 801238c:	b01d      	add	sp, #116	@ 0x74
 801238e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012392:	2340      	movs	r3, #64	@ 0x40
 8012394:	616b      	str	r3, [r5, #20]
 8012396:	2300      	movs	r3, #0
 8012398:	9309      	str	r3, [sp, #36]	@ 0x24
 801239a:	2320      	movs	r3, #32
 801239c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80123a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80123a4:	2330      	movs	r3, #48	@ 0x30
 80123a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012544 <_svfiprintf_r+0x1e4>
 80123aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80123ae:	f04f 0901 	mov.w	r9, #1
 80123b2:	4623      	mov	r3, r4
 80123b4:	469a      	mov	sl, r3
 80123b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80123ba:	b10a      	cbz	r2, 80123c0 <_svfiprintf_r+0x60>
 80123bc:	2a25      	cmp	r2, #37	@ 0x25
 80123be:	d1f9      	bne.n	80123b4 <_svfiprintf_r+0x54>
 80123c0:	ebba 0b04 	subs.w	fp, sl, r4
 80123c4:	d00b      	beq.n	80123de <_svfiprintf_r+0x7e>
 80123c6:	465b      	mov	r3, fp
 80123c8:	4622      	mov	r2, r4
 80123ca:	4629      	mov	r1, r5
 80123cc:	4638      	mov	r0, r7
 80123ce:	f7ff ff6b 	bl	80122a8 <__ssputs_r>
 80123d2:	3001      	adds	r0, #1
 80123d4:	f000 80a7 	beq.w	8012526 <_svfiprintf_r+0x1c6>
 80123d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80123da:	445a      	add	r2, fp
 80123dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80123de:	f89a 3000 	ldrb.w	r3, [sl]
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	f000 809f 	beq.w	8012526 <_svfiprintf_r+0x1c6>
 80123e8:	2300      	movs	r3, #0
 80123ea:	f04f 32ff 	mov.w	r2, #4294967295
 80123ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80123f2:	f10a 0a01 	add.w	sl, sl, #1
 80123f6:	9304      	str	r3, [sp, #16]
 80123f8:	9307      	str	r3, [sp, #28]
 80123fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80123fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8012400:	4654      	mov	r4, sl
 8012402:	2205      	movs	r2, #5
 8012404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012408:	484e      	ldr	r0, [pc, #312]	@ (8012544 <_svfiprintf_r+0x1e4>)
 801240a:	f7ed fee9 	bl	80001e0 <memchr>
 801240e:	9a04      	ldr	r2, [sp, #16]
 8012410:	b9d8      	cbnz	r0, 801244a <_svfiprintf_r+0xea>
 8012412:	06d0      	lsls	r0, r2, #27
 8012414:	bf44      	itt	mi
 8012416:	2320      	movmi	r3, #32
 8012418:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801241c:	0711      	lsls	r1, r2, #28
 801241e:	bf44      	itt	mi
 8012420:	232b      	movmi	r3, #43	@ 0x2b
 8012422:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012426:	f89a 3000 	ldrb.w	r3, [sl]
 801242a:	2b2a      	cmp	r3, #42	@ 0x2a
 801242c:	d015      	beq.n	801245a <_svfiprintf_r+0xfa>
 801242e:	9a07      	ldr	r2, [sp, #28]
 8012430:	4654      	mov	r4, sl
 8012432:	2000      	movs	r0, #0
 8012434:	f04f 0c0a 	mov.w	ip, #10
 8012438:	4621      	mov	r1, r4
 801243a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801243e:	3b30      	subs	r3, #48	@ 0x30
 8012440:	2b09      	cmp	r3, #9
 8012442:	d94b      	bls.n	80124dc <_svfiprintf_r+0x17c>
 8012444:	b1b0      	cbz	r0, 8012474 <_svfiprintf_r+0x114>
 8012446:	9207      	str	r2, [sp, #28]
 8012448:	e014      	b.n	8012474 <_svfiprintf_r+0x114>
 801244a:	eba0 0308 	sub.w	r3, r0, r8
 801244e:	fa09 f303 	lsl.w	r3, r9, r3
 8012452:	4313      	orrs	r3, r2
 8012454:	9304      	str	r3, [sp, #16]
 8012456:	46a2      	mov	sl, r4
 8012458:	e7d2      	b.n	8012400 <_svfiprintf_r+0xa0>
 801245a:	9b03      	ldr	r3, [sp, #12]
 801245c:	1d19      	adds	r1, r3, #4
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	9103      	str	r1, [sp, #12]
 8012462:	2b00      	cmp	r3, #0
 8012464:	bfbb      	ittet	lt
 8012466:	425b      	neglt	r3, r3
 8012468:	f042 0202 	orrlt.w	r2, r2, #2
 801246c:	9307      	strge	r3, [sp, #28]
 801246e:	9307      	strlt	r3, [sp, #28]
 8012470:	bfb8      	it	lt
 8012472:	9204      	strlt	r2, [sp, #16]
 8012474:	7823      	ldrb	r3, [r4, #0]
 8012476:	2b2e      	cmp	r3, #46	@ 0x2e
 8012478:	d10a      	bne.n	8012490 <_svfiprintf_r+0x130>
 801247a:	7863      	ldrb	r3, [r4, #1]
 801247c:	2b2a      	cmp	r3, #42	@ 0x2a
 801247e:	d132      	bne.n	80124e6 <_svfiprintf_r+0x186>
 8012480:	9b03      	ldr	r3, [sp, #12]
 8012482:	1d1a      	adds	r2, r3, #4
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	9203      	str	r2, [sp, #12]
 8012488:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801248c:	3402      	adds	r4, #2
 801248e:	9305      	str	r3, [sp, #20]
 8012490:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012554 <_svfiprintf_r+0x1f4>
 8012494:	7821      	ldrb	r1, [r4, #0]
 8012496:	2203      	movs	r2, #3
 8012498:	4650      	mov	r0, sl
 801249a:	f7ed fea1 	bl	80001e0 <memchr>
 801249e:	b138      	cbz	r0, 80124b0 <_svfiprintf_r+0x150>
 80124a0:	9b04      	ldr	r3, [sp, #16]
 80124a2:	eba0 000a 	sub.w	r0, r0, sl
 80124a6:	2240      	movs	r2, #64	@ 0x40
 80124a8:	4082      	lsls	r2, r0
 80124aa:	4313      	orrs	r3, r2
 80124ac:	3401      	adds	r4, #1
 80124ae:	9304      	str	r3, [sp, #16]
 80124b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124b4:	4824      	ldr	r0, [pc, #144]	@ (8012548 <_svfiprintf_r+0x1e8>)
 80124b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80124ba:	2206      	movs	r2, #6
 80124bc:	f7ed fe90 	bl	80001e0 <memchr>
 80124c0:	2800      	cmp	r0, #0
 80124c2:	d036      	beq.n	8012532 <_svfiprintf_r+0x1d2>
 80124c4:	4b21      	ldr	r3, [pc, #132]	@ (801254c <_svfiprintf_r+0x1ec>)
 80124c6:	bb1b      	cbnz	r3, 8012510 <_svfiprintf_r+0x1b0>
 80124c8:	9b03      	ldr	r3, [sp, #12]
 80124ca:	3307      	adds	r3, #7
 80124cc:	f023 0307 	bic.w	r3, r3, #7
 80124d0:	3308      	adds	r3, #8
 80124d2:	9303      	str	r3, [sp, #12]
 80124d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80124d6:	4433      	add	r3, r6
 80124d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80124da:	e76a      	b.n	80123b2 <_svfiprintf_r+0x52>
 80124dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80124e0:	460c      	mov	r4, r1
 80124e2:	2001      	movs	r0, #1
 80124e4:	e7a8      	b.n	8012438 <_svfiprintf_r+0xd8>
 80124e6:	2300      	movs	r3, #0
 80124e8:	3401      	adds	r4, #1
 80124ea:	9305      	str	r3, [sp, #20]
 80124ec:	4619      	mov	r1, r3
 80124ee:	f04f 0c0a 	mov.w	ip, #10
 80124f2:	4620      	mov	r0, r4
 80124f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80124f8:	3a30      	subs	r2, #48	@ 0x30
 80124fa:	2a09      	cmp	r2, #9
 80124fc:	d903      	bls.n	8012506 <_svfiprintf_r+0x1a6>
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d0c6      	beq.n	8012490 <_svfiprintf_r+0x130>
 8012502:	9105      	str	r1, [sp, #20]
 8012504:	e7c4      	b.n	8012490 <_svfiprintf_r+0x130>
 8012506:	fb0c 2101 	mla	r1, ip, r1, r2
 801250a:	4604      	mov	r4, r0
 801250c:	2301      	movs	r3, #1
 801250e:	e7f0      	b.n	80124f2 <_svfiprintf_r+0x192>
 8012510:	ab03      	add	r3, sp, #12
 8012512:	9300      	str	r3, [sp, #0]
 8012514:	462a      	mov	r2, r5
 8012516:	4b0e      	ldr	r3, [pc, #56]	@ (8012550 <_svfiprintf_r+0x1f0>)
 8012518:	a904      	add	r1, sp, #16
 801251a:	4638      	mov	r0, r7
 801251c:	f3af 8000 	nop.w
 8012520:	1c42      	adds	r2, r0, #1
 8012522:	4606      	mov	r6, r0
 8012524:	d1d6      	bne.n	80124d4 <_svfiprintf_r+0x174>
 8012526:	89ab      	ldrh	r3, [r5, #12]
 8012528:	065b      	lsls	r3, r3, #25
 801252a:	f53f af2d 	bmi.w	8012388 <_svfiprintf_r+0x28>
 801252e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012530:	e72c      	b.n	801238c <_svfiprintf_r+0x2c>
 8012532:	ab03      	add	r3, sp, #12
 8012534:	9300      	str	r3, [sp, #0]
 8012536:	462a      	mov	r2, r5
 8012538:	4b05      	ldr	r3, [pc, #20]	@ (8012550 <_svfiprintf_r+0x1f0>)
 801253a:	a904      	add	r1, sp, #16
 801253c:	4638      	mov	r0, r7
 801253e:	f000 f9bb 	bl	80128b8 <_printf_i>
 8012542:	e7ed      	b.n	8012520 <_svfiprintf_r+0x1c0>
 8012544:	0801493c 	.word	0x0801493c
 8012548:	08014946 	.word	0x08014946
 801254c:	00000000 	.word	0x00000000
 8012550:	080122a9 	.word	0x080122a9
 8012554:	08014942 	.word	0x08014942

08012558 <__sfputc_r>:
 8012558:	6893      	ldr	r3, [r2, #8]
 801255a:	3b01      	subs	r3, #1
 801255c:	2b00      	cmp	r3, #0
 801255e:	b410      	push	{r4}
 8012560:	6093      	str	r3, [r2, #8]
 8012562:	da08      	bge.n	8012576 <__sfputc_r+0x1e>
 8012564:	6994      	ldr	r4, [r2, #24]
 8012566:	42a3      	cmp	r3, r4
 8012568:	db01      	blt.n	801256e <__sfputc_r+0x16>
 801256a:	290a      	cmp	r1, #10
 801256c:	d103      	bne.n	8012576 <__sfputc_r+0x1e>
 801256e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012572:	f7ff bb66 	b.w	8011c42 <__swbuf_r>
 8012576:	6813      	ldr	r3, [r2, #0]
 8012578:	1c58      	adds	r0, r3, #1
 801257a:	6010      	str	r0, [r2, #0]
 801257c:	7019      	strb	r1, [r3, #0]
 801257e:	4608      	mov	r0, r1
 8012580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012584:	4770      	bx	lr

08012586 <__sfputs_r>:
 8012586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012588:	4606      	mov	r6, r0
 801258a:	460f      	mov	r7, r1
 801258c:	4614      	mov	r4, r2
 801258e:	18d5      	adds	r5, r2, r3
 8012590:	42ac      	cmp	r4, r5
 8012592:	d101      	bne.n	8012598 <__sfputs_r+0x12>
 8012594:	2000      	movs	r0, #0
 8012596:	e007      	b.n	80125a8 <__sfputs_r+0x22>
 8012598:	f814 1b01 	ldrb.w	r1, [r4], #1
 801259c:	463a      	mov	r2, r7
 801259e:	4630      	mov	r0, r6
 80125a0:	f7ff ffda 	bl	8012558 <__sfputc_r>
 80125a4:	1c43      	adds	r3, r0, #1
 80125a6:	d1f3      	bne.n	8012590 <__sfputs_r+0xa>
 80125a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080125ac <_vfiprintf_r>:
 80125ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125b0:	460d      	mov	r5, r1
 80125b2:	b09d      	sub	sp, #116	@ 0x74
 80125b4:	4614      	mov	r4, r2
 80125b6:	4698      	mov	r8, r3
 80125b8:	4606      	mov	r6, r0
 80125ba:	b118      	cbz	r0, 80125c4 <_vfiprintf_r+0x18>
 80125bc:	6a03      	ldr	r3, [r0, #32]
 80125be:	b90b      	cbnz	r3, 80125c4 <_vfiprintf_r+0x18>
 80125c0:	f7ff f9ec 	bl	801199c <__sinit>
 80125c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80125c6:	07d9      	lsls	r1, r3, #31
 80125c8:	d405      	bmi.n	80125d6 <_vfiprintf_r+0x2a>
 80125ca:	89ab      	ldrh	r3, [r5, #12]
 80125cc:	059a      	lsls	r2, r3, #22
 80125ce:	d402      	bmi.n	80125d6 <_vfiprintf_r+0x2a>
 80125d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80125d2:	f7ff fd52 	bl	801207a <__retarget_lock_acquire_recursive>
 80125d6:	89ab      	ldrh	r3, [r5, #12]
 80125d8:	071b      	lsls	r3, r3, #28
 80125da:	d501      	bpl.n	80125e0 <_vfiprintf_r+0x34>
 80125dc:	692b      	ldr	r3, [r5, #16]
 80125de:	b99b      	cbnz	r3, 8012608 <_vfiprintf_r+0x5c>
 80125e0:	4629      	mov	r1, r5
 80125e2:	4630      	mov	r0, r6
 80125e4:	f7ff fb6c 	bl	8011cc0 <__swsetup_r>
 80125e8:	b170      	cbz	r0, 8012608 <_vfiprintf_r+0x5c>
 80125ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80125ec:	07dc      	lsls	r4, r3, #31
 80125ee:	d504      	bpl.n	80125fa <_vfiprintf_r+0x4e>
 80125f0:	f04f 30ff 	mov.w	r0, #4294967295
 80125f4:	b01d      	add	sp, #116	@ 0x74
 80125f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125fa:	89ab      	ldrh	r3, [r5, #12]
 80125fc:	0598      	lsls	r0, r3, #22
 80125fe:	d4f7      	bmi.n	80125f0 <_vfiprintf_r+0x44>
 8012600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012602:	f7ff fd3b 	bl	801207c <__retarget_lock_release_recursive>
 8012606:	e7f3      	b.n	80125f0 <_vfiprintf_r+0x44>
 8012608:	2300      	movs	r3, #0
 801260a:	9309      	str	r3, [sp, #36]	@ 0x24
 801260c:	2320      	movs	r3, #32
 801260e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012612:	f8cd 800c 	str.w	r8, [sp, #12]
 8012616:	2330      	movs	r3, #48	@ 0x30
 8012618:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80127c8 <_vfiprintf_r+0x21c>
 801261c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012620:	f04f 0901 	mov.w	r9, #1
 8012624:	4623      	mov	r3, r4
 8012626:	469a      	mov	sl, r3
 8012628:	f813 2b01 	ldrb.w	r2, [r3], #1
 801262c:	b10a      	cbz	r2, 8012632 <_vfiprintf_r+0x86>
 801262e:	2a25      	cmp	r2, #37	@ 0x25
 8012630:	d1f9      	bne.n	8012626 <_vfiprintf_r+0x7a>
 8012632:	ebba 0b04 	subs.w	fp, sl, r4
 8012636:	d00b      	beq.n	8012650 <_vfiprintf_r+0xa4>
 8012638:	465b      	mov	r3, fp
 801263a:	4622      	mov	r2, r4
 801263c:	4629      	mov	r1, r5
 801263e:	4630      	mov	r0, r6
 8012640:	f7ff ffa1 	bl	8012586 <__sfputs_r>
 8012644:	3001      	adds	r0, #1
 8012646:	f000 80a7 	beq.w	8012798 <_vfiprintf_r+0x1ec>
 801264a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801264c:	445a      	add	r2, fp
 801264e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012650:	f89a 3000 	ldrb.w	r3, [sl]
 8012654:	2b00      	cmp	r3, #0
 8012656:	f000 809f 	beq.w	8012798 <_vfiprintf_r+0x1ec>
 801265a:	2300      	movs	r3, #0
 801265c:	f04f 32ff 	mov.w	r2, #4294967295
 8012660:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012664:	f10a 0a01 	add.w	sl, sl, #1
 8012668:	9304      	str	r3, [sp, #16]
 801266a:	9307      	str	r3, [sp, #28]
 801266c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012670:	931a      	str	r3, [sp, #104]	@ 0x68
 8012672:	4654      	mov	r4, sl
 8012674:	2205      	movs	r2, #5
 8012676:	f814 1b01 	ldrb.w	r1, [r4], #1
 801267a:	4853      	ldr	r0, [pc, #332]	@ (80127c8 <_vfiprintf_r+0x21c>)
 801267c:	f7ed fdb0 	bl	80001e0 <memchr>
 8012680:	9a04      	ldr	r2, [sp, #16]
 8012682:	b9d8      	cbnz	r0, 80126bc <_vfiprintf_r+0x110>
 8012684:	06d1      	lsls	r1, r2, #27
 8012686:	bf44      	itt	mi
 8012688:	2320      	movmi	r3, #32
 801268a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801268e:	0713      	lsls	r3, r2, #28
 8012690:	bf44      	itt	mi
 8012692:	232b      	movmi	r3, #43	@ 0x2b
 8012694:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012698:	f89a 3000 	ldrb.w	r3, [sl]
 801269c:	2b2a      	cmp	r3, #42	@ 0x2a
 801269e:	d015      	beq.n	80126cc <_vfiprintf_r+0x120>
 80126a0:	9a07      	ldr	r2, [sp, #28]
 80126a2:	4654      	mov	r4, sl
 80126a4:	2000      	movs	r0, #0
 80126a6:	f04f 0c0a 	mov.w	ip, #10
 80126aa:	4621      	mov	r1, r4
 80126ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80126b0:	3b30      	subs	r3, #48	@ 0x30
 80126b2:	2b09      	cmp	r3, #9
 80126b4:	d94b      	bls.n	801274e <_vfiprintf_r+0x1a2>
 80126b6:	b1b0      	cbz	r0, 80126e6 <_vfiprintf_r+0x13a>
 80126b8:	9207      	str	r2, [sp, #28]
 80126ba:	e014      	b.n	80126e6 <_vfiprintf_r+0x13a>
 80126bc:	eba0 0308 	sub.w	r3, r0, r8
 80126c0:	fa09 f303 	lsl.w	r3, r9, r3
 80126c4:	4313      	orrs	r3, r2
 80126c6:	9304      	str	r3, [sp, #16]
 80126c8:	46a2      	mov	sl, r4
 80126ca:	e7d2      	b.n	8012672 <_vfiprintf_r+0xc6>
 80126cc:	9b03      	ldr	r3, [sp, #12]
 80126ce:	1d19      	adds	r1, r3, #4
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	9103      	str	r1, [sp, #12]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	bfbb      	ittet	lt
 80126d8:	425b      	neglt	r3, r3
 80126da:	f042 0202 	orrlt.w	r2, r2, #2
 80126de:	9307      	strge	r3, [sp, #28]
 80126e0:	9307      	strlt	r3, [sp, #28]
 80126e2:	bfb8      	it	lt
 80126e4:	9204      	strlt	r2, [sp, #16]
 80126e6:	7823      	ldrb	r3, [r4, #0]
 80126e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80126ea:	d10a      	bne.n	8012702 <_vfiprintf_r+0x156>
 80126ec:	7863      	ldrb	r3, [r4, #1]
 80126ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80126f0:	d132      	bne.n	8012758 <_vfiprintf_r+0x1ac>
 80126f2:	9b03      	ldr	r3, [sp, #12]
 80126f4:	1d1a      	adds	r2, r3, #4
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	9203      	str	r2, [sp, #12]
 80126fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80126fe:	3402      	adds	r4, #2
 8012700:	9305      	str	r3, [sp, #20]
 8012702:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80127d8 <_vfiprintf_r+0x22c>
 8012706:	7821      	ldrb	r1, [r4, #0]
 8012708:	2203      	movs	r2, #3
 801270a:	4650      	mov	r0, sl
 801270c:	f7ed fd68 	bl	80001e0 <memchr>
 8012710:	b138      	cbz	r0, 8012722 <_vfiprintf_r+0x176>
 8012712:	9b04      	ldr	r3, [sp, #16]
 8012714:	eba0 000a 	sub.w	r0, r0, sl
 8012718:	2240      	movs	r2, #64	@ 0x40
 801271a:	4082      	lsls	r2, r0
 801271c:	4313      	orrs	r3, r2
 801271e:	3401      	adds	r4, #1
 8012720:	9304      	str	r3, [sp, #16]
 8012722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012726:	4829      	ldr	r0, [pc, #164]	@ (80127cc <_vfiprintf_r+0x220>)
 8012728:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801272c:	2206      	movs	r2, #6
 801272e:	f7ed fd57 	bl	80001e0 <memchr>
 8012732:	2800      	cmp	r0, #0
 8012734:	d03f      	beq.n	80127b6 <_vfiprintf_r+0x20a>
 8012736:	4b26      	ldr	r3, [pc, #152]	@ (80127d0 <_vfiprintf_r+0x224>)
 8012738:	bb1b      	cbnz	r3, 8012782 <_vfiprintf_r+0x1d6>
 801273a:	9b03      	ldr	r3, [sp, #12]
 801273c:	3307      	adds	r3, #7
 801273e:	f023 0307 	bic.w	r3, r3, #7
 8012742:	3308      	adds	r3, #8
 8012744:	9303      	str	r3, [sp, #12]
 8012746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012748:	443b      	add	r3, r7
 801274a:	9309      	str	r3, [sp, #36]	@ 0x24
 801274c:	e76a      	b.n	8012624 <_vfiprintf_r+0x78>
 801274e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012752:	460c      	mov	r4, r1
 8012754:	2001      	movs	r0, #1
 8012756:	e7a8      	b.n	80126aa <_vfiprintf_r+0xfe>
 8012758:	2300      	movs	r3, #0
 801275a:	3401      	adds	r4, #1
 801275c:	9305      	str	r3, [sp, #20]
 801275e:	4619      	mov	r1, r3
 8012760:	f04f 0c0a 	mov.w	ip, #10
 8012764:	4620      	mov	r0, r4
 8012766:	f810 2b01 	ldrb.w	r2, [r0], #1
 801276a:	3a30      	subs	r2, #48	@ 0x30
 801276c:	2a09      	cmp	r2, #9
 801276e:	d903      	bls.n	8012778 <_vfiprintf_r+0x1cc>
 8012770:	2b00      	cmp	r3, #0
 8012772:	d0c6      	beq.n	8012702 <_vfiprintf_r+0x156>
 8012774:	9105      	str	r1, [sp, #20]
 8012776:	e7c4      	b.n	8012702 <_vfiprintf_r+0x156>
 8012778:	fb0c 2101 	mla	r1, ip, r1, r2
 801277c:	4604      	mov	r4, r0
 801277e:	2301      	movs	r3, #1
 8012780:	e7f0      	b.n	8012764 <_vfiprintf_r+0x1b8>
 8012782:	ab03      	add	r3, sp, #12
 8012784:	9300      	str	r3, [sp, #0]
 8012786:	462a      	mov	r2, r5
 8012788:	4b12      	ldr	r3, [pc, #72]	@ (80127d4 <_vfiprintf_r+0x228>)
 801278a:	a904      	add	r1, sp, #16
 801278c:	4630      	mov	r0, r6
 801278e:	f3af 8000 	nop.w
 8012792:	4607      	mov	r7, r0
 8012794:	1c78      	adds	r0, r7, #1
 8012796:	d1d6      	bne.n	8012746 <_vfiprintf_r+0x19a>
 8012798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801279a:	07d9      	lsls	r1, r3, #31
 801279c:	d405      	bmi.n	80127aa <_vfiprintf_r+0x1fe>
 801279e:	89ab      	ldrh	r3, [r5, #12]
 80127a0:	059a      	lsls	r2, r3, #22
 80127a2:	d402      	bmi.n	80127aa <_vfiprintf_r+0x1fe>
 80127a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127a6:	f7ff fc69 	bl	801207c <__retarget_lock_release_recursive>
 80127aa:	89ab      	ldrh	r3, [r5, #12]
 80127ac:	065b      	lsls	r3, r3, #25
 80127ae:	f53f af1f 	bmi.w	80125f0 <_vfiprintf_r+0x44>
 80127b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80127b4:	e71e      	b.n	80125f4 <_vfiprintf_r+0x48>
 80127b6:	ab03      	add	r3, sp, #12
 80127b8:	9300      	str	r3, [sp, #0]
 80127ba:	462a      	mov	r2, r5
 80127bc:	4b05      	ldr	r3, [pc, #20]	@ (80127d4 <_vfiprintf_r+0x228>)
 80127be:	a904      	add	r1, sp, #16
 80127c0:	4630      	mov	r0, r6
 80127c2:	f000 f879 	bl	80128b8 <_printf_i>
 80127c6:	e7e4      	b.n	8012792 <_vfiprintf_r+0x1e6>
 80127c8:	0801493c 	.word	0x0801493c
 80127cc:	08014946 	.word	0x08014946
 80127d0:	00000000 	.word	0x00000000
 80127d4:	08012587 	.word	0x08012587
 80127d8:	08014942 	.word	0x08014942

080127dc <_printf_common>:
 80127dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127e0:	4616      	mov	r6, r2
 80127e2:	4698      	mov	r8, r3
 80127e4:	688a      	ldr	r2, [r1, #8]
 80127e6:	690b      	ldr	r3, [r1, #16]
 80127e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80127ec:	4293      	cmp	r3, r2
 80127ee:	bfb8      	it	lt
 80127f0:	4613      	movlt	r3, r2
 80127f2:	6033      	str	r3, [r6, #0]
 80127f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80127f8:	4607      	mov	r7, r0
 80127fa:	460c      	mov	r4, r1
 80127fc:	b10a      	cbz	r2, 8012802 <_printf_common+0x26>
 80127fe:	3301      	adds	r3, #1
 8012800:	6033      	str	r3, [r6, #0]
 8012802:	6823      	ldr	r3, [r4, #0]
 8012804:	0699      	lsls	r1, r3, #26
 8012806:	bf42      	ittt	mi
 8012808:	6833      	ldrmi	r3, [r6, #0]
 801280a:	3302      	addmi	r3, #2
 801280c:	6033      	strmi	r3, [r6, #0]
 801280e:	6825      	ldr	r5, [r4, #0]
 8012810:	f015 0506 	ands.w	r5, r5, #6
 8012814:	d106      	bne.n	8012824 <_printf_common+0x48>
 8012816:	f104 0a19 	add.w	sl, r4, #25
 801281a:	68e3      	ldr	r3, [r4, #12]
 801281c:	6832      	ldr	r2, [r6, #0]
 801281e:	1a9b      	subs	r3, r3, r2
 8012820:	42ab      	cmp	r3, r5
 8012822:	dc26      	bgt.n	8012872 <_printf_common+0x96>
 8012824:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012828:	6822      	ldr	r2, [r4, #0]
 801282a:	3b00      	subs	r3, #0
 801282c:	bf18      	it	ne
 801282e:	2301      	movne	r3, #1
 8012830:	0692      	lsls	r2, r2, #26
 8012832:	d42b      	bmi.n	801288c <_printf_common+0xb0>
 8012834:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012838:	4641      	mov	r1, r8
 801283a:	4638      	mov	r0, r7
 801283c:	47c8      	blx	r9
 801283e:	3001      	adds	r0, #1
 8012840:	d01e      	beq.n	8012880 <_printf_common+0xa4>
 8012842:	6823      	ldr	r3, [r4, #0]
 8012844:	6922      	ldr	r2, [r4, #16]
 8012846:	f003 0306 	and.w	r3, r3, #6
 801284a:	2b04      	cmp	r3, #4
 801284c:	bf02      	ittt	eq
 801284e:	68e5      	ldreq	r5, [r4, #12]
 8012850:	6833      	ldreq	r3, [r6, #0]
 8012852:	1aed      	subeq	r5, r5, r3
 8012854:	68a3      	ldr	r3, [r4, #8]
 8012856:	bf0c      	ite	eq
 8012858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801285c:	2500      	movne	r5, #0
 801285e:	4293      	cmp	r3, r2
 8012860:	bfc4      	itt	gt
 8012862:	1a9b      	subgt	r3, r3, r2
 8012864:	18ed      	addgt	r5, r5, r3
 8012866:	2600      	movs	r6, #0
 8012868:	341a      	adds	r4, #26
 801286a:	42b5      	cmp	r5, r6
 801286c:	d11a      	bne.n	80128a4 <_printf_common+0xc8>
 801286e:	2000      	movs	r0, #0
 8012870:	e008      	b.n	8012884 <_printf_common+0xa8>
 8012872:	2301      	movs	r3, #1
 8012874:	4652      	mov	r2, sl
 8012876:	4641      	mov	r1, r8
 8012878:	4638      	mov	r0, r7
 801287a:	47c8      	blx	r9
 801287c:	3001      	adds	r0, #1
 801287e:	d103      	bne.n	8012888 <_printf_common+0xac>
 8012880:	f04f 30ff 	mov.w	r0, #4294967295
 8012884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012888:	3501      	adds	r5, #1
 801288a:	e7c6      	b.n	801281a <_printf_common+0x3e>
 801288c:	18e1      	adds	r1, r4, r3
 801288e:	1c5a      	adds	r2, r3, #1
 8012890:	2030      	movs	r0, #48	@ 0x30
 8012892:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012896:	4422      	add	r2, r4
 8012898:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801289c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80128a0:	3302      	adds	r3, #2
 80128a2:	e7c7      	b.n	8012834 <_printf_common+0x58>
 80128a4:	2301      	movs	r3, #1
 80128a6:	4622      	mov	r2, r4
 80128a8:	4641      	mov	r1, r8
 80128aa:	4638      	mov	r0, r7
 80128ac:	47c8      	blx	r9
 80128ae:	3001      	adds	r0, #1
 80128b0:	d0e6      	beq.n	8012880 <_printf_common+0xa4>
 80128b2:	3601      	adds	r6, #1
 80128b4:	e7d9      	b.n	801286a <_printf_common+0x8e>
	...

080128b8 <_printf_i>:
 80128b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80128bc:	7e0f      	ldrb	r7, [r1, #24]
 80128be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80128c0:	2f78      	cmp	r7, #120	@ 0x78
 80128c2:	4691      	mov	r9, r2
 80128c4:	4680      	mov	r8, r0
 80128c6:	460c      	mov	r4, r1
 80128c8:	469a      	mov	sl, r3
 80128ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80128ce:	d807      	bhi.n	80128e0 <_printf_i+0x28>
 80128d0:	2f62      	cmp	r7, #98	@ 0x62
 80128d2:	d80a      	bhi.n	80128ea <_printf_i+0x32>
 80128d4:	2f00      	cmp	r7, #0
 80128d6:	f000 80d1 	beq.w	8012a7c <_printf_i+0x1c4>
 80128da:	2f58      	cmp	r7, #88	@ 0x58
 80128dc:	f000 80b8 	beq.w	8012a50 <_printf_i+0x198>
 80128e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80128e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80128e8:	e03a      	b.n	8012960 <_printf_i+0xa8>
 80128ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80128ee:	2b15      	cmp	r3, #21
 80128f0:	d8f6      	bhi.n	80128e0 <_printf_i+0x28>
 80128f2:	a101      	add	r1, pc, #4	@ (adr r1, 80128f8 <_printf_i+0x40>)
 80128f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80128f8:	08012951 	.word	0x08012951
 80128fc:	08012965 	.word	0x08012965
 8012900:	080128e1 	.word	0x080128e1
 8012904:	080128e1 	.word	0x080128e1
 8012908:	080128e1 	.word	0x080128e1
 801290c:	080128e1 	.word	0x080128e1
 8012910:	08012965 	.word	0x08012965
 8012914:	080128e1 	.word	0x080128e1
 8012918:	080128e1 	.word	0x080128e1
 801291c:	080128e1 	.word	0x080128e1
 8012920:	080128e1 	.word	0x080128e1
 8012924:	08012a63 	.word	0x08012a63
 8012928:	0801298f 	.word	0x0801298f
 801292c:	08012a1d 	.word	0x08012a1d
 8012930:	080128e1 	.word	0x080128e1
 8012934:	080128e1 	.word	0x080128e1
 8012938:	08012a85 	.word	0x08012a85
 801293c:	080128e1 	.word	0x080128e1
 8012940:	0801298f 	.word	0x0801298f
 8012944:	080128e1 	.word	0x080128e1
 8012948:	080128e1 	.word	0x080128e1
 801294c:	08012a25 	.word	0x08012a25
 8012950:	6833      	ldr	r3, [r6, #0]
 8012952:	1d1a      	adds	r2, r3, #4
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	6032      	str	r2, [r6, #0]
 8012958:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801295c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012960:	2301      	movs	r3, #1
 8012962:	e09c      	b.n	8012a9e <_printf_i+0x1e6>
 8012964:	6833      	ldr	r3, [r6, #0]
 8012966:	6820      	ldr	r0, [r4, #0]
 8012968:	1d19      	adds	r1, r3, #4
 801296a:	6031      	str	r1, [r6, #0]
 801296c:	0606      	lsls	r6, r0, #24
 801296e:	d501      	bpl.n	8012974 <_printf_i+0xbc>
 8012970:	681d      	ldr	r5, [r3, #0]
 8012972:	e003      	b.n	801297c <_printf_i+0xc4>
 8012974:	0645      	lsls	r5, r0, #25
 8012976:	d5fb      	bpl.n	8012970 <_printf_i+0xb8>
 8012978:	f9b3 5000 	ldrsh.w	r5, [r3]
 801297c:	2d00      	cmp	r5, #0
 801297e:	da03      	bge.n	8012988 <_printf_i+0xd0>
 8012980:	232d      	movs	r3, #45	@ 0x2d
 8012982:	426d      	negs	r5, r5
 8012984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012988:	4858      	ldr	r0, [pc, #352]	@ (8012aec <_printf_i+0x234>)
 801298a:	230a      	movs	r3, #10
 801298c:	e011      	b.n	80129b2 <_printf_i+0xfa>
 801298e:	6821      	ldr	r1, [r4, #0]
 8012990:	6833      	ldr	r3, [r6, #0]
 8012992:	0608      	lsls	r0, r1, #24
 8012994:	f853 5b04 	ldr.w	r5, [r3], #4
 8012998:	d402      	bmi.n	80129a0 <_printf_i+0xe8>
 801299a:	0649      	lsls	r1, r1, #25
 801299c:	bf48      	it	mi
 801299e:	b2ad      	uxthmi	r5, r5
 80129a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80129a2:	4852      	ldr	r0, [pc, #328]	@ (8012aec <_printf_i+0x234>)
 80129a4:	6033      	str	r3, [r6, #0]
 80129a6:	bf14      	ite	ne
 80129a8:	230a      	movne	r3, #10
 80129aa:	2308      	moveq	r3, #8
 80129ac:	2100      	movs	r1, #0
 80129ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80129b2:	6866      	ldr	r6, [r4, #4]
 80129b4:	60a6      	str	r6, [r4, #8]
 80129b6:	2e00      	cmp	r6, #0
 80129b8:	db05      	blt.n	80129c6 <_printf_i+0x10e>
 80129ba:	6821      	ldr	r1, [r4, #0]
 80129bc:	432e      	orrs	r6, r5
 80129be:	f021 0104 	bic.w	r1, r1, #4
 80129c2:	6021      	str	r1, [r4, #0]
 80129c4:	d04b      	beq.n	8012a5e <_printf_i+0x1a6>
 80129c6:	4616      	mov	r6, r2
 80129c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80129cc:	fb03 5711 	mls	r7, r3, r1, r5
 80129d0:	5dc7      	ldrb	r7, [r0, r7]
 80129d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80129d6:	462f      	mov	r7, r5
 80129d8:	42bb      	cmp	r3, r7
 80129da:	460d      	mov	r5, r1
 80129dc:	d9f4      	bls.n	80129c8 <_printf_i+0x110>
 80129de:	2b08      	cmp	r3, #8
 80129e0:	d10b      	bne.n	80129fa <_printf_i+0x142>
 80129e2:	6823      	ldr	r3, [r4, #0]
 80129e4:	07df      	lsls	r7, r3, #31
 80129e6:	d508      	bpl.n	80129fa <_printf_i+0x142>
 80129e8:	6923      	ldr	r3, [r4, #16]
 80129ea:	6861      	ldr	r1, [r4, #4]
 80129ec:	4299      	cmp	r1, r3
 80129ee:	bfde      	ittt	le
 80129f0:	2330      	movle	r3, #48	@ 0x30
 80129f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80129f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80129fa:	1b92      	subs	r2, r2, r6
 80129fc:	6122      	str	r2, [r4, #16]
 80129fe:	f8cd a000 	str.w	sl, [sp]
 8012a02:	464b      	mov	r3, r9
 8012a04:	aa03      	add	r2, sp, #12
 8012a06:	4621      	mov	r1, r4
 8012a08:	4640      	mov	r0, r8
 8012a0a:	f7ff fee7 	bl	80127dc <_printf_common>
 8012a0e:	3001      	adds	r0, #1
 8012a10:	d14a      	bne.n	8012aa8 <_printf_i+0x1f0>
 8012a12:	f04f 30ff 	mov.w	r0, #4294967295
 8012a16:	b004      	add	sp, #16
 8012a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a1c:	6823      	ldr	r3, [r4, #0]
 8012a1e:	f043 0320 	orr.w	r3, r3, #32
 8012a22:	6023      	str	r3, [r4, #0]
 8012a24:	4832      	ldr	r0, [pc, #200]	@ (8012af0 <_printf_i+0x238>)
 8012a26:	2778      	movs	r7, #120	@ 0x78
 8012a28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012a2c:	6823      	ldr	r3, [r4, #0]
 8012a2e:	6831      	ldr	r1, [r6, #0]
 8012a30:	061f      	lsls	r7, r3, #24
 8012a32:	f851 5b04 	ldr.w	r5, [r1], #4
 8012a36:	d402      	bmi.n	8012a3e <_printf_i+0x186>
 8012a38:	065f      	lsls	r7, r3, #25
 8012a3a:	bf48      	it	mi
 8012a3c:	b2ad      	uxthmi	r5, r5
 8012a3e:	6031      	str	r1, [r6, #0]
 8012a40:	07d9      	lsls	r1, r3, #31
 8012a42:	bf44      	itt	mi
 8012a44:	f043 0320 	orrmi.w	r3, r3, #32
 8012a48:	6023      	strmi	r3, [r4, #0]
 8012a4a:	b11d      	cbz	r5, 8012a54 <_printf_i+0x19c>
 8012a4c:	2310      	movs	r3, #16
 8012a4e:	e7ad      	b.n	80129ac <_printf_i+0xf4>
 8012a50:	4826      	ldr	r0, [pc, #152]	@ (8012aec <_printf_i+0x234>)
 8012a52:	e7e9      	b.n	8012a28 <_printf_i+0x170>
 8012a54:	6823      	ldr	r3, [r4, #0]
 8012a56:	f023 0320 	bic.w	r3, r3, #32
 8012a5a:	6023      	str	r3, [r4, #0]
 8012a5c:	e7f6      	b.n	8012a4c <_printf_i+0x194>
 8012a5e:	4616      	mov	r6, r2
 8012a60:	e7bd      	b.n	80129de <_printf_i+0x126>
 8012a62:	6833      	ldr	r3, [r6, #0]
 8012a64:	6825      	ldr	r5, [r4, #0]
 8012a66:	6961      	ldr	r1, [r4, #20]
 8012a68:	1d18      	adds	r0, r3, #4
 8012a6a:	6030      	str	r0, [r6, #0]
 8012a6c:	062e      	lsls	r6, r5, #24
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	d501      	bpl.n	8012a76 <_printf_i+0x1be>
 8012a72:	6019      	str	r1, [r3, #0]
 8012a74:	e002      	b.n	8012a7c <_printf_i+0x1c4>
 8012a76:	0668      	lsls	r0, r5, #25
 8012a78:	d5fb      	bpl.n	8012a72 <_printf_i+0x1ba>
 8012a7a:	8019      	strh	r1, [r3, #0]
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	6123      	str	r3, [r4, #16]
 8012a80:	4616      	mov	r6, r2
 8012a82:	e7bc      	b.n	80129fe <_printf_i+0x146>
 8012a84:	6833      	ldr	r3, [r6, #0]
 8012a86:	1d1a      	adds	r2, r3, #4
 8012a88:	6032      	str	r2, [r6, #0]
 8012a8a:	681e      	ldr	r6, [r3, #0]
 8012a8c:	6862      	ldr	r2, [r4, #4]
 8012a8e:	2100      	movs	r1, #0
 8012a90:	4630      	mov	r0, r6
 8012a92:	f7ed fba5 	bl	80001e0 <memchr>
 8012a96:	b108      	cbz	r0, 8012a9c <_printf_i+0x1e4>
 8012a98:	1b80      	subs	r0, r0, r6
 8012a9a:	6060      	str	r0, [r4, #4]
 8012a9c:	6863      	ldr	r3, [r4, #4]
 8012a9e:	6123      	str	r3, [r4, #16]
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012aa6:	e7aa      	b.n	80129fe <_printf_i+0x146>
 8012aa8:	6923      	ldr	r3, [r4, #16]
 8012aaa:	4632      	mov	r2, r6
 8012aac:	4649      	mov	r1, r9
 8012aae:	4640      	mov	r0, r8
 8012ab0:	47d0      	blx	sl
 8012ab2:	3001      	adds	r0, #1
 8012ab4:	d0ad      	beq.n	8012a12 <_printf_i+0x15a>
 8012ab6:	6823      	ldr	r3, [r4, #0]
 8012ab8:	079b      	lsls	r3, r3, #30
 8012aba:	d413      	bmi.n	8012ae4 <_printf_i+0x22c>
 8012abc:	68e0      	ldr	r0, [r4, #12]
 8012abe:	9b03      	ldr	r3, [sp, #12]
 8012ac0:	4298      	cmp	r0, r3
 8012ac2:	bfb8      	it	lt
 8012ac4:	4618      	movlt	r0, r3
 8012ac6:	e7a6      	b.n	8012a16 <_printf_i+0x15e>
 8012ac8:	2301      	movs	r3, #1
 8012aca:	4632      	mov	r2, r6
 8012acc:	4649      	mov	r1, r9
 8012ace:	4640      	mov	r0, r8
 8012ad0:	47d0      	blx	sl
 8012ad2:	3001      	adds	r0, #1
 8012ad4:	d09d      	beq.n	8012a12 <_printf_i+0x15a>
 8012ad6:	3501      	adds	r5, #1
 8012ad8:	68e3      	ldr	r3, [r4, #12]
 8012ada:	9903      	ldr	r1, [sp, #12]
 8012adc:	1a5b      	subs	r3, r3, r1
 8012ade:	42ab      	cmp	r3, r5
 8012ae0:	dcf2      	bgt.n	8012ac8 <_printf_i+0x210>
 8012ae2:	e7eb      	b.n	8012abc <_printf_i+0x204>
 8012ae4:	2500      	movs	r5, #0
 8012ae6:	f104 0619 	add.w	r6, r4, #25
 8012aea:	e7f5      	b.n	8012ad8 <_printf_i+0x220>
 8012aec:	0801494d 	.word	0x0801494d
 8012af0:	0801495e 	.word	0x0801495e

08012af4 <__sflush_r>:
 8012af4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012afc:	0716      	lsls	r6, r2, #28
 8012afe:	4605      	mov	r5, r0
 8012b00:	460c      	mov	r4, r1
 8012b02:	d454      	bmi.n	8012bae <__sflush_r+0xba>
 8012b04:	684b      	ldr	r3, [r1, #4]
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	dc02      	bgt.n	8012b10 <__sflush_r+0x1c>
 8012b0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	dd48      	ble.n	8012ba2 <__sflush_r+0xae>
 8012b10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012b12:	2e00      	cmp	r6, #0
 8012b14:	d045      	beq.n	8012ba2 <__sflush_r+0xae>
 8012b16:	2300      	movs	r3, #0
 8012b18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012b1c:	682f      	ldr	r7, [r5, #0]
 8012b1e:	6a21      	ldr	r1, [r4, #32]
 8012b20:	602b      	str	r3, [r5, #0]
 8012b22:	d030      	beq.n	8012b86 <__sflush_r+0x92>
 8012b24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012b26:	89a3      	ldrh	r3, [r4, #12]
 8012b28:	0759      	lsls	r1, r3, #29
 8012b2a:	d505      	bpl.n	8012b38 <__sflush_r+0x44>
 8012b2c:	6863      	ldr	r3, [r4, #4]
 8012b2e:	1ad2      	subs	r2, r2, r3
 8012b30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012b32:	b10b      	cbz	r3, 8012b38 <__sflush_r+0x44>
 8012b34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012b36:	1ad2      	subs	r2, r2, r3
 8012b38:	2300      	movs	r3, #0
 8012b3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012b3c:	6a21      	ldr	r1, [r4, #32]
 8012b3e:	4628      	mov	r0, r5
 8012b40:	47b0      	blx	r6
 8012b42:	1c43      	adds	r3, r0, #1
 8012b44:	89a3      	ldrh	r3, [r4, #12]
 8012b46:	d106      	bne.n	8012b56 <__sflush_r+0x62>
 8012b48:	6829      	ldr	r1, [r5, #0]
 8012b4a:	291d      	cmp	r1, #29
 8012b4c:	d82b      	bhi.n	8012ba6 <__sflush_r+0xb2>
 8012b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8012bf8 <__sflush_r+0x104>)
 8012b50:	40ca      	lsrs	r2, r1
 8012b52:	07d6      	lsls	r6, r2, #31
 8012b54:	d527      	bpl.n	8012ba6 <__sflush_r+0xb2>
 8012b56:	2200      	movs	r2, #0
 8012b58:	6062      	str	r2, [r4, #4]
 8012b5a:	04d9      	lsls	r1, r3, #19
 8012b5c:	6922      	ldr	r2, [r4, #16]
 8012b5e:	6022      	str	r2, [r4, #0]
 8012b60:	d504      	bpl.n	8012b6c <__sflush_r+0x78>
 8012b62:	1c42      	adds	r2, r0, #1
 8012b64:	d101      	bne.n	8012b6a <__sflush_r+0x76>
 8012b66:	682b      	ldr	r3, [r5, #0]
 8012b68:	b903      	cbnz	r3, 8012b6c <__sflush_r+0x78>
 8012b6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012b6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012b6e:	602f      	str	r7, [r5, #0]
 8012b70:	b1b9      	cbz	r1, 8012ba2 <__sflush_r+0xae>
 8012b72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012b76:	4299      	cmp	r1, r3
 8012b78:	d002      	beq.n	8012b80 <__sflush_r+0x8c>
 8012b7a:	4628      	mov	r0, r5
 8012b7c:	f7ff fa94 	bl	80120a8 <_free_r>
 8012b80:	2300      	movs	r3, #0
 8012b82:	6363      	str	r3, [r4, #52]	@ 0x34
 8012b84:	e00d      	b.n	8012ba2 <__sflush_r+0xae>
 8012b86:	2301      	movs	r3, #1
 8012b88:	4628      	mov	r0, r5
 8012b8a:	47b0      	blx	r6
 8012b8c:	4602      	mov	r2, r0
 8012b8e:	1c50      	adds	r0, r2, #1
 8012b90:	d1c9      	bne.n	8012b26 <__sflush_r+0x32>
 8012b92:	682b      	ldr	r3, [r5, #0]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d0c6      	beq.n	8012b26 <__sflush_r+0x32>
 8012b98:	2b1d      	cmp	r3, #29
 8012b9a:	d001      	beq.n	8012ba0 <__sflush_r+0xac>
 8012b9c:	2b16      	cmp	r3, #22
 8012b9e:	d11e      	bne.n	8012bde <__sflush_r+0xea>
 8012ba0:	602f      	str	r7, [r5, #0]
 8012ba2:	2000      	movs	r0, #0
 8012ba4:	e022      	b.n	8012bec <__sflush_r+0xf8>
 8012ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012baa:	b21b      	sxth	r3, r3
 8012bac:	e01b      	b.n	8012be6 <__sflush_r+0xf2>
 8012bae:	690f      	ldr	r7, [r1, #16]
 8012bb0:	2f00      	cmp	r7, #0
 8012bb2:	d0f6      	beq.n	8012ba2 <__sflush_r+0xae>
 8012bb4:	0793      	lsls	r3, r2, #30
 8012bb6:	680e      	ldr	r6, [r1, #0]
 8012bb8:	bf08      	it	eq
 8012bba:	694b      	ldreq	r3, [r1, #20]
 8012bbc:	600f      	str	r7, [r1, #0]
 8012bbe:	bf18      	it	ne
 8012bc0:	2300      	movne	r3, #0
 8012bc2:	eba6 0807 	sub.w	r8, r6, r7
 8012bc6:	608b      	str	r3, [r1, #8]
 8012bc8:	f1b8 0f00 	cmp.w	r8, #0
 8012bcc:	dde9      	ble.n	8012ba2 <__sflush_r+0xae>
 8012bce:	6a21      	ldr	r1, [r4, #32]
 8012bd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012bd2:	4643      	mov	r3, r8
 8012bd4:	463a      	mov	r2, r7
 8012bd6:	4628      	mov	r0, r5
 8012bd8:	47b0      	blx	r6
 8012bda:	2800      	cmp	r0, #0
 8012bdc:	dc08      	bgt.n	8012bf0 <__sflush_r+0xfc>
 8012bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012be2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012be6:	81a3      	strh	r3, [r4, #12]
 8012be8:	f04f 30ff 	mov.w	r0, #4294967295
 8012bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bf0:	4407      	add	r7, r0
 8012bf2:	eba8 0800 	sub.w	r8, r8, r0
 8012bf6:	e7e7      	b.n	8012bc8 <__sflush_r+0xd4>
 8012bf8:	20400001 	.word	0x20400001

08012bfc <_fflush_r>:
 8012bfc:	b538      	push	{r3, r4, r5, lr}
 8012bfe:	690b      	ldr	r3, [r1, #16]
 8012c00:	4605      	mov	r5, r0
 8012c02:	460c      	mov	r4, r1
 8012c04:	b913      	cbnz	r3, 8012c0c <_fflush_r+0x10>
 8012c06:	2500      	movs	r5, #0
 8012c08:	4628      	mov	r0, r5
 8012c0a:	bd38      	pop	{r3, r4, r5, pc}
 8012c0c:	b118      	cbz	r0, 8012c16 <_fflush_r+0x1a>
 8012c0e:	6a03      	ldr	r3, [r0, #32]
 8012c10:	b90b      	cbnz	r3, 8012c16 <_fflush_r+0x1a>
 8012c12:	f7fe fec3 	bl	801199c <__sinit>
 8012c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d0f3      	beq.n	8012c06 <_fflush_r+0xa>
 8012c1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012c20:	07d0      	lsls	r0, r2, #31
 8012c22:	d404      	bmi.n	8012c2e <_fflush_r+0x32>
 8012c24:	0599      	lsls	r1, r3, #22
 8012c26:	d402      	bmi.n	8012c2e <_fflush_r+0x32>
 8012c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012c2a:	f7ff fa26 	bl	801207a <__retarget_lock_acquire_recursive>
 8012c2e:	4628      	mov	r0, r5
 8012c30:	4621      	mov	r1, r4
 8012c32:	f7ff ff5f 	bl	8012af4 <__sflush_r>
 8012c36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012c38:	07da      	lsls	r2, r3, #31
 8012c3a:	4605      	mov	r5, r0
 8012c3c:	d4e4      	bmi.n	8012c08 <_fflush_r+0xc>
 8012c3e:	89a3      	ldrh	r3, [r4, #12]
 8012c40:	059b      	lsls	r3, r3, #22
 8012c42:	d4e1      	bmi.n	8012c08 <_fflush_r+0xc>
 8012c44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012c46:	f7ff fa19 	bl	801207c <__retarget_lock_release_recursive>
 8012c4a:	e7dd      	b.n	8012c08 <_fflush_r+0xc>

08012c4c <__swhatbuf_r>:
 8012c4c:	b570      	push	{r4, r5, r6, lr}
 8012c4e:	460c      	mov	r4, r1
 8012c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c54:	2900      	cmp	r1, #0
 8012c56:	b096      	sub	sp, #88	@ 0x58
 8012c58:	4615      	mov	r5, r2
 8012c5a:	461e      	mov	r6, r3
 8012c5c:	da0d      	bge.n	8012c7a <__swhatbuf_r+0x2e>
 8012c5e:	89a3      	ldrh	r3, [r4, #12]
 8012c60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012c64:	f04f 0100 	mov.w	r1, #0
 8012c68:	bf14      	ite	ne
 8012c6a:	2340      	movne	r3, #64	@ 0x40
 8012c6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012c70:	2000      	movs	r0, #0
 8012c72:	6031      	str	r1, [r6, #0]
 8012c74:	602b      	str	r3, [r5, #0]
 8012c76:	b016      	add	sp, #88	@ 0x58
 8012c78:	bd70      	pop	{r4, r5, r6, pc}
 8012c7a:	466a      	mov	r2, sp
 8012c7c:	f000 f878 	bl	8012d70 <_fstat_r>
 8012c80:	2800      	cmp	r0, #0
 8012c82:	dbec      	blt.n	8012c5e <__swhatbuf_r+0x12>
 8012c84:	9901      	ldr	r1, [sp, #4]
 8012c86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012c8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012c8e:	4259      	negs	r1, r3
 8012c90:	4159      	adcs	r1, r3
 8012c92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c96:	e7eb      	b.n	8012c70 <__swhatbuf_r+0x24>

08012c98 <__smakebuf_r>:
 8012c98:	898b      	ldrh	r3, [r1, #12]
 8012c9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c9c:	079d      	lsls	r5, r3, #30
 8012c9e:	4606      	mov	r6, r0
 8012ca0:	460c      	mov	r4, r1
 8012ca2:	d507      	bpl.n	8012cb4 <__smakebuf_r+0x1c>
 8012ca4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012ca8:	6023      	str	r3, [r4, #0]
 8012caa:	6123      	str	r3, [r4, #16]
 8012cac:	2301      	movs	r3, #1
 8012cae:	6163      	str	r3, [r4, #20]
 8012cb0:	b003      	add	sp, #12
 8012cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012cb4:	ab01      	add	r3, sp, #4
 8012cb6:	466a      	mov	r2, sp
 8012cb8:	f7ff ffc8 	bl	8012c4c <__swhatbuf_r>
 8012cbc:	9f00      	ldr	r7, [sp, #0]
 8012cbe:	4605      	mov	r5, r0
 8012cc0:	4639      	mov	r1, r7
 8012cc2:	4630      	mov	r0, r6
 8012cc4:	f7ff fa64 	bl	8012190 <_malloc_r>
 8012cc8:	b948      	cbnz	r0, 8012cde <__smakebuf_r+0x46>
 8012cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cce:	059a      	lsls	r2, r3, #22
 8012cd0:	d4ee      	bmi.n	8012cb0 <__smakebuf_r+0x18>
 8012cd2:	f023 0303 	bic.w	r3, r3, #3
 8012cd6:	f043 0302 	orr.w	r3, r3, #2
 8012cda:	81a3      	strh	r3, [r4, #12]
 8012cdc:	e7e2      	b.n	8012ca4 <__smakebuf_r+0xc>
 8012cde:	89a3      	ldrh	r3, [r4, #12]
 8012ce0:	6020      	str	r0, [r4, #0]
 8012ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012ce6:	81a3      	strh	r3, [r4, #12]
 8012ce8:	9b01      	ldr	r3, [sp, #4]
 8012cea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012cee:	b15b      	cbz	r3, 8012d08 <__smakebuf_r+0x70>
 8012cf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cf4:	4630      	mov	r0, r6
 8012cf6:	f000 f84d 	bl	8012d94 <_isatty_r>
 8012cfa:	b128      	cbz	r0, 8012d08 <__smakebuf_r+0x70>
 8012cfc:	89a3      	ldrh	r3, [r4, #12]
 8012cfe:	f023 0303 	bic.w	r3, r3, #3
 8012d02:	f043 0301 	orr.w	r3, r3, #1
 8012d06:	81a3      	strh	r3, [r4, #12]
 8012d08:	89a3      	ldrh	r3, [r4, #12]
 8012d0a:	431d      	orrs	r5, r3
 8012d0c:	81a5      	strh	r5, [r4, #12]
 8012d0e:	e7cf      	b.n	8012cb0 <__smakebuf_r+0x18>

08012d10 <_raise_r>:
 8012d10:	291f      	cmp	r1, #31
 8012d12:	b538      	push	{r3, r4, r5, lr}
 8012d14:	4605      	mov	r5, r0
 8012d16:	460c      	mov	r4, r1
 8012d18:	d904      	bls.n	8012d24 <_raise_r+0x14>
 8012d1a:	2316      	movs	r3, #22
 8012d1c:	6003      	str	r3, [r0, #0]
 8012d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8012d22:	bd38      	pop	{r3, r4, r5, pc}
 8012d24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012d26:	b112      	cbz	r2, 8012d2e <_raise_r+0x1e>
 8012d28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012d2c:	b94b      	cbnz	r3, 8012d42 <_raise_r+0x32>
 8012d2e:	4628      	mov	r0, r5
 8012d30:	f000 f852 	bl	8012dd8 <_getpid_r>
 8012d34:	4622      	mov	r2, r4
 8012d36:	4601      	mov	r1, r0
 8012d38:	4628      	mov	r0, r5
 8012d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d3e:	f000 b839 	b.w	8012db4 <_kill_r>
 8012d42:	2b01      	cmp	r3, #1
 8012d44:	d00a      	beq.n	8012d5c <_raise_r+0x4c>
 8012d46:	1c59      	adds	r1, r3, #1
 8012d48:	d103      	bne.n	8012d52 <_raise_r+0x42>
 8012d4a:	2316      	movs	r3, #22
 8012d4c:	6003      	str	r3, [r0, #0]
 8012d4e:	2001      	movs	r0, #1
 8012d50:	e7e7      	b.n	8012d22 <_raise_r+0x12>
 8012d52:	2100      	movs	r1, #0
 8012d54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012d58:	4620      	mov	r0, r4
 8012d5a:	4798      	blx	r3
 8012d5c:	2000      	movs	r0, #0
 8012d5e:	e7e0      	b.n	8012d22 <_raise_r+0x12>

08012d60 <raise>:
 8012d60:	4b02      	ldr	r3, [pc, #8]	@ (8012d6c <raise+0xc>)
 8012d62:	4601      	mov	r1, r0
 8012d64:	6818      	ldr	r0, [r3, #0]
 8012d66:	f7ff bfd3 	b.w	8012d10 <_raise_r>
 8012d6a:	bf00      	nop
 8012d6c:	20000044 	.word	0x20000044

08012d70 <_fstat_r>:
 8012d70:	b538      	push	{r3, r4, r5, lr}
 8012d72:	4d07      	ldr	r5, [pc, #28]	@ (8012d90 <_fstat_r+0x20>)
 8012d74:	2300      	movs	r3, #0
 8012d76:	4604      	mov	r4, r0
 8012d78:	4608      	mov	r0, r1
 8012d7a:	4611      	mov	r1, r2
 8012d7c:	602b      	str	r3, [r5, #0]
 8012d7e:	f7ef f975 	bl	800206c <_fstat>
 8012d82:	1c43      	adds	r3, r0, #1
 8012d84:	d102      	bne.n	8012d8c <_fstat_r+0x1c>
 8012d86:	682b      	ldr	r3, [r5, #0]
 8012d88:	b103      	cbz	r3, 8012d8c <_fstat_r+0x1c>
 8012d8a:	6023      	str	r3, [r4, #0]
 8012d8c:	bd38      	pop	{r3, r4, r5, pc}
 8012d8e:	bf00      	nop
 8012d90:	200061a0 	.word	0x200061a0

08012d94 <_isatty_r>:
 8012d94:	b538      	push	{r3, r4, r5, lr}
 8012d96:	4d06      	ldr	r5, [pc, #24]	@ (8012db0 <_isatty_r+0x1c>)
 8012d98:	2300      	movs	r3, #0
 8012d9a:	4604      	mov	r4, r0
 8012d9c:	4608      	mov	r0, r1
 8012d9e:	602b      	str	r3, [r5, #0]
 8012da0:	f7ef f974 	bl	800208c <_isatty>
 8012da4:	1c43      	adds	r3, r0, #1
 8012da6:	d102      	bne.n	8012dae <_isatty_r+0x1a>
 8012da8:	682b      	ldr	r3, [r5, #0]
 8012daa:	b103      	cbz	r3, 8012dae <_isatty_r+0x1a>
 8012dac:	6023      	str	r3, [r4, #0]
 8012dae:	bd38      	pop	{r3, r4, r5, pc}
 8012db0:	200061a0 	.word	0x200061a0

08012db4 <_kill_r>:
 8012db4:	b538      	push	{r3, r4, r5, lr}
 8012db6:	4d07      	ldr	r5, [pc, #28]	@ (8012dd4 <_kill_r+0x20>)
 8012db8:	2300      	movs	r3, #0
 8012dba:	4604      	mov	r4, r0
 8012dbc:	4608      	mov	r0, r1
 8012dbe:	4611      	mov	r1, r2
 8012dc0:	602b      	str	r3, [r5, #0]
 8012dc2:	f7ef f90f 	bl	8001fe4 <_kill>
 8012dc6:	1c43      	adds	r3, r0, #1
 8012dc8:	d102      	bne.n	8012dd0 <_kill_r+0x1c>
 8012dca:	682b      	ldr	r3, [r5, #0]
 8012dcc:	b103      	cbz	r3, 8012dd0 <_kill_r+0x1c>
 8012dce:	6023      	str	r3, [r4, #0]
 8012dd0:	bd38      	pop	{r3, r4, r5, pc}
 8012dd2:	bf00      	nop
 8012dd4:	200061a0 	.word	0x200061a0

08012dd8 <_getpid_r>:
 8012dd8:	f7ef b8fc 	b.w	8001fd4 <_getpid>

08012ddc <_sbrk_r>:
 8012ddc:	b538      	push	{r3, r4, r5, lr}
 8012dde:	4d06      	ldr	r5, [pc, #24]	@ (8012df8 <_sbrk_r+0x1c>)
 8012de0:	2300      	movs	r3, #0
 8012de2:	4604      	mov	r4, r0
 8012de4:	4608      	mov	r0, r1
 8012de6:	602b      	str	r3, [r5, #0]
 8012de8:	f7ef f968 	bl	80020bc <_sbrk>
 8012dec:	1c43      	adds	r3, r0, #1
 8012dee:	d102      	bne.n	8012df6 <_sbrk_r+0x1a>
 8012df0:	682b      	ldr	r3, [r5, #0]
 8012df2:	b103      	cbz	r3, 8012df6 <_sbrk_r+0x1a>
 8012df4:	6023      	str	r3, [r4, #0]
 8012df6:	bd38      	pop	{r3, r4, r5, pc}
 8012df8:	200061a0 	.word	0x200061a0

08012dfc <_realloc_r>:
 8012dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e00:	4607      	mov	r7, r0
 8012e02:	4614      	mov	r4, r2
 8012e04:	460d      	mov	r5, r1
 8012e06:	b921      	cbnz	r1, 8012e12 <_realloc_r+0x16>
 8012e08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012e0c:	4611      	mov	r1, r2
 8012e0e:	f7ff b9bf 	b.w	8012190 <_malloc_r>
 8012e12:	b92a      	cbnz	r2, 8012e20 <_realloc_r+0x24>
 8012e14:	f7ff f948 	bl	80120a8 <_free_r>
 8012e18:	4625      	mov	r5, r4
 8012e1a:	4628      	mov	r0, r5
 8012e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e20:	f000 f81a 	bl	8012e58 <_malloc_usable_size_r>
 8012e24:	4284      	cmp	r4, r0
 8012e26:	4606      	mov	r6, r0
 8012e28:	d802      	bhi.n	8012e30 <_realloc_r+0x34>
 8012e2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012e2e:	d8f4      	bhi.n	8012e1a <_realloc_r+0x1e>
 8012e30:	4621      	mov	r1, r4
 8012e32:	4638      	mov	r0, r7
 8012e34:	f7ff f9ac 	bl	8012190 <_malloc_r>
 8012e38:	4680      	mov	r8, r0
 8012e3a:	b908      	cbnz	r0, 8012e40 <_realloc_r+0x44>
 8012e3c:	4645      	mov	r5, r8
 8012e3e:	e7ec      	b.n	8012e1a <_realloc_r+0x1e>
 8012e40:	42b4      	cmp	r4, r6
 8012e42:	4622      	mov	r2, r4
 8012e44:	4629      	mov	r1, r5
 8012e46:	bf28      	it	cs
 8012e48:	4632      	movcs	r2, r6
 8012e4a:	f7ff f918 	bl	801207e <memcpy>
 8012e4e:	4629      	mov	r1, r5
 8012e50:	4638      	mov	r0, r7
 8012e52:	f7ff f929 	bl	80120a8 <_free_r>
 8012e56:	e7f1      	b.n	8012e3c <_realloc_r+0x40>

08012e58 <_malloc_usable_size_r>:
 8012e58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012e5c:	1f18      	subs	r0, r3, #4
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	bfbc      	itt	lt
 8012e62:	580b      	ldrlt	r3, [r1, r0]
 8012e64:	18c0      	addlt	r0, r0, r3
 8012e66:	4770      	bx	lr

08012e68 <_init>:
 8012e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e6a:	bf00      	nop
 8012e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012e6e:	bc08      	pop	{r3}
 8012e70:	469e      	mov	lr, r3
 8012e72:	4770      	bx	lr

08012e74 <_fini>:
 8012e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e76:	bf00      	nop
 8012e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012e7a:	bc08      	pop	{r3}
 8012e7c:	469e      	mov	lr, r3
 8012e7e:	4770      	bx	lr
