Sarita V. Adve , Kourosh Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, v.29 n.12, p.66-76, December 1996[doi>10.1109/2.546611]
Ahmed, R., Frazier, R., and Marinos, P. 1990. Cache-aided rollback error recovery (carer) algorithm for shared-memory multiprocessor systems. In Proceedings of the 20<sup>th</sup> International Symposium on Fault-Tolerant Computing (FTCS'90). Digest of Papers. 82--88.
Z. Alkhalifa , V. S. S. Nair , N. Krishnamurthy , J. A. Abraham, Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection, IEEE Transactions on Parallel and Distributed Systems, v.10 n.6, p.627-641, June 1999[doi>10.1109/71.774911]
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Necromancer: enhancing system throughput by animating dead cores, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816024]
Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
Avirneni, N. D. P., Subramanian, V., and Somani, A. K. 2009. Soft error mitigation schemes for high performance and aggressive designs. In Proceedings of the Workshop on Silicon Errors in Logic -- System Effects.
A. Avizienis, The N-Version Approach to Fault-Tolerant Software, IEEE Transactions on Software Engineering, v.11 n.12, p.1491-1501, December 1985[doi>10.1109/TSE.1985.231893]
Francine Bacchini , Robert Damiano , Bob Bentley , Kurt Baty , Kevin Normoyle , Makoto Ishii , Einat Yogev, Verification: what works and what doesn't, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996648]
Prithviraj Banerjee , Joe T. Rahmeh , Craig Stunkel , V. S. Nair , Kaushik Roy , Vijay Balasubramanian , Jacob A. Abraham, Algorithm-Based Fault Tolerance on a Hypercube Multiprocessor, IEEE Transactions on Computers, v.39 n.9, p.1132-1145, September 1990[doi>10.1109/12.57055]
Joel F. Bartlett, A NonStop kernel, Proceedings of the eighth ACM symposium on Operating systems principles, p.22-29, December 14-16, 1981, Pacific Grove, California, USA[doi>10.1145/800216.806587]
David Bernick , Bill Bruckert , Paul Del Vigna , David Garcia , Robert Jardine , Jim Klecka , Jim Smullen, NonStop® Advanced Architecture, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.12-21, June 28-July 01, 2005[doi>10.1109/DSN.2005.70]
Blaauw, D., Kalaiselvan, S., Lai, K., Ma, W.-H., Pant, S., Tokunaga, C., Das, S., and Bull, D. 2008. Razor ii: In situ error detection and correction for pvt and ser tolerance. In Proceedings of the IEEE International Conference on Solid-State Circuits (ISSCC'08). 400--622.
Jason Blome , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Self-calibrating Online Wearout Detection, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.109-122, December 01-05, 2007[doi>10.1109/MICRO.2007.37]
Manuel Blum , Hal Wasserman, Reflections on the Pentium Division Bug, IEEE Transactions on Computers, v.45 n.4, p.385-393, April 1996[doi>10.1109/12.494097]
Edson Borin , Cheng Wang , Youfeng Wu , Guido Araujo, Software-Based Transparent and Comprehensive Control-Flow Error Detection, Proceedings of the International Symposium on Code Generation and Optimization, p.333-345, March 26-29, 2006[doi>10.1109/CGO.2006.33]
Shekhar Borkar, Microarchitecture and Design Challenges for Gigascale Integration, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.3-3, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.24]
Cantin, J. F., Lipasti, M. H., and Smith., J. E. 2001. Dynamic verification of cache coherence protocols. In Workshop on Memory Performance Issues (WMPI'01).
Javier Carretero , Pedro Chaparro , Xavier Vera , Jaume Abella , Antonio González, End-to-end register data-flow continuous self-test, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555770]
Jonathan Chang , George A. Reis , David I. August, Automatic Instruction-Level Software-Only Recovery, Proceedings of the International Conference on Dependable Systems and Networks, p.83-92, June 25-28, 2006[doi>10.1109/DSN.2006.15]
Saugata Chatterjee , Chris Weaver , Todd Austin, Efficient checker processor design, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.87-97, December 2000, Monterey, California, USA[doi>10.1145/360128.360139]
Chen, K., Malik, S., and Patra, P. 2008. Runtime validation of memory ordering using constraint graph checking. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 415--426.
Chen, Y., Lv, Y., Hu, W., Chen, T., Shen, H., Wang, P., and Pan, H. 2009. Fast complete memory consistency verification. In Proceedings of the 15<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture. 381--392.
Kypros Constantinides , Onur Mutlu , Todd Austin, Online design bug detection: RTL analysis, flexible mechanisms, and evaluation, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.282-293, November 08-12, 2008[doi>10.1109/MICRO.2008.4771798]
Kypros Constantinides , Onur Mutlu , Todd Austin , Valeria Bertacco, Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.97-108, December 01-05, 2007[doi>10.1109/MICRO.2007.39]
Marc de Kruijf , Shuou Nomura , Karthikeyan Sankaralingam, Relax: an architectural framework for software recovery of hardware faults, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1816026]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Ersoz, A., Andrews, D. M., and J., M. E. 1985. The watchdog task: Concurrent error detection using assertions. Tech. rep. CA, CRC-TR 85-8. Center for Reliable Computing, Stanford University.
Ricardo Fernandez-Pascual , Jose M. Garcia , Manuel E. Acacio , Jose Duato, A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.157-168, February 10-14, 2007[doi>10.1109/HPCA.2007.346194]
Nikos Foutris , Dimitris Gizopoulos , Mihalis Psarakis , Xavier Vera , Antonio Gonzalez, Accelerating microprocessor silicon validation by exposing ISA diversity, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155666]
Alok Garg , Michael C. Huang, A performance-correctness explicitly-decoupled architecture, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.306-317, November 08-12, 2008[doi>10.1109/MICRO.2008.4771800]
O. Goloubeva , M. Rebaudengo , M. Sonza Reorda , M. Violante, Soft-Error Detection Using Control Flow Assertions, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.581, November 03-05, 2003
Mohamed Gomaa , Chad Scarbrough , T. N. Vijaykumar , Irith Pomeranz, Transient-fault recovery for chip multiprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859631]
Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, Proceedings of the 32nd annual international symposium on Computer Architecture, p.172-183, June 04-08, 2005[doi>10.1109/ISCA.2005.38]
Sudheendra Hangal , Durgam Vahia , Chaiyasit Manovit , Juin-Yeu Joseph Lu, TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model, Proceedings of the 31st annual international symposium on Computer architecture, p.114, June 19-23, 2004, München, Germany
Siva Kumar Sastry Hari , Man-Lap Li , Pradeep Ramachandran , Byn Choi , Sarita V. Adve, mSWAT: low-cost hardware fault detection and diagnosis for multicore systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669129]
Horst, R. and Chou, T. 1985. The hardware architecture and linear expansion of tandem nonstop systems. Tech. rep., Tandem Computers. http://www.hpl.hp.com/techreports/tandem/TR-85.3.pdf.
Jie S. Hu , G. M. Link , Johnsy K. John , Shuai Wang , Sotirios G. Ziavras, Resource-Driven optimizations for transient-fault detecting superscalar microarchitectures, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore[doi>10.1007/11572961_17]
Joel, B., Gray, J., and Horst, B. 1986. Fault tolerance in tandem computer systems. Tech. rep., Tandem Computers. http://www.hpl.hp.com/techreports/tandem/TR-90.5.pdf
G. A. Kanawati , V. S. S. Nair , N. Krishnamurthy , J. A. Abraham, Evaluation of integrated system-level checks for on-line error detection, Proceedings of the 2nd International Computer Performance and Dependability Symposium (IPDS '96), p.292, September 04-06, 1996
Israel Koren , C. Mani Krishna, Fault-Tolerant Systems, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Kumar, S. and Aggarwal, A. 2008. Speculative instruction validation for performance-reliability trade-off. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 405--414.
Christopher LaFrieda , Engin Ipek , Jose F. Martinez , Rajit Manohar, Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.317-326, June 25-28, 2007[doi>10.1109/DSN.2007.100]
Matthew Leeke , Saima Arif , Arshad Jhumka , Sarabjot Singh Anand, A methodology for the generation of efficient error detection mechanisms, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.25-36, June 27-30, 2011[doi>10.1109/DSN.2011.5958204]
Man-Lap Li , Pradeep Ramachandran , Swarup Kumar Sahoo , Sarita V. Adve , Vikram S. Adve , Yuanyuan Zhou, Understanding the propagation of hard errors to software and implications for resilient system design, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346315]
Lyle, G., Chen, S., Pattabiraman, K., Kalbarczyk, Z., and Iyer, R. 2009. An end-to-end approach for the automatic derivation of application-aware error detectors. In Proceedings of the IEEE/IFIP International Conference on Dependable Systems Networks (DSN'09). 584--589.
Yi Ma , Hongliang Gao , Martin Dimitrov , Huiyang Zhou, Optimizing Dual-Core Execution for Power Efficiency and Transient-Fault Recovery, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1080-1093, August 2007[doi>10.1109/TPDS.2007.4288106]
Michael R. Marty , Jesse D. Bingham , Mark D. Hill , Alan J. Hu , Milo M.  K. Martin , David A. Wood, Improving Multiple-CMP Systems Using Token Coherence, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.328-339, February 12-16, 2005[doi>10.1109/HPCA.2005.17]
Albert Meixner , Michael E. Bauer , Daniel Sorin, Argus: Low-Cost, Comprehensive Error Detection in Simple Cores, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.210-222, December 01-05, 2007[doi>10.1109/MICRO.2007.8]
Albert Meixner , Daniel J. Sorin, Error Detection Using Dynamic Dataflow Verification, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.104-118, September 15-19, 2007[doi>10.1109/PACT.2007.30]
Albert Meixner , Daniel J. Sorin, Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.145-156, February 10-14, 2007[doi>10.1109/HPCA.2007.346193]
Albert Meixner , Daniel J. Sorin, Dynamic Verification of Sequential Consistency, Proceedings of the 32nd annual international symposium on Computer Architecture, p.482-493, June 04-08, 2005[doi>10.1109/ISCA.2005.25]
Albert Meixner , Daniel J. Sorin, Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures, IEEE Transactions on Dependable and Secure Computing, v.6 n.1, p.18-31, January 2009[doi>10.1109/TDSC.2007.70243]
Mourad, S. and Zorian, Y. 2000. Principles of Testing Electronic Systems. Wiley-Interscience.
Joel B. Nickel , Arun K. Somani, REESE: A Method of Soft Error Detection in Microprocessors, Proceedings of the 2001 International Conference on Dependable Systems and Networks (formerly: FTCS), p.401-410, July 01-04, 2001
Shuou Nomura , Matthew D. Sinclair , Chen-Han Ho , Venkatraman Govindaraju , Marc de Kruijf , Karthikeyan Sankaralingam, Sampling + DMR: practical and low-overhead permanent fault detection, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011[doi>10.1145/2024723.2000089]
Oh, N., Shirvani, P., and McCluskey, E. 2002a. Control-flow checking by software signatures. IEEE Trans. Reliabil. 51, 1, 111--122.
Oh, N., Shirvani, P., and McCluskey, E. 2002b. Error detection by duplicated instructions in super-scalar processors.IEEE Trans. Reliabil. 51, 1, 63--75.
Ossi, E. J., Limbrick, D. B., Robinson, W. H., and Bhuva, B. L. 2009. Soft-error mitigation at the architecture-level using berger codes and instruction repetition. In Proceedings of the IEEE Workshop on Silicon Errors in Logic -- System Effects (SELSE'09).
Angshuman Parashar , Sudhanva Gurumurthi , Anand Sivasubramaniam, A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy, ACM SIGARCH Computer Architecture News, v.32 n.2, p.376, March 2004[doi>http://doi.acm.org/10.1145/1028176.1006732]
Karthik Pattabiraman , Zbigniew Kalbarczyk , Ravishankar K. Iyer, Automated Derivation of Application-aware Error Detectors using Static Analysis, Proceedings of the 13th IEEE International On-Line Testing Symposium, p.211-216, July 08-11, 2007[doi>10.1109/IOLTS.2007.21]
Andrea Pellegrini , Valeria Bertacco, Application-aware diagnosis of runtime hardware faults, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Manoj Plakal , Daniel J. Sorin , Anne E. Condon , Mark D. Hill, Lamport clocks: verifying a directory cache-coherence protocol, Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.67-76, June 28-July 02, 1998, Puerto Vallarta, Mexico[doi>10.1145/277651.277672]
Milos Prvulovic , Zheng Zhang , Josep Torrellas, ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Zach Purser , Karthik Sundaramoorthy , Eric Rotenberg, A study of slipstream processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.269-280, December 2000, Monterey, California, USA[doi>10.1145/360128.360155]
Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.434-443, June 28-July 01, 2005[doi>10.1109/DSN.2005.62]
Rashid, M. and Huang, M. 2008. Supporting highly-decoupled thread-level redundancy for parallel programs. In Proceedings of the 14<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture (HPCA'08). 393--404.
M. Wasiur Rashid , Edwin J. Tan , Michael C. Huang , David H. Albonesi, Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.315-328, September 17-21, 2005[doi>10.1109/PACT.2005.20]
Joydeep Ray , James C. Hoe , Babak Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Maurizio Rebaudengo , Matteo Sonza Reorda , Marco Torchiano , Massimo Violante, Soft-Error Detection through Software Fault-Tolerance Techniques, Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.210-218, November 01-03, 1999
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339652]
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
Bogdan F. Romanescu , Alvin R. Lebeck , Daniel J. Sorin, Specifying and dynamically verifying address translation-aware memory consistency, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736057]
Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
Sahoo, S., Li, M.-L., Ramachandran, P., Adve, S., Adve, V., and Zhou, Y. 2008. Using likely program invariants to detect hardware errors. In Proceedings of the IEEE International Conference on Dependable Systems and Networks with FTCS and DCC (DSN'08). 70--79.
Daniel Sanchez , Juan L. Aragon , Jose M. Garcia, Extending SRT for parallel applications in tiled-CMP architectures, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-8, May 23-29, 2009[doi>10.1109/IPDPS.2009.5160902]
Daniel Sánchez , Juan L. Aragón , José M. García, REPAS: Reliable Execution for Parallel ApplicationS in Tiled-CMPs, Proceedings of the 15th International Euro-Par Conference on Parallel Processing, August 25-28, 2009, Delft, The Netherlands[doi>10.1007/978-3-642-03869-3_32]
Smruti R. Sarangi , Josep Torrellas, Techniques to mitigate the effects of congenital faults in processors, University of Illinois at Urbana-Champaign, Champaign, IL, 2007
Smruti R. Sarangi , Brian Greskamp , Josep Torrellas, CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging, Proceedings of the International Conference on Dependable Systems and Networks, p.301-312, June 25-28, 2006[doi>10.1109/DSN.2006.19]
Smruti Sarangi , Satish Narayanasamy , Bruce Carneal , Abhishek Tiwari , Brad Calder , Josep Torrellas, Patching Processor Design Errors with Programmable Hardware, IEEE Micro, v.27 n.1, p.12-25, January 2007[doi>10.1109/MM.2007.19]
M. A. Schuette , J. P. Shen, Exploiting Instruction-Level Parallelism for Integrated Control-Flow Monitoring, IEEE Transactions on Computers, v.43 n.2, p.129-140, February 1994[doi>10.1109/12.262118]
Smitha Shyam , Kypros Constantinides , Sujay Phadke , Valeria Bertacco , Todd Austin, Ultra low-cost defect protection for microprocessor pipelines, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168868]
Smith, J. and Sohi, G. 1995. The microarchitecture of superscalar processors. Proc. IEEE 83, 12, 1609--1624.
Jared C. Smolens , Brian T. Gold , Babak Falsafi , James C. Hoe, Reunion: Complexity-Effective Multicore Redundancy, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.223-234, December 09-13, 2006[doi>10.1109/MICRO.2006.42]
Jared C. Smolens , Brian T. Gold , Jangwoo Kim , Babak Falsafi , James C. Hoe , Andreas G. Nowatzyk, Fingerprinting: bounding soft-error detection latency and bandwidth, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024420]
Daniel J. Sorin , Milo M. K. Martin , Mark D. Hill , David A. Wood, SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
L. Spainhower , T. A. Gregg, IBM S/390 parallel enterprise server G5 fault tolerance: a historical perspective, IBM Journal of Research and Development, v.43 n.5, p.863-873, September 1999[doi>10.1147/rd.435.0863]
Subramanyan, P. 2010. Efficient fault tolerance in chip multiprocessors using critical value forwarding. M.S. thesis, Supercomputer Education and Research Center, Indian Institute of Science, Bangalore. http://www.academia.edu/2909583/Efficient_Fault_Tolerance_in_Chip_Multiprocessors_Using_Critical_Value_Forwarding
Subramanyan, P., Singh, V., Saluja, K., and Larsson, E. 2010. Energy-efficient fault tolerance in chip multiprocessors using critical value forwarding. In Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'10). 121--130.
Karthik Sundaramoorthy , Zach Purser , Eric Rotenberg, Slipstream processors: improving both performance and fault tolerance, ACM SIGPLAN Notices, v.35 n.11, p.257-268, Nov. 2000[doi>10.1145/356989.357013]
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
Josep Torrellas, Architectures for Extreme-Scale Computing, Computer, v.42 n.11, p.28-35, November 2009[doi>10.1109/MC.2009.341]
Ramtilak Vemu , Jacob A. Abraham, CEDA: Control-flow Error Detection through Assertions, Proceedings of the 12th IEEE International  Symposium on On-Line Testing, p.151-158, July 10-12, 2006[doi>10.1109/IOLTS.2006.14]
Venkatasubramanian, R., Hayes, J., and Murray, B. 2003. Low-cost on-line fault detection using control flow assertions. In Proceedings of the 9<sup>th</sup> IEEE On-Line Testing Symposium (IOLTS'03). 37--143.
T. N. Vijaykumar , Irith Pomeranz , Karl Cheng, Transient-fault recovery using simultaneous multithreading, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Nicholas J. Wang , Sanjay J. Patel, ReStore: Symptom-Based Soft Error Detection in Microprocessors, IEEE Transactions on Dependable and Secure Computing, v.3 n.3, p.188-201, July 2006[doi>10.1109/TDSC.2006.40]
Joonhyuk Yoo , Manoj Franklin, Hierarchical Verification for Increasing Performance in Reliable Processors, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.117-128, June      2008[doi>10.1007/s10836-007-5037-z]
Zandian, B., Dweik, W., Kang, S. H., Punihaole, T., and Annavaram, M. 2010. Wearmon: Reliability monitoring using adaptive critical path testing. In Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'10). 151--160.
Zhao, H. 2008. Memory buffer element optimization for decoupled thread level redundancy. M.S. thesis, Department of Electrical and Computer Engineering The College School of Engineering and Applied Science University of Rochester, Rochester, New York.
J. F. Ziegler , H. W. Curtis , H. P. Muhlfeld , C. J. Montrose , B. Chin, IBM experiments in soft fails in computer electronics (1978–1994), IBM Journal of Research and Development, v.40 n.1, p.3-18, Jan. 1996[doi>10.1147/rd.401.0003]
Craig Zilles , Gurindar Sohi, Master/slave speculative parallelization, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
