{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518585643114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518585643119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 23:20:42 2018 " "Processing started: Tue Feb 13 23:20:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518585643119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518585643119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518585643120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1518585643730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xfp.sv 1 1 " "Found 1 design units, including 1 entities, in source file xfp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xfp " "Found entity 1: xfp" {  } { { "xfp.sv" "" { Text "/home/cwu72/Desktop/Lab-5/xfp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file Synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644584 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644584 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Register_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file Reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/cwu72/Desktop/Lab-5/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1518585644616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/cwu72/Desktop/Lab-5/HexDriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_adder " "Found entity 1: sign_extend_adder" {  } { { "adder.sv" "" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644636 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "adder.sv" "" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518585644636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518585644636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClA_LdB multiplier.sv(33) " "Verilog HDL Implicit Net warning at multiplier.sv(33): created implicit net for \"ClA_LdB\"" {  } { { "multiplier.sv" "" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518585644637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518585644913 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ClA_LdB 0 multiplier.sv(33) " "Net \"ClA_LdB\" at multiplier.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "multiplier.sv" "" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1518585644922 "|multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED multiplier.sv(8) " "Output port \"LED\" at multiplier.sv(8) has no driver" {  } { { "multiplier.sv" "" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1518585644922 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_unit " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_unit\"" {  } { { "multiplier.sv" "reg_unit" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585644963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 register_unit:reg_unit\|reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"register_unit:reg_unit\|reg_8:reg_A\"" {  } { { "Register_unit.sv" "reg_A" { Text "/home/cwu72/Desktop/Lab-5/Register_unit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_adder sign_extend_adder:adder_unit " "Elaborating entity \"sign_extend_adder\" for hierarchy \"sign_extend_adder:adder_unit\"" {  } { { "multiplier.sv" "adder_unit" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sign_extend_adder:adder_unit\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"sign_extend_adder:adder_unit\|full_adder:FA0\"" {  } { { "adder.sv" "FA0" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "multiplier.sv" "control_unit" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645184 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(56) " "Verilog HDL Case Statement information at Control.sv(56): all case item expressions in this case statement are onehot" {  } { { "Control.sv" "" { Text "/home/cwu72/Desktop/Lab-5/Control.sv" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1518585645188 "|multiplier|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xfp xfp:x_Flip_Flop " "Elaborating entity \"xfp\" for hierarchy \"xfp:x_Flip_Flop\"" {  } { { "multiplier.sv" "x_Flip_Flop" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "multiplier.sv" "HexAL" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "multiplier.sv" "button_sync\[0\]" { Text "/home/cwu72/Desktop/Lab-5/multiplier.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645373 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA8 " "Port \"c\" does not exist in macrofunction \"FA8\"" {  } { { "adder.sv" "FA8" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 26 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA7 " "Port \"c\" does not exist in macrofunction \"FA7\"" {  } { { "adder.sv" "FA7" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 25 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA6 " "Port \"c\" does not exist in macrofunction \"FA6\"" {  } { { "adder.sv" "FA6" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 24 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA5 " "Port \"c\" does not exist in macrofunction \"FA5\"" {  } { { "adder.sv" "FA5" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 23 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645525 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA4 " "Port \"c\" does not exist in macrofunction \"FA4\"" {  } { { "adder.sv" "FA4" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA3 " "Port \"c\" does not exist in macrofunction \"FA3\"" {  } { { "adder.sv" "FA3" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 21 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA2 " "Port \"c\" does not exist in macrofunction \"FA2\"" {  } { { "adder.sv" "FA2" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA1 " "Port \"c\" does not exist in macrofunction \"FA1\"" {  } { { "adder.sv" "FA1" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645526 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c FA0 " "Port \"c\" does not exist in macrofunction \"FA0\"" {  } { { "adder.sv" "FA0" { Text "/home/cwu72/Desktop/Lab-5/adder.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518585645526 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1518585645550 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cwu72/Desktop/Lab-5/output_files/Multiplier.map.smsg " "Generated suppressed messages file /home/cwu72/Desktop/Lab-5/output_files/Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1518585645673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 9 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518585645802 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 13 23:20:45 2018 " "Processing ended: Tue Feb 13 23:20:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518585645802 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518585645802 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518585645802 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518585645802 ""}
