module NV_NVDLA_partition_m ( i1, i2, i3, o1 );
  input  i1, i2, i3;
  output o1;

  GEN_AND2_D1 AND_GATE (.a1(i1), .a2(i2), .z(o1));
endmodule
