\hypertarget{ssp__18xx__43xx_8c}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/ssp\+\_\+18xx\+\_\+43xx.c File Reference}
\label{ssp__18xx__43xx_8c}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/ssp\+\_\+18xx\+\_\+43xx.\+c@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/ssp\+\_\+18xx\+\_\+43xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
Include dependency graph for ssp\+\_\+18xx\+\_\+43xx.\+c\+:
% FIG 0
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__18xx__43xx_8c_a9c98fc8b1dcf42da02317388972abc5b}{S\+S\+P\+\_\+\+Write2\+B\+Fifo} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__18xx__43xx_8c_a71e1884ac83b1945523e96f19674efcd}{S\+S\+P\+\_\+\+Write1\+B\+Fifo} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__18xx__43xx_8c_aa291d1079d31fe085aa86b70aa21157d}{S\+S\+P\+\_\+\+Read2\+B\+Fifo} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void \hyperlink{ssp__18xx__43xx_8c_aca75d71df356e4e04cbcbeadf96c52c6}{S\+S\+P\+\_\+\+Read1\+B\+Fifo} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} \hyperlink{ssp__18xx__43xx_8c_a0f75b5c5b0b8ed806b6578bc993e1b9d}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} \hyperlink{ssp__18xx__43xx_8c_aad15e78d720d1bb0edd4b0c060ce7680}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\item 
void \hyperlink{group___s_s_p__18_x_x__43_x_x_ga49832a18e0618a82afd66caa6f868445}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t clk\+\_\+rate, uint32\+\_\+t prescale)
\begin{DoxyCompactList}\small\item\em Set up output clocks per bit for S\+SP bus. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___s_s_p__18_x_x__43_x_x_ga302a381ad4d291164144ad2720399078}{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Read/\+Write in blocking mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___s_s_p__18_x_x__43_x_x_ga09fd685c38c8442fb4fc2759c9b8a879}{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, const uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Write in blocking mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___s_s_p__18_x_x__43_x_x_ga8332233bb63af754bd9cc369f2a1e2d6}{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Read in blocking mode. \end{DoxyCompactList}\item 
void \hyperlink{group___s_s_p__18_x_x__43_x_x_gabf29dfba7478866abe7511d32638e57e}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Clean all data in RX F\+I\+FO of S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group___s_s_p__18_x_x__43_x_x_ga23d901d1757b6d95efc20c4d76721fb3}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Interrupt Read/\+Write with 8-\/bit frame width. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group___s_s_p__18_x_x__43_x_x_gaf97dd891912b8312a1e0989d7a542b7b}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Interrupt Read/\+Write with 16-\/bit frame width. \end{DoxyCompactList}\item 
void \hyperlink{group___s_s_p__18_x_x__43_x_x_ga60e601329b0aa6afe5f355dc6e8f84bd}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, bool master)
\begin{DoxyCompactList}\small\item\em Set the S\+SP operating modes, master or slave. \end{DoxyCompactList}\item 
void \hyperlink{group___s_s_p__18_x_x__43_x_x_ga373660d8ad7b28fb71209539b1e72717}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t bit\+Rate)
\begin{DoxyCompactList}\small\item\em Set the clock frequency for S\+SP interface. \end{DoxyCompactList}\item 
void \hyperlink{group___s_s_p__18_x_x__43_x_x_ga66e20405561e8d3dacba65cbfe41d556}{Chip\+\_\+\+S\+S\+P\+\_\+\+Init} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Initialize the S\+SP. \end{DoxyCompactList}\item 
void \hyperlink{group___s_s_p__18_x_x__43_x_x_ga48f87506f2fddc1043606eae292b6f16}{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Deinitialise the S\+SP. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Function Documentation}
\mbox{\Hypertarget{ssp__18xx__43xx_8c_a0f75b5c5b0b8ed806b6578bc993e1b9d}\label{ssp__18xx__43xx_8c_a0f75b5c5b0b8ed806b6578bc993e1b9d}} 
\index{ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index}!ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index()}{Chip\_SSP\_GetClockIndex()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Clock\+Index (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP }\end{DoxyParamCaption})}



Definition at line 105 of file ssp\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{ssp__18xx__43xx_8c_aad15e78d720d1bb0edd4b0c060ce7680}\label{ssp__18xx__43xx_8c_aad15e78d720d1bb0edd4b0c060ce7680}} 
\index{ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index}!ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index()}{Chip\_SSP\_GetPeriphClockIndex()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Periph\+Clock\+Index (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP }\end{DoxyParamCaption})}



Definition at line 120 of file ssp\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{ssp__18xx__43xx_8c_aca75d71df356e4e04cbcbeadf96c52c6}\label{ssp__18xx__43xx_8c_aca75d71df356e4e04cbcbeadf96c52c6}} 
\index{ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}!S\+S\+P\+\_\+\+Read1\+B\+Fifo@{S\+S\+P\+\_\+\+Read1\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Read1\+B\+Fifo@{S\+S\+P\+\_\+\+Read1\+B\+Fifo}!ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{S\+S\+P\+\_\+\+Read1\+B\+Fifo()}{SSP\_Read1BFifo()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Read1\+B\+Fifo (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP,  }\item[{\hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup }\end{DoxyParamCaption})}

S\+SP macro\+: read 2 bytes from F\+I\+FO buffer 

Definition at line 89 of file ssp\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{ssp__18xx__43xx_8c_aa291d1079d31fe085aa86b70aa21157d}\label{ssp__18xx__43xx_8c_aa291d1079d31fe085aa86b70aa21157d}} 
\index{ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}!S\+S\+P\+\_\+\+Read2\+B\+Fifo@{S\+S\+P\+\_\+\+Read2\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Read2\+B\+Fifo@{S\+S\+P\+\_\+\+Read2\+B\+Fifo}!ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{S\+S\+P\+\_\+\+Read2\+B\+Fifo()}{SSP\_Read2BFifo()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Read2\+B\+Fifo (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP,  }\item[{\hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup }\end{DoxyParamCaption})}

S\+SP macro\+: read 1 bytes from F\+I\+FO buffer 

Definition at line 73 of file ssp\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{ssp__18xx__43xx_8c_a71e1884ac83b1945523e96f19674efcd}\label{ssp__18xx__43xx_8c_a71e1884ac83b1945523e96f19674efcd}} 
\index{ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}!S\+S\+P\+\_\+\+Write1\+B\+Fifo@{S\+S\+P\+\_\+\+Write1\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Write1\+B\+Fifo@{S\+S\+P\+\_\+\+Write1\+B\+Fifo}!ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{S\+S\+P\+\_\+\+Write1\+B\+Fifo()}{SSP\_Write1BFifo()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Write1\+B\+Fifo (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP,  }\item[{\hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup }\end{DoxyParamCaption})}

S\+SP macro\+: write 1 bytes to F\+I\+FO buffer 

Definition at line 60 of file ssp\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{ssp__18xx__43xx_8c_a9c98fc8b1dcf42da02317388972abc5b}\label{ssp__18xx__43xx_8c_a9c98fc8b1dcf42da02317388972abc5b}} 
\index{ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}!S\+S\+P\+\_\+\+Write2\+B\+Fifo@{S\+S\+P\+\_\+\+Write2\+B\+Fifo}}
\index{S\+S\+P\+\_\+\+Write2\+B\+Fifo@{S\+S\+P\+\_\+\+Write2\+B\+Fifo}!ssp\+\_\+18xx\+\_\+43xx.\+c@{ssp\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{S\+S\+P\+\_\+\+Write2\+B\+Fifo()}{SSP\_Write2BFifo()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} void S\+S\+P\+\_\+\+Write2\+B\+Fifo (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___s_s_p___t}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP,  }\item[{\hyperlink{struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup }\end{DoxyParamCaption})}



Definition at line 46 of file ssp\+\_\+18xx\+\_\+43xx.\+c.

