// Seed: 1472378732
module module_0;
  assign id_1 = 1;
  wire id_2;
  id_3(
      1
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_5 = id_2;
  always @(1 or id_1) id_5 <= 1 - 1;
  wire id_6;
  module_0();
  always id_3 <= id_2;
  wire id_7;
endmodule
module module_2 (
    inout tri1 id_0,
    output wor id_1,
    output supply0 id_2
);
  wire id_4;
  module_0();
endmodule
